
Source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078c0  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a0  08007a48  08007a48  00008a48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080e8  080080e8  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080080e8  080080e8  000090e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080f0  080080f0  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080f0  080080f0  000090f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080080f4  080080f4  000090f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080080f8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003cc  200001d4  080082cc  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  080082cc  0000a5a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012136  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027c6  00000000  00000000  0001c333  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  0001eb00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d62  00000000  00000000  0001fc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020eee  00000000  00000000  0002098a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001361e  00000000  00000000  00041878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c785b  00000000  00000000  00054e96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011c6f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059e4  00000000  00000000  0011c734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00122118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001d4 	.word	0x200001d4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007a30 	.word	0x08007a30

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001d8 	.word	0x200001d8
 80001c4:	08007a30 	.word	0x08007a30

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b968 	b.w	8000de8 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9d08      	ldr	r5, [sp, #32]
 8000b36:	460c      	mov	r4, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14e      	bne.n	8000bda <__udivmoddi4+0xaa>
 8000b3c:	4694      	mov	ip, r2
 8000b3e:	458c      	cmp	ip, r1
 8000b40:	4686      	mov	lr, r0
 8000b42:	fab2 f282 	clz	r2, r2
 8000b46:	d962      	bls.n	8000c0e <__udivmoddi4+0xde>
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0320 	rsb	r3, r2, #32
 8000b4e:	4091      	lsls	r1, r2
 8000b50:	fa20 f303 	lsr.w	r3, r0, r3
 8000b54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b58:	4319      	orrs	r1, r3
 8000b5a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b62:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b66:	fb07 1114 	mls	r1, r7, r4, r1
 8000b6a:	fa1f f68c 	uxth.w	r6, ip
 8000b6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b76:	fb04 f106 	mul.w	r1, r4, r6
 8000b7a:	4299      	cmp	r1, r3
 8000b7c:	d90a      	bls.n	8000b94 <__udivmoddi4+0x64>
 8000b7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b82:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b86:	f080 8110 	bcs.w	8000daa <__udivmoddi4+0x27a>
 8000b8a:	4299      	cmp	r1, r3
 8000b8c:	f240 810d 	bls.w	8000daa <__udivmoddi4+0x27a>
 8000b90:	3c02      	subs	r4, #2
 8000b92:	4463      	add	r3, ip
 8000b94:	1a59      	subs	r1, r3, r1
 8000b96:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b9a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ba2:	fa1f f38e 	uxth.w	r3, lr
 8000ba6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000baa:	429e      	cmp	r6, r3
 8000bac:	d90a      	bls.n	8000bc4 <__udivmoddi4+0x94>
 8000bae:	eb1c 0303 	adds.w	r3, ip, r3
 8000bb2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bb6:	f080 80fa 	bcs.w	8000dae <__udivmoddi4+0x27e>
 8000bba:	429e      	cmp	r6, r3
 8000bbc:	f240 80f7 	bls.w	8000dae <__udivmoddi4+0x27e>
 8000bc0:	4463      	add	r3, ip
 8000bc2:	3802      	subs	r0, #2
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	1b9b      	subs	r3, r3, r6
 8000bc8:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bcc:	b11d      	cbz	r5, 8000bd6 <__udivmoddi4+0xa6>
 8000bce:	40d3      	lsrs	r3, r2
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	428b      	cmp	r3, r1
 8000bdc:	d905      	bls.n	8000bea <__udivmoddi4+0xba>
 8000bde:	b10d      	cbz	r5, 8000be4 <__udivmoddi4+0xb4>
 8000be0:	e9c5 0100 	strd	r0, r1, [r5]
 8000be4:	2100      	movs	r1, #0
 8000be6:	4608      	mov	r0, r1
 8000be8:	e7f5      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000bea:	fab3 f183 	clz	r1, r3
 8000bee:	2900      	cmp	r1, #0
 8000bf0:	d146      	bne.n	8000c80 <__udivmoddi4+0x150>
 8000bf2:	42a3      	cmp	r3, r4
 8000bf4:	d302      	bcc.n	8000bfc <__udivmoddi4+0xcc>
 8000bf6:	4290      	cmp	r0, r2
 8000bf8:	f0c0 80ee 	bcc.w	8000dd8 <__udivmoddi4+0x2a8>
 8000bfc:	1a86      	subs	r6, r0, r2
 8000bfe:	eb64 0303 	sbc.w	r3, r4, r3
 8000c02:	2001      	movs	r0, #1
 8000c04:	2d00      	cmp	r5, #0
 8000c06:	d0e6      	beq.n	8000bd6 <__udivmoddi4+0xa6>
 8000c08:	e9c5 6300 	strd	r6, r3, [r5]
 8000c0c:	e7e3      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000c0e:	2a00      	cmp	r2, #0
 8000c10:	f040 808f 	bne.w	8000d32 <__udivmoddi4+0x202>
 8000c14:	eba1 040c 	sub.w	r4, r1, ip
 8000c18:	2101      	movs	r1, #1
 8000c1a:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1e:	fa1f f78c 	uxth.w	r7, ip
 8000c22:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c26:	fb08 4416 	mls	r4, r8, r6, r4
 8000c2a:	fb07 f006 	mul.w	r0, r7, r6
 8000c2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c36:	4298      	cmp	r0, r3
 8000c38:	d908      	bls.n	8000c4c <__udivmoddi4+0x11c>
 8000c3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c42:	d202      	bcs.n	8000c4a <__udivmoddi4+0x11a>
 8000c44:	4298      	cmp	r0, r3
 8000c46:	f200 80cb 	bhi.w	8000de0 <__udivmoddi4+0x2b0>
 8000c4a:	4626      	mov	r6, r4
 8000c4c:	1a1c      	subs	r4, r3, r0
 8000c4e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c52:	fb08 4410 	mls	r4, r8, r0, r4
 8000c56:	fb00 f707 	mul.w	r7, r0, r7
 8000c5a:	fa1f f38e 	uxth.w	r3, lr
 8000c5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c62:	429f      	cmp	r7, r3
 8000c64:	d908      	bls.n	8000c78 <__udivmoddi4+0x148>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x146>
 8000c70:	429f      	cmp	r7, r3
 8000c72:	f200 80ae 	bhi.w	8000dd2 <__udivmoddi4+0x2a2>
 8000c76:	4620      	mov	r0, r4
 8000c78:	1bdb      	subs	r3, r3, r7
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	e7a5      	b.n	8000bcc <__udivmoddi4+0x9c>
 8000c80:	f1c1 0720 	rsb	r7, r1, #32
 8000c84:	408b      	lsls	r3, r1
 8000c86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c8e:	fa24 f607 	lsr.w	r6, r4, r7
 8000c92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c96:	fbb6 f8f9 	udiv	r8, r6, r9
 8000c9a:	fa1f fe8c 	uxth.w	lr, ip
 8000c9e:	fb09 6618 	mls	r6, r9, r8, r6
 8000ca2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ca6:	408c      	lsls	r4, r1
 8000ca8:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cac:	fb08 f00e 	mul.w	r0, r8, lr
 8000cb0:	431c      	orrs	r4, r3
 8000cb2:	0c23      	lsrs	r3, r4, #16
 8000cb4:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cb8:	4298      	cmp	r0, r3
 8000cba:	fa02 f201 	lsl.w	r2, r2, r1
 8000cbe:	d90a      	bls.n	8000cd6 <__udivmoddi4+0x1a6>
 8000cc0:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc4:	f108 36ff 	add.w	r6, r8, #4294967295
 8000cc8:	f080 8081 	bcs.w	8000dce <__udivmoddi4+0x29e>
 8000ccc:	4298      	cmp	r0, r3
 8000cce:	d97e      	bls.n	8000dce <__udivmoddi4+0x29e>
 8000cd0:	f1a8 0802 	sub.w	r8, r8, #2
 8000cd4:	4463      	add	r3, ip
 8000cd6:	1a1e      	subs	r6, r3, r0
 8000cd8:	fbb6 f3f9 	udiv	r3, r6, r9
 8000cdc:	fb09 6613 	mls	r6, r9, r3, r6
 8000ce0:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ce4:	b2a4      	uxth	r4, r4
 8000ce6:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000cea:	45a6      	cmp	lr, r4
 8000cec:	d908      	bls.n	8000d00 <__udivmoddi4+0x1d0>
 8000cee:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf2:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cf6:	d266      	bcs.n	8000dc6 <__udivmoddi4+0x296>
 8000cf8:	45a6      	cmp	lr, r4
 8000cfa:	d964      	bls.n	8000dc6 <__udivmoddi4+0x296>
 8000cfc:	3b02      	subs	r3, #2
 8000cfe:	4464      	add	r4, ip
 8000d00:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d04:	fba0 8302 	umull	r8, r3, r0, r2
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	429c      	cmp	r4, r3
 8000d0e:	46c6      	mov	lr, r8
 8000d10:	461e      	mov	r6, r3
 8000d12:	d350      	bcc.n	8000db6 <__udivmoddi4+0x286>
 8000d14:	d04d      	beq.n	8000db2 <__udivmoddi4+0x282>
 8000d16:	b155      	cbz	r5, 8000d2e <__udivmoddi4+0x1fe>
 8000d18:	ebba 030e 	subs.w	r3, sl, lr
 8000d1c:	eb64 0406 	sbc.w	r4, r4, r6
 8000d20:	fa04 f707 	lsl.w	r7, r4, r7
 8000d24:	40cb      	lsrs	r3, r1
 8000d26:	431f      	orrs	r7, r3
 8000d28:	40cc      	lsrs	r4, r1
 8000d2a:	e9c5 7400 	strd	r7, r4, [r5]
 8000d2e:	2100      	movs	r1, #0
 8000d30:	e751      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000d32:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d36:	f1c2 0320 	rsb	r3, r2, #32
 8000d3a:	40d9      	lsrs	r1, r3
 8000d3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d40:	fa20 f303 	lsr.w	r3, r0, r3
 8000d44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d48:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d4c:	fb08 1110 	mls	r1, r8, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	431c      	orrs	r4, r3
 8000d54:	fa1f f78c 	uxth.w	r7, ip
 8000d58:	0c23      	lsrs	r3, r4, #16
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb00 f107 	mul.w	r1, r0, r7
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x248>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d6e:	d22c      	bcs.n	8000dca <__udivmoddi4+0x29a>
 8000d70:	4299      	cmp	r1, r3
 8000d72:	d92a      	bls.n	8000dca <__udivmoddi4+0x29a>
 8000d74:	3802      	subs	r0, #2
 8000d76:	4463      	add	r3, ip
 8000d78:	1a5b      	subs	r3, r3, r1
 8000d7a:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d7e:	fb08 3311 	mls	r3, r8, r1, r3
 8000d82:	b2a4      	uxth	r4, r4
 8000d84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d88:	fb01 f307 	mul.w	r3, r1, r7
 8000d8c:	42a3      	cmp	r3, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x272>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d98:	d213      	bcs.n	8000dc2 <__udivmoddi4+0x292>
 8000d9a:	42a3      	cmp	r3, r4
 8000d9c:	d911      	bls.n	8000dc2 <__udivmoddi4+0x292>
 8000d9e:	3902      	subs	r1, #2
 8000da0:	4464      	add	r4, ip
 8000da2:	1ae4      	subs	r4, r4, r3
 8000da4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000da8:	e73b      	b.n	8000c22 <__udivmoddi4+0xf2>
 8000daa:	4604      	mov	r4, r0
 8000dac:	e6f2      	b.n	8000b94 <__udivmoddi4+0x64>
 8000dae:	4608      	mov	r0, r1
 8000db0:	e708      	b.n	8000bc4 <__udivmoddi4+0x94>
 8000db2:	45c2      	cmp	sl, r8
 8000db4:	d2af      	bcs.n	8000d16 <__udivmoddi4+0x1e6>
 8000db6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dba:	eb63 060c 	sbc.w	r6, r3, ip
 8000dbe:	3801      	subs	r0, #1
 8000dc0:	e7a9      	b.n	8000d16 <__udivmoddi4+0x1e6>
 8000dc2:	4631      	mov	r1, r6
 8000dc4:	e7ed      	b.n	8000da2 <__udivmoddi4+0x272>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	e79a      	b.n	8000d00 <__udivmoddi4+0x1d0>
 8000dca:	4630      	mov	r0, r6
 8000dcc:	e7d4      	b.n	8000d78 <__udivmoddi4+0x248>
 8000dce:	46b0      	mov	r8, r6
 8000dd0:	e781      	b.n	8000cd6 <__udivmoddi4+0x1a6>
 8000dd2:	4463      	add	r3, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	e74f      	b.n	8000c78 <__udivmoddi4+0x148>
 8000dd8:	4606      	mov	r6, r0
 8000dda:	4623      	mov	r3, r4
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e711      	b.n	8000c04 <__udivmoddi4+0xd4>
 8000de0:	3e02      	subs	r6, #2
 8000de2:	4463      	add	r3, ip
 8000de4:	e732      	b.n	8000c4c <__udivmoddi4+0x11c>
 8000de6:	bf00      	nop

08000de8 <__aeabi_idiv0>:
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <SpiCRC16>:
 * @param  data: Buffer containing the data
 * @param  length: Length of data
 * @retval uint16_t: Calculated CRC value
 */
uint16_t SpiCRC16(uint8_t* pBuf, int sendLen)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
    uint16_t wCRC = 0xFFFF;
 8000df6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dfa:	81fb      	strh	r3, [r7, #14]
    int i;

    for (i = 0; i < sendLen; i++)
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	e014      	b.n	8000e2c <SpiCRC16+0x40>
    {
        wCRC ^= (uint16_t)(pBuf[i] & 0x00FF);
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	4413      	add	r3, r2
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	89fb      	ldrh	r3, [r7, #14]
 8000e0e:	4053      	eors	r3, r2
 8000e10:	81fb      	strh	r3, [r7, #14]
        wCRC = crc16_table[wCRC & 0x00FF] ^ (wCRC >> 8);
 8000e12:	89fb      	ldrh	r3, [r7, #14]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	4a0a      	ldr	r2, [pc, #40]	@ (8000e40 <SpiCRC16+0x54>)
 8000e18:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e1c:	89fb      	ldrh	r3, [r7, #14]
 8000e1e:	0a1b      	lsrs	r3, r3, #8
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	4053      	eors	r3, r2
 8000e24:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < sendLen; i++)
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68ba      	ldr	r2, [r7, #8]
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	dbe6      	blt.n	8000e02 <SpiCRC16+0x16>
    }

    //printf("CRC16 calculated: 0x%04X\n", wCRC);

    return wCRC;
 8000e34:	89fb      	ldrh	r3, [r7, #14]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bc80      	pop	{r7}
 8000e3e:	4770      	bx	lr
 8000e40:	08007b5c 	.word	0x08007b5c

08000e44 <SPI1_DisableForGPIO>:
/**
 * @brief  Temporarily disable SPI1 to control MOSI pin as GPIO
 * @retval None
 */
void SPI1_DisableForGPIO(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
  // Disable SPI1
  __HAL_SPI_DISABLE(&hspi1);
 8000e4a:	4b10      	ldr	r3, [pc, #64]	@ (8000e8c <SPI1_DisableForGPIO+0x48>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b0e      	ldr	r3, [pc, #56]	@ (8000e8c <SPI1_DisableForGPIO+0x48>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e58:	601a      	str	r2, [r3, #0]

  // Configure MOSI pin (PA7) as GPIO output
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_7;        // PA7 is SPI1_MOSI on most STM32F4 boards
 8000e68:	2380      	movs	r3, #128	@ 0x80
 8000e6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e74:	2302      	movs	r3, #2
 8000e76:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4804      	ldr	r0, [pc, #16]	@ (8000e90 <SPI1_DisableForGPIO+0x4c>)
 8000e7e:	f002 f9d3 	bl	8003228 <HAL_GPIO_Init>
}
 8000e82:	bf00      	nop
 8000e84:	3718      	adds	r7, #24
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000318 	.word	0x20000318
 8000e90:	40020000 	.word	0x40020000

08000e94 <SPI1_RestoreFromGPIO>:
/**
 * @brief  Restore SPI1 configuration for normal operation
 * @retval None
 */
void SPI1_RestoreFromGPIO(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
  // Re-initialize SPI1 pins to their original function
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]

  // SCK pin (PA5)
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ea8:	2320      	movs	r3, #32
 8000eaa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eac:	2302      	movs	r3, #2
 8000eae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000eb8:	2305      	movs	r3, #5
 8000eba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	480e      	ldr	r0, [pc, #56]	@ (8000efc <SPI1_RestoreFromGPIO+0x68>)
 8000ec2:	f002 f9b1 	bl	8003228 <HAL_GPIO_Init>

  // MISO pin (PA6)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ec6:	2340      	movs	r3, #64	@ 0x40
 8000ec8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	4619      	mov	r1, r3
 8000ece:	480b      	ldr	r0, [pc, #44]	@ (8000efc <SPI1_RestoreFromGPIO+0x68>)
 8000ed0:	f002 f9aa 	bl	8003228 <HAL_GPIO_Init>

  // MOSI pin (PA7)
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ed4:	2380      	movs	r3, #128	@ 0x80
 8000ed6:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	4619      	mov	r1, r3
 8000edc:	4807      	ldr	r0, [pc, #28]	@ (8000efc <SPI1_RestoreFromGPIO+0x68>)
 8000ede:	f002 f9a3 	bl	8003228 <HAL_GPIO_Init>

  // Re-enable SPI1
  __HAL_SPI_ENABLE(&hspi1);
 8000ee2:	4b07      	ldr	r3, [pc, #28]	@ (8000f00 <SPI1_RestoreFromGPIO+0x6c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4b05      	ldr	r3, [pc, #20]	@ (8000f00 <SPI1_RestoreFromGPIO+0x6c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000ef0:	601a      	str	r2, [r3, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40020000 	.word	0x40020000
 8000f00:	20000318 	.word	0x20000318

08000f04 <BQ79600_WakeUp>:
 * @param  num_stacked_devices: Number of stacked BQ79616-Q1 devices
 * @param  need_double_wake: Set to true if device was previously shut down using SHUTDOWN ping
 * @retval HAL status
*/
HAL_StatusTypeDef BQ79600_WakeUp(uint8_t num_stacked_devices, bool need_double_wake)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b088      	sub	sp, #32
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	460a      	mov	r2, r1
 8000f0e:	71fb      	strb	r3, [r7, #7]
 8000f10:	4613      	mov	r3, r2
 8000f12:	71bb      	strb	r3, [r7, #6]

  // 1. Send WAKE ping - begin by disabling SPI to control MOSI directly
  SPI1_DisableForGPIO();
 8000f14:	f7ff ff96 	bl	8000e44 <SPI1_DisableForGPIO>

  // Configure NSS pin (PA4) as GPIO output
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_4;  // NSS pin
 8000f28:	2310      	movs	r3, #16
 8000f2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f34:	2302      	movs	r3, #2
 8000f36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f38:	f107 030c 	add.w	r3, r7, #12
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4831      	ldr	r0, [pc, #196]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f40:	f002 f972 	bl	8003228 <HAL_GPIO_Init>

  // If device was shut down with SHUTDOWN ping, we need two WAKE pings
  if (need_double_wake) {
 8000f44:	79bb      	ldrb	r3, [r7, #6]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d021      	beq.n	8000f8e <BQ79600_WakeUp+0x8a>
    // First WAKE ping
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);  // Hold nCS low
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2110      	movs	r1, #16
 8000f4e:	482d      	ldr	r0, [pc, #180]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f50:	f002 fb1f 	bl	8003592 <HAL_GPIO_WritePin>
    Delay_us(2);  // Wait 2us
 8000f54:	2002      	movs	r0, #2
 8000f56:	f000 febd 	bl	8001cd4 <Delay_us>

    // Pull MOSI low for 2.75ms (tHLD_WAKE)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2180      	movs	r1, #128	@ 0x80
 8000f5e:	4829      	ldr	r0, [pc, #164]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f60:	f002 fb17 	bl	8003592 <HAL_GPIO_WritePin>
    Delay_us(BQ79600_WAKE_PING_TIME_US);  // 2.75ms
 8000f64:	f640 20be 	movw	r0, #2750	@ 0xabe
 8000f68:	f000 feb4 	bl	8001cd4 <Delay_us>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2180      	movs	r1, #128	@ 0x80
 8000f70:	4824      	ldr	r0, [pc, #144]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f72:	f002 fb0e 	bl	8003592 <HAL_GPIO_WritePin>

    Delay_us(2);  // Wait 2us
 8000f76:	2002      	movs	r0, #2
 8000f78:	f000 feac 	bl	8001cd4 <Delay_us>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // Bring nCS back high
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	2110      	movs	r1, #16
 8000f80:	4820      	ldr	r0, [pc, #128]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f82:	f002 fb06 	bl	8003592 <HAL_GPIO_WritePin>

    // Wait for first wake ping to process (3.5ms)
    Delay_us(BQ79600_WAKE_SETUP_TIME_US);  // 3.5ms
 8000f86:	f640 50ac 	movw	r0, #3500	@ 0xdac
 8000f8a:	f000 fea3 	bl	8001cd4 <Delay_us>
  }

  // Send (second) WAKE ping
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);  // Hold nCS low
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2110      	movs	r1, #16
 8000f92:	481c      	ldr	r0, [pc, #112]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f94:	f002 fafd 	bl	8003592 <HAL_GPIO_WritePin>
  Delay_us(2);  // Wait 2us
 8000f98:	2002      	movs	r0, #2
 8000f9a:	f000 fe9b 	bl	8001cd4 <Delay_us>

  // Pull MOSI low for 2.75ms (tHLD_WAKE)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2180      	movs	r1, #128	@ 0x80
 8000fa2:	4818      	ldr	r0, [pc, #96]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000fa4:	f002 faf5 	bl	8003592 <HAL_GPIO_WritePin>
  Delay_us(BQ79600_WAKE_PING_TIME_US);  // 2.75ms
 8000fa8:	f640 20be 	movw	r0, #2750	@ 0xabe
 8000fac:	f000 fe92 	bl	8001cd4 <Delay_us>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	2180      	movs	r1, #128	@ 0x80
 8000fb4:	4813      	ldr	r0, [pc, #76]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000fb6:	f002 faec 	bl	8003592 <HAL_GPIO_WritePin>

  Delay_us(2);  // Wait 2us
 8000fba:	2002      	movs	r0, #2
 8000fbc:	f000 fe8a 	bl	8001cd4 <Delay_us>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // Bring nCS back high
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	2110      	movs	r1, #16
 8000fc4:	480f      	ldr	r0, [pc, #60]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000fc6:	f002 fae4 	bl	8003592 <HAL_GPIO_WritePin>

  // Restore SPI configuration
  SPI1_RestoreFromGPIO();
 8000fca:	f7ff ff63 	bl	8000e94 <SPI1_RestoreFromGPIO>

  // 2. Wait for tSU(WAKE_SHUT) to allow BQ79600-Q1 to enter ACTIVE mode (3.5ms)
  HAL_Delay(4);
 8000fce:	2004      	movs	r0, #4
 8000fd0:	f001 fa22 	bl	8002418 <HAL_Delay>

  // 4. Send a single device write to set CONTROL1[SEND_WAKE]=1, which wakes up all stacked devices
  tx_data[0] = 0x90;  // Single device 1 byte write
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fd6:	2290      	movs	r2, #144	@ 0x90
 8000fd8:	701a      	strb	r2, [r3, #0]
  tx_data[1] = 0x00;  // Device address
 8000fda:	4b0b      	ldr	r3, [pc, #44]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	705a      	strb	r2, [r3, #1]
  tx_data[2] = 0x03;  // MSB register address
 8000fe0:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	709a      	strb	r2, [r3, #2]
  tx_data[3] = 0x09;  // LSB register address
 8000fe6:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fe8:	2209      	movs	r2, #9
 8000fea:	70da      	strb	r2, [r3, #3]
  tx_data[4] = 0x20;  // 00100000 (enable SEND_WAKE)
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fee:	2220      	movs	r2, #32
 8000ff0:	711a      	strb	r2, [r3, #4]

  SpiWrite(5);
 8000ff2:	2005      	movs	r0, #5
 8000ff4:	f000 f9ba 	bl	800136c <SpiWrite>

  return HAL_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3720      	adds	r7, #32
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40020000 	.word	0x40020000
 8001008:	200001f8 	.word	0x200001f8

0800100c <SpiAutoAddress>:
 * @brief  Auto address the bq79600s. Set all devices to stack mode, set the highest device as top of stack, synchronize the DLL.
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef SpiAutoAddress(uint8_t num_stacked_devices)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	//SYNC DLL
	tx_data[0] = 0xB0;
 8001016:	4bc7      	ldr	r3, [pc, #796]	@ (8001334 <SpiAutoAddress+0x328>)
 8001018:	22b0      	movs	r2, #176	@ 0xb0
 800101a:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800101c:	4bc5      	ldr	r3, [pc, #788]	@ (8001334 <SpiAutoAddress+0x328>)
 800101e:	2203      	movs	r2, #3
 8001020:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x43;
 8001022:	4bc4      	ldr	r3, [pc, #784]	@ (8001334 <SpiAutoAddress+0x328>)
 8001024:	2243      	movs	r2, #67	@ 0x43
 8001026:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001028:	4bc2      	ldr	r3, [pc, #776]	@ (8001334 <SpiAutoAddress+0x328>)
 800102a:	2200      	movs	r2, #0
 800102c:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800102e:	2004      	movs	r0, #4
 8001030:	f000 f99c 	bl	800136c <SpiWrite>

	tx_data[0] = 0xB0;
 8001034:	4bbf      	ldr	r3, [pc, #764]	@ (8001334 <SpiAutoAddress+0x328>)
 8001036:	22b0      	movs	r2, #176	@ 0xb0
 8001038:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800103a:	4bbe      	ldr	r3, [pc, #760]	@ (8001334 <SpiAutoAddress+0x328>)
 800103c:	2203      	movs	r2, #3
 800103e:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x44;
 8001040:	4bbc      	ldr	r3, [pc, #752]	@ (8001334 <SpiAutoAddress+0x328>)
 8001042:	2244      	movs	r2, #68	@ 0x44
 8001044:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001046:	4bbb      	ldr	r3, [pc, #748]	@ (8001334 <SpiAutoAddress+0x328>)
 8001048:	2200      	movs	r2, #0
 800104a:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800104c:	2004      	movs	r0, #4
 800104e:	f000 f98d 	bl	800136c <SpiWrite>

	tx_data[0] = 0xB0;
 8001052:	4bb8      	ldr	r3, [pc, #736]	@ (8001334 <SpiAutoAddress+0x328>)
 8001054:	22b0      	movs	r2, #176	@ 0xb0
 8001056:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001058:	4bb6      	ldr	r3, [pc, #728]	@ (8001334 <SpiAutoAddress+0x328>)
 800105a:	2203      	movs	r2, #3
 800105c:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x45;
 800105e:	4bb5      	ldr	r3, [pc, #724]	@ (8001334 <SpiAutoAddress+0x328>)
 8001060:	2245      	movs	r2, #69	@ 0x45
 8001062:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001064:	4bb3      	ldr	r3, [pc, #716]	@ (8001334 <SpiAutoAddress+0x328>)
 8001066:	2200      	movs	r2, #0
 8001068:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800106a:	2004      	movs	r0, #4
 800106c:	f000 f97e 	bl	800136c <SpiWrite>

	tx_data[0] = 0xB0;
 8001070:	4bb0      	ldr	r3, [pc, #704]	@ (8001334 <SpiAutoAddress+0x328>)
 8001072:	22b0      	movs	r2, #176	@ 0xb0
 8001074:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001076:	4baf      	ldr	r3, [pc, #700]	@ (8001334 <SpiAutoAddress+0x328>)
 8001078:	2203      	movs	r2, #3
 800107a:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x46;
 800107c:	4bad      	ldr	r3, [pc, #692]	@ (8001334 <SpiAutoAddress+0x328>)
 800107e:	2246      	movs	r2, #70	@ 0x46
 8001080:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001082:	4bac      	ldr	r3, [pc, #688]	@ (8001334 <SpiAutoAddress+0x328>)
 8001084:	2200      	movs	r2, #0
 8001086:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 8001088:	2004      	movs	r0, #4
 800108a:	f000 f96f 	bl	800136c <SpiWrite>

	tx_data[0] = 0xB0;
 800108e:	4ba9      	ldr	r3, [pc, #676]	@ (8001334 <SpiAutoAddress+0x328>)
 8001090:	22b0      	movs	r2, #176	@ 0xb0
 8001092:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001094:	4ba7      	ldr	r3, [pc, #668]	@ (8001334 <SpiAutoAddress+0x328>)
 8001096:	2203      	movs	r2, #3
 8001098:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x47;
 800109a:	4ba6      	ldr	r3, [pc, #664]	@ (8001334 <SpiAutoAddress+0x328>)
 800109c:	2247      	movs	r2, #71	@ 0x47
 800109e:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80010a0:	4ba4      	ldr	r3, [pc, #656]	@ (8001334 <SpiAutoAddress+0x328>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 80010a6:	2004      	movs	r0, #4
 80010a8:	f000 f960 	bl	800136c <SpiWrite>

	tx_data[0] = 0xB0;
 80010ac:	4ba1      	ldr	r3, [pc, #644]	@ (8001334 <SpiAutoAddress+0x328>)
 80010ae:	22b0      	movs	r2, #176	@ 0xb0
 80010b0:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80010b2:	4ba0      	ldr	r3, [pc, #640]	@ (8001334 <SpiAutoAddress+0x328>)
 80010b4:	2203      	movs	r2, #3
 80010b6:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x48;
 80010b8:	4b9e      	ldr	r3, [pc, #632]	@ (8001334 <SpiAutoAddress+0x328>)
 80010ba:	2248      	movs	r2, #72	@ 0x48
 80010bc:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80010be:	4b9d      	ldr	r3, [pc, #628]	@ (8001334 <SpiAutoAddress+0x328>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 80010c4:	2004      	movs	r0, #4
 80010c6:	f000 f951 	bl	800136c <SpiWrite>

	tx_data[0] = 0xB0;
 80010ca:	4b9a      	ldr	r3, [pc, #616]	@ (8001334 <SpiAutoAddress+0x328>)
 80010cc:	22b0      	movs	r2, #176	@ 0xb0
 80010ce:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80010d0:	4b98      	ldr	r3, [pc, #608]	@ (8001334 <SpiAutoAddress+0x328>)
 80010d2:	2203      	movs	r2, #3
 80010d4:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x49;
 80010d6:	4b97      	ldr	r3, [pc, #604]	@ (8001334 <SpiAutoAddress+0x328>)
 80010d8:	2249      	movs	r2, #73	@ 0x49
 80010da:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80010dc:	4b95      	ldr	r3, [pc, #596]	@ (8001334 <SpiAutoAddress+0x328>)
 80010de:	2200      	movs	r2, #0
 80010e0:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 80010e2:	2004      	movs	r0, #4
 80010e4:	f000 f942 	bl	800136c <SpiWrite>

	tx_data[0] = 0xB0;
 80010e8:	4b92      	ldr	r3, [pc, #584]	@ (8001334 <SpiAutoAddress+0x328>)
 80010ea:	22b0      	movs	r2, #176	@ 0xb0
 80010ec:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80010ee:	4b91      	ldr	r3, [pc, #580]	@ (8001334 <SpiAutoAddress+0x328>)
 80010f0:	2203      	movs	r2, #3
 80010f2:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x4A;
 80010f4:	4b8f      	ldr	r3, [pc, #572]	@ (8001334 <SpiAutoAddress+0x328>)
 80010f6:	224a      	movs	r2, #74	@ 0x4a
 80010f8:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80010fa:	4b8e      	ldr	r3, [pc, #568]	@ (8001334 <SpiAutoAddress+0x328>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 8001100:	2004      	movs	r0, #4
 8001102:	f000 f933 	bl	800136c <SpiWrite>

	//Enable auto-addressing mode
	tx_data[0] = 0xD0;
 8001106:	4b8b      	ldr	r3, [pc, #556]	@ (8001334 <SpiAutoAddress+0x328>)
 8001108:	22d0      	movs	r2, #208	@ 0xd0
 800110a:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800110c:	4b89      	ldr	r3, [pc, #548]	@ (8001334 <SpiAutoAddress+0x328>)
 800110e:	2203      	movs	r2, #3
 8001110:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x09;
 8001112:	4b88      	ldr	r3, [pc, #544]	@ (8001334 <SpiAutoAddress+0x328>)
 8001114:	2209      	movs	r2, #9
 8001116:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x01;
 8001118:	4b86      	ldr	r3, [pc, #536]	@ (8001334 <SpiAutoAddress+0x328>)
 800111a:	2201      	movs	r2, #1
 800111c:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800111e:	2004      	movs	r0, #4
 8001120:	f000 f924 	bl	800136c <SpiWrite>

	//Set device addresses
	tx_data[0] = 0xD0;
 8001124:	4b83      	ldr	r3, [pc, #524]	@ (8001334 <SpiAutoAddress+0x328>)
 8001126:	22d0      	movs	r2, #208	@ 0xd0
 8001128:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800112a:	4b82      	ldr	r3, [pc, #520]	@ (8001334 <SpiAutoAddress+0x328>)
 800112c:	2203      	movs	r2, #3
 800112e:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x06;
 8001130:	4b80      	ldr	r3, [pc, #512]	@ (8001334 <SpiAutoAddress+0x328>)
 8001132:	2206      	movs	r2, #6
 8001134:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001136:	4b7f      	ldr	r3, [pc, #508]	@ (8001334 <SpiAutoAddress+0x328>)
 8001138:	2200      	movs	r2, #0
 800113a:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800113c:	2004      	movs	r0, #4
 800113e:	f000 f915 	bl	800136c <SpiWrite>

	tx_data[0] = 0xD0;
 8001142:	4b7c      	ldr	r3, [pc, #496]	@ (8001334 <SpiAutoAddress+0x328>)
 8001144:	22d0      	movs	r2, #208	@ 0xd0
 8001146:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001148:	4b7a      	ldr	r3, [pc, #488]	@ (8001334 <SpiAutoAddress+0x328>)
 800114a:	2203      	movs	r2, #3
 800114c:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x06;
 800114e:	4b79      	ldr	r3, [pc, #484]	@ (8001334 <SpiAutoAddress+0x328>)
 8001150:	2206      	movs	r2, #6
 8001152:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x01;
 8001154:	4b77      	ldr	r3, [pc, #476]	@ (8001334 <SpiAutoAddress+0x328>)
 8001156:	2201      	movs	r2, #1
 8001158:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800115a:	2004      	movs	r0, #4
 800115c:	f000 f906 	bl	800136c <SpiWrite>

	//set all stacked devices as stack
	tx_data[0] = 0xD0;
 8001160:	4b74      	ldr	r3, [pc, #464]	@ (8001334 <SpiAutoAddress+0x328>)
 8001162:	22d0      	movs	r2, #208	@ 0xd0
 8001164:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001166:	4b73      	ldr	r3, [pc, #460]	@ (8001334 <SpiAutoAddress+0x328>)
 8001168:	2203      	movs	r2, #3
 800116a:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x08;
 800116c:	4b71      	ldr	r3, [pc, #452]	@ (8001334 <SpiAutoAddress+0x328>)
 800116e:	2208      	movs	r2, #8
 8001170:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x02;
 8001172:	4b70      	ldr	r3, [pc, #448]	@ (8001334 <SpiAutoAddress+0x328>)
 8001174:	2202      	movs	r2, #2
 8001176:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 8001178:	2004      	movs	r0, #4
 800117a:	f000 f8f7 	bl	800136c <SpiWrite>

	//set top device to be top of stack
	tx_data[0] = 0x90;
 800117e:	4b6d      	ldr	r3, [pc, #436]	@ (8001334 <SpiAutoAddress+0x328>)
 8001180:	2290      	movs	r2, #144	@ 0x90
 8001182:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x01;
 8001184:	4b6b      	ldr	r3, [pc, #428]	@ (8001334 <SpiAutoAddress+0x328>)
 8001186:	2201      	movs	r2, #1
 8001188:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x03;
 800118a:	4b6a      	ldr	r3, [pc, #424]	@ (8001334 <SpiAutoAddress+0x328>)
 800118c:	2203      	movs	r2, #3
 800118e:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x08;
 8001190:	4b68      	ldr	r3, [pc, #416]	@ (8001334 <SpiAutoAddress+0x328>)
 8001192:	2208      	movs	r2, #8
 8001194:	70da      	strb	r2, [r3, #3]
	tx_data[4] = 0x03;
 8001196:	4b67      	ldr	r3, [pc, #412]	@ (8001334 <SpiAutoAddress+0x328>)
 8001198:	2203      	movs	r2, #3
 800119a:	711a      	strb	r2, [r3, #4]
	SpiWrite(5);
 800119c:	2005      	movs	r0, #5
 800119e:	f000 f8e5 	bl	800136c <SpiWrite>

	//SYNC DLL
	tx_data[0] = 0xA0;
 80011a2:	4b64      	ldr	r3, [pc, #400]	@ (8001334 <SpiAutoAddress+0x328>)
 80011a4:	22a0      	movs	r2, #160	@ 0xa0
 80011a6:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80011a8:	4b62      	ldr	r3, [pc, #392]	@ (8001334 <SpiAutoAddress+0x328>)
 80011aa:	2203      	movs	r2, #3
 80011ac:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x43;
 80011ae:	4b61      	ldr	r3, [pc, #388]	@ (8001334 <SpiAutoAddress+0x328>)
 80011b0:	2243      	movs	r2, #67	@ 0x43
 80011b2:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80011b4:	4b5f      	ldr	r3, [pc, #380]	@ (8001334 <SpiAutoAddress+0x328>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 80011ba:	2102      	movs	r1, #2
 80011bc:	2004      	movs	r0, #4
 80011be:	f000 f947 	bl	8001450 <SpiRead>

	tx_data[0] = 0xA0;
 80011c2:	4b5c      	ldr	r3, [pc, #368]	@ (8001334 <SpiAutoAddress+0x328>)
 80011c4:	22a0      	movs	r2, #160	@ 0xa0
 80011c6:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80011c8:	4b5a      	ldr	r3, [pc, #360]	@ (8001334 <SpiAutoAddress+0x328>)
 80011ca:	2203      	movs	r2, #3
 80011cc:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x44;
 80011ce:	4b59      	ldr	r3, [pc, #356]	@ (8001334 <SpiAutoAddress+0x328>)
 80011d0:	2244      	movs	r2, #68	@ 0x44
 80011d2:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80011d4:	4b57      	ldr	r3, [pc, #348]	@ (8001334 <SpiAutoAddress+0x328>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 80011da:	2102      	movs	r1, #2
 80011dc:	2004      	movs	r0, #4
 80011de:	f000 f937 	bl	8001450 <SpiRead>

	tx_data[0] = 0xA0;
 80011e2:	4b54      	ldr	r3, [pc, #336]	@ (8001334 <SpiAutoAddress+0x328>)
 80011e4:	22a0      	movs	r2, #160	@ 0xa0
 80011e6:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80011e8:	4b52      	ldr	r3, [pc, #328]	@ (8001334 <SpiAutoAddress+0x328>)
 80011ea:	2203      	movs	r2, #3
 80011ec:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x45;
 80011ee:	4b51      	ldr	r3, [pc, #324]	@ (8001334 <SpiAutoAddress+0x328>)
 80011f0:	2245      	movs	r2, #69	@ 0x45
 80011f2:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80011f4:	4b4f      	ldr	r3, [pc, #316]	@ (8001334 <SpiAutoAddress+0x328>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 80011fa:	2102      	movs	r1, #2
 80011fc:	2004      	movs	r0, #4
 80011fe:	f000 f927 	bl	8001450 <SpiRead>

	tx_data[0] = 0xA0;
 8001202:	4b4c      	ldr	r3, [pc, #304]	@ (8001334 <SpiAutoAddress+0x328>)
 8001204:	22a0      	movs	r2, #160	@ 0xa0
 8001206:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001208:	4b4a      	ldr	r3, [pc, #296]	@ (8001334 <SpiAutoAddress+0x328>)
 800120a:	2203      	movs	r2, #3
 800120c:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x46;
 800120e:	4b49      	ldr	r3, [pc, #292]	@ (8001334 <SpiAutoAddress+0x328>)
 8001210:	2246      	movs	r2, #70	@ 0x46
 8001212:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001214:	4b47      	ldr	r3, [pc, #284]	@ (8001334 <SpiAutoAddress+0x328>)
 8001216:	2200      	movs	r2, #0
 8001218:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 800121a:	2102      	movs	r1, #2
 800121c:	2004      	movs	r0, #4
 800121e:	f000 f917 	bl	8001450 <SpiRead>

	tx_data[0] = 0xA0;
 8001222:	4b44      	ldr	r3, [pc, #272]	@ (8001334 <SpiAutoAddress+0x328>)
 8001224:	22a0      	movs	r2, #160	@ 0xa0
 8001226:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001228:	4b42      	ldr	r3, [pc, #264]	@ (8001334 <SpiAutoAddress+0x328>)
 800122a:	2203      	movs	r2, #3
 800122c:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x47;
 800122e:	4b41      	ldr	r3, [pc, #260]	@ (8001334 <SpiAutoAddress+0x328>)
 8001230:	2247      	movs	r2, #71	@ 0x47
 8001232:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001234:	4b3f      	ldr	r3, [pc, #252]	@ (8001334 <SpiAutoAddress+0x328>)
 8001236:	2200      	movs	r2, #0
 8001238:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 800123a:	2102      	movs	r1, #2
 800123c:	2004      	movs	r0, #4
 800123e:	f000 f907 	bl	8001450 <SpiRead>

	tx_data[0] = 0xA0;
 8001242:	4b3c      	ldr	r3, [pc, #240]	@ (8001334 <SpiAutoAddress+0x328>)
 8001244:	22a0      	movs	r2, #160	@ 0xa0
 8001246:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001248:	4b3a      	ldr	r3, [pc, #232]	@ (8001334 <SpiAutoAddress+0x328>)
 800124a:	2203      	movs	r2, #3
 800124c:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x48;
 800124e:	4b39      	ldr	r3, [pc, #228]	@ (8001334 <SpiAutoAddress+0x328>)
 8001250:	2248      	movs	r2, #72	@ 0x48
 8001252:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001254:	4b37      	ldr	r3, [pc, #220]	@ (8001334 <SpiAutoAddress+0x328>)
 8001256:	2200      	movs	r2, #0
 8001258:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 800125a:	2102      	movs	r1, #2
 800125c:	2004      	movs	r0, #4
 800125e:	f000 f8f7 	bl	8001450 <SpiRead>

	tx_data[0] = 0xA0;
 8001262:	4b34      	ldr	r3, [pc, #208]	@ (8001334 <SpiAutoAddress+0x328>)
 8001264:	22a0      	movs	r2, #160	@ 0xa0
 8001266:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001268:	4b32      	ldr	r3, [pc, #200]	@ (8001334 <SpiAutoAddress+0x328>)
 800126a:	2203      	movs	r2, #3
 800126c:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x49;
 800126e:	4b31      	ldr	r3, [pc, #196]	@ (8001334 <SpiAutoAddress+0x328>)
 8001270:	2249      	movs	r2, #73	@ 0x49
 8001272:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001274:	4b2f      	ldr	r3, [pc, #188]	@ (8001334 <SpiAutoAddress+0x328>)
 8001276:	2200      	movs	r2, #0
 8001278:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 800127a:	2102      	movs	r1, #2
 800127c:	2004      	movs	r0, #4
 800127e:	f000 f8e7 	bl	8001450 <SpiRead>

	tx_data[0] = 0xA0;
 8001282:	4b2c      	ldr	r3, [pc, #176]	@ (8001334 <SpiAutoAddress+0x328>)
 8001284:	22a0      	movs	r2, #160	@ 0xa0
 8001286:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001288:	4b2a      	ldr	r3, [pc, #168]	@ (8001334 <SpiAutoAddress+0x328>)
 800128a:	2203      	movs	r2, #3
 800128c:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x4A;
 800128e:	4b29      	ldr	r3, [pc, #164]	@ (8001334 <SpiAutoAddress+0x328>)
 8001290:	224a      	movs	r2, #74	@ 0x4a
 8001292:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001294:	4b27      	ldr	r3, [pc, #156]	@ (8001334 <SpiAutoAddress+0x328>)
 8001296:	2200      	movs	r2, #0
 8001298:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 800129a:	2102      	movs	r1, #2
 800129c:	2004      	movs	r0, #4
 800129e:	f000 f8d7 	bl	8001450 <SpiRead>


	//Read from 0x0306
	tx_data[0] = 0x80;
 80012a2:	4b24      	ldr	r3, [pc, #144]	@ (8001334 <SpiAutoAddress+0x328>)
 80012a4:	2280      	movs	r2, #128	@ 0x80
 80012a6:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x00;
 80012a8:	4b22      	ldr	r3, [pc, #136]	@ (8001334 <SpiAutoAddress+0x328>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x03;
 80012ae:	4b21      	ldr	r3, [pc, #132]	@ (8001334 <SpiAutoAddress+0x328>)
 80012b0:	2203      	movs	r2, #3
 80012b2:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x06;
 80012b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001334 <SpiAutoAddress+0x328>)
 80012b6:	2206      	movs	r2, #6
 80012b8:	70da      	strb	r2, [r3, #3]
	tx_data[4] = 0x00;
 80012ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001334 <SpiAutoAddress+0x328>)
 80012bc:	2200      	movs	r2, #0
 80012be:	711a      	strb	r2, [r3, #4]
	SpiRead(5,7);
 80012c0:	2107      	movs	r1, #7
 80012c2:	2005      	movs	r0, #5
 80012c4:	f000 f8c4 	bl	8001450 <SpiRead>
	printf("ADDR_0: 0x%02X\n", rx_data[4]);
 80012c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <SpiAutoAddress+0x32c>)
 80012ca:	791b      	ldrb	r3, [r3, #4]
 80012cc:	4619      	mov	r1, r3
 80012ce:	481b      	ldr	r0, [pc, #108]	@ (800133c <SpiAutoAddress+0x330>)
 80012d0:	f004 fbce 	bl	8005a70 <iprintf>

	tx_data[0] = 0x80;
 80012d4:	4b17      	ldr	r3, [pc, #92]	@ (8001334 <SpiAutoAddress+0x328>)
 80012d6:	2280      	movs	r2, #128	@ 0x80
 80012d8:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x01;
 80012da:	4b16      	ldr	r3, [pc, #88]	@ (8001334 <SpiAutoAddress+0x328>)
 80012dc:	2201      	movs	r2, #1
 80012de:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x03;
 80012e0:	4b14      	ldr	r3, [pc, #80]	@ (8001334 <SpiAutoAddress+0x328>)
 80012e2:	2203      	movs	r2, #3
 80012e4:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x06;
 80012e6:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <SpiAutoAddress+0x328>)
 80012e8:	2206      	movs	r2, #6
 80012ea:	70da      	strb	r2, [r3, #3]
	tx_data[4] = 0x00;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <SpiAutoAddress+0x328>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	711a      	strb	r2, [r3, #4]
	SpiRead(5,7);
 80012f2:	2107      	movs	r1, #7
 80012f4:	2005      	movs	r0, #5
 80012f6:	f000 f8ab 	bl	8001450 <SpiRead>
	printf("ADDR_1: 0x%02X\n", rx_data[4]);
 80012fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <SpiAutoAddress+0x32c>)
 80012fc:	791b      	ldrb	r3, [r3, #4]
 80012fe:	4619      	mov	r1, r3
 8001300:	480f      	ldr	r0, [pc, #60]	@ (8001340 <SpiAutoAddress+0x334>)
 8001302:	f004 fbb5 	bl	8005a70 <iprintf>

	tx_data[0] = 0x80;
 8001306:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <SpiAutoAddress+0x328>)
 8001308:	2280      	movs	r2, #128	@ 0x80
 800130a:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x00;
 800130c:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <SpiAutoAddress+0x328>)
 800130e:	2200      	movs	r2, #0
 8001310:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x20;
 8001312:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <SpiAutoAddress+0x328>)
 8001314:	2220      	movs	r2, #32
 8001316:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x01;
 8001318:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <SpiAutoAddress+0x328>)
 800131a:	2201      	movs	r2, #1
 800131c:	70da      	strb	r2, [r3, #3]
	tx_data[4] = 0x00;
 800131e:	4b05      	ldr	r3, [pc, #20]	@ (8001334 <SpiAutoAddress+0x328>)
 8001320:	2200      	movs	r2, #0
 8001322:	711a      	strb	r2, [r3, #4]
	SpiRead(5,7);
 8001324:	2107      	movs	r1, #7
 8001326:	2005      	movs	r0, #5
 8001328:	f000 f892 	bl	8001450 <SpiRead>
	printf("DEV_CONF: 0x%02X\n", rx_data[4]);
 800132c:	4b02      	ldr	r3, [pc, #8]	@ (8001338 <SpiAutoAddress+0x32c>)
 800132e:	791b      	ldrb	r3, [r3, #4]
 8001330:	4619      	mov	r1, r3
 8001332:	e007      	b.n	8001344 <SpiAutoAddress+0x338>
 8001334:	200001f8 	.word	0x200001f8
 8001338:	20000200 	.word	0x20000200
 800133c:	08007a48 	.word	0x08007a48
 8001340:	08007a58 	.word	0x08007a58
 8001344:	4807      	ldr	r0, [pc, #28]	@ (8001364 <SpiAutoAddress+0x358>)
 8001346:	f004 fb93 	bl	8005a70 <iprintf>


	if(status != HAL_OK) {
 800134a:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <SpiAutoAddress+0x35c>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d002      	beq.n	8001358 <SpiAutoAddress+0x34c>
		return status;
 8001352:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <SpiAutoAddress+0x35c>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	e000      	b.n	800135a <SpiAutoAddress+0x34e>
	}

    return HAL_OK;
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	08007a68 	.word	0x08007a68
 8001368:	200001f2 	.word	0x200001f2

0800136c <SpiWrite>:

HAL_StatusTypeDef SpiWrite(int sendLen)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	  crc = SpiCRC16(tx_data, sendLen);
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	482f      	ldr	r0, [pc, #188]	@ (8001434 <SpiWrite+0xc8>)
 8001378:	f7ff fd38 	bl	8000dec <SpiCRC16>
 800137c:	4603      	mov	r3, r0
 800137e:	461a      	mov	r2, r3
 8001380:	4b2d      	ldr	r3, [pc, #180]	@ (8001438 <SpiWrite+0xcc>)
 8001382:	801a      	strh	r2, [r3, #0]
	  tx_data[sendLen] = crc & 0xFF;
 8001384:	4b2c      	ldr	r3, [pc, #176]	@ (8001438 <SpiWrite+0xcc>)
 8001386:	881b      	ldrh	r3, [r3, #0]
 8001388:	b2d9      	uxtb	r1, r3
 800138a:	4a2a      	ldr	r2, [pc, #168]	@ (8001434 <SpiWrite+0xc8>)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4413      	add	r3, r2
 8001390:	460a      	mov	r2, r1
 8001392:	701a      	strb	r2, [r3, #0]
	  tx_data[sendLen + 1] = (crc >> 8) & 0xFF;
 8001394:	4b28      	ldr	r3, [pc, #160]	@ (8001438 <SpiWrite+0xcc>)
 8001396:	881b      	ldrh	r3, [r3, #0]
 8001398:	0a1b      	lsrs	r3, r3, #8
 800139a:	b29a      	uxth	r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	3301      	adds	r3, #1
 80013a0:	b2d1      	uxtb	r1, r2
 80013a2:	4a24      	ldr	r2, [pc, #144]	@ (8001434 <SpiWrite+0xc8>)
 80013a4:	54d1      	strb	r1, [r2, r3]

	  //Check if SPI_READY is high, with timeout
	  timeout = HAL_GetTick() + 100;  // 100ms timeout
 80013a6:	f001 f82d 	bl	8002404 <HAL_GetTick>
 80013aa:	4603      	mov	r3, r0
 80013ac:	3364      	adds	r3, #100	@ 0x64
 80013ae:	4a23      	ldr	r2, [pc, #140]	@ (800143c <SpiWrite+0xd0>)
 80013b0:	6013      	str	r3, [r2, #0]
	  while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) != GPIO_PIN_SET) {
 80013b2:	e00b      	b.n	80013cc <SpiWrite+0x60>
	    if (HAL_GetTick() >= timeout) {
 80013b4:	f001 f826 	bl	8002404 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	4b20      	ldr	r3, [pc, #128]	@ (800143c <SpiWrite+0xd0>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	429a      	cmp	r2, r3
 80013c0:	d301      	bcc.n	80013c6 <SpiWrite+0x5a>
	      return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e032      	b.n	800142c <SpiWrite+0xc0>
	    }
	    Delay_us(100);
 80013c6:	2064      	movs	r0, #100	@ 0x64
 80013c8:	f000 fc84 	bl	8001cd4 <Delay_us>
	  while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) != GPIO_PIN_SET) {
 80013cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013d0:	481b      	ldr	r0, [pc, #108]	@ (8001440 <SpiWrite+0xd4>)
 80013d2:	f002 f8c7 	bl	8003564 <HAL_GPIO_ReadPin>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d1eb      	bne.n	80013b4 <SpiWrite+0x48>
	  }

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80013dc:	2200      	movs	r2, #0
 80013de:	2110      	movs	r1, #16
 80013e0:	4818      	ldr	r0, [pc, #96]	@ (8001444 <SpiWrite+0xd8>)
 80013e2:	f002 f8d6 	bl	8003592 <HAL_GPIO_WritePin>

	  Delay_us(0.5); //t9
 80013e6:	2000      	movs	r0, #0
 80013e8:	f000 fc74 	bl	8001cd4 <Delay_us>

	  // Send the command
	  status = HAL_SPI_Transmit(&hspi1, tx_data, sendLen + 2, 100);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	3302      	adds	r3, #2
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	2364      	movs	r3, #100	@ 0x64
 80013f6:	490f      	ldr	r1, [pc, #60]	@ (8001434 <SpiWrite+0xc8>)
 80013f8:	4813      	ldr	r0, [pc, #76]	@ (8001448 <SpiWrite+0xdc>)
 80013fa:	f002 fe04 	bl	8004006 <HAL_SPI_Transmit>
 80013fe:	4603      	mov	r3, r0
 8001400:	461a      	mov	r2, r3
 8001402:	4b12      	ldr	r3, [pc, #72]	@ (800144c <SpiWrite+0xe0>)
 8001404:	701a      	strb	r2, [r3, #0]

	  // Pull nCS high
	  Delay_us(0.5); //t10
 8001406:	2000      	movs	r0, #0
 8001408:	f000 fc64 	bl	8001cd4 <Delay_us>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800140c:	2201      	movs	r2, #1
 800140e:	2110      	movs	r1, #16
 8001410:	480c      	ldr	r0, [pc, #48]	@ (8001444 <SpiWrite+0xd8>)
 8001412:	f002 f8be 	bl	8003592 <HAL_GPIO_WritePin>

	  Delay_us(1);
 8001416:	2001      	movs	r0, #1
 8001418:	f000 fc5c 	bl	8001cd4 <Delay_us>

	  if (status != HAL_OK) {
 800141c:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <SpiWrite+0xe0>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d002      	beq.n	800142a <SpiWrite+0xbe>
	    return status;
 8001424:	4b09      	ldr	r3, [pc, #36]	@ (800144c <SpiWrite+0xe0>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	e000      	b.n	800142c <SpiWrite+0xc0>
	  }

	  return HAL_OK;
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	200001f8 	.word	0x200001f8
 8001438:	200001f0 	.word	0x200001f0
 800143c:	200001f4 	.word	0x200001f4
 8001440:	40020400 	.word	0x40020400
 8001444:	40020000 	.word	0x40020000
 8001448:	20000318 	.word	0x20000318
 800144c:	200001f2 	.word	0x200001f2

08001450 <SpiRead>:

HAL_StatusTypeDef SpiRead(int sendLen, int returnLen){
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af02      	add	r7, sp, #8
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]

	SpiWrite(sendLen);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff ff86 	bl	800136c <SpiWrite>

	for(int i = 0; i <= 7; i++) {
 8001460:	2300      	movs	r3, #0
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	e007      	b.n	8001476 <SpiRead+0x26>
		tx_data[i] = 0xFF;
 8001466:	4a29      	ldr	r2, [pc, #164]	@ (800150c <SpiRead+0xbc>)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4413      	add	r3, r2
 800146c:	22ff      	movs	r2, #255	@ 0xff
 800146e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i <= 7; i++) {
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3301      	adds	r3, #1
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2b07      	cmp	r3, #7
 800147a:	ddf4      	ble.n	8001466 <SpiRead+0x16>
	}

	timeout = HAL_GetTick() + 1;  // 1ms timeout
 800147c:	f000 ffc2 	bl	8002404 <HAL_GetTick>
 8001480:	4603      	mov	r3, r0
 8001482:	3301      	adds	r3, #1
 8001484:	4a22      	ldr	r2, [pc, #136]	@ (8001510 <SpiRead+0xc0>)
 8001486:	6013      	str	r3, [r2, #0]
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) != GPIO_PIN_SET) {
 8001488:	e00e      	b.n	80014a8 <SpiRead+0x58>
		if (HAL_GetTick() >= timeout) {
 800148a:	f000 ffbb 	bl	8002404 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <SpiRead+0xc0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	429a      	cmp	r2, r3
 8001496:	d303      	bcc.n	80014a0 <SpiRead+0x50>
			SpiClear();
 8001498:	f000 f846 	bl	8001528 <SpiClear>
			return HAL_TIMEOUT;
 800149c:	2303      	movs	r3, #3
 800149e:	e030      	b.n	8001502 <SpiRead+0xb2>
		}
		Delay_us(500);
 80014a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014a4:	f000 fc16 	bl	8001cd4 <Delay_us>
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) != GPIO_PIN_SET) {
 80014a8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014ac:	4819      	ldr	r0, [pc, #100]	@ (8001514 <SpiRead+0xc4>)
 80014ae:	f002 f859 	bl	8003564 <HAL_GPIO_ReadPin>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d1e8      	bne.n	800148a <SpiRead+0x3a>
	}

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2110      	movs	r1, #16
 80014bc:	4816      	ldr	r0, [pc, #88]	@ (8001518 <SpiRead+0xc8>)
 80014be:	f002 f868 	bl	8003592 <HAL_GPIO_WritePin>

    Delay_us(0.5); //t9
 80014c2:	2000      	movs	r0, #0
 80014c4:	f000 fc06 	bl	8001cd4 <Delay_us>

    HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, returnLen, HAL_MAX_DELAY);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	f04f 32ff 	mov.w	r2, #4294967295
 80014d0:	9200      	str	r2, [sp, #0]
 80014d2:	4a12      	ldr	r2, [pc, #72]	@ (800151c <SpiRead+0xcc>)
 80014d4:	490d      	ldr	r1, [pc, #52]	@ (800150c <SpiRead+0xbc>)
 80014d6:	4812      	ldr	r0, [pc, #72]	@ (8001520 <SpiRead+0xd0>)
 80014d8:	f002 fed9 	bl	800428e <HAL_SPI_TransmitReceive>

    Delay_us(0.5); //t10
 80014dc:	2000      	movs	r0, #0
 80014de:	f000 fbf9 	bl	8001cd4 <Delay_us>

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80014e2:	2201      	movs	r2, #1
 80014e4:	2110      	movs	r1, #16
 80014e6:	480c      	ldr	r0, [pc, #48]	@ (8001518 <SpiRead+0xc8>)
 80014e8:	f002 f853 	bl	8003592 <HAL_GPIO_WritePin>

    Delay_us(1);
 80014ec:	2001      	movs	r0, #1
 80014ee:	f000 fbf1 	bl	8001cd4 <Delay_us>

    if (status != HAL_OK) {
 80014f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <SpiRead+0xd4>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d002      	beq.n	8001500 <SpiRead+0xb0>
    	return status;
 80014fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001524 <SpiRead+0xd4>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	e000      	b.n	8001502 <SpiRead+0xb2>
    }

    return HAL_OK;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	200001f8 	.word	0x200001f8
 8001510:	200001f4 	.word	0x200001f4
 8001514:	40020400 	.word	0x40020400
 8001518:	40020000 	.word	0x40020000
 800151c:	20000200 	.word	0x20000200
 8001520:	20000318 	.word	0x20000318
 8001524:	200001f2 	.word	0x200001f2

08001528 <SpiClear>:

HAL_StatusTypeDef SpiClear(){
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0

	tx_data[0] = 0x00;
 800152c:	4b13      	ldr	r3, [pc, #76]	@ (800157c <SpiClear+0x54>)
 800152e:	2200      	movs	r2, #0
 8001530:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);  // Hold nCS low
 8001532:	2200      	movs	r2, #0
 8001534:	2110      	movs	r1, #16
 8001536:	4812      	ldr	r0, [pc, #72]	@ (8001580 <SpiClear+0x58>)
 8001538:	f002 f82b 	bl	8003592 <HAL_GPIO_WritePin>
	Delay_us(0.5);
 800153c:	2000      	movs	r0, #0
 800153e:	f000 fbc9 	bl	8001cd4 <Delay_us>
	status = HAL_SPI_Transmit(&hspi1, tx_data, 1, 100);
 8001542:	2364      	movs	r3, #100	@ 0x64
 8001544:	2201      	movs	r2, #1
 8001546:	490d      	ldr	r1, [pc, #52]	@ (800157c <SpiClear+0x54>)
 8001548:	480e      	ldr	r0, [pc, #56]	@ (8001584 <SpiClear+0x5c>)
 800154a:	f002 fd5c 	bl	8004006 <HAL_SPI_Transmit>
 800154e:	4603      	mov	r3, r0
 8001550:	461a      	mov	r2, r3
 8001552:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <SpiClear+0x60>)
 8001554:	701a      	strb	r2, [r3, #0]
	Delay_us(0.5);
 8001556:	2000      	movs	r0, #0
 8001558:	f000 fbbc 	bl	8001cd4 <Delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // Pull nCS high
 800155c:	2201      	movs	r2, #1
 800155e:	2110      	movs	r1, #16
 8001560:	4807      	ldr	r0, [pc, #28]	@ (8001580 <SpiClear+0x58>)
 8001562:	f002 f816 	bl	8003592 <HAL_GPIO_WritePin>

	if (status != HAL_OK) {
 8001566:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <SpiClear+0x60>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d002      	beq.n	8001574 <SpiClear+0x4c>
		    return status;
 800156e:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <SpiClear+0x60>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	e000      	b.n	8001576 <SpiClear+0x4e>
		  }

	return HAL_OK;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	200001f8 	.word	0x200001f8
 8001580:	40020000 	.word	0x40020000
 8001584:	20000318 	.word	0x20000318
 8001588:	200001f2 	.word	0x200001f2

0800158c <stackVoltageRead>:

HAL_StatusTypeDef stackVoltageRead(){
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
	B0 03 0D 06 52 76 //Step 2 (set continuous run and start ADC)
	delay [192us + (5us x TOTALBOARDS)] //Step 3 (delay)
	A0 05 68 1F 5C 2D //Step 4 (read ADC measurements)
	*/

	tx_data[0] = 0xB0;
 8001592:	4b34      	ldr	r3, [pc, #208]	@ (8001664 <stackVoltageRead+0xd8>)
 8001594:	22b0      	movs	r2, #176	@ 0xb0
 8001596:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x00;
 8001598:	4b32      	ldr	r3, [pc, #200]	@ (8001664 <stackVoltageRead+0xd8>)
 800159a:	2200      	movs	r2, #0
 800159c:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x03;
 800159e:	4b31      	ldr	r3, [pc, #196]	@ (8001664 <stackVoltageRead+0xd8>)
 80015a0:	2203      	movs	r2, #3
 80015a2:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x0A;
 80015a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001664 <stackVoltageRead+0xd8>)
 80015a6:	220a      	movs	r2, #10
 80015a8:	70da      	strb	r2, [r3, #3]
	status = SpiWrite(4);
 80015aa:	2004      	movs	r0, #4
 80015ac:	f7ff fede 	bl	800136c <SpiWrite>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001668 <stackVoltageRead+0xdc>)
 80015b6:	701a      	strb	r2, [r3, #0]

	if (status != HAL_OK) {
 80015b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001668 <stackVoltageRead+0xdc>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d002      	beq.n	80015c6 <stackVoltageRead+0x3a>
		return status;
 80015c0:	4b29      	ldr	r3, [pc, #164]	@ (8001668 <stackVoltageRead+0xdc>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	e04a      	b.n	800165c <stackVoltageRead+0xd0>
	}

	tx_data[0] = 0xB0;
 80015c6:	4b27      	ldr	r3, [pc, #156]	@ (8001664 <stackVoltageRead+0xd8>)
 80015c8:	22b0      	movs	r2, #176	@ 0xb0
 80015ca:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80015cc:	4b25      	ldr	r3, [pc, #148]	@ (8001664 <stackVoltageRead+0xd8>)
 80015ce:	2203      	movs	r2, #3
 80015d0:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x0D;
 80015d2:	4b24      	ldr	r3, [pc, #144]	@ (8001664 <stackVoltageRead+0xd8>)
 80015d4:	220d      	movs	r2, #13
 80015d6:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x06;
 80015d8:	4b22      	ldr	r3, [pc, #136]	@ (8001664 <stackVoltageRead+0xd8>)
 80015da:	2206      	movs	r2, #6
 80015dc:	70da      	strb	r2, [r3, #3]
	status = SpiWrite(4);
 80015de:	2004      	movs	r0, #4
 80015e0:	f7ff fec4 	bl	800136c <SpiWrite>
 80015e4:	4603      	mov	r3, r0
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001668 <stackVoltageRead+0xdc>)
 80015ea:	701a      	strb	r2, [r3, #0]

	if (status != HAL_OK) {
 80015ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001668 <stackVoltageRead+0xdc>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d002      	beq.n	80015fa <stackVoltageRead+0x6e>
		return status;
 80015f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001668 <stackVoltageRead+0xdc>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	e030      	b.n	800165c <stackVoltageRead+0xd0>
	}

	Delay_us(192 + (5 * TOTALBOARDS));
 80015fa:	20ca      	movs	r0, #202	@ 0xca
 80015fc:	f000 fb6a 	bl	8001cd4 <Delay_us>

	tx_data[0] = 0xA0;
 8001600:	4b18      	ldr	r3, [pc, #96]	@ (8001664 <stackVoltageRead+0xd8>)
 8001602:	22a0      	movs	r2, #160	@ 0xa0
 8001604:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x05;
 8001606:	4b17      	ldr	r3, [pc, #92]	@ (8001664 <stackVoltageRead+0xd8>)
 8001608:	2205      	movs	r2, #5
 800160a:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x68;
 800160c:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <stackVoltageRead+0xd8>)
 800160e:	2268      	movs	r2, #104	@ 0x68
 8001610:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x0F;
 8001612:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <stackVoltageRead+0xd8>)
 8001614:	220f      	movs	r2, #15
 8001616:	70da      	strb	r2, [r3, #3]


	status = SpiRead(4,ACTIVECHANNELS * 2);
 8001618:	2120      	movs	r1, #32
 800161a:	2004      	movs	r0, #4
 800161c:	f7ff ff18 	bl	8001450 <SpiRead>
 8001620:	4603      	mov	r3, r0
 8001622:	461a      	mov	r2, r3
 8001624:	4b10      	ldr	r3, [pc, #64]	@ (8001668 <stackVoltageRead+0xdc>)
 8001626:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i <= (ACTIVECHANNELS * 2) - 1; i++){
 8001628:	2300      	movs	r3, #0
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	e00b      	b.n	8001646 <stackVoltageRead+0xba>
		printf("Cell %d: %d\r\n", i, rx_data[i]);
 800162e:	4a0f      	ldr	r2, [pc, #60]	@ (800166c <stackVoltageRead+0xe0>)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4413      	add	r3, r2
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	461a      	mov	r2, r3
 8001638:	6879      	ldr	r1, [r7, #4]
 800163a:	480d      	ldr	r0, [pc, #52]	@ (8001670 <stackVoltageRead+0xe4>)
 800163c:	f004 fa18 	bl	8005a70 <iprintf>
	for(int i = 0; i <= (ACTIVECHANNELS * 2) - 1; i++){
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	3301      	adds	r3, #1
 8001644:	607b      	str	r3, [r7, #4]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b1f      	cmp	r3, #31
 800164a:	ddf0      	ble.n	800162e <stackVoltageRead+0xa2>
	for(int i = 0; i <= ACTIVECHANNELS - 1; i++){
		printf("Cell %d: %f \r\n", i, voltStackRead[i]);
	}
	printf("---------------");
	*/
	if (status != HAL_OK) {
 800164c:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <stackVoltageRead+0xdc>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d002      	beq.n	800165a <stackVoltageRead+0xce>
	    	return status;
 8001654:	4b04      	ldr	r3, [pc, #16]	@ (8001668 <stackVoltageRead+0xdc>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	e000      	b.n	800165c <stackVoltageRead+0xd0>
	    }

	return HAL_OK;
 800165a:	2300      	movs	r3, #0

}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200001f8 	.word	0x200001f8
 8001668:	200001f2 	.word	0x200001f2
 800166c:	20000200 	.word	0x20000200
 8001670:	08007a7c 	.word	0x08007a7c

08001674 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800167c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001680:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b00      	cmp	r3, #0
 800168a:	d013      	beq.n	80016b4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800168c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001690:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001694:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001698:	2b00      	cmp	r3, #0
 800169a:	d00b      	beq.n	80016b4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800169c:	e000      	b.n	80016a0 <ITM_SendChar+0x2c>
    {
      __NOP();
 800169e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80016a0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0f9      	beq.n	800169e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80016aa:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80016b4:	687b      	ldr	r3, [r7, #4]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr

080016c0 <_write>:
void Delay_us(uint32_t us);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
  int i = 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
  for(i = 0; i<len; i++)
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
 80016d4:	e009      	b.n	80016ea <_write+0x2a>
    ITM_SendChar((*ptr++));
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	1c5a      	adds	r2, r3, #1
 80016da:	60ba      	str	r2, [r7, #8]
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff ffc8 	bl	8001674 <ITM_SendChar>
  for(i = 0; i<len; i++)
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	3301      	adds	r3, #1
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	697a      	ldr	r2, [r7, #20]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	dbf1      	blt.n	80016d6 <_write+0x16>
  return len;
 80016f2:	687b      	ldr	r3, [r7, #4]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001702:	f000 fe1b 	bl	800233c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001706:	f000 f86b 	bl	80017e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170a:	f000 fa43 	bl	8001b94 <MX_GPIO_Init>
  MX_CAN1_Init();
 800170e:	f000 f8ff 	bl	8001910 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001712:	f000 f933 	bl	800197c <MX_CAN2_Init>
  // MX_SDIO_SD_Init();
  MX_SPI1_Init();
 8001716:	f000 f965 	bl	80019e4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800171a:	f000 fa11 	bl	8001b40 <MX_USART2_UART_Init>
  MX_UART4_Init();
 800171e:	f000 f9e5 	bl	8001aec <MX_UART4_Init>
  MX_ADC1_Init();
 8001722:	f000 f8a3 	bl	800186c <MX_ADC1_Init>
  MX_TIM4_Init();
 8001726:	f000 f993 	bl	8001a50 <MX_TIM4_Init>

  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 800172a:	4823      	ldr	r0, [pc, #140]	@ (80017b8 <main+0xbc>)
 800172c:	f001 f9fd 	bl	8002b2a <HAL_CAN_Start>
  HAL_TIM_Base_Start(&htim4);
 8001730:	4822      	ldr	r0, [pc, #136]	@ (80017bc <main+0xc0>)
 8001732:	f003 f85d 	bl	80047f0 <HAL_TIM_Base_Start>

  printf("BQ79600 Battery Monitor System Starting...\r\n");
 8001736:	4822      	ldr	r0, [pc, #136]	@ (80017c0 <main+0xc4>)
 8001738:	f004 fa02 	bl	8005b40 <puts>

  // Step 2: Wake up and initialize the BQ79600 and BQ79616

  printf("Waking up BQ79600...\r\n");
 800173c:	4821      	ldr	r0, [pc, #132]	@ (80017c4 <main+0xc8>)
 800173e:	f004 f9ff 	bl	8005b40 <puts>
  bool wake = false;
 8001742:	2300      	movs	r3, #0
 8001744:	71fb      	strb	r3, [r7, #7]
  status = BQ79600_WakeUp(TOTALBOARDS,wake);
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	4619      	mov	r1, r3
 800174a:	2002      	movs	r0, #2
 800174c:	f7ff fbda 	bl	8000f04 <BQ79600_WakeUp>
 8001750:	4603      	mov	r3, r0
 8001752:	71bb      	strb	r3, [r7, #6]
  if(status == HAL_OK){
 8001754:	79bb      	ldrb	r3, [r7, #6]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <main+0x64>
	  printf("Wake GOOD\r\n");
 800175a:	481b      	ldr	r0, [pc, #108]	@ (80017c8 <main+0xcc>)
 800175c:	f004 f9f0 	bl	8005b40 <puts>
  }


  printf("Auto-addressing...\r\n");
 8001760:	481a      	ldr	r0, [pc, #104]	@ (80017cc <main+0xd0>)
 8001762:	f004 f9ed 	bl	8005b40 <puts>
  status = SpiAutoAddress(TOTALBOARDS);
 8001766:	2002      	movs	r0, #2
 8001768:	f7ff fc50 	bl	800100c <SpiAutoAddress>
 800176c:	4603      	mov	r3, r0
 800176e:	71bb      	strb	r3, [r7, #6]
  if(status == HAL_OK){
 8001770:	79bb      	ldrb	r3, [r7, #6]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d103      	bne.n	800177e <main+0x82>
  	  printf("Auto-addressing GOOD\r\n");
 8001776:	4816      	ldr	r0, [pc, #88]	@ (80017d0 <main+0xd4>)
 8001778:	f004 f9e2 	bl	8005b40 <puts>
 800177c:	e004      	b.n	8001788 <main+0x8c>
   }
  else
	  printf("HAL ERROR %d\r\n", status);
 800177e:	79bb      	ldrb	r3, [r7, #6]
 8001780:	4619      	mov	r1, r3
 8001782:	4814      	ldr	r0, [pc, #80]	@ (80017d4 <main+0xd8>)
 8001784:	f004 f974 	bl	8005a70 <iprintf>


  printf("Initialization complete, starting main loop...\r\n");
 8001788:	4813      	ldr	r0, [pc, #76]	@ (80017d8 <main+0xdc>)
 800178a:	f004 f9d9 	bl	8005b40 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	status = stackVoltageRead();
 800178e:	f7ff fefd 	bl	800158c <stackVoltageRead>
 8001792:	4603      	mov	r3, r0
 8001794:	71bb      	strb	r3, [r7, #6]
	if(status == HAL_OK){
 8001796:	79bb      	ldrb	r3, [r7, #6]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d103      	bne.n	80017a4 <main+0xa8>
		printf("VOLTAGE READ GOOD\r\n");
 800179c:	480f      	ldr	r0, [pc, #60]	@ (80017dc <main+0xe0>)
 800179e:	f004 f9cf 	bl	8005b40 <puts>
 80017a2:	e004      	b.n	80017ae <main+0xb2>
	   }
	else
		printf("HAL ERROR %d\r\n", status);
 80017a4:	79bb      	ldrb	r3, [r7, #6]
 80017a6:	4619      	mov	r1, r3
 80017a8:	480a      	ldr	r0, [pc, #40]	@ (80017d4 <main+0xd8>)
 80017aa:	f004 f961 	bl	8005a70 <iprintf>
	HAL_Delay(1000);
 80017ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017b2:	f000 fe31 	bl	8002418 <HAL_Delay>
	status = stackVoltageRead();
 80017b6:	e7ea      	b.n	800178e <main+0x92>
 80017b8:	200002c8 	.word	0x200002c8
 80017bc:	20000370 	.word	0x20000370
 80017c0:	08007a8c 	.word	0x08007a8c
 80017c4:	08007ab8 	.word	0x08007ab8
 80017c8:	08007ad0 	.word	0x08007ad0
 80017cc:	08007adc 	.word	0x08007adc
 80017d0:	08007af0 	.word	0x08007af0
 80017d4:	08007b08 	.word	0x08007b08
 80017d8:	08007b18 	.word	0x08007b18
 80017dc:	08007b48 	.word	0x08007b48

080017e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b092      	sub	sp, #72	@ 0x48
 80017e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017e6:	f107 0318 	add.w	r3, r7, #24
 80017ea:	2230      	movs	r2, #48	@ 0x30
 80017ec:	2100      	movs	r1, #0
 80017ee:	4618      	mov	r0, r3
 80017f0:	f004 fa86 	bl	8005d00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]
 8001800:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001802:	2301      	movs	r3, #1
 8001804:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001806:	2301      	movs	r3, #1
 8001808:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800180a:	2302      	movs	r3, #2
 800180c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800180e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001812:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 8001814:	230d      	movs	r3, #13
 8001816:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 8001818:	23c3      	movs	r3, #195	@ 0xc3
 800181a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800181c:	2302      	movs	r3, #2
 800181e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001820:	2305      	movs	r3, #5
 8001822:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001824:	f107 0318 	add.w	r3, r7, #24
 8001828:	4618      	mov	r0, r3
 800182a:	f001 fecb 	bl	80035c4 <HAL_RCC_OscConfig>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001834:	f000 fa66 	bl	8001d04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001838:	230f      	movs	r3, #15
 800183a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800183c:	2302      	movs	r3, #2
 800183e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001840:	2300      	movs	r3, #0
 8001842:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001844:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001848:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800184a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800184e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	2103      	movs	r1, #3
 8001854:	4618      	mov	r0, r3
 8001856:	f002 f909 	bl	8003a6c <HAL_RCC_ClockConfig>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001860:	f000 fa50 	bl	8001d04 <Error_Handler>
  }
}
 8001864:	bf00      	nop
 8001866:	3748      	adds	r7, #72	@ 0x48
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001872:	463b      	mov	r3, r7
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800187e:	4b21      	ldr	r3, [pc, #132]	@ (8001904 <MX_ADC1_Init+0x98>)
 8001880:	4a21      	ldr	r2, [pc, #132]	@ (8001908 <MX_ADC1_Init+0x9c>)
 8001882:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001884:	4b1f      	ldr	r3, [pc, #124]	@ (8001904 <MX_ADC1_Init+0x98>)
 8001886:	2200      	movs	r2, #0
 8001888:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800188a:	4b1e      	ldr	r3, [pc, #120]	@ (8001904 <MX_ADC1_Init+0x98>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001890:	4b1c      	ldr	r3, [pc, #112]	@ (8001904 <MX_ADC1_Init+0x98>)
 8001892:	2200      	movs	r2, #0
 8001894:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001896:	4b1b      	ldr	r3, [pc, #108]	@ (8001904 <MX_ADC1_Init+0x98>)
 8001898:	2200      	movs	r2, #0
 800189a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800189c:	4b19      	ldr	r3, [pc, #100]	@ (8001904 <MX_ADC1_Init+0x98>)
 800189e:	2200      	movs	r2, #0
 80018a0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018a4:	4b17      	ldr	r3, [pc, #92]	@ (8001904 <MX_ADC1_Init+0x98>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018aa:	4b16      	ldr	r3, [pc, #88]	@ (8001904 <MX_ADC1_Init+0x98>)
 80018ac:	4a17      	ldr	r2, [pc, #92]	@ (800190c <MX_ADC1_Init+0xa0>)
 80018ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018b0:	4b14      	ldr	r3, [pc, #80]	@ (8001904 <MX_ADC1_Init+0x98>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80018b6:	4b13      	ldr	r3, [pc, #76]	@ (8001904 <MX_ADC1_Init+0x98>)
 80018b8:	2201      	movs	r2, #1
 80018ba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018bc:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <MX_ADC1_Init+0x98>)
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001904 <MX_ADC1_Init+0x98>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018ca:	480e      	ldr	r0, [pc, #56]	@ (8001904 <MX_ADC1_Init+0x98>)
 80018cc:	f000 fdc8 	bl	8002460 <HAL_ADC_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80018d6:	f000 fa15 	bl	8001d04 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80018da:	230b      	movs	r3, #11
 80018dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018de:	2301      	movs	r3, #1
 80018e0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018e6:	463b      	mov	r3, r7
 80018e8:	4619      	mov	r1, r3
 80018ea:	4806      	ldr	r0, [pc, #24]	@ (8001904 <MX_ADC1_Init+0x98>)
 80018ec:	f000 fdfc 	bl	80024e8 <HAL_ADC_ConfigChannel>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80018f6:	f000 fa05 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20000280 	.word	0x20000280
 8001908:	40012000 	.word	0x40012000
 800190c:	0f000001 	.word	0x0f000001

08001910 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001914:	4b17      	ldr	r3, [pc, #92]	@ (8001974 <MX_CAN1_Init+0x64>)
 8001916:	4a18      	ldr	r2, [pc, #96]	@ (8001978 <MX_CAN1_Init+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 15;
 800191a:	4b16      	ldr	r3, [pc, #88]	@ (8001974 <MX_CAN1_Init+0x64>)
 800191c:	220f      	movs	r2, #15
 800191e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001920:	4b14      	ldr	r3, [pc, #80]	@ (8001974 <MX_CAN1_Init+0x64>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001926:	4b13      	ldr	r3, [pc, #76]	@ (8001974 <MX_CAN1_Init+0x64>)
 8001928:	2200      	movs	r2, #0
 800192a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800192c:	4b11      	ldr	r3, [pc, #68]	@ (8001974 <MX_CAN1_Init+0x64>)
 800192e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001932:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001934:	4b0f      	ldr	r3, [pc, #60]	@ (8001974 <MX_CAN1_Init+0x64>)
 8001936:	2200      	movs	r2, #0
 8001938:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800193a:	4b0e      	ldr	r3, [pc, #56]	@ (8001974 <MX_CAN1_Init+0x64>)
 800193c:	2200      	movs	r2, #0
 800193e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001940:	4b0c      	ldr	r3, [pc, #48]	@ (8001974 <MX_CAN1_Init+0x64>)
 8001942:	2200      	movs	r2, #0
 8001944:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001946:	4b0b      	ldr	r3, [pc, #44]	@ (8001974 <MX_CAN1_Init+0x64>)
 8001948:	2200      	movs	r2, #0
 800194a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800194c:	4b09      	ldr	r3, [pc, #36]	@ (8001974 <MX_CAN1_Init+0x64>)
 800194e:	2200      	movs	r2, #0
 8001950:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001952:	4b08      	ldr	r3, [pc, #32]	@ (8001974 <MX_CAN1_Init+0x64>)
 8001954:	2200      	movs	r2, #0
 8001956:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001958:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <MX_CAN1_Init+0x64>)
 800195a:	2200      	movs	r2, #0
 800195c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800195e:	4805      	ldr	r0, [pc, #20]	@ (8001974 <MX_CAN1_Init+0x64>)
 8001960:	f000 ffe8 	bl	8002934 <HAL_CAN_Init>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800196a:	f000 f9cb 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	200002c8 	.word	0x200002c8
 8001978:	40006400 	.word	0x40006400

0800197c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001980:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <MX_CAN2_Init+0x60>)
 8001982:	4a17      	ldr	r2, [pc, #92]	@ (80019e0 <MX_CAN2_Init+0x64>)
 8001984:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 10;
 8001986:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <MX_CAN2_Init+0x60>)
 8001988:	220a      	movs	r2, #10
 800198a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <MX_CAN2_Init+0x60>)
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001992:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <MX_CAN2_Init+0x60>)
 8001994:	2200      	movs	r2, #0
 8001996:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001998:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <MX_CAN2_Init+0x60>)
 800199a:	2200      	movs	r2, #0
 800199c:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <MX_CAN2_Init+0x60>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80019a4:	4b0d      	ldr	r3, [pc, #52]	@ (80019dc <MX_CAN2_Init+0x60>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80019aa:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <MX_CAN2_Init+0x60>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80019b0:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <MX_CAN2_Init+0x60>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <MX_CAN2_Init+0x60>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80019bc:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <MX_CAN2_Init+0x60>)
 80019be:	2200      	movs	r2, #0
 80019c0:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <MX_CAN2_Init+0x60>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80019c8:	4804      	ldr	r0, [pc, #16]	@ (80019dc <MX_CAN2_Init+0x60>)
 80019ca:	f000 ffb3 	bl	8002934 <HAL_CAN_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 80019d4:	f000 f996 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	200002f0 	.word	0x200002f0
 80019e0:	40006800 	.word	0x40006800

080019e4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 80019e8:	4b17      	ldr	r3, [pc, #92]	@ (8001a48 <MX_SPI1_Init+0x64>)
 80019ea:	4a18      	ldr	r2, [pc, #96]	@ (8001a4c <MX_SPI1_Init+0x68>)
 80019ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ee:	4b16      	ldr	r3, [pc, #88]	@ (8001a48 <MX_SPI1_Init+0x64>)
 80019f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019f6:	4b14      	ldr	r3, [pc, #80]	@ (8001a48 <MX_SPI1_Init+0x64>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019fc:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <MX_SPI1_Init+0x64>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a02:	4b11      	ldr	r3, [pc, #68]	@ (8001a48 <MX_SPI1_Init+0x64>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a08:	4b0f      	ldr	r3, [pc, #60]	@ (8001a48 <MX_SPI1_Init+0x64>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a48 <MX_SPI1_Init+0x64>)
 8001a10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a14:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 60MHz/16 = 3.75MHz
 8001a16:	4b0c      	ldr	r3, [pc, #48]	@ (8001a48 <MX_SPI1_Init+0x64>)
 8001a18:	2218      	movs	r2, #24
 8001a1a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a48 <MX_SPI1_Init+0x64>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a22:	4b09      	ldr	r3, [pc, #36]	@ (8001a48 <MX_SPI1_Init+0x64>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a28:	4b07      	ldr	r3, [pc, #28]	@ (8001a48 <MX_SPI1_Init+0x64>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a2e:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <MX_SPI1_Init+0x64>)
 8001a30:	220a      	movs	r2, #10
 8001a32:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a34:	4804      	ldr	r0, [pc, #16]	@ (8001a48 <MX_SPI1_Init+0x64>)
 8001a36:	f002 fa5d 	bl	8003ef4 <HAL_SPI_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a40:	f000 f960 	bl	8001d04 <Error_Handler>
  }
}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000318 	.word	0x20000318
 8001a4c:	40013000 	.word	0x40013000

08001a50 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a56:	f107 0308 	add.w	r3, r7, #8
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a64:	463b      	mov	r3, r7
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae4 <MX_TIM4_Init+0x94>)
 8001a6e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ae8 <MX_TIM4_Init+0x98>)
 8001a70:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 60;
 8001a72:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae4 <MX_TIM4_Init+0x94>)
 8001a74:	223c      	movs	r2, #60	@ 0x3c
 8001a76:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <MX_TIM4_Init+0x94>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001a7e:	4b19      	ldr	r3, [pc, #100]	@ (8001ae4 <MX_TIM4_Init+0x94>)
 8001a80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a84:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a86:	4b17      	ldr	r3, [pc, #92]	@ (8001ae4 <MX_TIM4_Init+0x94>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a8c:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <MX_TIM4_Init+0x94>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001a92:	4814      	ldr	r0, [pc, #80]	@ (8001ae4 <MX_TIM4_Init+0x94>)
 8001a94:	f002 fe5d 	bl	8004752 <HAL_TIM_Base_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001a9e:	f000 f931 	bl	8001d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aa6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001aa8:	f107 0308 	add.w	r3, r7, #8
 8001aac:	4619      	mov	r1, r3
 8001aae:	480d      	ldr	r0, [pc, #52]	@ (8001ae4 <MX_TIM4_Init+0x94>)
 8001ab0:	f002 ff04 	bl	80048bc <HAL_TIM_ConfigClockSource>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001aba:	f000 f923 	bl	8001d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ac6:	463b      	mov	r3, r7
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4806      	ldr	r0, [pc, #24]	@ (8001ae4 <MX_TIM4_Init+0x94>)
 8001acc:	f003 f8fe 	bl	8004ccc <HAL_TIMEx_MasterConfigSynchronization>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001ad6:	f000 f915 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ada:	bf00      	nop
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000370 	.word	0x20000370
 8001ae8:	40000800 	.word	0x40000800

08001aec <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001af0:	4b11      	ldr	r3, [pc, #68]	@ (8001b38 <MX_UART4_Init+0x4c>)
 8001af2:	4a12      	ldr	r2, [pc, #72]	@ (8001b3c <MX_UART4_Init+0x50>)
 8001af4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001af6:	4b10      	ldr	r3, [pc, #64]	@ (8001b38 <MX_UART4_Init+0x4c>)
 8001af8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001afc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001afe:	4b0e      	ldr	r3, [pc, #56]	@ (8001b38 <MX_UART4_Init+0x4c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001b04:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <MX_UART4_Init+0x4c>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <MX_UART4_Init+0x4c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001b10:	4b09      	ldr	r3, [pc, #36]	@ (8001b38 <MX_UART4_Init+0x4c>)
 8001b12:	220c      	movs	r2, #12
 8001b14:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b16:	4b08      	ldr	r3, [pc, #32]	@ (8001b38 <MX_UART4_Init+0x4c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b1c:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <MX_UART4_Init+0x4c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001b22:	4805      	ldr	r0, [pc, #20]	@ (8001b38 <MX_UART4_Init+0x4c>)
 8001b24:	f003 f94c 	bl	8004dc0 <HAL_UART_Init>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001b2e:	f000 f8e9 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	200003b8 	.word	0x200003b8
 8001b3c:	40004c00 	.word	0x40004c00

08001b40 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b44:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <MX_USART2_UART_Init+0x4c>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <MX_USART2_UART_Init+0x50>)
 8001b48:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b4a:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <MX_USART2_UART_Init+0x4c>)
 8001b4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b50:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b52:	4b0e      	ldr	r3, [pc, #56]	@ (8001b8c <MX_USART2_UART_Init+0x4c>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b58:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <MX_USART2_UART_Init+0x4c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b8c <MX_USART2_UART_Init+0x4c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b64:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <MX_USART2_UART_Init+0x4c>)
 8001b66:	220c      	movs	r2, #12
 8001b68:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b6a:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <MX_USART2_UART_Init+0x4c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b70:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <MX_USART2_UART_Init+0x4c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b76:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <MX_USART2_UART_Init+0x4c>)
 8001b78:	f003 f922 	bl	8004dc0 <HAL_UART_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b82:	f000 f8bf 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000400 	.word	0x20000400
 8001b90:	40004400 	.word	0x40004400

08001b94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b08a      	sub	sp, #40	@ 0x28
 8001b98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9a:	f107 0314 	add.w	r3, r7, #20
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	605a      	str	r2, [r3, #4]
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	60da      	str	r2, [r3, #12]
 8001ba8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	4b45      	ldr	r3, [pc, #276]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	4a44      	ldr	r2, [pc, #272]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001bb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bba:	4b42      	ldr	r3, [pc, #264]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bc2:	613b      	str	r3, [r7, #16]
 8001bc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	4b3e      	ldr	r3, [pc, #248]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	4a3d      	ldr	r2, [pc, #244]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001bd0:	f043 0304 	orr.w	r3, r3, #4
 8001bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd6:	4b3b      	ldr	r3, [pc, #236]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	f003 0304 	and.w	r3, r3, #4
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	60bb      	str	r3, [r7, #8]
 8001be6:	4b37      	ldr	r3, [pc, #220]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	4a36      	ldr	r2, [pc, #216]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf2:	4b34      	ldr	r3, [pc, #208]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	60bb      	str	r3, [r7, #8]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	607b      	str	r3, [r7, #4]
 8001c02:	4b30      	ldr	r3, [pc, #192]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001c08:	f043 0302 	orr.w	r3, r3, #2
 8001c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0e:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	607b      	str	r3, [r7, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	603b      	str	r3, [r7, #0]
 8001c1e:	4b29      	ldr	r3, [pc, #164]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	4a28      	ldr	r2, [pc, #160]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001c24:	f043 0308 	orr.w	r3, r3, #8
 8001c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2a:	4b26      	ldr	r3, [pc, #152]	@ (8001cc4 <MX_GPIO_Init+0x130>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	f003 0308 	and.w	r3, r3, #8
 8001c32:	603b      	str	r3, [r7, #0]
 8001c34:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|CHARGE_EN_LV_Pin|DISCHARGE_EN_LV_Pin, GPIO_PIN_RESET);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2134      	movs	r1, #52	@ 0x34
 8001c3a:	4823      	ldr	r0, [pc, #140]	@ (8001cc8 <MX_GPIO_Init+0x134>)
 8001c3c:	f001 fca9 	bl	8003592 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CHARGE_SAFE_LV_Pin|FAN_EN_LV_Pin, GPIO_PIN_RESET);
 8001c40:	2200      	movs	r2, #0
 8001c42:	f240 4101 	movw	r1, #1025	@ 0x401
 8001c46:	4821      	ldr	r0, [pc, #132]	@ (8001ccc <MX_GPIO_Init+0x138>)
 8001c48:	f001 fca3 	bl	8003592 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 CHARGE_EN_LV_Pin DISCHARGE_EN_LV_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|CHARGE_EN_LV_Pin|DISCHARGE_EN_LV_Pin;
 8001c4c:	2334      	movs	r3, #52	@ 0x34
 8001c4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c50:	2301      	movs	r3, #1
 8001c52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	4619      	mov	r1, r3
 8001c62:	4819      	ldr	r0, [pc, #100]	@ (8001cc8 <MX_GPIO_Init+0x134>)
 8001c64:	f001 fae0 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : CHARGE_SAFE_LV_Pin FAN_EN_LV_Pin */
  GPIO_InitStruct.Pin = CHARGE_SAFE_LV_Pin|FAN_EN_LV_Pin;
 8001c68:	f240 4301 	movw	r3, #1025	@ 0x401
 8001c6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7a:	f107 0314 	add.w	r3, r7, #20
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4812      	ldr	r0, [pc, #72]	@ (8001ccc <MX_GPIO_Init+0x138>)
 8001c82:	f001 fad1 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : CHARGE_PWR_LV_ISO_Pin READY_PWR_LV_ISO_Pin BQ_NFAULT_Pin BQ_SPI_RDY_Pin */
  GPIO_InitStruct.Pin = CHARGE_PWR_LV_ISO_Pin|READY_PWR_LV_ISO_Pin|BQ_NFAULT_Pin|BQ_SPI_RDY_Pin;
 8001c86:	f644 0306 	movw	r3, #18438	@ 0x4806
 8001c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	4619      	mov	r1, r3
 8001c9a:	480c      	ldr	r0, [pc, #48]	@ (8001ccc <MX_GPIO_Init+0x138>)
 8001c9c:	f001 fac4 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_DET_Pin */
  GPIO_InitStruct.Pin = SDIO_DET_Pin;
 8001ca0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDIO_DET_GPIO_Port, &GPIO_InitStruct);
 8001cae:	f107 0314 	add.w	r3, r7, #20
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4806      	ldr	r0, [pc, #24]	@ (8001cd0 <MX_GPIO_Init+0x13c>)
 8001cb6:	f001 fab7 	bl	8003228 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cba:	bf00      	nop
 8001cbc:	3728      	adds	r7, #40	@ 0x28
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40020800 	.word	0x40020800
 8001ccc:	40020400 	.word	0x40020400
 8001cd0:	40020000 	.word	0x40020000

08001cd4 <Delay_us>:
 * @param  us: Number of microseconds to delay
 * @retval None
 * @note   This is a placeholder - implement using a timer peripheral
 */
void Delay_us(uint32_t us)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim4,0);  // set the counter value a 0
 8001cdc:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <Delay_us+0x2c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < us);  // wait for the counter to reach the us input in the parameter
 8001ce4:	bf00      	nop
 8001ce6:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <Delay_us+0x2c>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d8f9      	bhi.n	8001ce6 <Delay_us+0x12>
}
 8001cf2:	bf00      	nop
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	20000370 	.word	0x20000370

08001d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d08:	b672      	cpsid	i
}
 8001d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <Error_Handler+0x8>

08001d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	607b      	str	r3, [r7, #4]
 8001d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d58 <HAL_MspInit+0x48>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d58 <HAL_MspInit+0x48>)
 8001d20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d26:	4b0c      	ldr	r3, [pc, #48]	@ (8001d58 <HAL_MspInit+0x48>)
 8001d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	603b      	str	r3, [r7, #0]
 8001d36:	4b08      	ldr	r3, [pc, #32]	@ (8001d58 <HAL_MspInit+0x48>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	4a07      	ldr	r2, [pc, #28]	@ (8001d58 <HAL_MspInit+0x48>)
 8001d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d42:	4b05      	ldr	r3, [pc, #20]	@ (8001d58 <HAL_MspInit+0x48>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr
 8001d58:	40023800 	.word	0x40023800

08001d5c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	@ 0x28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a17      	ldr	r2, [pc, #92]	@ (8001dd8 <HAL_ADC_MspInit+0x7c>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d127      	bne.n	8001dce <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
 8001d82:	4b16      	ldr	r3, [pc, #88]	@ (8001ddc <HAL_ADC_MspInit+0x80>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d86:	4a15      	ldr	r2, [pc, #84]	@ (8001ddc <HAL_ADC_MspInit+0x80>)
 8001d88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d8e:	4b13      	ldr	r3, [pc, #76]	@ (8001ddc <HAL_ADC_MspInit+0x80>)
 8001d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ddc <HAL_ADC_MspInit+0x80>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	4a0e      	ldr	r2, [pc, #56]	@ (8001ddc <HAL_ADC_MspInit+0x80>)
 8001da4:	f043 0304 	orr.w	r3, r3, #4
 8001da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001daa:	4b0c      	ldr	r3, [pc, #48]	@ (8001ddc <HAL_ADC_MspInit+0x80>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	f003 0304 	and.w	r3, r3, #4
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001db6:	2302      	movs	r3, #2
 8001db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc2:	f107 0314 	add.w	r3, r7, #20
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4805      	ldr	r0, [pc, #20]	@ (8001de0 <HAL_ADC_MspInit+0x84>)
 8001dca:	f001 fa2d 	bl	8003228 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001dce:	bf00      	nop
 8001dd0:	3728      	adds	r7, #40	@ 0x28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40012000 	.word	0x40012000
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40020800 	.word	0x40020800

08001de4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08c      	sub	sp, #48	@ 0x30
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dec:	f107 031c 	add.w	r3, r7, #28
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a4b      	ldr	r2, [pc, #300]	@ (8001f30 <HAL_CAN_MspInit+0x14c>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d13e      	bne.n	8001e84 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001e06:	4b4b      	ldr	r3, [pc, #300]	@ (8001f34 <HAL_CAN_MspInit+0x150>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	4a49      	ldr	r2, [pc, #292]	@ (8001f34 <HAL_CAN_MspInit+0x150>)
 8001e0e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001e10:	4b48      	ldr	r3, [pc, #288]	@ (8001f34 <HAL_CAN_MspInit+0x150>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d10d      	bne.n	8001e34 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61bb      	str	r3, [r7, #24]
 8001e1c:	4b46      	ldr	r3, [pc, #280]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e20:	4a45      	ldr	r2, [pc, #276]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001e22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e26:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e28:	4b43      	ldr	r3, [pc, #268]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e30:	61bb      	str	r3, [r7, #24]
 8001e32:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]
 8001e38:	4b3f      	ldr	r3, [pc, #252]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3c:	4a3e      	ldr	r2, [pc, #248]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e44:	4b3c      	ldr	r3, [pc, #240]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	617b      	str	r3, [r7, #20]
 8001e4e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001e50:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e62:	2309      	movs	r3, #9
 8001e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e66:	f107 031c 	add.w	r3, r7, #28
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4833      	ldr	r0, [pc, #204]	@ (8001f3c <HAL_CAN_MspInit+0x158>)
 8001e6e:	f001 f9db 	bl	8003228 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2100      	movs	r1, #0
 8001e76:	2014      	movs	r0, #20
 8001e78:	f001 f99f 	bl	80031ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001e7c:	2014      	movs	r0, #20
 8001e7e:	f001 f9b8 	bl	80031f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001e82:	e050      	b.n	8001f26 <HAL_CAN_MspInit+0x142>
  else if(hcan->Instance==CAN2)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a2d      	ldr	r2, [pc, #180]	@ (8001f40 <HAL_CAN_MspInit+0x15c>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d14b      	bne.n	8001f26 <HAL_CAN_MspInit+0x142>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	4b29      	ldr	r3, [pc, #164]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e96:	4a28      	ldr	r2, [pc, #160]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001e98:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001e9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e9e:	4b26      	ldr	r3, [pc, #152]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001eaa:	4b22      	ldr	r3, [pc, #136]	@ (8001f34 <HAL_CAN_MspInit+0x150>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	4a20      	ldr	r2, [pc, #128]	@ (8001f34 <HAL_CAN_MspInit+0x150>)
 8001eb2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001eb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f34 <HAL_CAN_MspInit+0x150>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d10d      	bne.n	8001ed8 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001ec6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001eca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee0:	4a15      	ldr	r2, [pc, #84]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001ee2:	f043 0302 	orr.w	r3, r3, #2
 8001ee6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee8:	4b13      	ldr	r3, [pc, #76]	@ (8001f38 <HAL_CAN_MspInit+0x154>)
 8001eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001ef4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001f06:	2309      	movs	r3, #9
 8001f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0a:	f107 031c 	add.w	r3, r7, #28
 8001f0e:	4619      	mov	r1, r3
 8001f10:	480c      	ldr	r0, [pc, #48]	@ (8001f44 <HAL_CAN_MspInit+0x160>)
 8001f12:	f001 f989 	bl	8003228 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8001f16:	2200      	movs	r2, #0
 8001f18:	2100      	movs	r1, #0
 8001f1a:	2040      	movs	r0, #64	@ 0x40
 8001f1c:	f001 f94d 	bl	80031ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001f20:	2040      	movs	r0, #64	@ 0x40
 8001f22:	f001 f966 	bl	80031f2 <HAL_NVIC_EnableIRQ>
}
 8001f26:	bf00      	nop
 8001f28:	3730      	adds	r7, #48	@ 0x30
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40006400 	.word	0x40006400
 8001f34:	20000448 	.word	0x20000448
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40020000 	.word	0x40020000
 8001f40:	40006800 	.word	0x40006800
 8001f44:	40020400 	.word	0x40020400

08001f48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08a      	sub	sp, #40	@ 0x28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a19      	ldr	r2, [pc, #100]	@ (8001fcc <HAL_SPI_MspInit+0x84>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d12b      	bne.n	8001fc2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	4b18      	ldr	r3, [pc, #96]	@ (8001fd0 <HAL_SPI_MspInit+0x88>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	4a17      	ldr	r2, [pc, #92]	@ (8001fd0 <HAL_SPI_MspInit+0x88>)
 8001f74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f7a:	4b15      	ldr	r3, [pc, #84]	@ (8001fd0 <HAL_SPI_MspInit+0x88>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <HAL_SPI_MspInit+0x88>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	4a10      	ldr	r2, [pc, #64]	@ (8001fd0 <HAL_SPI_MspInit+0x88>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f96:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd0 <HAL_SPI_MspInit+0x88>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001fa2:	23f0      	movs	r3, #240	@ 0xf0
 8001fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fb2:	2305      	movs	r3, #5
 8001fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb6:	f107 0314 	add.w	r3, r7, #20
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4805      	ldr	r0, [pc, #20]	@ (8001fd4 <HAL_SPI_MspInit+0x8c>)
 8001fbe:	f001 f933 	bl	8003228 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001fc2:	bf00      	nop
 8001fc4:	3728      	adds	r7, #40	@ 0x28
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40013000 	.word	0x40013000
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40020000 	.word	0x40020000

08001fd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8002010 <HAL_TIM_Base_MspInit+0x38>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d10d      	bne.n	8002006 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <HAL_TIM_Base_MspInit+0x3c>)
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff2:	4a08      	ldr	r2, [pc, #32]	@ (8002014 <HAL_TIM_Base_MspInit+0x3c>)
 8001ff4:	f043 0304 	orr.w	r3, r3, #4
 8001ff8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ffa:	4b06      	ldr	r3, [pc, #24]	@ (8002014 <HAL_TIM_Base_MspInit+0x3c>)
 8001ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffe:	f003 0304 	and.w	r3, r3, #4
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002006:	bf00      	nop
 8002008:	3714      	adds	r7, #20
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr
 8002010:	40000800 	.word	0x40000800
 8002014:	40023800 	.word	0x40023800

08002018 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b08c      	sub	sp, #48	@ 0x30
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a32      	ldr	r2, [pc, #200]	@ (8002100 <HAL_UART_MspInit+0xe8>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d12c      	bne.n	8002094 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	61bb      	str	r3, [r7, #24]
 800203e:	4b31      	ldr	r3, [pc, #196]	@ (8002104 <HAL_UART_MspInit+0xec>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	4a30      	ldr	r2, [pc, #192]	@ (8002104 <HAL_UART_MspInit+0xec>)
 8002044:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002048:	6413      	str	r3, [r2, #64]	@ 0x40
 800204a:	4b2e      	ldr	r3, [pc, #184]	@ (8002104 <HAL_UART_MspInit+0xec>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002052:	61bb      	str	r3, [r7, #24]
 8002054:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	4b2a      	ldr	r3, [pc, #168]	@ (8002104 <HAL_UART_MspInit+0xec>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	4a29      	ldr	r2, [pc, #164]	@ (8002104 <HAL_UART_MspInit+0xec>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6313      	str	r3, [r2, #48]	@ 0x30
 8002066:	4b27      	ldr	r3, [pc, #156]	@ (8002104 <HAL_UART_MspInit+0xec>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	617b      	str	r3, [r7, #20]
 8002070:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002072:	2303      	movs	r3, #3
 8002074:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002076:	2302      	movs	r3, #2
 8002078:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800207a:	2301      	movs	r3, #1
 800207c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800207e:	2303      	movs	r3, #3
 8002080:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002082:	2308      	movs	r3, #8
 8002084:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002086:	f107 031c 	add.w	r3, r7, #28
 800208a:	4619      	mov	r1, r3
 800208c:	481e      	ldr	r0, [pc, #120]	@ (8002108 <HAL_UART_MspInit+0xf0>)
 800208e:	f001 f8cb 	bl	8003228 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002092:	e030      	b.n	80020f6 <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART2)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a1c      	ldr	r2, [pc, #112]	@ (800210c <HAL_UART_MspInit+0xf4>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d12b      	bne.n	80020f6 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART2_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
 80020a2:	4b18      	ldr	r3, [pc, #96]	@ (8002104 <HAL_UART_MspInit+0xec>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a6:	4a17      	ldr	r2, [pc, #92]	@ (8002104 <HAL_UART_MspInit+0xec>)
 80020a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ae:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <HAL_UART_MspInit+0xec>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b6:	613b      	str	r3, [r7, #16]
 80020b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	4b11      	ldr	r3, [pc, #68]	@ (8002104 <HAL_UART_MspInit+0xec>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	4a10      	ldr	r2, [pc, #64]	@ (8002104 <HAL_UART_MspInit+0xec>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002104 <HAL_UART_MspInit+0xec>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020d6:	230c      	movs	r3, #12
 80020d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e2:	2303      	movs	r3, #3
 80020e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020e6:	2307      	movs	r3, #7
 80020e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ea:	f107 031c 	add.w	r3, r7, #28
 80020ee:	4619      	mov	r1, r3
 80020f0:	4805      	ldr	r0, [pc, #20]	@ (8002108 <HAL_UART_MspInit+0xf0>)
 80020f2:	f001 f899 	bl	8003228 <HAL_GPIO_Init>
}
 80020f6:	bf00      	nop
 80020f8:	3730      	adds	r7, #48	@ 0x30
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40004c00 	.word	0x40004c00
 8002104:	40023800 	.word	0x40023800
 8002108:	40020000 	.word	0x40020000
 800210c:	40004400 	.word	0x40004400

08002110 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002114:	bf00      	nop
 8002116:	e7fd      	b.n	8002114 <NMI_Handler+0x4>

08002118 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800211c:	bf00      	nop
 800211e:	e7fd      	b.n	800211c <HardFault_Handler+0x4>

08002120 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002124:	bf00      	nop
 8002126:	e7fd      	b.n	8002124 <MemManage_Handler+0x4>

08002128 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800212c:	bf00      	nop
 800212e:	e7fd      	b.n	800212c <BusFault_Handler+0x4>

08002130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <UsageFault_Handler+0x4>

08002138 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr

08002144 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr

08002150 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr

0800215c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002160:	f000 f93e 	bl	80023e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002164:	bf00      	nop
 8002166:	bd80      	pop	{r7, pc}

08002168 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800216c:	4802      	ldr	r0, [pc, #8]	@ (8002178 <CAN1_RX0_IRQHandler+0x10>)
 800216e:	f000 fd20 	bl	8002bb2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200002c8 	.word	0x200002c8

0800217c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002180:	4802      	ldr	r0, [pc, #8]	@ (800218c <CAN2_RX0_IRQHandler+0x10>)
 8002182:	f000 fd16 	bl	8002bb2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	200002f0 	.word	0x200002f0

08002190 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  return 1;
 8002194:	2301      	movs	r3, #1
}
 8002196:	4618      	mov	r0, r3
 8002198:	46bd      	mov	sp, r7
 800219a:	bc80      	pop	{r7}
 800219c:	4770      	bx	lr

0800219e <_kill>:

int _kill(int pid, int sig)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b082      	sub	sp, #8
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
 80021a6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021a8:	f003 fdfc 	bl	8005da4 <__errno>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2216      	movs	r2, #22
 80021b0:	601a      	str	r2, [r3, #0]
  return -1;
 80021b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <_exit>:

void _exit (int status)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b082      	sub	sp, #8
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021c6:	f04f 31ff 	mov.w	r1, #4294967295
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff ffe7 	bl	800219e <_kill>
  while (1) {}    /* Make sure we hang here */
 80021d0:	bf00      	nop
 80021d2:	e7fd      	b.n	80021d0 <_exit+0x12>

080021d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]
 80021e4:	e00a      	b.n	80021fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021e6:	f3af 8000 	nop.w
 80021ea:	4601      	mov	r1, r0
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	1c5a      	adds	r2, r3, #1
 80021f0:	60ba      	str	r2, [r7, #8]
 80021f2:	b2ca      	uxtb	r2, r1
 80021f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	3301      	adds	r3, #1
 80021fa:	617b      	str	r3, [r7, #20]
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	429a      	cmp	r2, r3
 8002202:	dbf0      	blt.n	80021e6 <_read+0x12>
  }

  return len;
 8002204:	687b      	ldr	r3, [r7, #4]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <_close>:
  }
  return len;
}

int _close(int file)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
}
 800221a:	4618      	mov	r0, r3
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002234:	605a      	str	r2, [r3, #4]
  return 0;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr

08002242 <_isatty>:

int _isatty(int file)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800224a:	2301      	movs	r3, #1
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	bc80      	pop	{r7}
 8002254:	4770      	bx	lr

08002256 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002256:	b480      	push	{r7}
 8002258:	b085      	sub	sp, #20
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
	...

08002270 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002278:	4a14      	ldr	r2, [pc, #80]	@ (80022cc <_sbrk+0x5c>)
 800227a:	4b15      	ldr	r3, [pc, #84]	@ (80022d0 <_sbrk+0x60>)
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002284:	4b13      	ldr	r3, [pc, #76]	@ (80022d4 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d102      	bne.n	8002292 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800228c:	4b11      	ldr	r3, [pc, #68]	@ (80022d4 <_sbrk+0x64>)
 800228e:	4a12      	ldr	r2, [pc, #72]	@ (80022d8 <_sbrk+0x68>)
 8002290:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002292:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <_sbrk+0x64>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4413      	add	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	429a      	cmp	r2, r3
 800229e:	d207      	bcs.n	80022b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022a0:	f003 fd80 	bl	8005da4 <__errno>
 80022a4:	4603      	mov	r3, r0
 80022a6:	220c      	movs	r2, #12
 80022a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	e009      	b.n	80022c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022b0:	4b08      	ldr	r3, [pc, #32]	@ (80022d4 <_sbrk+0x64>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022b6:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <_sbrk+0x64>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	4a05      	ldr	r2, [pc, #20]	@ (80022d4 <_sbrk+0x64>)
 80022c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022c2:	68fb      	ldr	r3, [r7, #12]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	2000c000 	.word	0x2000c000
 80022d0:	00000400 	.word	0x00000400
 80022d4:	2000044c 	.word	0x2000044c
 80022d8:	200005a0 	.word	0x200005a0

080022dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr

080022e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002320 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 80022ec:	f7ff fff6 	bl	80022dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022f0:	480c      	ldr	r0, [pc, #48]	@ (8002324 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022f2:	490d      	ldr	r1, [pc, #52]	@ (8002328 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022f4:	4a0d      	ldr	r2, [pc, #52]	@ (800232c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f8:	e002      	b.n	8002300 <LoopCopyDataInit>

080022fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022fe:	3304      	adds	r3, #4

08002300 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002300:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002302:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002304:	d3f9      	bcc.n	80022fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002306:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002308:	4c0a      	ldr	r4, [pc, #40]	@ (8002334 <LoopFillZerobss+0x22>)
  movs r3, #0
 800230a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800230c:	e001      	b.n	8002312 <LoopFillZerobss>

0800230e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800230e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002310:	3204      	adds	r2, #4

08002312 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002312:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002314:	d3fb      	bcc.n	800230e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002316:	f003 fd4b 	bl	8005db0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800231a:	f7ff f9ef 	bl	80016fc <main>
  bx  lr    
 800231e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002320:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002324:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002328:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800232c:	080080f8 	.word	0x080080f8
  ldr r2, =_sbss
 8002330:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002334:	200005a0 	.word	0x200005a0

08002338 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002338:	e7fe      	b.n	8002338 <ADC_IRQHandler>
	...

0800233c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002340:	4b0e      	ldr	r3, [pc, #56]	@ (800237c <HAL_Init+0x40>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a0d      	ldr	r2, [pc, #52]	@ (800237c <HAL_Init+0x40>)
 8002346:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800234a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800234c:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <HAL_Init+0x40>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a0a      	ldr	r2, [pc, #40]	@ (800237c <HAL_Init+0x40>)
 8002352:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002356:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002358:	4b08      	ldr	r3, [pc, #32]	@ (800237c <HAL_Init+0x40>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a07      	ldr	r2, [pc, #28]	@ (800237c <HAL_Init+0x40>)
 800235e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002362:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002364:	2003      	movs	r0, #3
 8002366:	f000 ff1d 	bl	80031a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800236a:	200f      	movs	r0, #15
 800236c:	f000 f808 	bl	8002380 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002370:	f7ff fcce 	bl	8001d10 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40023c00 	.word	0x40023c00

08002380 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002388:	4b12      	ldr	r3, [pc, #72]	@ (80023d4 <HAL_InitTick+0x54>)
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	4b12      	ldr	r3, [pc, #72]	@ (80023d8 <HAL_InitTick+0x58>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	4619      	mov	r1, r3
 8002392:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002396:	fbb3 f3f1 	udiv	r3, r3, r1
 800239a:	fbb2 f3f3 	udiv	r3, r2, r3
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 ff35 	bl	800320e <HAL_SYSTICK_Config>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e00e      	b.n	80023cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b0f      	cmp	r3, #15
 80023b2:	d80a      	bhi.n	80023ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023b4:	2200      	movs	r2, #0
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	f04f 30ff 	mov.w	r0, #4294967295
 80023bc:	f000 fefd 	bl	80031ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023c0:	4a06      	ldr	r2, [pc, #24]	@ (80023dc <HAL_InitTick+0x5c>)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023c6:	2300      	movs	r3, #0
 80023c8:	e000      	b.n	80023cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20000000 	.word	0x20000000
 80023d8:	20000008 	.word	0x20000008
 80023dc:	20000004 	.word	0x20000004

080023e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023e4:	4b05      	ldr	r3, [pc, #20]	@ (80023fc <HAL_IncTick+0x1c>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	461a      	mov	r2, r3
 80023ea:	4b05      	ldr	r3, [pc, #20]	@ (8002400 <HAL_IncTick+0x20>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4413      	add	r3, r2
 80023f0:	4a03      	ldr	r2, [pc, #12]	@ (8002400 <HAL_IncTick+0x20>)
 80023f2:	6013      	str	r3, [r2, #0]
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr
 80023fc:	20000008 	.word	0x20000008
 8002400:	20000450 	.word	0x20000450

08002404 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  return uwTick;
 8002408:	4b02      	ldr	r3, [pc, #8]	@ (8002414 <HAL_GetTick+0x10>)
 800240a:	681b      	ldr	r3, [r3, #0]
}
 800240c:	4618      	mov	r0, r3
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr
 8002414:	20000450 	.word	0x20000450

08002418 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002420:	f7ff fff0 	bl	8002404 <HAL_GetTick>
 8002424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002430:	d005      	beq.n	800243e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002432:	4b0a      	ldr	r3, [pc, #40]	@ (800245c <HAL_Delay+0x44>)
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	461a      	mov	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4413      	add	r3, r2
 800243c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800243e:	bf00      	nop
 8002440:	f7ff ffe0 	bl	8002404 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	429a      	cmp	r2, r3
 800244e:	d8f7      	bhi.n	8002440 <HAL_Delay+0x28>
  {
  }
}
 8002450:	bf00      	nop
 8002452:	bf00      	nop
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000008 	.word	0x20000008

08002460 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002468:	2300      	movs	r3, #0
 800246a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e033      	b.n	80024de <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	2b00      	cmp	r3, #0
 800247c:	d109      	bne.n	8002492 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7ff fc6c 	bl	8001d5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	f003 0310 	and.w	r3, r3, #16
 800249a:	2b00      	cmp	r3, #0
 800249c:	d118      	bne.n	80024d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024a6:	f023 0302 	bic.w	r3, r3, #2
 80024aa:	f043 0202 	orr.w	r2, r3, #2
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 f938 	bl	8002728 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c2:	f023 0303 	bic.w	r3, r3, #3
 80024c6:	f043 0201 	orr.w	r2, r3, #1
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80024ce:	e001      	b.n	80024d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
	...

080024e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80024f2:	2300      	movs	r3, #0
 80024f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d101      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x1c>
 8002500:	2302      	movs	r3, #2
 8002502:	e103      	b.n	800270c <HAL_ADC_ConfigChannel+0x224>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b09      	cmp	r3, #9
 8002512:	d925      	bls.n	8002560 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68d9      	ldr	r1, [r3, #12]
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	b29b      	uxth	r3, r3
 8002520:	461a      	mov	r2, r3
 8002522:	4613      	mov	r3, r2
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	4413      	add	r3, r2
 8002528:	3b1e      	subs	r3, #30
 800252a:	2207      	movs	r2, #7
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43da      	mvns	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	400a      	ands	r2, r1
 8002538:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68d9      	ldr	r1, [r3, #12]
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	b29b      	uxth	r3, r3
 800254a:	4618      	mov	r0, r3
 800254c:	4603      	mov	r3, r0
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4403      	add	r3, r0
 8002552:	3b1e      	subs	r3, #30
 8002554:	409a      	lsls	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	e022      	b.n	80025a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6919      	ldr	r1, [r3, #16]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	b29b      	uxth	r3, r3
 800256c:	461a      	mov	r2, r3
 800256e:	4613      	mov	r3, r2
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	4413      	add	r3, r2
 8002574:	2207      	movs	r2, #7
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43da      	mvns	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	400a      	ands	r2, r1
 8002582:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6919      	ldr	r1, [r3, #16]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	689a      	ldr	r2, [r3, #8]
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	b29b      	uxth	r3, r3
 8002594:	4618      	mov	r0, r3
 8002596:	4603      	mov	r3, r0
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	4403      	add	r3, r0
 800259c:	409a      	lsls	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	430a      	orrs	r2, r1
 80025a4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b06      	cmp	r3, #6
 80025ac:	d824      	bhi.n	80025f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685a      	ldr	r2, [r3, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	4413      	add	r3, r2
 80025be:	3b05      	subs	r3, #5
 80025c0:	221f      	movs	r2, #31
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	43da      	mvns	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	400a      	ands	r2, r1
 80025ce:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	b29b      	uxth	r3, r3
 80025dc:	4618      	mov	r0, r3
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685a      	ldr	r2, [r3, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4413      	add	r3, r2
 80025e8:	3b05      	subs	r3, #5
 80025ea:	fa00 f203 	lsl.w	r2, r0, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	430a      	orrs	r2, r1
 80025f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80025f6:	e04c      	b.n	8002692 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b0c      	cmp	r3, #12
 80025fe:	d824      	bhi.n	800264a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	4613      	mov	r3, r2
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	4413      	add	r3, r2
 8002610:	3b23      	subs	r3, #35	@ 0x23
 8002612:	221f      	movs	r2, #31
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43da      	mvns	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	400a      	ands	r2, r1
 8002620:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	b29b      	uxth	r3, r3
 800262e:	4618      	mov	r0, r3
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	3b23      	subs	r3, #35	@ 0x23
 800263c:	fa00 f203 	lsl.w	r2, r0, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	430a      	orrs	r2, r1
 8002646:	631a      	str	r2, [r3, #48]	@ 0x30
 8002648:	e023      	b.n	8002692 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	3b41      	subs	r3, #65	@ 0x41
 800265c:	221f      	movs	r2, #31
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43da      	mvns	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	400a      	ands	r2, r1
 800266a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	b29b      	uxth	r3, r3
 8002678:	4618      	mov	r0, r3
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	4613      	mov	r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	4413      	add	r3, r2
 8002684:	3b41      	subs	r3, #65	@ 0x41
 8002686:	fa00 f203 	lsl.w	r2, r0, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	430a      	orrs	r2, r1
 8002690:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a20      	ldr	r2, [pc, #128]	@ (8002718 <HAL_ADC_ConfigChannel+0x230>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d109      	bne.n	80026b0 <HAL_ADC_ConfigChannel+0x1c8>
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b12      	cmp	r3, #18
 80026a2:	d105      	bne.n	80026b0 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80026a4:	4b1d      	ldr	r3, [pc, #116]	@ (800271c <HAL_ADC_ConfigChannel+0x234>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	4a1c      	ldr	r2, [pc, #112]	@ (800271c <HAL_ADC_ConfigChannel+0x234>)
 80026aa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026ae:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a18      	ldr	r2, [pc, #96]	@ (8002718 <HAL_ADC_ConfigChannel+0x230>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d123      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x21a>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2b10      	cmp	r3, #16
 80026c0:	d003      	beq.n	80026ca <HAL_ADC_ConfigChannel+0x1e2>
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2b11      	cmp	r3, #17
 80026c8:	d11b      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80026ca:	4b14      	ldr	r3, [pc, #80]	@ (800271c <HAL_ADC_ConfigChannel+0x234>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	4a13      	ldr	r2, [pc, #76]	@ (800271c <HAL_ADC_ConfigChannel+0x234>)
 80026d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80026d4:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2b10      	cmp	r3, #16
 80026dc:	d111      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026de:	4b10      	ldr	r3, [pc, #64]	@ (8002720 <HAL_ADC_ConfigChannel+0x238>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a10      	ldr	r2, [pc, #64]	@ (8002724 <HAL_ADC_ConfigChannel+0x23c>)
 80026e4:	fba2 2303 	umull	r2, r3, r2, r3
 80026e8:	0c9a      	lsrs	r2, r3, #18
 80026ea:	4613      	mov	r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4413      	add	r3, r2
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80026f4:	e002      	b.n	80026fc <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	3b01      	subs	r3, #1
 80026fa:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f9      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	bc80      	pop	{r7}
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	40012000 	.word	0x40012000
 800271c:	40012300 	.word	0x40012300
 8002720:	20000000 	.word	0x20000000
 8002724:	431bde83 	.word	0x431bde83

08002728 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002730:	4b7e      	ldr	r3, [pc, #504]	@ (800292c <ADC_Init+0x204>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	4a7d      	ldr	r2, [pc, #500]	@ (800292c <ADC_Init+0x204>)
 8002736:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800273a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800273c:	4b7b      	ldr	r3, [pc, #492]	@ (800292c <ADC_Init+0x204>)
 800273e:	685a      	ldr	r2, [r3, #4]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	4979      	ldr	r1, [pc, #484]	@ (800292c <ADC_Init+0x204>)
 8002746:	4313      	orrs	r3, r2
 8002748:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002758:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6859      	ldr	r1, [r3, #4]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	691b      	ldr	r3, [r3, #16]
 8002764:	021a      	lsls	r2, r3, #8
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800277c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6859      	ldr	r1, [r3, #4]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689a      	ldr	r2, [r3, #8]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800279e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6899      	ldr	r1, [r3, #8]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	68da      	ldr	r2, [r3, #12]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	430a      	orrs	r2, r1
 80027b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b6:	4a5e      	ldr	r2, [pc, #376]	@ (8002930 <ADC_Init+0x208>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d022      	beq.n	8002802 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6899      	ldr	r1, [r3, #8]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6899      	ldr	r1, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	430a      	orrs	r2, r1
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	e00f      	b.n	8002822 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002810:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689a      	ldr	r2, [r3, #8]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002820:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	689a      	ldr	r2, [r3, #8]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f022 0202 	bic.w	r2, r2, #2
 8002830:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6899      	ldr	r1, [r3, #8]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	7e1b      	ldrb	r3, [r3, #24]
 800283c:	005a      	lsls	r2, r3, #1
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f893 3020 	ldrb.w	r3, [r3, #32]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d027      	beq.n	80028a0 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800285e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800286e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002874:	3b01      	subs	r3, #1
 8002876:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 800287a:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287c:	68fa      	ldr	r2, [r7, #12]
 800287e:	fa92 f2a2 	rbit	r2, r2
 8002882:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002884:	68ba      	ldr	r2, [r7, #8]
 8002886:	fab2 f282 	clz	r2, r2
 800288a:	b2d2      	uxtb	r2, r2
 800288c:	fa03 f102 	lsl.w	r1, r3, r2
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	430a      	orrs	r2, r1
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	e007      	b.n	80028b0 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80028be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	3b01      	subs	r3, #1
 80028cc:	051a      	lsls	r2, r3, #20
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80028e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6899      	ldr	r1, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80028f2:	025a      	lsls	r2, r3, #9
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800290a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6899      	ldr	r1, [r3, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	029a      	lsls	r2, r3, #10
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	609a      	str	r2, [r3, #8]
}
 8002920:	bf00      	nop
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	40012300 	.word	0x40012300
 8002930:	0f000001 	.word	0x0f000001

08002934 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e0ed      	b.n	8002b22 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d102      	bne.n	8002958 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f7ff fa46 	bl	8001de4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 0201 	orr.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002968:	f7ff fd4c 	bl	8002404 <HAL_GetTick>
 800296c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800296e:	e012      	b.n	8002996 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002970:	f7ff fd48 	bl	8002404 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b0a      	cmp	r3, #10
 800297c:	d90b      	bls.n	8002996 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002982:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2205      	movs	r2, #5
 800298e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e0c5      	b.n	8002b22 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0e5      	beq.n	8002970 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 0202 	bic.w	r2, r2, #2
 80029b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029b4:	f7ff fd26 	bl	8002404 <HAL_GetTick>
 80029b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029ba:	e012      	b.n	80029e2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029bc:	f7ff fd22 	bl	8002404 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b0a      	cmp	r3, #10
 80029c8:	d90b      	bls.n	80029e2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ce:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2205      	movs	r2, #5
 80029da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e09f      	b.n	8002b22 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1e5      	bne.n	80029bc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	7e1b      	ldrb	r3, [r3, #24]
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d108      	bne.n	8002a0a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	e007      	b.n	8002a1a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a18:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	7e5b      	ldrb	r3, [r3, #25]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d108      	bne.n	8002a34 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	e007      	b.n	8002a44 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a42:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	7e9b      	ldrb	r3, [r3, #26]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d108      	bne.n	8002a5e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 0220 	orr.w	r2, r2, #32
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	e007      	b.n	8002a6e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f022 0220 	bic.w	r2, r2, #32
 8002a6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	7edb      	ldrb	r3, [r3, #27]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d108      	bne.n	8002a88 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 0210 	bic.w	r2, r2, #16
 8002a84:	601a      	str	r2, [r3, #0]
 8002a86:	e007      	b.n	8002a98 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f042 0210 	orr.w	r2, r2, #16
 8002a96:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	7f1b      	ldrb	r3, [r3, #28]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d108      	bne.n	8002ab2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f042 0208 	orr.w	r2, r2, #8
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	e007      	b.n	8002ac2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0208 	bic.w	r2, r2, #8
 8002ac0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	7f5b      	ldrb	r3, [r3, #29]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d108      	bne.n	8002adc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f042 0204 	orr.w	r2, r2, #4
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	e007      	b.n	8002aec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0204 	bic.w	r2, r2, #4
 8002aea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	ea42 0103 	orr.w	r1, r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	1e5a      	subs	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b084      	sub	sp, #16
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d12e      	bne.n	8002b9c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2202      	movs	r2, #2
 8002b42:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 0201 	bic.w	r2, r2, #1
 8002b54:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002b56:	f7ff fc55 	bl	8002404 <HAL_GetTick>
 8002b5a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b5c:	e012      	b.n	8002b84 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b5e:	f7ff fc51 	bl	8002404 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b0a      	cmp	r3, #10
 8002b6a:	d90b      	bls.n	8002b84 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b70:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2205      	movs	r2, #5
 8002b7c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e012      	b.n	8002baa <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1e5      	bne.n	8002b5e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	e006      	b.n	8002baa <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
  }
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b08a      	sub	sp, #40	@ 0x28
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002bee:	6a3b      	ldr	r3, [r7, #32]
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d07c      	beq.n	8002cf2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d023      	beq.n	8002c4a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2201      	movs	r2, #1
 8002c08:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 f983 	bl	8002f20 <HAL_CAN_TxMailbox0CompleteCallback>
 8002c1a:	e016      	b.n	8002c4a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	f003 0304 	and.w	r3, r3, #4
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d004      	beq.n	8002c30 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c2e:	e00c      	b.n	8002c4a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	f003 0308 	and.w	r3, r3, #8
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d004      	beq.n	8002c44 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c42:	e002      	b.n	8002c4a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f986 	bl	8002f56 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d024      	beq.n	8002c9e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c5c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d003      	beq.n	8002c70 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 f962 	bl	8002f32 <HAL_CAN_TxMailbox1CompleteCallback>
 8002c6e:	e016      	b.n	8002c9e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d004      	beq.n	8002c84 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c82:	e00c      	b.n	8002c9e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d004      	beq.n	8002c98 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c94:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c96:	e002      	b.n	8002c9e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f965 	bl	8002f68 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d024      	beq.n	8002cf2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002cb0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d003      	beq.n	8002cc4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 f941 	bl	8002f44 <HAL_CAN_TxMailbox2CompleteCallback>
 8002cc2:	e016      	b.n	8002cf2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d004      	beq.n	8002cd8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cd6:	e00c      	b.n	8002cf2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d004      	beq.n	8002cec <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cea:	e002      	b.n	8002cf2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 f944 	bl	8002f7a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	f003 0308 	and.w	r3, r3, #8
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00c      	beq.n	8002d16 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	f003 0310 	and.w	r3, r3, #16
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d007      	beq.n	8002d16 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d0c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2210      	movs	r2, #16
 8002d14:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002d16:	6a3b      	ldr	r3, [r7, #32]
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00b      	beq.n	8002d38 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d006      	beq.n	8002d38 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2208      	movs	r2, #8
 8002d30:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 f933 	bl	8002f9e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d009      	beq.n	8002d56 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	f003 0303 	and.w	r3, r3, #3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d002      	beq.n	8002d56 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f000 f91b 	bl	8002f8c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002d56:	6a3b      	ldr	r3, [r7, #32]
 8002d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00c      	beq.n	8002d7a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	f003 0310 	and.w	r3, r3, #16
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d007      	beq.n	8002d7a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d70:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2210      	movs	r2, #16
 8002d78:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002d7a:	6a3b      	ldr	r3, [r7, #32]
 8002d7c:	f003 0320 	and.w	r3, r3, #32
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00b      	beq.n	8002d9c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d006      	beq.n	8002d9c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2208      	movs	r2, #8
 8002d94:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 f913 	bl	8002fc2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002d9c:	6a3b      	ldr	r3, [r7, #32]
 8002d9e:	f003 0310 	and.w	r3, r3, #16
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d009      	beq.n	8002dba <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	691b      	ldr	r3, [r3, #16]
 8002dac:	f003 0303 	and.w	r3, r3, #3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d002      	beq.n	8002dba <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f8fb 	bl	8002fb0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002dba:	6a3b      	ldr	r3, [r7, #32]
 8002dbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00b      	beq.n	8002ddc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	f003 0310 	and.w	r3, r3, #16
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d006      	beq.n	8002ddc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2210      	movs	r2, #16
 8002dd4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 f8fc 	bl	8002fd4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00b      	beq.n	8002dfe <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	f003 0308 	and.w	r3, r3, #8
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d006      	beq.n	8002dfe <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2208      	movs	r2, #8
 8002df6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f000 f8f4 	bl	8002fe6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002dfe:	6a3b      	ldr	r3, [r7, #32]
 8002e00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d07b      	beq.n	8002f00 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	f003 0304 	and.w	r3, r3, #4
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d072      	beq.n	8002ef8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e12:	6a3b      	ldr	r3, [r7, #32]
 8002e14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d008      	beq.n	8002e2e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e2e:	6a3b      	ldr	r3, [r7, #32]
 8002e30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d008      	beq.n	8002e4a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e44:	f043 0302 	orr.w	r3, r3, #2
 8002e48:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e4a:	6a3b      	ldr	r3, [r7, #32]
 8002e4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d008      	beq.n	8002e66 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d003      	beq.n	8002e66 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e60:	f043 0304 	orr.w	r3, r3, #4
 8002e64:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d043      	beq.n	8002ef8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d03e      	beq.n	8002ef8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e80:	2b60      	cmp	r3, #96	@ 0x60
 8002e82:	d02b      	beq.n	8002edc <HAL_CAN_IRQHandler+0x32a>
 8002e84:	2b60      	cmp	r3, #96	@ 0x60
 8002e86:	d82e      	bhi.n	8002ee6 <HAL_CAN_IRQHandler+0x334>
 8002e88:	2b50      	cmp	r3, #80	@ 0x50
 8002e8a:	d022      	beq.n	8002ed2 <HAL_CAN_IRQHandler+0x320>
 8002e8c:	2b50      	cmp	r3, #80	@ 0x50
 8002e8e:	d82a      	bhi.n	8002ee6 <HAL_CAN_IRQHandler+0x334>
 8002e90:	2b40      	cmp	r3, #64	@ 0x40
 8002e92:	d019      	beq.n	8002ec8 <HAL_CAN_IRQHandler+0x316>
 8002e94:	2b40      	cmp	r3, #64	@ 0x40
 8002e96:	d826      	bhi.n	8002ee6 <HAL_CAN_IRQHandler+0x334>
 8002e98:	2b30      	cmp	r3, #48	@ 0x30
 8002e9a:	d010      	beq.n	8002ebe <HAL_CAN_IRQHandler+0x30c>
 8002e9c:	2b30      	cmp	r3, #48	@ 0x30
 8002e9e:	d822      	bhi.n	8002ee6 <HAL_CAN_IRQHandler+0x334>
 8002ea0:	2b10      	cmp	r3, #16
 8002ea2:	d002      	beq.n	8002eaa <HAL_CAN_IRQHandler+0x2f8>
 8002ea4:	2b20      	cmp	r3, #32
 8002ea6:	d005      	beq.n	8002eb4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002ea8:	e01d      	b.n	8002ee6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eac:	f043 0308 	orr.w	r3, r3, #8
 8002eb0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002eb2:	e019      	b.n	8002ee8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	f043 0310 	orr.w	r3, r3, #16
 8002eba:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ebc:	e014      	b.n	8002ee8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec0:	f043 0320 	orr.w	r3, r3, #32
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ec6:	e00f      	b.n	8002ee8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ece:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ed0:	e00a      	b.n	8002ee8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ed8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002eda:	e005      	b.n	8002ee8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ede:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ee2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ee4:	e000      	b.n	8002ee8 <HAL_CAN_IRQHandler+0x336>
            break;
 8002ee6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699a      	ldr	r2, [r3, #24]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002ef6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2204      	movs	r2, #4
 8002efe:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d008      	beq.n	8002f18 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f870 	bl	8002ff8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002f18:	bf00      	nop
 8002f1a:	3728      	adds	r7, #40	@ 0x28
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bc80      	pop	{r7}
 8002f30:	4770      	bx	lr

08002f32 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr

08002f44 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bc80      	pop	{r7}
 8002f54:	4770      	bx	lr

08002f56 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b083      	sub	sp, #12
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002f5e:	bf00      	nop
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bc80      	pop	{r7}
 8002f66:	4770      	bx	lr

08002f68 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002f70:	bf00      	nop
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bc80      	pop	{r7}
 8002f78:	4770      	bx	lr

08002f7a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b083      	sub	sp, #12
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr

08002f8c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bc80      	pop	{r7}
 8002f9c:	4770      	bx	lr

08002f9e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b083      	sub	sp, #12
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr

08002fb0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002fb8:	bf00      	nop
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bc80      	pop	{r7}
 8002fc0:	4770      	bx	lr

08002fc2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002fdc:	bf00      	nop
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bc80      	pop	{r7}
 8002fe4:	4770      	bx	lr

08002fe6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b083      	sub	sp, #12
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	bc80      	pop	{r7}
 8003008:	4770      	bx	lr
	...

0800300c <__NVIC_SetPriorityGrouping>:
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800301c:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <__NVIC_SetPriorityGrouping+0x44>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003028:	4013      	ands	r3, r2
 800302a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003034:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800303c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800303e:	4a04      	ldr	r2, [pc, #16]	@ (8003050 <__NVIC_SetPriorityGrouping+0x44>)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	60d3      	str	r3, [r2, #12]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	bc80      	pop	{r7}
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <__NVIC_GetPriorityGrouping>:
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003058:	4b04      	ldr	r3, [pc, #16]	@ (800306c <__NVIC_GetPriorityGrouping+0x18>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	0a1b      	lsrs	r3, r3, #8
 800305e:	f003 0307 	and.w	r3, r3, #7
}
 8003062:	4618      	mov	r0, r3
 8003064:	46bd      	mov	sp, r7
 8003066:	bc80      	pop	{r7}
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	e000ed00 	.word	0xe000ed00

08003070 <__NVIC_EnableIRQ>:
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800307a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307e:	2b00      	cmp	r3, #0
 8003080:	db0b      	blt.n	800309a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003082:	79fb      	ldrb	r3, [r7, #7]
 8003084:	f003 021f 	and.w	r2, r3, #31
 8003088:	4906      	ldr	r1, [pc, #24]	@ (80030a4 <__NVIC_EnableIRQ+0x34>)
 800308a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	2001      	movs	r0, #1
 8003092:	fa00 f202 	lsl.w	r2, r0, r2
 8003096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr
 80030a4:	e000e100 	.word	0xe000e100

080030a8 <__NVIC_SetPriority>:
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	6039      	str	r1, [r7, #0]
 80030b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	db0a      	blt.n	80030d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	b2da      	uxtb	r2, r3
 80030c0:	490c      	ldr	r1, [pc, #48]	@ (80030f4 <__NVIC_SetPriority+0x4c>)
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	0112      	lsls	r2, r2, #4
 80030c8:	b2d2      	uxtb	r2, r2
 80030ca:	440b      	add	r3, r1
 80030cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80030d0:	e00a      	b.n	80030e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	b2da      	uxtb	r2, r3
 80030d6:	4908      	ldr	r1, [pc, #32]	@ (80030f8 <__NVIC_SetPriority+0x50>)
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	f003 030f 	and.w	r3, r3, #15
 80030de:	3b04      	subs	r3, #4
 80030e0:	0112      	lsls	r2, r2, #4
 80030e2:	b2d2      	uxtb	r2, r2
 80030e4:	440b      	add	r3, r1
 80030e6:	761a      	strb	r2, [r3, #24]
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	e000e100 	.word	0xe000e100
 80030f8:	e000ed00 	.word	0xe000ed00

080030fc <NVIC_EncodePriority>:
{
 80030fc:	b480      	push	{r7}
 80030fe:	b089      	sub	sp, #36	@ 0x24
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	f1c3 0307 	rsb	r3, r3, #7
 8003116:	2b04      	cmp	r3, #4
 8003118:	bf28      	it	cs
 800311a:	2304      	movcs	r3, #4
 800311c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	3304      	adds	r3, #4
 8003122:	2b06      	cmp	r3, #6
 8003124:	d902      	bls.n	800312c <NVIC_EncodePriority+0x30>
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	3b03      	subs	r3, #3
 800312a:	e000      	b.n	800312e <NVIC_EncodePriority+0x32>
 800312c:	2300      	movs	r3, #0
 800312e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003130:	f04f 32ff 	mov.w	r2, #4294967295
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	fa02 f303 	lsl.w	r3, r2, r3
 800313a:	43da      	mvns	r2, r3
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	401a      	ands	r2, r3
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003144:	f04f 31ff 	mov.w	r1, #4294967295
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	fa01 f303 	lsl.w	r3, r1, r3
 800314e:	43d9      	mvns	r1, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003154:	4313      	orrs	r3, r2
}
 8003156:	4618      	mov	r0, r3
 8003158:	3724      	adds	r7, #36	@ 0x24
 800315a:	46bd      	mov	sp, r7
 800315c:	bc80      	pop	{r7}
 800315e:	4770      	bx	lr

08003160 <SysTick_Config>:
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3b01      	subs	r3, #1
 800316c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003170:	d301      	bcc.n	8003176 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003172:	2301      	movs	r3, #1
 8003174:	e00f      	b.n	8003196 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003176:	4a0a      	ldr	r2, [pc, #40]	@ (80031a0 <SysTick_Config+0x40>)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3b01      	subs	r3, #1
 800317c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800317e:	210f      	movs	r1, #15
 8003180:	f04f 30ff 	mov.w	r0, #4294967295
 8003184:	f7ff ff90 	bl	80030a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003188:	4b05      	ldr	r3, [pc, #20]	@ (80031a0 <SysTick_Config+0x40>)
 800318a:	2200      	movs	r2, #0
 800318c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800318e:	4b04      	ldr	r3, [pc, #16]	@ (80031a0 <SysTick_Config+0x40>)
 8003190:	2207      	movs	r2, #7
 8003192:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	e000e010 	.word	0xe000e010

080031a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff ff2d 	bl	800300c <__NVIC_SetPriorityGrouping>
}
 80031b2:	bf00      	nop
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}

080031ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b086      	sub	sp, #24
 80031be:	af00      	add	r7, sp, #0
 80031c0:	4603      	mov	r3, r0
 80031c2:	60b9      	str	r1, [r7, #8]
 80031c4:	607a      	str	r2, [r7, #4]
 80031c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031cc:	f7ff ff42 	bl	8003054 <__NVIC_GetPriorityGrouping>
 80031d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	68b9      	ldr	r1, [r7, #8]
 80031d6:	6978      	ldr	r0, [r7, #20]
 80031d8:	f7ff ff90 	bl	80030fc <NVIC_EncodePriority>
 80031dc:	4602      	mov	r2, r0
 80031de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031e2:	4611      	mov	r1, r2
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7ff ff5f 	bl	80030a8 <__NVIC_SetPriority>
}
 80031ea:	bf00      	nop
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b082      	sub	sp, #8
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	4603      	mov	r3, r0
 80031fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff ff35 	bl	8003070 <__NVIC_EnableIRQ>
}
 8003206:	bf00      	nop
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b082      	sub	sp, #8
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7ff ffa2 	bl	8003160 <SysTick_Config>
 800321c:	4603      	mov	r3, r0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003228:	b480      	push	{r7}
 800322a:	b087      	sub	sp, #28
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003232:	2300      	movs	r3, #0
 8003234:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003236:	e16f      	b.n	8003518 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	2101      	movs	r1, #1
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	fa01 f303 	lsl.w	r3, r1, r3
 8003244:	4013      	ands	r3, r2
 8003246:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2b00      	cmp	r3, #0
 800324c:	f000 8161 	beq.w	8003512 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f003 0303 	and.w	r3, r3, #3
 8003258:	2b01      	cmp	r3, #1
 800325a:	d005      	beq.n	8003268 <HAL_GPIO_Init+0x40>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f003 0303 	and.w	r3, r3, #3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d130      	bne.n	80032ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	2203      	movs	r2, #3
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	43db      	mvns	r3, r3
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	4013      	ands	r3, r2
 800327e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	4313      	orrs	r3, r2
 8003290:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	693a      	ldr	r2, [r7, #16]
 8003296:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800329e:	2201      	movs	r2, #1
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	43db      	mvns	r3, r3
 80032a8:	693a      	ldr	r2, [r7, #16]
 80032aa:	4013      	ands	r3, r2
 80032ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	091b      	lsrs	r3, r3, #4
 80032b4:	f003 0201 	and.w	r2, r3, #1
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	693a      	ldr	r2, [r7, #16]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	2b03      	cmp	r3, #3
 80032d4:	d017      	beq.n	8003306 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	2203      	movs	r2, #3
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	43db      	mvns	r3, r3
 80032e8:	693a      	ldr	r2, [r7, #16]
 80032ea:	4013      	ands	r3, r2
 80032ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f003 0303 	and.w	r3, r3, #3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d123      	bne.n	800335a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	08da      	lsrs	r2, r3, #3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	3208      	adds	r2, #8
 800331a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800331e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	220f      	movs	r2, #15
 800332a:	fa02 f303 	lsl.w	r3, r2, r3
 800332e:	43db      	mvns	r3, r3
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	4013      	ands	r3, r2
 8003334:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	691a      	ldr	r2, [r3, #16]
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f003 0307 	and.w	r3, r3, #7
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	693a      	ldr	r2, [r7, #16]
 8003348:	4313      	orrs	r3, r2
 800334a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	08da      	lsrs	r2, r3, #3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3208      	adds	r2, #8
 8003354:	6939      	ldr	r1, [r7, #16]
 8003356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	2203      	movs	r2, #3
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43db      	mvns	r3, r3
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	4013      	ands	r3, r2
 8003370:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 0203 	and.w	r2, r3, #3
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	4313      	orrs	r3, r2
 8003386:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	693a      	ldr	r2, [r7, #16]
 800338c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003396:	2b00      	cmp	r3, #0
 8003398:	f000 80bb 	beq.w	8003512 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800339c:	2300      	movs	r3, #0
 800339e:	60bb      	str	r3, [r7, #8]
 80033a0:	4b64      	ldr	r3, [pc, #400]	@ (8003534 <HAL_GPIO_Init+0x30c>)
 80033a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a4:	4a63      	ldr	r2, [pc, #396]	@ (8003534 <HAL_GPIO_Init+0x30c>)
 80033a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033aa:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ac:	4b61      	ldr	r3, [pc, #388]	@ (8003534 <HAL_GPIO_Init+0x30c>)
 80033ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033b4:	60bb      	str	r3, [r7, #8]
 80033b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80033b8:	4a5f      	ldr	r2, [pc, #380]	@ (8003538 <HAL_GPIO_Init+0x310>)
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	089b      	lsrs	r3, r3, #2
 80033be:	3302      	adds	r3, #2
 80033c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f003 0303 	and.w	r3, r3, #3
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	220f      	movs	r2, #15
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	4013      	ands	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a57      	ldr	r2, [pc, #348]	@ (800353c <HAL_GPIO_Init+0x314>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d031      	beq.n	8003448 <HAL_GPIO_Init+0x220>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a56      	ldr	r2, [pc, #344]	@ (8003540 <HAL_GPIO_Init+0x318>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d02b      	beq.n	8003444 <HAL_GPIO_Init+0x21c>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a55      	ldr	r2, [pc, #340]	@ (8003544 <HAL_GPIO_Init+0x31c>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d025      	beq.n	8003440 <HAL_GPIO_Init+0x218>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a54      	ldr	r2, [pc, #336]	@ (8003548 <HAL_GPIO_Init+0x320>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d01f      	beq.n	800343c <HAL_GPIO_Init+0x214>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a53      	ldr	r2, [pc, #332]	@ (800354c <HAL_GPIO_Init+0x324>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d019      	beq.n	8003438 <HAL_GPIO_Init+0x210>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	4a52      	ldr	r2, [pc, #328]	@ (8003550 <HAL_GPIO_Init+0x328>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d013      	beq.n	8003434 <HAL_GPIO_Init+0x20c>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a51      	ldr	r2, [pc, #324]	@ (8003554 <HAL_GPIO_Init+0x32c>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d00d      	beq.n	8003430 <HAL_GPIO_Init+0x208>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a50      	ldr	r2, [pc, #320]	@ (8003558 <HAL_GPIO_Init+0x330>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d007      	beq.n	800342c <HAL_GPIO_Init+0x204>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a4f      	ldr	r2, [pc, #316]	@ (800355c <HAL_GPIO_Init+0x334>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d101      	bne.n	8003428 <HAL_GPIO_Init+0x200>
 8003424:	2308      	movs	r3, #8
 8003426:	e010      	b.n	800344a <HAL_GPIO_Init+0x222>
 8003428:	2309      	movs	r3, #9
 800342a:	e00e      	b.n	800344a <HAL_GPIO_Init+0x222>
 800342c:	2307      	movs	r3, #7
 800342e:	e00c      	b.n	800344a <HAL_GPIO_Init+0x222>
 8003430:	2306      	movs	r3, #6
 8003432:	e00a      	b.n	800344a <HAL_GPIO_Init+0x222>
 8003434:	2305      	movs	r3, #5
 8003436:	e008      	b.n	800344a <HAL_GPIO_Init+0x222>
 8003438:	2304      	movs	r3, #4
 800343a:	e006      	b.n	800344a <HAL_GPIO_Init+0x222>
 800343c:	2303      	movs	r3, #3
 800343e:	e004      	b.n	800344a <HAL_GPIO_Init+0x222>
 8003440:	2302      	movs	r3, #2
 8003442:	e002      	b.n	800344a <HAL_GPIO_Init+0x222>
 8003444:	2301      	movs	r3, #1
 8003446:	e000      	b.n	800344a <HAL_GPIO_Init+0x222>
 8003448:	2300      	movs	r3, #0
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	f002 0203 	and.w	r2, r2, #3
 8003450:	0092      	lsls	r2, r2, #2
 8003452:	4093      	lsls	r3, r2
 8003454:	461a      	mov	r2, r3
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800345c:	4936      	ldr	r1, [pc, #216]	@ (8003538 <HAL_GPIO_Init+0x310>)
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	089b      	lsrs	r3, r3, #2
 8003462:	3302      	adds	r3, #2
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800346a:	4b3d      	ldr	r3, [pc, #244]	@ (8003560 <HAL_GPIO_Init+0x338>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	43db      	mvns	r3, r3
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	4013      	ands	r3, r2
 8003478:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	4313      	orrs	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800348e:	4a34      	ldr	r2, [pc, #208]	@ (8003560 <HAL_GPIO_Init+0x338>)
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003494:	4b32      	ldr	r3, [pc, #200]	@ (8003560 <HAL_GPIO_Init+0x338>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	43db      	mvns	r3, r3
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	4013      	ands	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80034b8:	4a29      	ldr	r2, [pc, #164]	@ (8003560 <HAL_GPIO_Init+0x338>)
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034be:	4b28      	ldr	r3, [pc, #160]	@ (8003560 <HAL_GPIO_Init+0x338>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	43db      	mvns	r3, r3
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4013      	ands	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4313      	orrs	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80034e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003560 <HAL_GPIO_Init+0x338>)
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003560 <HAL_GPIO_Init+0x338>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	43db      	mvns	r3, r3
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	4313      	orrs	r3, r2
 800350a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800350c:	4a14      	ldr	r2, [pc, #80]	@ (8003560 <HAL_GPIO_Init+0x338>)
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	3301      	adds	r3, #1
 8003516:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	fa22 f303 	lsr.w	r3, r2, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	f47f ae88 	bne.w	8003238 <HAL_GPIO_Init+0x10>
  }
}
 8003528:	bf00      	nop
 800352a:	bf00      	nop
 800352c:	371c      	adds	r7, #28
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr
 8003534:	40023800 	.word	0x40023800
 8003538:	40013800 	.word	0x40013800
 800353c:	40020000 	.word	0x40020000
 8003540:	40020400 	.word	0x40020400
 8003544:	40020800 	.word	0x40020800
 8003548:	40020c00 	.word	0x40020c00
 800354c:	40021000 	.word	0x40021000
 8003550:	40021400 	.word	0x40021400
 8003554:	40021800 	.word	0x40021800
 8003558:	40021c00 	.word	0x40021c00
 800355c:	40022000 	.word	0x40022000
 8003560:	40013c00 	.word	0x40013c00

08003564 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691a      	ldr	r2, [r3, #16]
 8003574:	887b      	ldrh	r3, [r7, #2]
 8003576:	4013      	ands	r3, r2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d002      	beq.n	8003582 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800357c:	2301      	movs	r3, #1
 800357e:	73fb      	strb	r3, [r7, #15]
 8003580:	e001      	b.n	8003586 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003582:	2300      	movs	r3, #0
 8003584:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003586:	7bfb      	ldrb	r3, [r7, #15]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3714      	adds	r7, #20
 800358c:	46bd      	mov	sp, r7
 800358e:	bc80      	pop	{r7}
 8003590:	4770      	bx	lr

08003592 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003592:	b480      	push	{r7}
 8003594:	b083      	sub	sp, #12
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
 800359a:	460b      	mov	r3, r1
 800359c:	807b      	strh	r3, [r7, #2]
 800359e:	4613      	mov	r3, r2
 80035a0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035a2:	787b      	ldrb	r3, [r7, #1]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d003      	beq.n	80035b0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035a8:	887a      	ldrh	r2, [r7, #2]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035ae:	e003      	b.n	80035b8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035b0:	887b      	ldrh	r3, [r7, #2]
 80035b2:	041a      	lsls	r2, r3, #16
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	619a      	str	r2, [r3, #24]
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	bc80      	pop	{r7}
 80035c0:	4770      	bx	lr
	...

080035c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08a      	sub	sp, #40	@ 0x28
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e23b      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d050      	beq.n	8003684 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035e2:	4b9e      	ldr	r3, [pc, #632]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 030c 	and.w	r3, r3, #12
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d00c      	beq.n	8003608 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ee:	4b9b      	ldr	r3, [pc, #620]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035f6:	2b08      	cmp	r3, #8
 80035f8:	d112      	bne.n	8003620 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035fa:	4b98      	ldr	r3, [pc, #608]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003602:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003606:	d10b      	bne.n	8003620 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003608:	4b94      	ldr	r3, [pc, #592]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d036      	beq.n	8003682 <HAL_RCC_OscConfig+0xbe>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d132      	bne.n	8003682 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e216      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	4b8e      	ldr	r3, [pc, #568]	@ (8003860 <HAL_RCC_OscConfig+0x29c>)
 8003626:	b2d2      	uxtb	r2, r2
 8003628:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d013      	beq.n	800365a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003632:	f7fe fee7 	bl	8002404 <HAL_GetTick>
 8003636:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800363a:	f7fe fee3 	bl	8002404 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	6a3b      	ldr	r3, [r7, #32]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b64      	cmp	r3, #100	@ 0x64
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e200      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800364c:	4b83      	ldr	r3, [pc, #524]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0f0      	beq.n	800363a <HAL_RCC_OscConfig+0x76>
 8003658:	e014      	b.n	8003684 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365a:	f7fe fed3 	bl	8002404 <HAL_GetTick>
 800365e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003660:	e008      	b.n	8003674 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003662:	f7fe fecf 	bl	8002404 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	6a3b      	ldr	r3, [r7, #32]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b64      	cmp	r3, #100	@ 0x64
 800366e:	d901      	bls.n	8003674 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e1ec      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003674:	4b79      	ldr	r3, [pc, #484]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1f0      	bne.n	8003662 <HAL_RCC_OscConfig+0x9e>
 8003680:	e000      	b.n	8003684 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003682:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0302 	and.w	r3, r3, #2
 800368c:	2b00      	cmp	r3, #0
 800368e:	d077      	beq.n	8003780 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003690:	4b72      	ldr	r3, [pc, #456]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f003 030c 	and.w	r3, r3, #12
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00b      	beq.n	80036b4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800369c:	4b6f      	ldr	r3, [pc, #444]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	d126      	bne.n	80036f6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036a8:	4b6c      	ldr	r3, [pc, #432]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d120      	bne.n	80036f6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036b4:	4b69      	ldr	r3, [pc, #420]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0302 	and.w	r3, r3, #2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d005      	beq.n	80036cc <HAL_RCC_OscConfig+0x108>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d001      	beq.n	80036cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e1c0      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036cc:	4b63      	ldr	r3, [pc, #396]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	21f8      	movs	r1, #248	@ 0xf8
 80036da:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	69b9      	ldr	r1, [r7, #24]
 80036de:	fa91 f1a1 	rbit	r1, r1
 80036e2:	6179      	str	r1, [r7, #20]
  return result;
 80036e4:	6979      	ldr	r1, [r7, #20]
 80036e6:	fab1 f181 	clz	r1, r1
 80036ea:	b2c9      	uxtb	r1, r1
 80036ec:	408b      	lsls	r3, r1
 80036ee:	495b      	ldr	r1, [pc, #364]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036f4:	e044      	b.n	8003780 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d02a      	beq.n	8003754 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036fe:	4b59      	ldr	r3, [pc, #356]	@ (8003864 <HAL_RCC_OscConfig+0x2a0>)
 8003700:	2201      	movs	r2, #1
 8003702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003704:	f7fe fe7e 	bl	8002404 <HAL_GetTick>
 8003708:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800370c:	f7fe fe7a 	bl	8002404 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	6a3b      	ldr	r3, [r7, #32]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e197      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800371e:	4b4f      	ldr	r3, [pc, #316]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0f0      	beq.n	800370c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800372a:	4b4c      	ldr	r3, [pc, #304]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	21f8      	movs	r1, #248	@ 0xf8
 8003738:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373a:	6939      	ldr	r1, [r7, #16]
 800373c:	fa91 f1a1 	rbit	r1, r1
 8003740:	60f9      	str	r1, [r7, #12]
  return result;
 8003742:	68f9      	ldr	r1, [r7, #12]
 8003744:	fab1 f181 	clz	r1, r1
 8003748:	b2c9      	uxtb	r1, r1
 800374a:	408b      	lsls	r3, r1
 800374c:	4943      	ldr	r1, [pc, #268]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 800374e:	4313      	orrs	r3, r2
 8003750:	600b      	str	r3, [r1, #0]
 8003752:	e015      	b.n	8003780 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003754:	4b43      	ldr	r3, [pc, #268]	@ (8003864 <HAL_RCC_OscConfig+0x2a0>)
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375a:	f7fe fe53 	bl	8002404 <HAL_GetTick>
 800375e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003760:	e008      	b.n	8003774 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003762:	f7fe fe4f 	bl	8002404 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	2b02      	cmp	r3, #2
 800376e:	d901      	bls.n	8003774 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e16c      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003774:	4b39      	ldr	r3, [pc, #228]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1f0      	bne.n	8003762 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0308 	and.w	r3, r3, #8
 8003788:	2b00      	cmp	r3, #0
 800378a:	d030      	beq.n	80037ee <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	695b      	ldr	r3, [r3, #20]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d016      	beq.n	80037c2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003794:	4b34      	ldr	r3, [pc, #208]	@ (8003868 <HAL_RCC_OscConfig+0x2a4>)
 8003796:	2201      	movs	r2, #1
 8003798:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800379a:	f7fe fe33 	bl	8002404 <HAL_GetTick>
 800379e:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037a2:	f7fe fe2f 	bl	8002404 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	6a3b      	ldr	r3, [r7, #32]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e14c      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b4:	4b29      	ldr	r3, [pc, #164]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 80037b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0f0      	beq.n	80037a2 <HAL_RCC_OscConfig+0x1de>
 80037c0:	e015      	b.n	80037ee <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037c2:	4b29      	ldr	r3, [pc, #164]	@ (8003868 <HAL_RCC_OscConfig+0x2a4>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c8:	f7fe fe1c 	bl	8002404 <HAL_GetTick>
 80037cc:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037d0:	f7fe fe18 	bl	8002404 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	6a3b      	ldr	r3, [r7, #32]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e135      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037e2:	4b1e      	ldr	r3, [pc, #120]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 80037e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1f0      	bne.n	80037d0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0304 	and.w	r3, r3, #4
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	f000 8087 	beq.w	800390a <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037fc:	2300      	movs	r3, #0
 80037fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003802:	4b16      	ldr	r3, [pc, #88]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d110      	bne.n	8003830 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800380e:	2300      	movs	r3, #0
 8003810:	60bb      	str	r3, [r7, #8]
 8003812:	4b12      	ldr	r3, [pc, #72]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003816:	4a11      	ldr	r2, [pc, #68]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 8003818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800381c:	6413      	str	r3, [r2, #64]	@ 0x40
 800381e:	4b0f      	ldr	r3, [pc, #60]	@ (800385c <HAL_RCC_OscConfig+0x298>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003826:	60bb      	str	r3, [r7, #8]
 8003828:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800382a:	2301      	movs	r3, #1
 800382c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003830:	4b0e      	ldr	r3, [pc, #56]	@ (800386c <HAL_RCC_OscConfig+0x2a8>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a0d      	ldr	r2, [pc, #52]	@ (800386c <HAL_RCC_OscConfig+0x2a8>)
 8003836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800383a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383c:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <HAL_RCC_OscConfig+0x2a8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003844:	2b00      	cmp	r3, #0
 8003846:	d122      	bne.n	800388e <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003848:	4b08      	ldr	r3, [pc, #32]	@ (800386c <HAL_RCC_OscConfig+0x2a8>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a07      	ldr	r2, [pc, #28]	@ (800386c <HAL_RCC_OscConfig+0x2a8>)
 800384e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003852:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003854:	f7fe fdd6 	bl	8002404 <HAL_GetTick>
 8003858:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800385a:	e012      	b.n	8003882 <HAL_RCC_OscConfig+0x2be>
 800385c:	40023800 	.word	0x40023800
 8003860:	40023802 	.word	0x40023802
 8003864:	42470000 	.word	0x42470000
 8003868:	42470e80 	.word	0x42470e80
 800386c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003870:	f7fe fdc8 	bl	8002404 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	6a3b      	ldr	r3, [r7, #32]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e0e5      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003882:	4b75      	ldr	r3, [pc, #468]	@ (8003a58 <HAL_RCC_OscConfig+0x494>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0f0      	beq.n	8003870 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	689a      	ldr	r2, [r3, #8]
 8003892:	4b72      	ldr	r3, [pc, #456]	@ (8003a5c <HAL_RCC_OscConfig+0x498>)
 8003894:	b2d2      	uxtb	r2, r2
 8003896:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d015      	beq.n	80038cc <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038a0:	f7fe fdb0 	bl	8002404 <HAL_GetTick>
 80038a4:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a6:	e00a      	b.n	80038be <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038a8:	f7fe fdac 	bl	8002404 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e0c7      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038be:	4b68      	ldr	r3, [pc, #416]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 80038c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d0ee      	beq.n	80038a8 <HAL_RCC_OscConfig+0x2e4>
 80038ca:	e014      	b.n	80038f6 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038cc:	f7fe fd9a 	bl	8002404 <HAL_GetTick>
 80038d0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038d2:	e00a      	b.n	80038ea <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038d4:	f7fe fd96 	bl	8002404 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	6a3b      	ldr	r3, [r7, #32]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e0b1      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ea:	4b5d      	ldr	r3, [pc, #372]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 80038ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1ee      	bne.n	80038d4 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d105      	bne.n	800390a <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038fe:	4b58      	ldr	r3, [pc, #352]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 8003900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003902:	4a57      	ldr	r2, [pc, #348]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 8003904:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003908:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	2b00      	cmp	r3, #0
 8003910:	f000 809c 	beq.w	8003a4c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003914:	4b52      	ldr	r3, [pc, #328]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f003 030c 	and.w	r3, r3, #12
 800391c:	2b08      	cmp	r3, #8
 800391e:	d061      	beq.n	80039e4 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	2b02      	cmp	r3, #2
 8003926:	d146      	bne.n	80039b6 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003928:	4b4e      	ldr	r3, [pc, #312]	@ (8003a64 <HAL_RCC_OscConfig+0x4a0>)
 800392a:	2200      	movs	r2, #0
 800392c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392e:	f7fe fd69 	bl	8002404 <HAL_GetTick>
 8003932:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003936:	f7fe fd65 	bl	8002404 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	6a3b      	ldr	r3, [r7, #32]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b64      	cmp	r3, #100	@ 0x64
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e082      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003948:	4b45      	ldr	r3, [pc, #276]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1f0      	bne.n	8003936 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003954:	4b42      	ldr	r3, [pc, #264]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 8003956:	685a      	ldr	r2, [r3, #4]
 8003958:	4b43      	ldr	r3, [pc, #268]	@ (8003a68 <HAL_RCC_OscConfig+0x4a4>)
 800395a:	4013      	ands	r3, r2
 800395c:	687a      	ldr	r2, [r7, #4]
 800395e:	69d1      	ldr	r1, [r2, #28]
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6a12      	ldr	r2, [r2, #32]
 8003964:	4311      	orrs	r1, r2
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800396a:	0192      	lsls	r2, r2, #6
 800396c:	4311      	orrs	r1, r2
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003972:	0612      	lsls	r2, r2, #24
 8003974:	4311      	orrs	r1, r2
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800397a:	0852      	lsrs	r2, r2, #1
 800397c:	3a01      	subs	r2, #1
 800397e:	0412      	lsls	r2, r2, #16
 8003980:	430a      	orrs	r2, r1
 8003982:	4937      	ldr	r1, [pc, #220]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 8003984:	4313      	orrs	r3, r2
 8003986:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003988:	4b36      	ldr	r3, [pc, #216]	@ (8003a64 <HAL_RCC_OscConfig+0x4a0>)
 800398a:	2201      	movs	r2, #1
 800398c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398e:	f7fe fd39 	bl	8002404 <HAL_GetTick>
 8003992:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003994:	e008      	b.n	80039a8 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003996:	f7fe fd35 	bl	8002404 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	6a3b      	ldr	r3, [r7, #32]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b64      	cmp	r3, #100	@ 0x64
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e052      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f0      	beq.n	8003996 <HAL_RCC_OscConfig+0x3d2>
 80039b4:	e04a      	b.n	8003a4c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b6:	4b2b      	ldr	r3, [pc, #172]	@ (8003a64 <HAL_RCC_OscConfig+0x4a0>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039bc:	f7fe fd22 	bl	8002404 <HAL_GetTick>
 80039c0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039c4:	f7fe fd1e 	bl	8002404 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	6a3b      	ldr	r3, [r7, #32]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b64      	cmp	r3, #100	@ 0x64
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e03b      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039d6:	4b22      	ldr	r3, [pc, #136]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <HAL_RCC_OscConfig+0x400>
 80039e2:	e033      	b.n	8003a4c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d101      	bne.n	80039f0 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e02e      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80039f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a60 <HAL_RCC_OscConfig+0x49c>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	69db      	ldr	r3, [r3, #28]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d121      	bne.n	8003a48 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d11a      	bne.n	8003a48 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a12:	69fa      	ldr	r2, [r7, #28]
 8003a14:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a18:	4013      	ands	r3, r2
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a1e:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d111      	bne.n	8003a48 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2e:	085b      	lsrs	r3, r3, #1
 8003a30:	3b01      	subs	r3, #1
 8003a32:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d107      	bne.n	8003a48 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a42:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d001      	beq.n	8003a4c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e000      	b.n	8003a4e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3728      	adds	r7, #40	@ 0x28
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40007000 	.word	0x40007000
 8003a5c:	40023870 	.word	0x40023870
 8003a60:	40023800 	.word	0x40023800
 8003a64:	42470060 	.word	0x42470060
 8003a68:	f0bc8000 	.word	0xf0bc8000

08003a6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e0d2      	b.n	8003c26 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a80:	4b6b      	ldr	r3, [pc, #428]	@ (8003c30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 030f 	and.w	r3, r3, #15
 8003a88:	683a      	ldr	r2, [r7, #0]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d90c      	bls.n	8003aa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a8e:	4b68      	ldr	r3, [pc, #416]	@ (8003c30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	b2d2      	uxtb	r2, r2
 8003a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a96:	4b66      	ldr	r3, [pc, #408]	@ (8003c30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 030f 	and.w	r3, r3, #15
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d001      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e0be      	b.n	8003c26 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0302 	and.w	r3, r3, #2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d020      	beq.n	8003af6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ac0:	4b5c      	ldr	r3, [pc, #368]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	4a5b      	ldr	r2, [pc, #364]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003ac6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003aca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0308 	and.w	r3, r3, #8
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d005      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8003ad8:	4b56      	ldr	r3, [pc, #344]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	4a55      	ldr	r2, [pc, #340]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003ade:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ae2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae4:	4b53      	ldr	r3, [pc, #332]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	4950      	ldr	r1, [pc, #320]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d040      	beq.n	8003b84 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d107      	bne.n	8003b1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0a:	4b4a      	ldr	r3, [pc, #296]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d115      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e085      	b.n	8003c26 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d107      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b22:	4b44      	ldr	r3, [pc, #272]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d109      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e079      	b.n	8003c26 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b32:	4b40      	ldr	r3, [pc, #256]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e071      	b.n	8003c26 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b42:	4b3c      	ldr	r3, [pc, #240]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f023 0203 	bic.w	r2, r3, #3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	4939      	ldr	r1, [pc, #228]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b54:	f7fe fc56 	bl	8002404 <HAL_GetTick>
 8003b58:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b5a:	e00a      	b.n	8003b72 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b5c:	f7fe fc52 	bl	8002404 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e059      	b.n	8003c26 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b72:	4b30      	ldr	r3, [pc, #192]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 020c 	and.w	r2, r3, #12
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d1eb      	bne.n	8003b5c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b84:	4b2a      	ldr	r3, [pc, #168]	@ (8003c30 <HAL_RCC_ClockConfig+0x1c4>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 030f 	and.w	r3, r3, #15
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d20c      	bcs.n	8003bac <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b92:	4b27      	ldr	r3, [pc, #156]	@ (8003c30 <HAL_RCC_ClockConfig+0x1c4>)
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	b2d2      	uxtb	r2, r2
 8003b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b9a:	4b25      	ldr	r3, [pc, #148]	@ (8003c30 <HAL_RCC_ClockConfig+0x1c4>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 030f 	and.w	r3, r3, #15
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d001      	beq.n	8003bac <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e03c      	b.n	8003c26 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d008      	beq.n	8003bca <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bb8:	4b1e      	ldr	r3, [pc, #120]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	491b      	ldr	r1, [pc, #108]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0308 	and.w	r3, r3, #8
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d009      	beq.n	8003bea <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bd6:	4b17      	ldr	r3, [pc, #92]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	4913      	ldr	r1, [pc, #76]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8003bea:	f000 f82b 	bl	8003c44 <HAL_RCC_GetSysClockFreq>
 8003bee:	4601      	mov	r1, r0
 8003bf0:	4b10      	ldr	r3, [pc, #64]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c8>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bf8:	22f0      	movs	r2, #240	@ 0xf0
 8003bfa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	fa92 f2a2 	rbit	r2, r2
 8003c02:	60fa      	str	r2, [r7, #12]
  return result;
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	fab2 f282 	clz	r2, r2
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	40d3      	lsrs	r3, r2
 8003c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c38 <HAL_RCC_ClockConfig+0x1cc>)
 8003c10:	5cd3      	ldrb	r3, [r2, r3]
 8003c12:	fa21 f303 	lsr.w	r3, r1, r3
 8003c16:	4a09      	ldr	r2, [pc, #36]	@ (8003c3c <HAL_RCC_ClockConfig+0x1d0>)
 8003c18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c1a:	4b09      	ldr	r3, [pc, #36]	@ (8003c40 <HAL_RCC_ClockConfig+0x1d4>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fe fbae 	bl	8002380 <HAL_InitTick>

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3718      	adds	r7, #24
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	40023c00 	.word	0x40023c00
 8003c34:	40023800 	.word	0x40023800
 8003c38:	08007d5c 	.word	0x08007d5c
 8003c3c:	20000000 	.word	0x20000000
 8003c40:	20000004 	.word	0x20000004

08003c44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c48:	b094      	sub	sp, #80	@ 0x50
 8003c4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c50:	2300      	movs	r3, #0
 8003c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c54:	2300      	movs	r3, #0
 8003c56:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c5c:	4b7c      	ldr	r3, [pc, #496]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f003 030c 	and.w	r3, r3, #12
 8003c64:	2b08      	cmp	r3, #8
 8003c66:	d00d      	beq.n	8003c84 <HAL_RCC_GetSysClockFreq+0x40>
 8003c68:	2b08      	cmp	r3, #8
 8003c6a:	f200 80e7 	bhi.w	8003e3c <HAL_RCC_GetSysClockFreq+0x1f8>
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d002      	beq.n	8003c78 <HAL_RCC_GetSysClockFreq+0x34>
 8003c72:	2b04      	cmp	r3, #4
 8003c74:	d003      	beq.n	8003c7e <HAL_RCC_GetSysClockFreq+0x3a>
 8003c76:	e0e1      	b.n	8003e3c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c78:	4b76      	ldr	r3, [pc, #472]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x210>)
 8003c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003c7c:	e0e1      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c7e:	4b75      	ldr	r3, [pc, #468]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x210>)
 8003c80:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c82:	e0de      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c84:	4b72      	ldr	r3, [pc, #456]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c8c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c8e:	4b70      	ldr	r3, [pc, #448]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d065      	beq.n	8003d66 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c9a:	4b6d      	ldr	r3, [pc, #436]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	099b      	lsrs	r3, r3, #6
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ca4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cac:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cae:	2300      	movs	r3, #0
 8003cb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cb2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003cb6:	4622      	mov	r2, r4
 8003cb8:	462b      	mov	r3, r5
 8003cba:	f04f 0000 	mov.w	r0, #0
 8003cbe:	f04f 0100 	mov.w	r1, #0
 8003cc2:	0159      	lsls	r1, r3, #5
 8003cc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cc8:	0150      	lsls	r0, r2, #5
 8003cca:	4602      	mov	r2, r0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4621      	mov	r1, r4
 8003cd0:	1a51      	subs	r1, r2, r1
 8003cd2:	6139      	str	r1, [r7, #16]
 8003cd4:	4629      	mov	r1, r5
 8003cd6:	eb63 0301 	sbc.w	r3, r3, r1
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	f04f 0200 	mov.w	r2, #0
 8003ce0:	f04f 0300 	mov.w	r3, #0
 8003ce4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ce8:	4659      	mov	r1, fp
 8003cea:	018b      	lsls	r3, r1, #6
 8003cec:	4651      	mov	r1, sl
 8003cee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cf2:	4651      	mov	r1, sl
 8003cf4:	018a      	lsls	r2, r1, #6
 8003cf6:	46d4      	mov	ip, sl
 8003cf8:	ebb2 080c 	subs.w	r8, r2, ip
 8003cfc:	4659      	mov	r1, fp
 8003cfe:	eb63 0901 	sbc.w	r9, r3, r1
 8003d02:	f04f 0200 	mov.w	r2, #0
 8003d06:	f04f 0300 	mov.w	r3, #0
 8003d0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d16:	4690      	mov	r8, r2
 8003d18:	4699      	mov	r9, r3
 8003d1a:	4623      	mov	r3, r4
 8003d1c:	eb18 0303 	adds.w	r3, r8, r3
 8003d20:	60bb      	str	r3, [r7, #8]
 8003d22:	462b      	mov	r3, r5
 8003d24:	eb49 0303 	adc.w	r3, r9, r3
 8003d28:	60fb      	str	r3, [r7, #12]
 8003d2a:	f04f 0200 	mov.w	r2, #0
 8003d2e:	f04f 0300 	mov.w	r3, #0
 8003d32:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d36:	4629      	mov	r1, r5
 8003d38:	028b      	lsls	r3, r1, #10
 8003d3a:	4620      	mov	r0, r4
 8003d3c:	4629      	mov	r1, r5
 8003d3e:	4604      	mov	r4, r0
 8003d40:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003d44:	4601      	mov	r1, r0
 8003d46:	028a      	lsls	r2, r1, #10
 8003d48:	4610      	mov	r0, r2
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d4e:	2200      	movs	r2, #0
 8003d50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d58:	f7fc fed2 	bl	8000b00 <__aeabi_uldivmod>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4613      	mov	r3, r2
 8003d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d64:	e05c      	b.n	8003e20 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d66:	4b3a      	ldr	r3, [pc, #232]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	099b      	lsrs	r3, r3, #6
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	4618      	mov	r0, r3
 8003d70:	4611      	mov	r1, r2
 8003d72:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d76:	623b      	str	r3, [r7, #32]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d7c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d80:	4642      	mov	r2, r8
 8003d82:	464b      	mov	r3, r9
 8003d84:	f04f 0000 	mov.w	r0, #0
 8003d88:	f04f 0100 	mov.w	r1, #0
 8003d8c:	0159      	lsls	r1, r3, #5
 8003d8e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d92:	0150      	lsls	r0, r2, #5
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	46c4      	mov	ip, r8
 8003d9a:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003d9e:	4640      	mov	r0, r8
 8003da0:	4649      	mov	r1, r9
 8003da2:	468c      	mov	ip, r1
 8003da4:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003da8:	f04f 0200 	mov.w	r2, #0
 8003dac:	f04f 0300 	mov.w	r3, #0
 8003db0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003db4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003db8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003dbc:	ebb2 040a 	subs.w	r4, r2, sl
 8003dc0:	eb63 050b 	sbc.w	r5, r3, fp
 8003dc4:	f04f 0200 	mov.w	r2, #0
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	00eb      	lsls	r3, r5, #3
 8003dce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dd2:	00e2      	lsls	r2, r4, #3
 8003dd4:	4614      	mov	r4, r2
 8003dd6:	461d      	mov	r5, r3
 8003dd8:	4603      	mov	r3, r0
 8003dda:	18e3      	adds	r3, r4, r3
 8003ddc:	603b      	str	r3, [r7, #0]
 8003dde:	460b      	mov	r3, r1
 8003de0:	eb45 0303 	adc.w	r3, r5, r3
 8003de4:	607b      	str	r3, [r7, #4]
 8003de6:	f04f 0200 	mov.w	r2, #0
 8003dea:	f04f 0300 	mov.w	r3, #0
 8003dee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003df2:	4629      	mov	r1, r5
 8003df4:	028b      	lsls	r3, r1, #10
 8003df6:	4620      	mov	r0, r4
 8003df8:	4629      	mov	r1, r5
 8003dfa:	4604      	mov	r4, r0
 8003dfc:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003e00:	4601      	mov	r1, r0
 8003e02:	028a      	lsls	r2, r1, #10
 8003e04:	4610      	mov	r0, r2
 8003e06:	4619      	mov	r1, r3
 8003e08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	61bb      	str	r3, [r7, #24]
 8003e0e:	61fa      	str	r2, [r7, #28]
 8003e10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e14:	f7fc fe74 	bl	8000b00 <__aeabi_uldivmod>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e20:	4b0b      	ldr	r3, [pc, #44]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	0c1b      	lsrs	r3, r3, #16
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003e30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e3a:	e002      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e3c:	4b05      	ldr	r3, [pc, #20]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x210>)
 8003e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3750      	adds	r7, #80	@ 0x50
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e4e:	bf00      	nop
 8003e50:	40023800 	.word	0x40023800
 8003e54:	00f42400 	.word	0x00f42400

08003e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e5c:	4b02      	ldr	r3, [pc, #8]	@ (8003e68 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr
 8003e68:	20000000 	.word	0x20000000

08003e6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8003e72:	f7ff fff1 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003e76:	4601      	mov	r1, r0
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8003e80:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8003e84:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	fa92 f2a2 	rbit	r2, r2
 8003e8c:	603a      	str	r2, [r7, #0]
  return result;
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	fab2 f282 	clz	r2, r2
 8003e94:	b2d2      	uxtb	r2, r2
 8003e96:	40d3      	lsrs	r3, r2
 8003e98:	4a04      	ldr	r2, [pc, #16]	@ (8003eac <HAL_RCC_GetPCLK1Freq+0x40>)
 8003e9a:	5cd3      	ldrb	r3, [r2, r3]
 8003e9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	08007d6c 	.word	0x08007d6c

08003eb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8003eb6:	f7ff ffcf 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003eba:	4601      	mov	r1, r0
 8003ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8003eec <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8003ec4:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8003ec8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	fa92 f2a2 	rbit	r2, r2
 8003ed0:	603a      	str	r2, [r7, #0]
  return result;
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	fab2 f282 	clz	r2, r2
 8003ed8:	b2d2      	uxtb	r2, r2
 8003eda:	40d3      	lsrs	r3, r2
 8003edc:	4a04      	ldr	r2, [pc, #16]	@ (8003ef0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003ede:	5cd3      	ldrb	r3, [r2, r3]
 8003ee0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3708      	adds	r7, #8
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40023800 	.word	0x40023800
 8003ef0:	08007d6c 	.word	0x08007d6c

08003ef4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e07b      	b.n	8003ffe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d108      	bne.n	8003f20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f16:	d009      	beq.n	8003f2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	61da      	str	r2, [r3, #28]
 8003f1e:	e005      	b.n	8003f2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d106      	bne.n	8003f4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f7fd fffe 	bl	8001f48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003f74:	431a      	orrs	r2, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	431a      	orrs	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	431a      	orrs	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f9c:	431a      	orrs	r2, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	69db      	ldr	r3, [r3, #28]
 8003fa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a1b      	ldr	r3, [r3, #32]
 8003fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb0:	ea42 0103 	orr.w	r1, r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	0c1b      	lsrs	r3, r3, #16
 8003fca:	f003 0104 	and.w	r1, r3, #4
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd2:	f003 0210 	and.w	r2, r3, #16
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	69da      	ldr	r2, [r3, #28]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b088      	sub	sp, #32
 800400a:	af00      	add	r7, sp, #0
 800400c:	60f8      	str	r0, [r7, #12]
 800400e:	60b9      	str	r1, [r7, #8]
 8004010:	603b      	str	r3, [r7, #0]
 8004012:	4613      	mov	r3, r2
 8004014:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004016:	f7fe f9f5 	bl	8002404 <HAL_GetTick>
 800401a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800401c:	88fb      	ldrh	r3, [r7, #6]
 800401e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b01      	cmp	r3, #1
 800402a:	d001      	beq.n	8004030 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800402c:	2302      	movs	r3, #2
 800402e:	e12a      	b.n	8004286 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d002      	beq.n	800403c <HAL_SPI_Transmit+0x36>
 8004036:	88fb      	ldrh	r3, [r7, #6]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e122      	b.n	8004286 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004046:	2b01      	cmp	r3, #1
 8004048:	d101      	bne.n	800404e <HAL_SPI_Transmit+0x48>
 800404a:	2302      	movs	r3, #2
 800404c:	e11b      	b.n	8004286 <HAL_SPI_Transmit+0x280>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2203      	movs	r2, #3
 800405a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	68ba      	ldr	r2, [r7, #8]
 8004068:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	88fa      	ldrh	r2, [r7, #6]
 800406e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	88fa      	ldrh	r2, [r7, #6]
 8004074:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2200      	movs	r2, #0
 8004080:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800409c:	d10f      	bne.n	80040be <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040c8:	2b40      	cmp	r3, #64	@ 0x40
 80040ca:	d007      	beq.n	80040dc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040e4:	d152      	bne.n	800418c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d002      	beq.n	80040f4 <HAL_SPI_Transmit+0xee>
 80040ee:	8b7b      	ldrh	r3, [r7, #26]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d145      	bne.n	8004180 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f8:	881a      	ldrh	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004104:	1c9a      	adds	r2, r3, #2
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800410e:	b29b      	uxth	r3, r3
 8004110:	3b01      	subs	r3, #1
 8004112:	b29a      	uxth	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004118:	e032      	b.n	8004180 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b02      	cmp	r3, #2
 8004126:	d112      	bne.n	800414e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412c:	881a      	ldrh	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004138:	1c9a      	adds	r2, r3, #2
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004142:	b29b      	uxth	r3, r3
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800414c:	e018      	b.n	8004180 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800414e:	f7fe f959 	bl	8002404 <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	429a      	cmp	r2, r3
 800415c:	d803      	bhi.n	8004166 <HAL_SPI_Transmit+0x160>
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004164:	d102      	bne.n	800416c <HAL_SPI_Transmit+0x166>
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d109      	bne.n	8004180 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e082      	b.n	8004286 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004184:	b29b      	uxth	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1c7      	bne.n	800411a <HAL_SPI_Transmit+0x114>
 800418a:	e053      	b.n	8004234 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <HAL_SPI_Transmit+0x194>
 8004194:	8b7b      	ldrh	r3, [r7, #26]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d147      	bne.n	800422a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	330c      	adds	r3, #12
 80041a4:	7812      	ldrb	r2, [r2, #0]
 80041a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80041c0:	e033      	b.n	800422a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d113      	bne.n	80041f8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	330c      	adds	r3, #12
 80041da:	7812      	ldrb	r2, [r2, #0]
 80041dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e2:	1c5a      	adds	r2, r3, #1
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	3b01      	subs	r3, #1
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80041f6:	e018      	b.n	800422a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041f8:	f7fe f904 	bl	8002404 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	683a      	ldr	r2, [r7, #0]
 8004204:	429a      	cmp	r2, r3
 8004206:	d803      	bhi.n	8004210 <HAL_SPI_Transmit+0x20a>
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800420e:	d102      	bne.n	8004216 <HAL_SPI_Transmit+0x210>
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d109      	bne.n	800422a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e02d      	b.n	8004286 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800422e:	b29b      	uxth	r3, r3
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1c6      	bne.n	80041c2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004234:	69fa      	ldr	r2, [r7, #28]
 8004236:	6839      	ldr	r1, [r7, #0]
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 fa59 	bl	80046f0 <SPI_EndRxTxTransaction>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d002      	beq.n	800424a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10a      	bne.n	8004268 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004252:	2300      	movs	r3, #0
 8004254:	617b      	str	r3, [r7, #20]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	617b      	str	r3, [r7, #20]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	617b      	str	r3, [r7, #20]
 8004266:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800427c:	2b00      	cmp	r3, #0
 800427e:	d001      	beq.n	8004284 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e000      	b.n	8004286 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004284:	2300      	movs	r3, #0
  }
}
 8004286:	4618      	mov	r0, r3
 8004288:	3720      	adds	r7, #32
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b08a      	sub	sp, #40	@ 0x28
 8004292:	af00      	add	r7, sp, #0
 8004294:	60f8      	str	r0, [r7, #12]
 8004296:	60b9      	str	r1, [r7, #8]
 8004298:	607a      	str	r2, [r7, #4]
 800429a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800429c:	2301      	movs	r3, #1
 800429e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042a0:	f7fe f8b0 	bl	8002404 <HAL_GetTick>
 80042a4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042ac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80042b4:	887b      	ldrh	r3, [r7, #2]
 80042b6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80042b8:	7ffb      	ldrb	r3, [r7, #31]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d00c      	beq.n	80042d8 <HAL_SPI_TransmitReceive+0x4a>
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042c4:	d106      	bne.n	80042d4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d102      	bne.n	80042d4 <HAL_SPI_TransmitReceive+0x46>
 80042ce:	7ffb      	ldrb	r3, [r7, #31]
 80042d0:	2b04      	cmp	r3, #4
 80042d2:	d001      	beq.n	80042d8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80042d4:	2302      	movs	r3, #2
 80042d6:	e17f      	b.n	80045d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d005      	beq.n	80042ea <HAL_SPI_TransmitReceive+0x5c>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d002      	beq.n	80042ea <HAL_SPI_TransmitReceive+0x5c>
 80042e4:	887b      	ldrh	r3, [r7, #2]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d101      	bne.n	80042ee <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e174      	b.n	80045d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d101      	bne.n	80042fc <HAL_SPI_TransmitReceive+0x6e>
 80042f8:	2302      	movs	r3, #2
 80042fa:	e16d      	b.n	80045d8 <HAL_SPI_TransmitReceive+0x34a>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b04      	cmp	r3, #4
 800430e:	d003      	beq.n	8004318 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2205      	movs	r2, #5
 8004314:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	887a      	ldrh	r2, [r7, #2]
 8004328:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	887a      	ldrh	r2, [r7, #2]
 800432e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	887a      	ldrh	r2, [r7, #2]
 800433a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	887a      	ldrh	r2, [r7, #2]
 8004340:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004358:	2b40      	cmp	r3, #64	@ 0x40
 800435a:	d007      	beq.n	800436c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800436a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004374:	d17e      	bne.n	8004474 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d002      	beq.n	8004384 <HAL_SPI_TransmitReceive+0xf6>
 800437e:	8afb      	ldrh	r3, [r7, #22]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d16c      	bne.n	800445e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004388:	881a      	ldrh	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004394:	1c9a      	adds	r2, r3, #2
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800439e:	b29b      	uxth	r3, r3
 80043a0:	3b01      	subs	r3, #1
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043a8:	e059      	b.n	800445e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d11b      	bne.n	80043f0 <HAL_SPI_TransmitReceive+0x162>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043bc:	b29b      	uxth	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d016      	beq.n	80043f0 <HAL_SPI_TransmitReceive+0x162>
 80043c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d113      	bne.n	80043f0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043cc:	881a      	ldrh	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d8:	1c9a      	adds	r2, r3, #2
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	3b01      	subs	r3, #1
 80043e6:	b29a      	uxth	r2, r3
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d119      	bne.n	8004432 <HAL_SPI_TransmitReceive+0x1a4>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004402:	b29b      	uxth	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	d014      	beq.n	8004432 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004412:	b292      	uxth	r2, r2
 8004414:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800441a:	1c9a      	adds	r2, r3, #2
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004424:	b29b      	uxth	r3, r3
 8004426:	3b01      	subs	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800442e:	2301      	movs	r3, #1
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004432:	f7fd ffe7 	bl	8002404 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800443e:	429a      	cmp	r2, r3
 8004440:	d80d      	bhi.n	800445e <HAL_SPI_TransmitReceive+0x1d0>
 8004442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004448:	d009      	beq.n	800445e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e0bc      	b.n	80045d8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004462:	b29b      	uxth	r3, r3
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1a0      	bne.n	80043aa <HAL_SPI_TransmitReceive+0x11c>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d19b      	bne.n	80043aa <HAL_SPI_TransmitReceive+0x11c>
 8004472:	e082      	b.n	800457a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d002      	beq.n	8004482 <HAL_SPI_TransmitReceive+0x1f4>
 800447c:	8afb      	ldrh	r3, [r7, #22]
 800447e:	2b01      	cmp	r3, #1
 8004480:	d171      	bne.n	8004566 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	330c      	adds	r3, #12
 800448c:	7812      	ldrb	r2, [r2, #0]
 800448e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004494:	1c5a      	adds	r2, r3, #1
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800449e:	b29b      	uxth	r3, r3
 80044a0:	3b01      	subs	r3, #1
 80044a2:	b29a      	uxth	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044a8:	e05d      	b.n	8004566 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d11c      	bne.n	80044f2 <HAL_SPI_TransmitReceive+0x264>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d017      	beq.n	80044f2 <HAL_SPI_TransmitReceive+0x264>
 80044c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d114      	bne.n	80044f2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	330c      	adds	r3, #12
 80044d2:	7812      	ldrb	r2, [r2, #0]
 80044d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044da:	1c5a      	adds	r2, r3, #1
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	3b01      	subs	r3, #1
 80044e8:	b29a      	uxth	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044ee:	2300      	movs	r3, #0
 80044f0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d119      	bne.n	8004534 <HAL_SPI_TransmitReceive+0x2a6>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004504:	b29b      	uxth	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d014      	beq.n	8004534 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68da      	ldr	r2, [r3, #12]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004514:	b2d2      	uxtb	r2, r2
 8004516:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800451c:	1c5a      	adds	r2, r3, #1
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004526:	b29b      	uxth	r3, r3
 8004528:	3b01      	subs	r3, #1
 800452a:	b29a      	uxth	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004530:	2301      	movs	r3, #1
 8004532:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004534:	f7fd ff66 	bl	8002404 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	6a3b      	ldr	r3, [r7, #32]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004540:	429a      	cmp	r2, r3
 8004542:	d803      	bhi.n	800454c <HAL_SPI_TransmitReceive+0x2be>
 8004544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800454a:	d102      	bne.n	8004552 <HAL_SPI_TransmitReceive+0x2c4>
 800454c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454e:	2b00      	cmp	r3, #0
 8004550:	d109      	bne.n	8004566 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e038      	b.n	80045d8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800456a:	b29b      	uxth	r3, r3
 800456c:	2b00      	cmp	r3, #0
 800456e:	d19c      	bne.n	80044aa <HAL_SPI_TransmitReceive+0x21c>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004574:	b29b      	uxth	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d197      	bne.n	80044aa <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800457a:	6a3a      	ldr	r2, [r7, #32]
 800457c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800457e:	68f8      	ldr	r0, [r7, #12]
 8004580:	f000 f8b6 	bl	80046f0 <SPI_EndRxTxTransaction>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d008      	beq.n	800459c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2220      	movs	r2, #32
 800458e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e01d      	b.n	80045d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10a      	bne.n	80045ba <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045a4:	2300      	movs	r3, #0
 80045a6:	613b      	str	r3, [r7, #16]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	613b      	str	r3, [r7, #16]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	613b      	str	r3, [r7, #16]
 80045b8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80045d6:	2300      	movs	r3, #0
  }
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3728      	adds	r7, #40	@ 0x28
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b088      	sub	sp, #32
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	603b      	str	r3, [r7, #0]
 80045ec:	4613      	mov	r3, r2
 80045ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80045f0:	f7fd ff08 	bl	8002404 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f8:	1a9b      	subs	r3, r3, r2
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	4413      	add	r3, r2
 80045fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004600:	f7fd ff00 	bl	8002404 <HAL_GetTick>
 8004604:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004606:	4b39      	ldr	r3, [pc, #228]	@ (80046ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	015b      	lsls	r3, r3, #5
 800460c:	0d1b      	lsrs	r3, r3, #20
 800460e:	69fa      	ldr	r2, [r7, #28]
 8004610:	fb02 f303 	mul.w	r3, r2, r3
 8004614:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004616:	e054      	b.n	80046c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461e:	d050      	beq.n	80046c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004620:	f7fd fef0 	bl	8002404 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	69fa      	ldr	r2, [r7, #28]
 800462c:	429a      	cmp	r2, r3
 800462e:	d902      	bls.n	8004636 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d13d      	bne.n	80046b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	685a      	ldr	r2, [r3, #4]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004644:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800464e:	d111      	bne.n	8004674 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004658:	d004      	beq.n	8004664 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004662:	d107      	bne.n	8004674 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004672:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004678:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800467c:	d10f      	bne.n	800469e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800468c:	601a      	str	r2, [r3, #0]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800469c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e017      	b.n	80046e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d101      	bne.n	80046bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80046b8:	2300      	movs	r3, #0
 80046ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	3b01      	subs	r3, #1
 80046c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	689a      	ldr	r2, [r3, #8]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	4013      	ands	r3, r2
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	bf0c      	ite	eq
 80046d2:	2301      	moveq	r3, #1
 80046d4:	2300      	movne	r3, #0
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	461a      	mov	r2, r3
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d19b      	bne.n	8004618 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3720      	adds	r7, #32
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	20000000 	.word	0x20000000

080046f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af02      	add	r7, sp, #8
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	2201      	movs	r2, #1
 8004704:	2102      	movs	r1, #2
 8004706:	68f8      	ldr	r0, [r7, #12]
 8004708:	f7ff ff6a 	bl	80045e0 <SPI_WaitFlagStateUntilTimeout>
 800470c:	4603      	mov	r3, r0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d007      	beq.n	8004722 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004716:	f043 0220 	orr.w	r2, r3, #32
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e013      	b.n	800474a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	9300      	str	r3, [sp, #0]
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	2200      	movs	r2, #0
 800472a:	2180      	movs	r1, #128	@ 0x80
 800472c:	68f8      	ldr	r0, [r7, #12]
 800472e:	f7ff ff57 	bl	80045e0 <SPI_WaitFlagStateUntilTimeout>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d007      	beq.n	8004748 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800473c:	f043 0220 	orr.w	r2, r3, #32
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e000      	b.n	800474a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004748:	2300      	movs	r3, #0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}

08004752 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004752:	b580      	push	{r7, lr}
 8004754:	b082      	sub	sp, #8
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d101      	bne.n	8004764 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e041      	b.n	80047e8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b00      	cmp	r3, #0
 800476e:	d106      	bne.n	800477e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f7fd fc2d 	bl	8001fd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2202      	movs	r2, #2
 8004782:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	3304      	adds	r3, #4
 800478e:	4619      	mov	r1, r3
 8004790:	4610      	mov	r0, r2
 8004792:	f000 f95b 	bl	8004a4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2201      	movs	r2, #1
 80047e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3708      	adds	r7, #8
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	2b01      	cmp	r3, #1
 8004802:	d001      	beq.n	8004808 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e046      	b.n	8004896 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2202      	movs	r2, #2
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a22      	ldr	r2, [pc, #136]	@ (80048a0 <HAL_TIM_Base_Start+0xb0>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d022      	beq.n	8004860 <HAL_TIM_Base_Start+0x70>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004822:	d01d      	beq.n	8004860 <HAL_TIM_Base_Start+0x70>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a1e      	ldr	r2, [pc, #120]	@ (80048a4 <HAL_TIM_Base_Start+0xb4>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d018      	beq.n	8004860 <HAL_TIM_Base_Start+0x70>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a1d      	ldr	r2, [pc, #116]	@ (80048a8 <HAL_TIM_Base_Start+0xb8>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d013      	beq.n	8004860 <HAL_TIM_Base_Start+0x70>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a1b      	ldr	r2, [pc, #108]	@ (80048ac <HAL_TIM_Base_Start+0xbc>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d00e      	beq.n	8004860 <HAL_TIM_Base_Start+0x70>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a1a      	ldr	r2, [pc, #104]	@ (80048b0 <HAL_TIM_Base_Start+0xc0>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d009      	beq.n	8004860 <HAL_TIM_Base_Start+0x70>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a18      	ldr	r2, [pc, #96]	@ (80048b4 <HAL_TIM_Base_Start+0xc4>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d004      	beq.n	8004860 <HAL_TIM_Base_Start+0x70>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a17      	ldr	r2, [pc, #92]	@ (80048b8 <HAL_TIM_Base_Start+0xc8>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d111      	bne.n	8004884 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f003 0307 	and.w	r3, r3, #7
 800486a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2b06      	cmp	r3, #6
 8004870:	d010      	beq.n	8004894 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f042 0201 	orr.w	r2, r2, #1
 8004880:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004882:	e007      	b.n	8004894 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f042 0201 	orr.w	r2, r2, #1
 8004892:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3714      	adds	r7, #20
 800489a:	46bd      	mov	sp, r7
 800489c:	bc80      	pop	{r7}
 800489e:	4770      	bx	lr
 80048a0:	40010000 	.word	0x40010000
 80048a4:	40000400 	.word	0x40000400
 80048a8:	40000800 	.word	0x40000800
 80048ac:	40000c00 	.word	0x40000c00
 80048b0:	40010400 	.word	0x40010400
 80048b4:	40014000 	.word	0x40014000
 80048b8:	40001800 	.word	0x40001800

080048bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048c6:	2300      	movs	r3, #0
 80048c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d101      	bne.n	80048d8 <HAL_TIM_ConfigClockSource+0x1c>
 80048d4:	2302      	movs	r3, #2
 80048d6:	e0b4      	b.n	8004a42 <HAL_TIM_ConfigClockSource+0x186>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2202      	movs	r2, #2
 80048e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004910:	d03e      	beq.n	8004990 <HAL_TIM_ConfigClockSource+0xd4>
 8004912:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004916:	f200 8087 	bhi.w	8004a28 <HAL_TIM_ConfigClockSource+0x16c>
 800491a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800491e:	f000 8086 	beq.w	8004a2e <HAL_TIM_ConfigClockSource+0x172>
 8004922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004926:	d87f      	bhi.n	8004a28 <HAL_TIM_ConfigClockSource+0x16c>
 8004928:	2b70      	cmp	r3, #112	@ 0x70
 800492a:	d01a      	beq.n	8004962 <HAL_TIM_ConfigClockSource+0xa6>
 800492c:	2b70      	cmp	r3, #112	@ 0x70
 800492e:	d87b      	bhi.n	8004a28 <HAL_TIM_ConfigClockSource+0x16c>
 8004930:	2b60      	cmp	r3, #96	@ 0x60
 8004932:	d050      	beq.n	80049d6 <HAL_TIM_ConfigClockSource+0x11a>
 8004934:	2b60      	cmp	r3, #96	@ 0x60
 8004936:	d877      	bhi.n	8004a28 <HAL_TIM_ConfigClockSource+0x16c>
 8004938:	2b50      	cmp	r3, #80	@ 0x50
 800493a:	d03c      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0xfa>
 800493c:	2b50      	cmp	r3, #80	@ 0x50
 800493e:	d873      	bhi.n	8004a28 <HAL_TIM_ConfigClockSource+0x16c>
 8004940:	2b40      	cmp	r3, #64	@ 0x40
 8004942:	d058      	beq.n	80049f6 <HAL_TIM_ConfigClockSource+0x13a>
 8004944:	2b40      	cmp	r3, #64	@ 0x40
 8004946:	d86f      	bhi.n	8004a28 <HAL_TIM_ConfigClockSource+0x16c>
 8004948:	2b30      	cmp	r3, #48	@ 0x30
 800494a:	d064      	beq.n	8004a16 <HAL_TIM_ConfigClockSource+0x15a>
 800494c:	2b30      	cmp	r3, #48	@ 0x30
 800494e:	d86b      	bhi.n	8004a28 <HAL_TIM_ConfigClockSource+0x16c>
 8004950:	2b20      	cmp	r3, #32
 8004952:	d060      	beq.n	8004a16 <HAL_TIM_ConfigClockSource+0x15a>
 8004954:	2b20      	cmp	r3, #32
 8004956:	d867      	bhi.n	8004a28 <HAL_TIM_ConfigClockSource+0x16c>
 8004958:	2b00      	cmp	r3, #0
 800495a:	d05c      	beq.n	8004a16 <HAL_TIM_ConfigClockSource+0x15a>
 800495c:	2b10      	cmp	r3, #16
 800495e:	d05a      	beq.n	8004a16 <HAL_TIM_ConfigClockSource+0x15a>
 8004960:	e062      	b.n	8004a28 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004972:	f000 f98c 	bl	8004c8e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004984:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68ba      	ldr	r2, [r7, #8]
 800498c:	609a      	str	r2, [r3, #8]
      break;
 800498e:	e04f      	b.n	8004a30 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049a0:	f000 f975 	bl	8004c8e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689a      	ldr	r2, [r3, #8]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049b2:	609a      	str	r2, [r3, #8]
      break;
 80049b4:	e03c      	b.n	8004a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049c2:	461a      	mov	r2, r3
 80049c4:	f000 f8ec 	bl	8004ba0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2150      	movs	r1, #80	@ 0x50
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 f943 	bl	8004c5a <TIM_ITRx_SetConfig>
      break;
 80049d4:	e02c      	b.n	8004a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049e2:	461a      	mov	r2, r3
 80049e4:	f000 f90a 	bl	8004bfc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2160      	movs	r1, #96	@ 0x60
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 f933 	bl	8004c5a <TIM_ITRx_SetConfig>
      break;
 80049f4:	e01c      	b.n	8004a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a02:	461a      	mov	r2, r3
 8004a04:	f000 f8cc 	bl	8004ba0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2140      	movs	r1, #64	@ 0x40
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 f923 	bl	8004c5a <TIM_ITRx_SetConfig>
      break;
 8004a14:	e00c      	b.n	8004a30 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4619      	mov	r1, r3
 8004a20:	4610      	mov	r0, r2
 8004a22:	f000 f91a 	bl	8004c5a <TIM_ITRx_SetConfig>
      break;
 8004a26:	e003      	b.n	8004a30 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a2c:	e000      	b.n	8004a30 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a2e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
	...

08004a4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a45      	ldr	r2, [pc, #276]	@ (8004b74 <TIM_Base_SetConfig+0x128>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d013      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a6a:	d00f      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a42      	ldr	r2, [pc, #264]	@ (8004b78 <TIM_Base_SetConfig+0x12c>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d00b      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a41      	ldr	r2, [pc, #260]	@ (8004b7c <TIM_Base_SetConfig+0x130>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d007      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a40      	ldr	r2, [pc, #256]	@ (8004b80 <TIM_Base_SetConfig+0x134>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d003      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a3f      	ldr	r2, [pc, #252]	@ (8004b84 <TIM_Base_SetConfig+0x138>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d108      	bne.n	8004a9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a34      	ldr	r2, [pc, #208]	@ (8004b74 <TIM_Base_SetConfig+0x128>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d02b      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aac:	d027      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a31      	ldr	r2, [pc, #196]	@ (8004b78 <TIM_Base_SetConfig+0x12c>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d023      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a30      	ldr	r2, [pc, #192]	@ (8004b7c <TIM_Base_SetConfig+0x130>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d01f      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a2f      	ldr	r2, [pc, #188]	@ (8004b80 <TIM_Base_SetConfig+0x134>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d01b      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a2e      	ldr	r2, [pc, #184]	@ (8004b84 <TIM_Base_SetConfig+0x138>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d017      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8004b88 <TIM_Base_SetConfig+0x13c>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d013      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a2c      	ldr	r2, [pc, #176]	@ (8004b8c <TIM_Base_SetConfig+0x140>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d00f      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8004b90 <TIM_Base_SetConfig+0x144>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d00b      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a2a      	ldr	r2, [pc, #168]	@ (8004b94 <TIM_Base_SetConfig+0x148>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d007      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a29      	ldr	r2, [pc, #164]	@ (8004b98 <TIM_Base_SetConfig+0x14c>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d003      	beq.n	8004afe <TIM_Base_SetConfig+0xb2>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a28      	ldr	r2, [pc, #160]	@ (8004b9c <TIM_Base_SetConfig+0x150>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d108      	bne.n	8004b10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a0f      	ldr	r2, [pc, #60]	@ (8004b74 <TIM_Base_SetConfig+0x128>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d003      	beq.n	8004b44 <TIM_Base_SetConfig+0xf8>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a11      	ldr	r2, [pc, #68]	@ (8004b84 <TIM_Base_SetConfig+0x138>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d103      	bne.n	8004b4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	691a      	ldr	r2, [r3, #16]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	f003 0301 	and.w	r3, r3, #1
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d105      	bne.n	8004b6a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	f023 0201 	bic.w	r2, r3, #1
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	611a      	str	r2, [r3, #16]
  }
}
 8004b6a:	bf00      	nop
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bc80      	pop	{r7}
 8004b72:	4770      	bx	lr
 8004b74:	40010000 	.word	0x40010000
 8004b78:	40000400 	.word	0x40000400
 8004b7c:	40000800 	.word	0x40000800
 8004b80:	40000c00 	.word	0x40000c00
 8004b84:	40010400 	.word	0x40010400
 8004b88:	40014000 	.word	0x40014000
 8004b8c:	40014400 	.word	0x40014400
 8004b90:	40014800 	.word	0x40014800
 8004b94:	40001800 	.word	0x40001800
 8004b98:	40001c00 	.word	0x40001c00
 8004b9c:	40002000 	.word	0x40002000

08004ba0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	f023 0201 	bic.w	r2, r3, #1
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	011b      	lsls	r3, r3, #4
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f023 030a 	bic.w	r3, r3, #10
 8004bdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	621a      	str	r2, [r3, #32]
}
 8004bf2:	bf00      	nop
 8004bf4:	371c      	adds	r7, #28
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bc80      	pop	{r7}
 8004bfa:	4770      	bx	lr

08004bfc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b087      	sub	sp, #28
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6a1b      	ldr	r3, [r3, #32]
 8004c0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	f023 0210 	bic.w	r2, r3, #16
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	031b      	lsls	r3, r3, #12
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c38:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	011b      	lsls	r3, r3, #4
 8004c3e:	697a      	ldr	r2, [r7, #20]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	621a      	str	r2, [r3, #32]
}
 8004c50:	bf00      	nop
 8004c52:	371c      	adds	r7, #28
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bc80      	pop	{r7}
 8004c58:	4770      	bx	lr

08004c5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b085      	sub	sp, #20
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
 8004c62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c72:	683a      	ldr	r2, [r7, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	f043 0307 	orr.w	r3, r3, #7
 8004c7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	609a      	str	r2, [r3, #8]
}
 8004c84:	bf00      	nop
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bc80      	pop	{r7}
 8004c8c:	4770      	bx	lr

08004c8e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b087      	sub	sp, #28
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	60f8      	str	r0, [r7, #12]
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	607a      	str	r2, [r7, #4]
 8004c9a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ca8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	021a      	lsls	r2, r3, #8
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	431a      	orrs	r2, r3
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	609a      	str	r2, [r3, #8]
}
 8004cc2:	bf00      	nop
 8004cc4:	371c      	adds	r7, #28
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bc80      	pop	{r7}
 8004cca:	4770      	bx	lr

08004ccc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d101      	bne.n	8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	e05a      	b.n	8004d9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a20      	ldr	r2, [pc, #128]	@ (8004da4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d022      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d30:	d01d      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a1c      	ldr	r2, [pc, #112]	@ (8004da8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d018      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a1a      	ldr	r2, [pc, #104]	@ (8004dac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d013      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a19      	ldr	r2, [pc, #100]	@ (8004db0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d00e      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a17      	ldr	r2, [pc, #92]	@ (8004db4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d009      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a16      	ldr	r2, [pc, #88]	@ (8004db8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d004      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a14      	ldr	r2, [pc, #80]	@ (8004dbc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d10c      	bne.n	8004d88 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3714      	adds	r7, #20
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bc80      	pop	{r7}
 8004da2:	4770      	bx	lr
 8004da4:	40010000 	.word	0x40010000
 8004da8:	40000400 	.word	0x40000400
 8004dac:	40000800 	.word	0x40000800
 8004db0:	40000c00 	.word	0x40000c00
 8004db4:	40010400 	.word	0x40010400
 8004db8:	40014000 	.word	0x40014000
 8004dbc:	40001800 	.word	0x40001800

08004dc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e042      	b.n	8004e58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d106      	bne.n	8004dec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f7fd f916 	bl	8002018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2224      	movs	r2, #36	@ 0x24
 8004df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68da      	ldr	r2, [r3, #12]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f000 f82b 	bl	8004e60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	691a      	ldr	r2, [r3, #16]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	695a      	ldr	r2, [r3, #20]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68da      	ldr	r2, [r3, #12]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2220      	movs	r2, #32
 8004e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2220      	movs	r2, #32
 8004e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68da      	ldr	r2, [r3, #12]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	689a      	ldr	r2, [r3, #8]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	431a      	orrs	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	431a      	orrs	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	69db      	ldr	r3, [r3, #28]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004ea0:	f023 030c 	bic.w	r3, r3, #12
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	6812      	ldr	r2, [r2, #0]
 8004ea8:	68b9      	ldr	r1, [r7, #8]
 8004eaa:	430b      	orrs	r3, r1
 8004eac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	699a      	ldr	r2, [r3, #24]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	430a      	orrs	r2, r1
 8004ec2:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a57      	ldr	r2, [pc, #348]	@ (8005028 <UART_SetConfig+0x1c8>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d004      	beq.n	8004ed8 <UART_SetConfig+0x78>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a56      	ldr	r2, [pc, #344]	@ (800502c <UART_SetConfig+0x1cc>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d103      	bne.n	8004ee0 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ed8:	f7fe ffea 	bl	8003eb0 <HAL_RCC_GetPCLK2Freq>
 8004edc:	60f8      	str	r0, [r7, #12]
 8004ede:	e002      	b.n	8004ee6 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ee0:	f7fe ffc4 	bl	8003e6c <HAL_RCC_GetPCLK1Freq>
 8004ee4:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	69db      	ldr	r3, [r3, #28]
 8004eea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004eee:	d14c      	bne.n	8004f8a <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	4413      	add	r3, r2
 8004ef8:	009a      	lsls	r2, r3, #2
 8004efa:	441a      	add	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f06:	4a4a      	ldr	r2, [pc, #296]	@ (8005030 <UART_SetConfig+0x1d0>)
 8004f08:	fba2 2303 	umull	r2, r3, r2, r3
 8004f0c:	095b      	lsrs	r3, r3, #5
 8004f0e:	0119      	lsls	r1, r3, #4
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	4613      	mov	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	4413      	add	r3, r2
 8004f18:	009a      	lsls	r2, r3, #2
 8004f1a:	441a      	add	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f26:	4b42      	ldr	r3, [pc, #264]	@ (8005030 <UART_SetConfig+0x1d0>)
 8004f28:	fba3 0302 	umull	r0, r3, r3, r2
 8004f2c:	095b      	lsrs	r3, r3, #5
 8004f2e:	2064      	movs	r0, #100	@ 0x64
 8004f30:	fb00 f303 	mul.w	r3, r0, r3
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	3332      	adds	r3, #50	@ 0x32
 8004f3a:	4a3d      	ldr	r2, [pc, #244]	@ (8005030 <UART_SetConfig+0x1d0>)
 8004f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f40:	095b      	lsrs	r3, r3, #5
 8004f42:	005b      	lsls	r3, r3, #1
 8004f44:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004f48:	4419      	add	r1, r3
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	4413      	add	r3, r2
 8004f52:	009a      	lsls	r2, r3, #2
 8004f54:	441a      	add	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	005b      	lsls	r3, r3, #1
 8004f5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f60:	4b33      	ldr	r3, [pc, #204]	@ (8005030 <UART_SetConfig+0x1d0>)
 8004f62:	fba3 0302 	umull	r0, r3, r3, r2
 8004f66:	095b      	lsrs	r3, r3, #5
 8004f68:	2064      	movs	r0, #100	@ 0x64
 8004f6a:	fb00 f303 	mul.w	r3, r0, r3
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	00db      	lsls	r3, r3, #3
 8004f72:	3332      	adds	r3, #50	@ 0x32
 8004f74:	4a2e      	ldr	r2, [pc, #184]	@ (8005030 <UART_SetConfig+0x1d0>)
 8004f76:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7a:	095b      	lsrs	r3, r3, #5
 8004f7c:	f003 0207 	and.w	r2, r3, #7
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	440a      	add	r2, r1
 8004f86:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f88:	e04a      	b.n	8005020 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	4413      	add	r3, r2
 8004f92:	009a      	lsls	r2, r3, #2
 8004f94:	441a      	add	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa0:	4a23      	ldr	r2, [pc, #140]	@ (8005030 <UART_SetConfig+0x1d0>)
 8004fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa6:	095b      	lsrs	r3, r3, #5
 8004fa8:	0119      	lsls	r1, r3, #4
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	4613      	mov	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	009a      	lsls	r2, r3, #2
 8004fb4:	441a      	add	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8005030 <UART_SetConfig+0x1d0>)
 8004fc2:	fba3 0302 	umull	r0, r3, r3, r2
 8004fc6:	095b      	lsrs	r3, r3, #5
 8004fc8:	2064      	movs	r0, #100	@ 0x64
 8004fca:	fb00 f303 	mul.w	r3, r0, r3
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	011b      	lsls	r3, r3, #4
 8004fd2:	3332      	adds	r3, #50	@ 0x32
 8004fd4:	4a16      	ldr	r2, [pc, #88]	@ (8005030 <UART_SetConfig+0x1d0>)
 8004fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fda:	095b      	lsrs	r3, r3, #5
 8004fdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fe0:	4419      	add	r1, r3
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	009a      	lsls	r2, r3, #2
 8004fec:	441a      	add	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8005030 <UART_SetConfig+0x1d0>)
 8004ffa:	fba3 0302 	umull	r0, r3, r3, r2
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	2064      	movs	r0, #100	@ 0x64
 8005002:	fb00 f303 	mul.w	r3, r0, r3
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	011b      	lsls	r3, r3, #4
 800500a:	3332      	adds	r3, #50	@ 0x32
 800500c:	4a08      	ldr	r2, [pc, #32]	@ (8005030 <UART_SetConfig+0x1d0>)
 800500e:	fba2 2303 	umull	r2, r3, r2, r3
 8005012:	095b      	lsrs	r3, r3, #5
 8005014:	f003 020f 	and.w	r2, r3, #15
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	440a      	add	r2, r1
 800501e:	609a      	str	r2, [r3, #8]
}
 8005020:	bf00      	nop
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	40011000 	.word	0x40011000
 800502c:	40011400 	.word	0x40011400
 8005030:	51eb851f 	.word	0x51eb851f

08005034 <__cvt>:
 8005034:	2b00      	cmp	r3, #0
 8005036:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800503a:	461d      	mov	r5, r3
 800503c:	bfbb      	ittet	lt
 800503e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005042:	461d      	movlt	r5, r3
 8005044:	2300      	movge	r3, #0
 8005046:	232d      	movlt	r3, #45	@ 0x2d
 8005048:	b088      	sub	sp, #32
 800504a:	4614      	mov	r4, r2
 800504c:	bfb8      	it	lt
 800504e:	4614      	movlt	r4, r2
 8005050:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005052:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005054:	7013      	strb	r3, [r2, #0]
 8005056:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005058:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800505c:	f023 0820 	bic.w	r8, r3, #32
 8005060:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005064:	d005      	beq.n	8005072 <__cvt+0x3e>
 8005066:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800506a:	d100      	bne.n	800506e <__cvt+0x3a>
 800506c:	3601      	adds	r6, #1
 800506e:	2302      	movs	r3, #2
 8005070:	e000      	b.n	8005074 <__cvt+0x40>
 8005072:	2303      	movs	r3, #3
 8005074:	aa07      	add	r2, sp, #28
 8005076:	9204      	str	r2, [sp, #16]
 8005078:	aa06      	add	r2, sp, #24
 800507a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800507e:	e9cd 3600 	strd	r3, r6, [sp]
 8005082:	4622      	mov	r2, r4
 8005084:	462b      	mov	r3, r5
 8005086:	f000 ff53 	bl	8005f30 <_dtoa_r>
 800508a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800508e:	4607      	mov	r7, r0
 8005090:	d119      	bne.n	80050c6 <__cvt+0x92>
 8005092:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005094:	07db      	lsls	r3, r3, #31
 8005096:	d50e      	bpl.n	80050b6 <__cvt+0x82>
 8005098:	eb00 0906 	add.w	r9, r0, r6
 800509c:	2200      	movs	r2, #0
 800509e:	2300      	movs	r3, #0
 80050a0:	4620      	mov	r0, r4
 80050a2:	4629      	mov	r1, r5
 80050a4:	f7fb fcbc 	bl	8000a20 <__aeabi_dcmpeq>
 80050a8:	b108      	cbz	r0, 80050ae <__cvt+0x7a>
 80050aa:	f8cd 901c 	str.w	r9, [sp, #28]
 80050ae:	2230      	movs	r2, #48	@ 0x30
 80050b0:	9b07      	ldr	r3, [sp, #28]
 80050b2:	454b      	cmp	r3, r9
 80050b4:	d31e      	bcc.n	80050f4 <__cvt+0xc0>
 80050b6:	4638      	mov	r0, r7
 80050b8:	9b07      	ldr	r3, [sp, #28]
 80050ba:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80050bc:	1bdb      	subs	r3, r3, r7
 80050be:	6013      	str	r3, [r2, #0]
 80050c0:	b008      	add	sp, #32
 80050c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050c6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80050ca:	eb00 0906 	add.w	r9, r0, r6
 80050ce:	d1e5      	bne.n	800509c <__cvt+0x68>
 80050d0:	7803      	ldrb	r3, [r0, #0]
 80050d2:	2b30      	cmp	r3, #48	@ 0x30
 80050d4:	d10a      	bne.n	80050ec <__cvt+0xb8>
 80050d6:	2200      	movs	r2, #0
 80050d8:	2300      	movs	r3, #0
 80050da:	4620      	mov	r0, r4
 80050dc:	4629      	mov	r1, r5
 80050de:	f7fb fc9f 	bl	8000a20 <__aeabi_dcmpeq>
 80050e2:	b918      	cbnz	r0, 80050ec <__cvt+0xb8>
 80050e4:	f1c6 0601 	rsb	r6, r6, #1
 80050e8:	f8ca 6000 	str.w	r6, [sl]
 80050ec:	f8da 3000 	ldr.w	r3, [sl]
 80050f0:	4499      	add	r9, r3
 80050f2:	e7d3      	b.n	800509c <__cvt+0x68>
 80050f4:	1c59      	adds	r1, r3, #1
 80050f6:	9107      	str	r1, [sp, #28]
 80050f8:	701a      	strb	r2, [r3, #0]
 80050fa:	e7d9      	b.n	80050b0 <__cvt+0x7c>

080050fc <__exponent>:
 80050fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050fe:	2900      	cmp	r1, #0
 8005100:	bfb6      	itet	lt
 8005102:	232d      	movlt	r3, #45	@ 0x2d
 8005104:	232b      	movge	r3, #43	@ 0x2b
 8005106:	4249      	neglt	r1, r1
 8005108:	2909      	cmp	r1, #9
 800510a:	7002      	strb	r2, [r0, #0]
 800510c:	7043      	strb	r3, [r0, #1]
 800510e:	dd29      	ble.n	8005164 <__exponent+0x68>
 8005110:	f10d 0307 	add.w	r3, sp, #7
 8005114:	461d      	mov	r5, r3
 8005116:	270a      	movs	r7, #10
 8005118:	fbb1 f6f7 	udiv	r6, r1, r7
 800511c:	461a      	mov	r2, r3
 800511e:	fb07 1416 	mls	r4, r7, r6, r1
 8005122:	3430      	adds	r4, #48	@ 0x30
 8005124:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005128:	460c      	mov	r4, r1
 800512a:	2c63      	cmp	r4, #99	@ 0x63
 800512c:	4631      	mov	r1, r6
 800512e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005132:	dcf1      	bgt.n	8005118 <__exponent+0x1c>
 8005134:	3130      	adds	r1, #48	@ 0x30
 8005136:	1e94      	subs	r4, r2, #2
 8005138:	f803 1c01 	strb.w	r1, [r3, #-1]
 800513c:	4623      	mov	r3, r4
 800513e:	1c41      	adds	r1, r0, #1
 8005140:	42ab      	cmp	r3, r5
 8005142:	d30a      	bcc.n	800515a <__exponent+0x5e>
 8005144:	f10d 0309 	add.w	r3, sp, #9
 8005148:	1a9b      	subs	r3, r3, r2
 800514a:	42ac      	cmp	r4, r5
 800514c:	bf88      	it	hi
 800514e:	2300      	movhi	r3, #0
 8005150:	3302      	adds	r3, #2
 8005152:	4403      	add	r3, r0
 8005154:	1a18      	subs	r0, r3, r0
 8005156:	b003      	add	sp, #12
 8005158:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800515a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800515e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005162:	e7ed      	b.n	8005140 <__exponent+0x44>
 8005164:	2330      	movs	r3, #48	@ 0x30
 8005166:	3130      	adds	r1, #48	@ 0x30
 8005168:	7083      	strb	r3, [r0, #2]
 800516a:	70c1      	strb	r1, [r0, #3]
 800516c:	1d03      	adds	r3, r0, #4
 800516e:	e7f1      	b.n	8005154 <__exponent+0x58>

08005170 <_printf_float>:
 8005170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005174:	b091      	sub	sp, #68	@ 0x44
 8005176:	460c      	mov	r4, r1
 8005178:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800517c:	4616      	mov	r6, r2
 800517e:	461f      	mov	r7, r3
 8005180:	4605      	mov	r5, r0
 8005182:	f000 fdc5 	bl	8005d10 <_localeconv_r>
 8005186:	6803      	ldr	r3, [r0, #0]
 8005188:	4618      	mov	r0, r3
 800518a:	9308      	str	r3, [sp, #32]
 800518c:	f7fb f81c 	bl	80001c8 <strlen>
 8005190:	2300      	movs	r3, #0
 8005192:	930e      	str	r3, [sp, #56]	@ 0x38
 8005194:	f8d8 3000 	ldr.w	r3, [r8]
 8005198:	9009      	str	r0, [sp, #36]	@ 0x24
 800519a:	3307      	adds	r3, #7
 800519c:	f023 0307 	bic.w	r3, r3, #7
 80051a0:	f103 0208 	add.w	r2, r3, #8
 80051a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80051a8:	f8d4 b000 	ldr.w	fp, [r4]
 80051ac:	f8c8 2000 	str.w	r2, [r8]
 80051b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80051b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051ba:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80051be:	f04f 32ff 	mov.w	r2, #4294967295
 80051c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80051c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80051ca:	4b9c      	ldr	r3, [pc, #624]	@ (800543c <_printf_float+0x2cc>)
 80051cc:	f7fb fc5a 	bl	8000a84 <__aeabi_dcmpun>
 80051d0:	bb70      	cbnz	r0, 8005230 <_printf_float+0xc0>
 80051d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80051d6:	f04f 32ff 	mov.w	r2, #4294967295
 80051da:	4b98      	ldr	r3, [pc, #608]	@ (800543c <_printf_float+0x2cc>)
 80051dc:	f7fb fc34 	bl	8000a48 <__aeabi_dcmple>
 80051e0:	bb30      	cbnz	r0, 8005230 <_printf_float+0xc0>
 80051e2:	2200      	movs	r2, #0
 80051e4:	2300      	movs	r3, #0
 80051e6:	4640      	mov	r0, r8
 80051e8:	4649      	mov	r1, r9
 80051ea:	f7fb fc23 	bl	8000a34 <__aeabi_dcmplt>
 80051ee:	b110      	cbz	r0, 80051f6 <_printf_float+0x86>
 80051f0:	232d      	movs	r3, #45	@ 0x2d
 80051f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051f6:	4a92      	ldr	r2, [pc, #584]	@ (8005440 <_printf_float+0x2d0>)
 80051f8:	4b92      	ldr	r3, [pc, #584]	@ (8005444 <_printf_float+0x2d4>)
 80051fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80051fe:	bf94      	ite	ls
 8005200:	4690      	movls	r8, r2
 8005202:	4698      	movhi	r8, r3
 8005204:	2303      	movs	r3, #3
 8005206:	f04f 0900 	mov.w	r9, #0
 800520a:	6123      	str	r3, [r4, #16]
 800520c:	f02b 0304 	bic.w	r3, fp, #4
 8005210:	6023      	str	r3, [r4, #0]
 8005212:	4633      	mov	r3, r6
 8005214:	4621      	mov	r1, r4
 8005216:	4628      	mov	r0, r5
 8005218:	9700      	str	r7, [sp, #0]
 800521a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800521c:	f000 f9d4 	bl	80055c8 <_printf_common>
 8005220:	3001      	adds	r0, #1
 8005222:	f040 8090 	bne.w	8005346 <_printf_float+0x1d6>
 8005226:	f04f 30ff 	mov.w	r0, #4294967295
 800522a:	b011      	add	sp, #68	@ 0x44
 800522c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005230:	4642      	mov	r2, r8
 8005232:	464b      	mov	r3, r9
 8005234:	4640      	mov	r0, r8
 8005236:	4649      	mov	r1, r9
 8005238:	f7fb fc24 	bl	8000a84 <__aeabi_dcmpun>
 800523c:	b148      	cbz	r0, 8005252 <_printf_float+0xe2>
 800523e:	464b      	mov	r3, r9
 8005240:	2b00      	cmp	r3, #0
 8005242:	bfb8      	it	lt
 8005244:	232d      	movlt	r3, #45	@ 0x2d
 8005246:	4a80      	ldr	r2, [pc, #512]	@ (8005448 <_printf_float+0x2d8>)
 8005248:	bfb8      	it	lt
 800524a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800524e:	4b7f      	ldr	r3, [pc, #508]	@ (800544c <_printf_float+0x2dc>)
 8005250:	e7d3      	b.n	80051fa <_printf_float+0x8a>
 8005252:	6863      	ldr	r3, [r4, #4]
 8005254:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	d13f      	bne.n	80052dc <_printf_float+0x16c>
 800525c:	2306      	movs	r3, #6
 800525e:	6063      	str	r3, [r4, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005266:	6023      	str	r3, [r4, #0]
 8005268:	9206      	str	r2, [sp, #24]
 800526a:	aa0e      	add	r2, sp, #56	@ 0x38
 800526c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005270:	aa0d      	add	r2, sp, #52	@ 0x34
 8005272:	9203      	str	r2, [sp, #12]
 8005274:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005278:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800527c:	6863      	ldr	r3, [r4, #4]
 800527e:	4642      	mov	r2, r8
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	4628      	mov	r0, r5
 8005284:	464b      	mov	r3, r9
 8005286:	910a      	str	r1, [sp, #40]	@ 0x28
 8005288:	f7ff fed4 	bl	8005034 <__cvt>
 800528c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800528e:	4680      	mov	r8, r0
 8005290:	2947      	cmp	r1, #71	@ 0x47
 8005292:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005294:	d128      	bne.n	80052e8 <_printf_float+0x178>
 8005296:	1cc8      	adds	r0, r1, #3
 8005298:	db02      	blt.n	80052a0 <_printf_float+0x130>
 800529a:	6863      	ldr	r3, [r4, #4]
 800529c:	4299      	cmp	r1, r3
 800529e:	dd40      	ble.n	8005322 <_printf_float+0x1b2>
 80052a0:	f1aa 0a02 	sub.w	sl, sl, #2
 80052a4:	fa5f fa8a 	uxtb.w	sl, sl
 80052a8:	4652      	mov	r2, sl
 80052aa:	3901      	subs	r1, #1
 80052ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80052b0:	910d      	str	r1, [sp, #52]	@ 0x34
 80052b2:	f7ff ff23 	bl	80050fc <__exponent>
 80052b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80052b8:	4681      	mov	r9, r0
 80052ba:	1813      	adds	r3, r2, r0
 80052bc:	2a01      	cmp	r2, #1
 80052be:	6123      	str	r3, [r4, #16]
 80052c0:	dc02      	bgt.n	80052c8 <_printf_float+0x158>
 80052c2:	6822      	ldr	r2, [r4, #0]
 80052c4:	07d2      	lsls	r2, r2, #31
 80052c6:	d501      	bpl.n	80052cc <_printf_float+0x15c>
 80052c8:	3301      	adds	r3, #1
 80052ca:	6123      	str	r3, [r4, #16]
 80052cc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d09e      	beq.n	8005212 <_printf_float+0xa2>
 80052d4:	232d      	movs	r3, #45	@ 0x2d
 80052d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052da:	e79a      	b.n	8005212 <_printf_float+0xa2>
 80052dc:	2947      	cmp	r1, #71	@ 0x47
 80052de:	d1bf      	bne.n	8005260 <_printf_float+0xf0>
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1bd      	bne.n	8005260 <_printf_float+0xf0>
 80052e4:	2301      	movs	r3, #1
 80052e6:	e7ba      	b.n	800525e <_printf_float+0xee>
 80052e8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80052ec:	d9dc      	bls.n	80052a8 <_printf_float+0x138>
 80052ee:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80052f2:	d118      	bne.n	8005326 <_printf_float+0x1b6>
 80052f4:	2900      	cmp	r1, #0
 80052f6:	6863      	ldr	r3, [r4, #4]
 80052f8:	dd0b      	ble.n	8005312 <_printf_float+0x1a2>
 80052fa:	6121      	str	r1, [r4, #16]
 80052fc:	b913      	cbnz	r3, 8005304 <_printf_float+0x194>
 80052fe:	6822      	ldr	r2, [r4, #0]
 8005300:	07d0      	lsls	r0, r2, #31
 8005302:	d502      	bpl.n	800530a <_printf_float+0x19a>
 8005304:	3301      	adds	r3, #1
 8005306:	440b      	add	r3, r1
 8005308:	6123      	str	r3, [r4, #16]
 800530a:	f04f 0900 	mov.w	r9, #0
 800530e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005310:	e7dc      	b.n	80052cc <_printf_float+0x15c>
 8005312:	b913      	cbnz	r3, 800531a <_printf_float+0x1aa>
 8005314:	6822      	ldr	r2, [r4, #0]
 8005316:	07d2      	lsls	r2, r2, #31
 8005318:	d501      	bpl.n	800531e <_printf_float+0x1ae>
 800531a:	3302      	adds	r3, #2
 800531c:	e7f4      	b.n	8005308 <_printf_float+0x198>
 800531e:	2301      	movs	r3, #1
 8005320:	e7f2      	b.n	8005308 <_printf_float+0x198>
 8005322:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005326:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005328:	4299      	cmp	r1, r3
 800532a:	db05      	blt.n	8005338 <_printf_float+0x1c8>
 800532c:	6823      	ldr	r3, [r4, #0]
 800532e:	6121      	str	r1, [r4, #16]
 8005330:	07d8      	lsls	r0, r3, #31
 8005332:	d5ea      	bpl.n	800530a <_printf_float+0x19a>
 8005334:	1c4b      	adds	r3, r1, #1
 8005336:	e7e7      	b.n	8005308 <_printf_float+0x198>
 8005338:	2900      	cmp	r1, #0
 800533a:	bfcc      	ite	gt
 800533c:	2201      	movgt	r2, #1
 800533e:	f1c1 0202 	rsble	r2, r1, #2
 8005342:	4413      	add	r3, r2
 8005344:	e7e0      	b.n	8005308 <_printf_float+0x198>
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	055a      	lsls	r2, r3, #21
 800534a:	d407      	bmi.n	800535c <_printf_float+0x1ec>
 800534c:	6923      	ldr	r3, [r4, #16]
 800534e:	4642      	mov	r2, r8
 8005350:	4631      	mov	r1, r6
 8005352:	4628      	mov	r0, r5
 8005354:	47b8      	blx	r7
 8005356:	3001      	adds	r0, #1
 8005358:	d12b      	bne.n	80053b2 <_printf_float+0x242>
 800535a:	e764      	b.n	8005226 <_printf_float+0xb6>
 800535c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005360:	f240 80dc 	bls.w	800551c <_printf_float+0x3ac>
 8005364:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005368:	2200      	movs	r2, #0
 800536a:	2300      	movs	r3, #0
 800536c:	f7fb fb58 	bl	8000a20 <__aeabi_dcmpeq>
 8005370:	2800      	cmp	r0, #0
 8005372:	d033      	beq.n	80053dc <_printf_float+0x26c>
 8005374:	2301      	movs	r3, #1
 8005376:	4631      	mov	r1, r6
 8005378:	4628      	mov	r0, r5
 800537a:	4a35      	ldr	r2, [pc, #212]	@ (8005450 <_printf_float+0x2e0>)
 800537c:	47b8      	blx	r7
 800537e:	3001      	adds	r0, #1
 8005380:	f43f af51 	beq.w	8005226 <_printf_float+0xb6>
 8005384:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005388:	4543      	cmp	r3, r8
 800538a:	db02      	blt.n	8005392 <_printf_float+0x222>
 800538c:	6823      	ldr	r3, [r4, #0]
 800538e:	07d8      	lsls	r0, r3, #31
 8005390:	d50f      	bpl.n	80053b2 <_printf_float+0x242>
 8005392:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005396:	4631      	mov	r1, r6
 8005398:	4628      	mov	r0, r5
 800539a:	47b8      	blx	r7
 800539c:	3001      	adds	r0, #1
 800539e:	f43f af42 	beq.w	8005226 <_printf_float+0xb6>
 80053a2:	f04f 0900 	mov.w	r9, #0
 80053a6:	f108 38ff 	add.w	r8, r8, #4294967295
 80053aa:	f104 0a1a 	add.w	sl, r4, #26
 80053ae:	45c8      	cmp	r8, r9
 80053b0:	dc09      	bgt.n	80053c6 <_printf_float+0x256>
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	079b      	lsls	r3, r3, #30
 80053b6:	f100 8102 	bmi.w	80055be <_printf_float+0x44e>
 80053ba:	68e0      	ldr	r0, [r4, #12]
 80053bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80053be:	4298      	cmp	r0, r3
 80053c0:	bfb8      	it	lt
 80053c2:	4618      	movlt	r0, r3
 80053c4:	e731      	b.n	800522a <_printf_float+0xba>
 80053c6:	2301      	movs	r3, #1
 80053c8:	4652      	mov	r2, sl
 80053ca:	4631      	mov	r1, r6
 80053cc:	4628      	mov	r0, r5
 80053ce:	47b8      	blx	r7
 80053d0:	3001      	adds	r0, #1
 80053d2:	f43f af28 	beq.w	8005226 <_printf_float+0xb6>
 80053d6:	f109 0901 	add.w	r9, r9, #1
 80053da:	e7e8      	b.n	80053ae <_printf_float+0x23e>
 80053dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053de:	2b00      	cmp	r3, #0
 80053e0:	dc38      	bgt.n	8005454 <_printf_float+0x2e4>
 80053e2:	2301      	movs	r3, #1
 80053e4:	4631      	mov	r1, r6
 80053e6:	4628      	mov	r0, r5
 80053e8:	4a19      	ldr	r2, [pc, #100]	@ (8005450 <_printf_float+0x2e0>)
 80053ea:	47b8      	blx	r7
 80053ec:	3001      	adds	r0, #1
 80053ee:	f43f af1a 	beq.w	8005226 <_printf_float+0xb6>
 80053f2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80053f6:	ea59 0303 	orrs.w	r3, r9, r3
 80053fa:	d102      	bne.n	8005402 <_printf_float+0x292>
 80053fc:	6823      	ldr	r3, [r4, #0]
 80053fe:	07d9      	lsls	r1, r3, #31
 8005400:	d5d7      	bpl.n	80053b2 <_printf_float+0x242>
 8005402:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005406:	4631      	mov	r1, r6
 8005408:	4628      	mov	r0, r5
 800540a:	47b8      	blx	r7
 800540c:	3001      	adds	r0, #1
 800540e:	f43f af0a 	beq.w	8005226 <_printf_float+0xb6>
 8005412:	f04f 0a00 	mov.w	sl, #0
 8005416:	f104 0b1a 	add.w	fp, r4, #26
 800541a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800541c:	425b      	negs	r3, r3
 800541e:	4553      	cmp	r3, sl
 8005420:	dc01      	bgt.n	8005426 <_printf_float+0x2b6>
 8005422:	464b      	mov	r3, r9
 8005424:	e793      	b.n	800534e <_printf_float+0x1de>
 8005426:	2301      	movs	r3, #1
 8005428:	465a      	mov	r2, fp
 800542a:	4631      	mov	r1, r6
 800542c:	4628      	mov	r0, r5
 800542e:	47b8      	blx	r7
 8005430:	3001      	adds	r0, #1
 8005432:	f43f aef8 	beq.w	8005226 <_printf_float+0xb6>
 8005436:	f10a 0a01 	add.w	sl, sl, #1
 800543a:	e7ee      	b.n	800541a <_printf_float+0x2aa>
 800543c:	7fefffff 	.word	0x7fefffff
 8005440:	08007d74 	.word	0x08007d74
 8005444:	08007d78 	.word	0x08007d78
 8005448:	08007d7c 	.word	0x08007d7c
 800544c:	08007d80 	.word	0x08007d80
 8005450:	08007d84 	.word	0x08007d84
 8005454:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005456:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800545a:	4553      	cmp	r3, sl
 800545c:	bfa8      	it	ge
 800545e:	4653      	movge	r3, sl
 8005460:	2b00      	cmp	r3, #0
 8005462:	4699      	mov	r9, r3
 8005464:	dc36      	bgt.n	80054d4 <_printf_float+0x364>
 8005466:	f04f 0b00 	mov.w	fp, #0
 800546a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800546e:	f104 021a 	add.w	r2, r4, #26
 8005472:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005474:	930a      	str	r3, [sp, #40]	@ 0x28
 8005476:	eba3 0309 	sub.w	r3, r3, r9
 800547a:	455b      	cmp	r3, fp
 800547c:	dc31      	bgt.n	80054e2 <_printf_float+0x372>
 800547e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005480:	459a      	cmp	sl, r3
 8005482:	dc3a      	bgt.n	80054fa <_printf_float+0x38a>
 8005484:	6823      	ldr	r3, [r4, #0]
 8005486:	07da      	lsls	r2, r3, #31
 8005488:	d437      	bmi.n	80054fa <_printf_float+0x38a>
 800548a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800548c:	ebaa 0903 	sub.w	r9, sl, r3
 8005490:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005492:	ebaa 0303 	sub.w	r3, sl, r3
 8005496:	4599      	cmp	r9, r3
 8005498:	bfa8      	it	ge
 800549a:	4699      	movge	r9, r3
 800549c:	f1b9 0f00 	cmp.w	r9, #0
 80054a0:	dc33      	bgt.n	800550a <_printf_float+0x39a>
 80054a2:	f04f 0800 	mov.w	r8, #0
 80054a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054aa:	f104 0b1a 	add.w	fp, r4, #26
 80054ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054b0:	ebaa 0303 	sub.w	r3, sl, r3
 80054b4:	eba3 0309 	sub.w	r3, r3, r9
 80054b8:	4543      	cmp	r3, r8
 80054ba:	f77f af7a 	ble.w	80053b2 <_printf_float+0x242>
 80054be:	2301      	movs	r3, #1
 80054c0:	465a      	mov	r2, fp
 80054c2:	4631      	mov	r1, r6
 80054c4:	4628      	mov	r0, r5
 80054c6:	47b8      	blx	r7
 80054c8:	3001      	adds	r0, #1
 80054ca:	f43f aeac 	beq.w	8005226 <_printf_float+0xb6>
 80054ce:	f108 0801 	add.w	r8, r8, #1
 80054d2:	e7ec      	b.n	80054ae <_printf_float+0x33e>
 80054d4:	4642      	mov	r2, r8
 80054d6:	4631      	mov	r1, r6
 80054d8:	4628      	mov	r0, r5
 80054da:	47b8      	blx	r7
 80054dc:	3001      	adds	r0, #1
 80054de:	d1c2      	bne.n	8005466 <_printf_float+0x2f6>
 80054e0:	e6a1      	b.n	8005226 <_printf_float+0xb6>
 80054e2:	2301      	movs	r3, #1
 80054e4:	4631      	mov	r1, r6
 80054e6:	4628      	mov	r0, r5
 80054e8:	920a      	str	r2, [sp, #40]	@ 0x28
 80054ea:	47b8      	blx	r7
 80054ec:	3001      	adds	r0, #1
 80054ee:	f43f ae9a 	beq.w	8005226 <_printf_float+0xb6>
 80054f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80054f4:	f10b 0b01 	add.w	fp, fp, #1
 80054f8:	e7bb      	b.n	8005472 <_printf_float+0x302>
 80054fa:	4631      	mov	r1, r6
 80054fc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005500:	4628      	mov	r0, r5
 8005502:	47b8      	blx	r7
 8005504:	3001      	adds	r0, #1
 8005506:	d1c0      	bne.n	800548a <_printf_float+0x31a>
 8005508:	e68d      	b.n	8005226 <_printf_float+0xb6>
 800550a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800550c:	464b      	mov	r3, r9
 800550e:	4631      	mov	r1, r6
 8005510:	4628      	mov	r0, r5
 8005512:	4442      	add	r2, r8
 8005514:	47b8      	blx	r7
 8005516:	3001      	adds	r0, #1
 8005518:	d1c3      	bne.n	80054a2 <_printf_float+0x332>
 800551a:	e684      	b.n	8005226 <_printf_float+0xb6>
 800551c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005520:	f1ba 0f01 	cmp.w	sl, #1
 8005524:	dc01      	bgt.n	800552a <_printf_float+0x3ba>
 8005526:	07db      	lsls	r3, r3, #31
 8005528:	d536      	bpl.n	8005598 <_printf_float+0x428>
 800552a:	2301      	movs	r3, #1
 800552c:	4642      	mov	r2, r8
 800552e:	4631      	mov	r1, r6
 8005530:	4628      	mov	r0, r5
 8005532:	47b8      	blx	r7
 8005534:	3001      	adds	r0, #1
 8005536:	f43f ae76 	beq.w	8005226 <_printf_float+0xb6>
 800553a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800553e:	4631      	mov	r1, r6
 8005540:	4628      	mov	r0, r5
 8005542:	47b8      	blx	r7
 8005544:	3001      	adds	r0, #1
 8005546:	f43f ae6e 	beq.w	8005226 <_printf_float+0xb6>
 800554a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800554e:	2200      	movs	r2, #0
 8005550:	2300      	movs	r3, #0
 8005552:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005556:	f7fb fa63 	bl	8000a20 <__aeabi_dcmpeq>
 800555a:	b9c0      	cbnz	r0, 800558e <_printf_float+0x41e>
 800555c:	4653      	mov	r3, sl
 800555e:	f108 0201 	add.w	r2, r8, #1
 8005562:	4631      	mov	r1, r6
 8005564:	4628      	mov	r0, r5
 8005566:	47b8      	blx	r7
 8005568:	3001      	adds	r0, #1
 800556a:	d10c      	bne.n	8005586 <_printf_float+0x416>
 800556c:	e65b      	b.n	8005226 <_printf_float+0xb6>
 800556e:	2301      	movs	r3, #1
 8005570:	465a      	mov	r2, fp
 8005572:	4631      	mov	r1, r6
 8005574:	4628      	mov	r0, r5
 8005576:	47b8      	blx	r7
 8005578:	3001      	adds	r0, #1
 800557a:	f43f ae54 	beq.w	8005226 <_printf_float+0xb6>
 800557e:	f108 0801 	add.w	r8, r8, #1
 8005582:	45d0      	cmp	r8, sl
 8005584:	dbf3      	blt.n	800556e <_printf_float+0x3fe>
 8005586:	464b      	mov	r3, r9
 8005588:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800558c:	e6e0      	b.n	8005350 <_printf_float+0x1e0>
 800558e:	f04f 0800 	mov.w	r8, #0
 8005592:	f104 0b1a 	add.w	fp, r4, #26
 8005596:	e7f4      	b.n	8005582 <_printf_float+0x412>
 8005598:	2301      	movs	r3, #1
 800559a:	4642      	mov	r2, r8
 800559c:	e7e1      	b.n	8005562 <_printf_float+0x3f2>
 800559e:	2301      	movs	r3, #1
 80055a0:	464a      	mov	r2, r9
 80055a2:	4631      	mov	r1, r6
 80055a4:	4628      	mov	r0, r5
 80055a6:	47b8      	blx	r7
 80055a8:	3001      	adds	r0, #1
 80055aa:	f43f ae3c 	beq.w	8005226 <_printf_float+0xb6>
 80055ae:	f108 0801 	add.w	r8, r8, #1
 80055b2:	68e3      	ldr	r3, [r4, #12]
 80055b4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80055b6:	1a5b      	subs	r3, r3, r1
 80055b8:	4543      	cmp	r3, r8
 80055ba:	dcf0      	bgt.n	800559e <_printf_float+0x42e>
 80055bc:	e6fd      	b.n	80053ba <_printf_float+0x24a>
 80055be:	f04f 0800 	mov.w	r8, #0
 80055c2:	f104 0919 	add.w	r9, r4, #25
 80055c6:	e7f4      	b.n	80055b2 <_printf_float+0x442>

080055c8 <_printf_common>:
 80055c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055cc:	4616      	mov	r6, r2
 80055ce:	4698      	mov	r8, r3
 80055d0:	688a      	ldr	r2, [r1, #8]
 80055d2:	690b      	ldr	r3, [r1, #16]
 80055d4:	4607      	mov	r7, r0
 80055d6:	4293      	cmp	r3, r2
 80055d8:	bfb8      	it	lt
 80055da:	4613      	movlt	r3, r2
 80055dc:	6033      	str	r3, [r6, #0]
 80055de:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055e2:	460c      	mov	r4, r1
 80055e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055e8:	b10a      	cbz	r2, 80055ee <_printf_common+0x26>
 80055ea:	3301      	adds	r3, #1
 80055ec:	6033      	str	r3, [r6, #0]
 80055ee:	6823      	ldr	r3, [r4, #0]
 80055f0:	0699      	lsls	r1, r3, #26
 80055f2:	bf42      	ittt	mi
 80055f4:	6833      	ldrmi	r3, [r6, #0]
 80055f6:	3302      	addmi	r3, #2
 80055f8:	6033      	strmi	r3, [r6, #0]
 80055fa:	6825      	ldr	r5, [r4, #0]
 80055fc:	f015 0506 	ands.w	r5, r5, #6
 8005600:	d106      	bne.n	8005610 <_printf_common+0x48>
 8005602:	f104 0a19 	add.w	sl, r4, #25
 8005606:	68e3      	ldr	r3, [r4, #12]
 8005608:	6832      	ldr	r2, [r6, #0]
 800560a:	1a9b      	subs	r3, r3, r2
 800560c:	42ab      	cmp	r3, r5
 800560e:	dc2b      	bgt.n	8005668 <_printf_common+0xa0>
 8005610:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005614:	6822      	ldr	r2, [r4, #0]
 8005616:	3b00      	subs	r3, #0
 8005618:	bf18      	it	ne
 800561a:	2301      	movne	r3, #1
 800561c:	0692      	lsls	r2, r2, #26
 800561e:	d430      	bmi.n	8005682 <_printf_common+0xba>
 8005620:	4641      	mov	r1, r8
 8005622:	4638      	mov	r0, r7
 8005624:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005628:	47c8      	blx	r9
 800562a:	3001      	adds	r0, #1
 800562c:	d023      	beq.n	8005676 <_printf_common+0xae>
 800562e:	6823      	ldr	r3, [r4, #0]
 8005630:	6922      	ldr	r2, [r4, #16]
 8005632:	f003 0306 	and.w	r3, r3, #6
 8005636:	2b04      	cmp	r3, #4
 8005638:	bf14      	ite	ne
 800563a:	2500      	movne	r5, #0
 800563c:	6833      	ldreq	r3, [r6, #0]
 800563e:	f04f 0600 	mov.w	r6, #0
 8005642:	bf08      	it	eq
 8005644:	68e5      	ldreq	r5, [r4, #12]
 8005646:	f104 041a 	add.w	r4, r4, #26
 800564a:	bf08      	it	eq
 800564c:	1aed      	subeq	r5, r5, r3
 800564e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005652:	bf08      	it	eq
 8005654:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005658:	4293      	cmp	r3, r2
 800565a:	bfc4      	itt	gt
 800565c:	1a9b      	subgt	r3, r3, r2
 800565e:	18ed      	addgt	r5, r5, r3
 8005660:	42b5      	cmp	r5, r6
 8005662:	d11a      	bne.n	800569a <_printf_common+0xd2>
 8005664:	2000      	movs	r0, #0
 8005666:	e008      	b.n	800567a <_printf_common+0xb2>
 8005668:	2301      	movs	r3, #1
 800566a:	4652      	mov	r2, sl
 800566c:	4641      	mov	r1, r8
 800566e:	4638      	mov	r0, r7
 8005670:	47c8      	blx	r9
 8005672:	3001      	adds	r0, #1
 8005674:	d103      	bne.n	800567e <_printf_common+0xb6>
 8005676:	f04f 30ff 	mov.w	r0, #4294967295
 800567a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800567e:	3501      	adds	r5, #1
 8005680:	e7c1      	b.n	8005606 <_printf_common+0x3e>
 8005682:	2030      	movs	r0, #48	@ 0x30
 8005684:	18e1      	adds	r1, r4, r3
 8005686:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800568a:	1c5a      	adds	r2, r3, #1
 800568c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005690:	4422      	add	r2, r4
 8005692:	3302      	adds	r3, #2
 8005694:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005698:	e7c2      	b.n	8005620 <_printf_common+0x58>
 800569a:	2301      	movs	r3, #1
 800569c:	4622      	mov	r2, r4
 800569e:	4641      	mov	r1, r8
 80056a0:	4638      	mov	r0, r7
 80056a2:	47c8      	blx	r9
 80056a4:	3001      	adds	r0, #1
 80056a6:	d0e6      	beq.n	8005676 <_printf_common+0xae>
 80056a8:	3601      	adds	r6, #1
 80056aa:	e7d9      	b.n	8005660 <_printf_common+0x98>

080056ac <_printf_i>:
 80056ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056b0:	7e0f      	ldrb	r7, [r1, #24]
 80056b2:	4691      	mov	r9, r2
 80056b4:	2f78      	cmp	r7, #120	@ 0x78
 80056b6:	4680      	mov	r8, r0
 80056b8:	460c      	mov	r4, r1
 80056ba:	469a      	mov	sl, r3
 80056bc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056c2:	d807      	bhi.n	80056d4 <_printf_i+0x28>
 80056c4:	2f62      	cmp	r7, #98	@ 0x62
 80056c6:	d80a      	bhi.n	80056de <_printf_i+0x32>
 80056c8:	2f00      	cmp	r7, #0
 80056ca:	f000 80d3 	beq.w	8005874 <_printf_i+0x1c8>
 80056ce:	2f58      	cmp	r7, #88	@ 0x58
 80056d0:	f000 80ba 	beq.w	8005848 <_printf_i+0x19c>
 80056d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056dc:	e03a      	b.n	8005754 <_printf_i+0xa8>
 80056de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056e2:	2b15      	cmp	r3, #21
 80056e4:	d8f6      	bhi.n	80056d4 <_printf_i+0x28>
 80056e6:	a101      	add	r1, pc, #4	@ (adr r1, 80056ec <_printf_i+0x40>)
 80056e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056ec:	08005745 	.word	0x08005745
 80056f0:	08005759 	.word	0x08005759
 80056f4:	080056d5 	.word	0x080056d5
 80056f8:	080056d5 	.word	0x080056d5
 80056fc:	080056d5 	.word	0x080056d5
 8005700:	080056d5 	.word	0x080056d5
 8005704:	08005759 	.word	0x08005759
 8005708:	080056d5 	.word	0x080056d5
 800570c:	080056d5 	.word	0x080056d5
 8005710:	080056d5 	.word	0x080056d5
 8005714:	080056d5 	.word	0x080056d5
 8005718:	0800585b 	.word	0x0800585b
 800571c:	08005783 	.word	0x08005783
 8005720:	08005815 	.word	0x08005815
 8005724:	080056d5 	.word	0x080056d5
 8005728:	080056d5 	.word	0x080056d5
 800572c:	0800587d 	.word	0x0800587d
 8005730:	080056d5 	.word	0x080056d5
 8005734:	08005783 	.word	0x08005783
 8005738:	080056d5 	.word	0x080056d5
 800573c:	080056d5 	.word	0x080056d5
 8005740:	0800581d 	.word	0x0800581d
 8005744:	6833      	ldr	r3, [r6, #0]
 8005746:	1d1a      	adds	r2, r3, #4
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	6032      	str	r2, [r6, #0]
 800574c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005750:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005754:	2301      	movs	r3, #1
 8005756:	e09e      	b.n	8005896 <_printf_i+0x1ea>
 8005758:	6833      	ldr	r3, [r6, #0]
 800575a:	6820      	ldr	r0, [r4, #0]
 800575c:	1d19      	adds	r1, r3, #4
 800575e:	6031      	str	r1, [r6, #0]
 8005760:	0606      	lsls	r6, r0, #24
 8005762:	d501      	bpl.n	8005768 <_printf_i+0xbc>
 8005764:	681d      	ldr	r5, [r3, #0]
 8005766:	e003      	b.n	8005770 <_printf_i+0xc4>
 8005768:	0645      	lsls	r5, r0, #25
 800576a:	d5fb      	bpl.n	8005764 <_printf_i+0xb8>
 800576c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005770:	2d00      	cmp	r5, #0
 8005772:	da03      	bge.n	800577c <_printf_i+0xd0>
 8005774:	232d      	movs	r3, #45	@ 0x2d
 8005776:	426d      	negs	r5, r5
 8005778:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800577c:	230a      	movs	r3, #10
 800577e:	4859      	ldr	r0, [pc, #356]	@ (80058e4 <_printf_i+0x238>)
 8005780:	e011      	b.n	80057a6 <_printf_i+0xfa>
 8005782:	6821      	ldr	r1, [r4, #0]
 8005784:	6833      	ldr	r3, [r6, #0]
 8005786:	0608      	lsls	r0, r1, #24
 8005788:	f853 5b04 	ldr.w	r5, [r3], #4
 800578c:	d402      	bmi.n	8005794 <_printf_i+0xe8>
 800578e:	0649      	lsls	r1, r1, #25
 8005790:	bf48      	it	mi
 8005792:	b2ad      	uxthmi	r5, r5
 8005794:	2f6f      	cmp	r7, #111	@ 0x6f
 8005796:	6033      	str	r3, [r6, #0]
 8005798:	bf14      	ite	ne
 800579a:	230a      	movne	r3, #10
 800579c:	2308      	moveq	r3, #8
 800579e:	4851      	ldr	r0, [pc, #324]	@ (80058e4 <_printf_i+0x238>)
 80057a0:	2100      	movs	r1, #0
 80057a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057a6:	6866      	ldr	r6, [r4, #4]
 80057a8:	2e00      	cmp	r6, #0
 80057aa:	bfa8      	it	ge
 80057ac:	6821      	ldrge	r1, [r4, #0]
 80057ae:	60a6      	str	r6, [r4, #8]
 80057b0:	bfa4      	itt	ge
 80057b2:	f021 0104 	bicge.w	r1, r1, #4
 80057b6:	6021      	strge	r1, [r4, #0]
 80057b8:	b90d      	cbnz	r5, 80057be <_printf_i+0x112>
 80057ba:	2e00      	cmp	r6, #0
 80057bc:	d04b      	beq.n	8005856 <_printf_i+0x1aa>
 80057be:	4616      	mov	r6, r2
 80057c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80057c4:	fb03 5711 	mls	r7, r3, r1, r5
 80057c8:	5dc7      	ldrb	r7, [r0, r7]
 80057ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057ce:	462f      	mov	r7, r5
 80057d0:	42bb      	cmp	r3, r7
 80057d2:	460d      	mov	r5, r1
 80057d4:	d9f4      	bls.n	80057c0 <_printf_i+0x114>
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	d10b      	bne.n	80057f2 <_printf_i+0x146>
 80057da:	6823      	ldr	r3, [r4, #0]
 80057dc:	07df      	lsls	r7, r3, #31
 80057de:	d508      	bpl.n	80057f2 <_printf_i+0x146>
 80057e0:	6923      	ldr	r3, [r4, #16]
 80057e2:	6861      	ldr	r1, [r4, #4]
 80057e4:	4299      	cmp	r1, r3
 80057e6:	bfde      	ittt	le
 80057e8:	2330      	movle	r3, #48	@ 0x30
 80057ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057f2:	1b92      	subs	r2, r2, r6
 80057f4:	6122      	str	r2, [r4, #16]
 80057f6:	464b      	mov	r3, r9
 80057f8:	4621      	mov	r1, r4
 80057fa:	4640      	mov	r0, r8
 80057fc:	f8cd a000 	str.w	sl, [sp]
 8005800:	aa03      	add	r2, sp, #12
 8005802:	f7ff fee1 	bl	80055c8 <_printf_common>
 8005806:	3001      	adds	r0, #1
 8005808:	d14a      	bne.n	80058a0 <_printf_i+0x1f4>
 800580a:	f04f 30ff 	mov.w	r0, #4294967295
 800580e:	b004      	add	sp, #16
 8005810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005814:	6823      	ldr	r3, [r4, #0]
 8005816:	f043 0320 	orr.w	r3, r3, #32
 800581a:	6023      	str	r3, [r4, #0]
 800581c:	2778      	movs	r7, #120	@ 0x78
 800581e:	4832      	ldr	r0, [pc, #200]	@ (80058e8 <_printf_i+0x23c>)
 8005820:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	6831      	ldr	r1, [r6, #0]
 8005828:	061f      	lsls	r7, r3, #24
 800582a:	f851 5b04 	ldr.w	r5, [r1], #4
 800582e:	d402      	bmi.n	8005836 <_printf_i+0x18a>
 8005830:	065f      	lsls	r7, r3, #25
 8005832:	bf48      	it	mi
 8005834:	b2ad      	uxthmi	r5, r5
 8005836:	6031      	str	r1, [r6, #0]
 8005838:	07d9      	lsls	r1, r3, #31
 800583a:	bf44      	itt	mi
 800583c:	f043 0320 	orrmi.w	r3, r3, #32
 8005840:	6023      	strmi	r3, [r4, #0]
 8005842:	b11d      	cbz	r5, 800584c <_printf_i+0x1a0>
 8005844:	2310      	movs	r3, #16
 8005846:	e7ab      	b.n	80057a0 <_printf_i+0xf4>
 8005848:	4826      	ldr	r0, [pc, #152]	@ (80058e4 <_printf_i+0x238>)
 800584a:	e7e9      	b.n	8005820 <_printf_i+0x174>
 800584c:	6823      	ldr	r3, [r4, #0]
 800584e:	f023 0320 	bic.w	r3, r3, #32
 8005852:	6023      	str	r3, [r4, #0]
 8005854:	e7f6      	b.n	8005844 <_printf_i+0x198>
 8005856:	4616      	mov	r6, r2
 8005858:	e7bd      	b.n	80057d6 <_printf_i+0x12a>
 800585a:	6833      	ldr	r3, [r6, #0]
 800585c:	6825      	ldr	r5, [r4, #0]
 800585e:	1d18      	adds	r0, r3, #4
 8005860:	6961      	ldr	r1, [r4, #20]
 8005862:	6030      	str	r0, [r6, #0]
 8005864:	062e      	lsls	r6, r5, #24
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	d501      	bpl.n	800586e <_printf_i+0x1c2>
 800586a:	6019      	str	r1, [r3, #0]
 800586c:	e002      	b.n	8005874 <_printf_i+0x1c8>
 800586e:	0668      	lsls	r0, r5, #25
 8005870:	d5fb      	bpl.n	800586a <_printf_i+0x1be>
 8005872:	8019      	strh	r1, [r3, #0]
 8005874:	2300      	movs	r3, #0
 8005876:	4616      	mov	r6, r2
 8005878:	6123      	str	r3, [r4, #16]
 800587a:	e7bc      	b.n	80057f6 <_printf_i+0x14a>
 800587c:	6833      	ldr	r3, [r6, #0]
 800587e:	2100      	movs	r1, #0
 8005880:	1d1a      	adds	r2, r3, #4
 8005882:	6032      	str	r2, [r6, #0]
 8005884:	681e      	ldr	r6, [r3, #0]
 8005886:	6862      	ldr	r2, [r4, #4]
 8005888:	4630      	mov	r0, r6
 800588a:	f000 fab8 	bl	8005dfe <memchr>
 800588e:	b108      	cbz	r0, 8005894 <_printf_i+0x1e8>
 8005890:	1b80      	subs	r0, r0, r6
 8005892:	6060      	str	r0, [r4, #4]
 8005894:	6863      	ldr	r3, [r4, #4]
 8005896:	6123      	str	r3, [r4, #16]
 8005898:	2300      	movs	r3, #0
 800589a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800589e:	e7aa      	b.n	80057f6 <_printf_i+0x14a>
 80058a0:	4632      	mov	r2, r6
 80058a2:	4649      	mov	r1, r9
 80058a4:	4640      	mov	r0, r8
 80058a6:	6923      	ldr	r3, [r4, #16]
 80058a8:	47d0      	blx	sl
 80058aa:	3001      	adds	r0, #1
 80058ac:	d0ad      	beq.n	800580a <_printf_i+0x15e>
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	079b      	lsls	r3, r3, #30
 80058b2:	d413      	bmi.n	80058dc <_printf_i+0x230>
 80058b4:	68e0      	ldr	r0, [r4, #12]
 80058b6:	9b03      	ldr	r3, [sp, #12]
 80058b8:	4298      	cmp	r0, r3
 80058ba:	bfb8      	it	lt
 80058bc:	4618      	movlt	r0, r3
 80058be:	e7a6      	b.n	800580e <_printf_i+0x162>
 80058c0:	2301      	movs	r3, #1
 80058c2:	4632      	mov	r2, r6
 80058c4:	4649      	mov	r1, r9
 80058c6:	4640      	mov	r0, r8
 80058c8:	47d0      	blx	sl
 80058ca:	3001      	adds	r0, #1
 80058cc:	d09d      	beq.n	800580a <_printf_i+0x15e>
 80058ce:	3501      	adds	r5, #1
 80058d0:	68e3      	ldr	r3, [r4, #12]
 80058d2:	9903      	ldr	r1, [sp, #12]
 80058d4:	1a5b      	subs	r3, r3, r1
 80058d6:	42ab      	cmp	r3, r5
 80058d8:	dcf2      	bgt.n	80058c0 <_printf_i+0x214>
 80058da:	e7eb      	b.n	80058b4 <_printf_i+0x208>
 80058dc:	2500      	movs	r5, #0
 80058de:	f104 0619 	add.w	r6, r4, #25
 80058e2:	e7f5      	b.n	80058d0 <_printf_i+0x224>
 80058e4:	08007d86 	.word	0x08007d86
 80058e8:	08007d97 	.word	0x08007d97

080058ec <std>:
 80058ec:	2300      	movs	r3, #0
 80058ee:	b510      	push	{r4, lr}
 80058f0:	4604      	mov	r4, r0
 80058f2:	e9c0 3300 	strd	r3, r3, [r0]
 80058f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058fa:	6083      	str	r3, [r0, #8]
 80058fc:	8181      	strh	r1, [r0, #12]
 80058fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8005900:	81c2      	strh	r2, [r0, #14]
 8005902:	6183      	str	r3, [r0, #24]
 8005904:	4619      	mov	r1, r3
 8005906:	2208      	movs	r2, #8
 8005908:	305c      	adds	r0, #92	@ 0x5c
 800590a:	f000 f9f9 	bl	8005d00 <memset>
 800590e:	4b0d      	ldr	r3, [pc, #52]	@ (8005944 <std+0x58>)
 8005910:	6224      	str	r4, [r4, #32]
 8005912:	6263      	str	r3, [r4, #36]	@ 0x24
 8005914:	4b0c      	ldr	r3, [pc, #48]	@ (8005948 <std+0x5c>)
 8005916:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005918:	4b0c      	ldr	r3, [pc, #48]	@ (800594c <std+0x60>)
 800591a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800591c:	4b0c      	ldr	r3, [pc, #48]	@ (8005950 <std+0x64>)
 800591e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005920:	4b0c      	ldr	r3, [pc, #48]	@ (8005954 <std+0x68>)
 8005922:	429c      	cmp	r4, r3
 8005924:	d006      	beq.n	8005934 <std+0x48>
 8005926:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800592a:	4294      	cmp	r4, r2
 800592c:	d002      	beq.n	8005934 <std+0x48>
 800592e:	33d0      	adds	r3, #208	@ 0xd0
 8005930:	429c      	cmp	r4, r3
 8005932:	d105      	bne.n	8005940 <std+0x54>
 8005934:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800593c:	f000 ba5c 	b.w	8005df8 <__retarget_lock_init_recursive>
 8005940:	bd10      	pop	{r4, pc}
 8005942:	bf00      	nop
 8005944:	08005b51 	.word	0x08005b51
 8005948:	08005b73 	.word	0x08005b73
 800594c:	08005bab 	.word	0x08005bab
 8005950:	08005bcf 	.word	0x08005bcf
 8005954:	20000454 	.word	0x20000454

08005958 <stdio_exit_handler>:
 8005958:	4a02      	ldr	r2, [pc, #8]	@ (8005964 <stdio_exit_handler+0xc>)
 800595a:	4903      	ldr	r1, [pc, #12]	@ (8005968 <stdio_exit_handler+0x10>)
 800595c:	4803      	ldr	r0, [pc, #12]	@ (800596c <stdio_exit_handler+0x14>)
 800595e:	f000 b869 	b.w	8005a34 <_fwalk_sglue>
 8005962:	bf00      	nop
 8005964:	2000000c 	.word	0x2000000c
 8005968:	0800773d 	.word	0x0800773d
 800596c:	2000001c 	.word	0x2000001c

08005970 <cleanup_stdio>:
 8005970:	6841      	ldr	r1, [r0, #4]
 8005972:	4b0c      	ldr	r3, [pc, #48]	@ (80059a4 <cleanup_stdio+0x34>)
 8005974:	b510      	push	{r4, lr}
 8005976:	4299      	cmp	r1, r3
 8005978:	4604      	mov	r4, r0
 800597a:	d001      	beq.n	8005980 <cleanup_stdio+0x10>
 800597c:	f001 fede 	bl	800773c <_fflush_r>
 8005980:	68a1      	ldr	r1, [r4, #8]
 8005982:	4b09      	ldr	r3, [pc, #36]	@ (80059a8 <cleanup_stdio+0x38>)
 8005984:	4299      	cmp	r1, r3
 8005986:	d002      	beq.n	800598e <cleanup_stdio+0x1e>
 8005988:	4620      	mov	r0, r4
 800598a:	f001 fed7 	bl	800773c <_fflush_r>
 800598e:	68e1      	ldr	r1, [r4, #12]
 8005990:	4b06      	ldr	r3, [pc, #24]	@ (80059ac <cleanup_stdio+0x3c>)
 8005992:	4299      	cmp	r1, r3
 8005994:	d004      	beq.n	80059a0 <cleanup_stdio+0x30>
 8005996:	4620      	mov	r0, r4
 8005998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800599c:	f001 bece 	b.w	800773c <_fflush_r>
 80059a0:	bd10      	pop	{r4, pc}
 80059a2:	bf00      	nop
 80059a4:	20000454 	.word	0x20000454
 80059a8:	200004bc 	.word	0x200004bc
 80059ac:	20000524 	.word	0x20000524

080059b0 <global_stdio_init.part.0>:
 80059b0:	b510      	push	{r4, lr}
 80059b2:	4b0b      	ldr	r3, [pc, #44]	@ (80059e0 <global_stdio_init.part.0+0x30>)
 80059b4:	4c0b      	ldr	r4, [pc, #44]	@ (80059e4 <global_stdio_init.part.0+0x34>)
 80059b6:	4a0c      	ldr	r2, [pc, #48]	@ (80059e8 <global_stdio_init.part.0+0x38>)
 80059b8:	4620      	mov	r0, r4
 80059ba:	601a      	str	r2, [r3, #0]
 80059bc:	2104      	movs	r1, #4
 80059be:	2200      	movs	r2, #0
 80059c0:	f7ff ff94 	bl	80058ec <std>
 80059c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059c8:	2201      	movs	r2, #1
 80059ca:	2109      	movs	r1, #9
 80059cc:	f7ff ff8e 	bl	80058ec <std>
 80059d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059d4:	2202      	movs	r2, #2
 80059d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059da:	2112      	movs	r1, #18
 80059dc:	f7ff bf86 	b.w	80058ec <std>
 80059e0:	2000058c 	.word	0x2000058c
 80059e4:	20000454 	.word	0x20000454
 80059e8:	08005959 	.word	0x08005959

080059ec <__sfp_lock_acquire>:
 80059ec:	4801      	ldr	r0, [pc, #4]	@ (80059f4 <__sfp_lock_acquire+0x8>)
 80059ee:	f000 ba04 	b.w	8005dfa <__retarget_lock_acquire_recursive>
 80059f2:	bf00      	nop
 80059f4:	20000595 	.word	0x20000595

080059f8 <__sfp_lock_release>:
 80059f8:	4801      	ldr	r0, [pc, #4]	@ (8005a00 <__sfp_lock_release+0x8>)
 80059fa:	f000 b9ff 	b.w	8005dfc <__retarget_lock_release_recursive>
 80059fe:	bf00      	nop
 8005a00:	20000595 	.word	0x20000595

08005a04 <__sinit>:
 8005a04:	b510      	push	{r4, lr}
 8005a06:	4604      	mov	r4, r0
 8005a08:	f7ff fff0 	bl	80059ec <__sfp_lock_acquire>
 8005a0c:	6a23      	ldr	r3, [r4, #32]
 8005a0e:	b11b      	cbz	r3, 8005a18 <__sinit+0x14>
 8005a10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a14:	f7ff bff0 	b.w	80059f8 <__sfp_lock_release>
 8005a18:	4b04      	ldr	r3, [pc, #16]	@ (8005a2c <__sinit+0x28>)
 8005a1a:	6223      	str	r3, [r4, #32]
 8005a1c:	4b04      	ldr	r3, [pc, #16]	@ (8005a30 <__sinit+0x2c>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1f5      	bne.n	8005a10 <__sinit+0xc>
 8005a24:	f7ff ffc4 	bl	80059b0 <global_stdio_init.part.0>
 8005a28:	e7f2      	b.n	8005a10 <__sinit+0xc>
 8005a2a:	bf00      	nop
 8005a2c:	08005971 	.word	0x08005971
 8005a30:	2000058c 	.word	0x2000058c

08005a34 <_fwalk_sglue>:
 8005a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a38:	4607      	mov	r7, r0
 8005a3a:	4688      	mov	r8, r1
 8005a3c:	4614      	mov	r4, r2
 8005a3e:	2600      	movs	r6, #0
 8005a40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a44:	f1b9 0901 	subs.w	r9, r9, #1
 8005a48:	d505      	bpl.n	8005a56 <_fwalk_sglue+0x22>
 8005a4a:	6824      	ldr	r4, [r4, #0]
 8005a4c:	2c00      	cmp	r4, #0
 8005a4e:	d1f7      	bne.n	8005a40 <_fwalk_sglue+0xc>
 8005a50:	4630      	mov	r0, r6
 8005a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a56:	89ab      	ldrh	r3, [r5, #12]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d907      	bls.n	8005a6c <_fwalk_sglue+0x38>
 8005a5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a60:	3301      	adds	r3, #1
 8005a62:	d003      	beq.n	8005a6c <_fwalk_sglue+0x38>
 8005a64:	4629      	mov	r1, r5
 8005a66:	4638      	mov	r0, r7
 8005a68:	47c0      	blx	r8
 8005a6a:	4306      	orrs	r6, r0
 8005a6c:	3568      	adds	r5, #104	@ 0x68
 8005a6e:	e7e9      	b.n	8005a44 <_fwalk_sglue+0x10>

08005a70 <iprintf>:
 8005a70:	b40f      	push	{r0, r1, r2, r3}
 8005a72:	b507      	push	{r0, r1, r2, lr}
 8005a74:	4906      	ldr	r1, [pc, #24]	@ (8005a90 <iprintf+0x20>)
 8005a76:	ab04      	add	r3, sp, #16
 8005a78:	6808      	ldr	r0, [r1, #0]
 8005a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a7e:	6881      	ldr	r1, [r0, #8]
 8005a80:	9301      	str	r3, [sp, #4]
 8005a82:	f001 fcc3 	bl	800740c <_vfiprintf_r>
 8005a86:	b003      	add	sp, #12
 8005a88:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a8c:	b004      	add	sp, #16
 8005a8e:	4770      	bx	lr
 8005a90:	20000018 	.word	0x20000018

08005a94 <_puts_r>:
 8005a94:	6a03      	ldr	r3, [r0, #32]
 8005a96:	b570      	push	{r4, r5, r6, lr}
 8005a98:	4605      	mov	r5, r0
 8005a9a:	460e      	mov	r6, r1
 8005a9c:	6884      	ldr	r4, [r0, #8]
 8005a9e:	b90b      	cbnz	r3, 8005aa4 <_puts_r+0x10>
 8005aa0:	f7ff ffb0 	bl	8005a04 <__sinit>
 8005aa4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005aa6:	07db      	lsls	r3, r3, #31
 8005aa8:	d405      	bmi.n	8005ab6 <_puts_r+0x22>
 8005aaa:	89a3      	ldrh	r3, [r4, #12]
 8005aac:	0598      	lsls	r0, r3, #22
 8005aae:	d402      	bmi.n	8005ab6 <_puts_r+0x22>
 8005ab0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ab2:	f000 f9a2 	bl	8005dfa <__retarget_lock_acquire_recursive>
 8005ab6:	89a3      	ldrh	r3, [r4, #12]
 8005ab8:	0719      	lsls	r1, r3, #28
 8005aba:	d502      	bpl.n	8005ac2 <_puts_r+0x2e>
 8005abc:	6923      	ldr	r3, [r4, #16]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d135      	bne.n	8005b2e <_puts_r+0x9a>
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	f000 f8c5 	bl	8005c54 <__swsetup_r>
 8005aca:	b380      	cbz	r0, 8005b2e <_puts_r+0x9a>
 8005acc:	f04f 35ff 	mov.w	r5, #4294967295
 8005ad0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ad2:	07da      	lsls	r2, r3, #31
 8005ad4:	d405      	bmi.n	8005ae2 <_puts_r+0x4e>
 8005ad6:	89a3      	ldrh	r3, [r4, #12]
 8005ad8:	059b      	lsls	r3, r3, #22
 8005ada:	d402      	bmi.n	8005ae2 <_puts_r+0x4e>
 8005adc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ade:	f000 f98d 	bl	8005dfc <__retarget_lock_release_recursive>
 8005ae2:	4628      	mov	r0, r5
 8005ae4:	bd70      	pop	{r4, r5, r6, pc}
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	da04      	bge.n	8005af4 <_puts_r+0x60>
 8005aea:	69a2      	ldr	r2, [r4, #24]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	dc17      	bgt.n	8005b20 <_puts_r+0x8c>
 8005af0:	290a      	cmp	r1, #10
 8005af2:	d015      	beq.n	8005b20 <_puts_r+0x8c>
 8005af4:	6823      	ldr	r3, [r4, #0]
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	6022      	str	r2, [r4, #0]
 8005afa:	7019      	strb	r1, [r3, #0]
 8005afc:	68a3      	ldr	r3, [r4, #8]
 8005afe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b02:	3b01      	subs	r3, #1
 8005b04:	60a3      	str	r3, [r4, #8]
 8005b06:	2900      	cmp	r1, #0
 8005b08:	d1ed      	bne.n	8005ae6 <_puts_r+0x52>
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	da11      	bge.n	8005b32 <_puts_r+0x9e>
 8005b0e:	4622      	mov	r2, r4
 8005b10:	210a      	movs	r1, #10
 8005b12:	4628      	mov	r0, r5
 8005b14:	f000 f85f 	bl	8005bd6 <__swbuf_r>
 8005b18:	3001      	adds	r0, #1
 8005b1a:	d0d7      	beq.n	8005acc <_puts_r+0x38>
 8005b1c:	250a      	movs	r5, #10
 8005b1e:	e7d7      	b.n	8005ad0 <_puts_r+0x3c>
 8005b20:	4622      	mov	r2, r4
 8005b22:	4628      	mov	r0, r5
 8005b24:	f000 f857 	bl	8005bd6 <__swbuf_r>
 8005b28:	3001      	adds	r0, #1
 8005b2a:	d1e7      	bne.n	8005afc <_puts_r+0x68>
 8005b2c:	e7ce      	b.n	8005acc <_puts_r+0x38>
 8005b2e:	3e01      	subs	r6, #1
 8005b30:	e7e4      	b.n	8005afc <_puts_r+0x68>
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	1c5a      	adds	r2, r3, #1
 8005b36:	6022      	str	r2, [r4, #0]
 8005b38:	220a      	movs	r2, #10
 8005b3a:	701a      	strb	r2, [r3, #0]
 8005b3c:	e7ee      	b.n	8005b1c <_puts_r+0x88>
	...

08005b40 <puts>:
 8005b40:	4b02      	ldr	r3, [pc, #8]	@ (8005b4c <puts+0xc>)
 8005b42:	4601      	mov	r1, r0
 8005b44:	6818      	ldr	r0, [r3, #0]
 8005b46:	f7ff bfa5 	b.w	8005a94 <_puts_r>
 8005b4a:	bf00      	nop
 8005b4c:	20000018 	.word	0x20000018

08005b50 <__sread>:
 8005b50:	b510      	push	{r4, lr}
 8005b52:	460c      	mov	r4, r1
 8005b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b58:	f000 f900 	bl	8005d5c <_read_r>
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	bfab      	itete	ge
 8005b60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b62:	89a3      	ldrhlt	r3, [r4, #12]
 8005b64:	181b      	addge	r3, r3, r0
 8005b66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b6a:	bfac      	ite	ge
 8005b6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b6e:	81a3      	strhlt	r3, [r4, #12]
 8005b70:	bd10      	pop	{r4, pc}

08005b72 <__swrite>:
 8005b72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b76:	461f      	mov	r7, r3
 8005b78:	898b      	ldrh	r3, [r1, #12]
 8005b7a:	4605      	mov	r5, r0
 8005b7c:	05db      	lsls	r3, r3, #23
 8005b7e:	460c      	mov	r4, r1
 8005b80:	4616      	mov	r6, r2
 8005b82:	d505      	bpl.n	8005b90 <__swrite+0x1e>
 8005b84:	2302      	movs	r3, #2
 8005b86:	2200      	movs	r2, #0
 8005b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b8c:	f000 f8d4 	bl	8005d38 <_lseek_r>
 8005b90:	89a3      	ldrh	r3, [r4, #12]
 8005b92:	4632      	mov	r2, r6
 8005b94:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b98:	81a3      	strh	r3, [r4, #12]
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	463b      	mov	r3, r7
 8005b9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ba2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba6:	f000 b8eb 	b.w	8005d80 <_write_r>

08005baa <__sseek>:
 8005baa:	b510      	push	{r4, lr}
 8005bac:	460c      	mov	r4, r1
 8005bae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bb2:	f000 f8c1 	bl	8005d38 <_lseek_r>
 8005bb6:	1c43      	adds	r3, r0, #1
 8005bb8:	89a3      	ldrh	r3, [r4, #12]
 8005bba:	bf15      	itete	ne
 8005bbc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bc6:	81a3      	strheq	r3, [r4, #12]
 8005bc8:	bf18      	it	ne
 8005bca:	81a3      	strhne	r3, [r4, #12]
 8005bcc:	bd10      	pop	{r4, pc}

08005bce <__sclose>:
 8005bce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bd2:	f000 b8a1 	b.w	8005d18 <_close_r>

08005bd6 <__swbuf_r>:
 8005bd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bd8:	460e      	mov	r6, r1
 8005bda:	4614      	mov	r4, r2
 8005bdc:	4605      	mov	r5, r0
 8005bde:	b118      	cbz	r0, 8005be8 <__swbuf_r+0x12>
 8005be0:	6a03      	ldr	r3, [r0, #32]
 8005be2:	b90b      	cbnz	r3, 8005be8 <__swbuf_r+0x12>
 8005be4:	f7ff ff0e 	bl	8005a04 <__sinit>
 8005be8:	69a3      	ldr	r3, [r4, #24]
 8005bea:	60a3      	str	r3, [r4, #8]
 8005bec:	89a3      	ldrh	r3, [r4, #12]
 8005bee:	071a      	lsls	r2, r3, #28
 8005bf0:	d501      	bpl.n	8005bf6 <__swbuf_r+0x20>
 8005bf2:	6923      	ldr	r3, [r4, #16]
 8005bf4:	b943      	cbnz	r3, 8005c08 <__swbuf_r+0x32>
 8005bf6:	4621      	mov	r1, r4
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	f000 f82b 	bl	8005c54 <__swsetup_r>
 8005bfe:	b118      	cbz	r0, 8005c08 <__swbuf_r+0x32>
 8005c00:	f04f 37ff 	mov.w	r7, #4294967295
 8005c04:	4638      	mov	r0, r7
 8005c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c08:	6823      	ldr	r3, [r4, #0]
 8005c0a:	6922      	ldr	r2, [r4, #16]
 8005c0c:	b2f6      	uxtb	r6, r6
 8005c0e:	1a98      	subs	r0, r3, r2
 8005c10:	6963      	ldr	r3, [r4, #20]
 8005c12:	4637      	mov	r7, r6
 8005c14:	4283      	cmp	r3, r0
 8005c16:	dc05      	bgt.n	8005c24 <__swbuf_r+0x4e>
 8005c18:	4621      	mov	r1, r4
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	f001 fd8e 	bl	800773c <_fflush_r>
 8005c20:	2800      	cmp	r0, #0
 8005c22:	d1ed      	bne.n	8005c00 <__swbuf_r+0x2a>
 8005c24:	68a3      	ldr	r3, [r4, #8]
 8005c26:	3b01      	subs	r3, #1
 8005c28:	60a3      	str	r3, [r4, #8]
 8005c2a:	6823      	ldr	r3, [r4, #0]
 8005c2c:	1c5a      	adds	r2, r3, #1
 8005c2e:	6022      	str	r2, [r4, #0]
 8005c30:	701e      	strb	r6, [r3, #0]
 8005c32:	6962      	ldr	r2, [r4, #20]
 8005c34:	1c43      	adds	r3, r0, #1
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d004      	beq.n	8005c44 <__swbuf_r+0x6e>
 8005c3a:	89a3      	ldrh	r3, [r4, #12]
 8005c3c:	07db      	lsls	r3, r3, #31
 8005c3e:	d5e1      	bpl.n	8005c04 <__swbuf_r+0x2e>
 8005c40:	2e0a      	cmp	r6, #10
 8005c42:	d1df      	bne.n	8005c04 <__swbuf_r+0x2e>
 8005c44:	4621      	mov	r1, r4
 8005c46:	4628      	mov	r0, r5
 8005c48:	f001 fd78 	bl	800773c <_fflush_r>
 8005c4c:	2800      	cmp	r0, #0
 8005c4e:	d0d9      	beq.n	8005c04 <__swbuf_r+0x2e>
 8005c50:	e7d6      	b.n	8005c00 <__swbuf_r+0x2a>
	...

08005c54 <__swsetup_r>:
 8005c54:	b538      	push	{r3, r4, r5, lr}
 8005c56:	4b29      	ldr	r3, [pc, #164]	@ (8005cfc <__swsetup_r+0xa8>)
 8005c58:	4605      	mov	r5, r0
 8005c5a:	6818      	ldr	r0, [r3, #0]
 8005c5c:	460c      	mov	r4, r1
 8005c5e:	b118      	cbz	r0, 8005c68 <__swsetup_r+0x14>
 8005c60:	6a03      	ldr	r3, [r0, #32]
 8005c62:	b90b      	cbnz	r3, 8005c68 <__swsetup_r+0x14>
 8005c64:	f7ff fece 	bl	8005a04 <__sinit>
 8005c68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c6c:	0719      	lsls	r1, r3, #28
 8005c6e:	d422      	bmi.n	8005cb6 <__swsetup_r+0x62>
 8005c70:	06da      	lsls	r2, r3, #27
 8005c72:	d407      	bmi.n	8005c84 <__swsetup_r+0x30>
 8005c74:	2209      	movs	r2, #9
 8005c76:	602a      	str	r2, [r5, #0]
 8005c78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c80:	81a3      	strh	r3, [r4, #12]
 8005c82:	e033      	b.n	8005cec <__swsetup_r+0x98>
 8005c84:	0758      	lsls	r0, r3, #29
 8005c86:	d512      	bpl.n	8005cae <__swsetup_r+0x5a>
 8005c88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c8a:	b141      	cbz	r1, 8005c9e <__swsetup_r+0x4a>
 8005c8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c90:	4299      	cmp	r1, r3
 8005c92:	d002      	beq.n	8005c9a <__swsetup_r+0x46>
 8005c94:	4628      	mov	r0, r5
 8005c96:	f000 ff13 	bl	8006ac0 <_free_r>
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c9e:	89a3      	ldrh	r3, [r4, #12]
 8005ca0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005ca4:	81a3      	strh	r3, [r4, #12]
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	6063      	str	r3, [r4, #4]
 8005caa:	6923      	ldr	r3, [r4, #16]
 8005cac:	6023      	str	r3, [r4, #0]
 8005cae:	89a3      	ldrh	r3, [r4, #12]
 8005cb0:	f043 0308 	orr.w	r3, r3, #8
 8005cb4:	81a3      	strh	r3, [r4, #12]
 8005cb6:	6923      	ldr	r3, [r4, #16]
 8005cb8:	b94b      	cbnz	r3, 8005cce <__swsetup_r+0x7a>
 8005cba:	89a3      	ldrh	r3, [r4, #12]
 8005cbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005cc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cc4:	d003      	beq.n	8005cce <__swsetup_r+0x7a>
 8005cc6:	4621      	mov	r1, r4
 8005cc8:	4628      	mov	r0, r5
 8005cca:	f001 fd84 	bl	80077d6 <__smakebuf_r>
 8005cce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cd2:	f013 0201 	ands.w	r2, r3, #1
 8005cd6:	d00a      	beq.n	8005cee <__swsetup_r+0x9a>
 8005cd8:	2200      	movs	r2, #0
 8005cda:	60a2      	str	r2, [r4, #8]
 8005cdc:	6962      	ldr	r2, [r4, #20]
 8005cde:	4252      	negs	r2, r2
 8005ce0:	61a2      	str	r2, [r4, #24]
 8005ce2:	6922      	ldr	r2, [r4, #16]
 8005ce4:	b942      	cbnz	r2, 8005cf8 <__swsetup_r+0xa4>
 8005ce6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005cea:	d1c5      	bne.n	8005c78 <__swsetup_r+0x24>
 8005cec:	bd38      	pop	{r3, r4, r5, pc}
 8005cee:	0799      	lsls	r1, r3, #30
 8005cf0:	bf58      	it	pl
 8005cf2:	6962      	ldrpl	r2, [r4, #20]
 8005cf4:	60a2      	str	r2, [r4, #8]
 8005cf6:	e7f4      	b.n	8005ce2 <__swsetup_r+0x8e>
 8005cf8:	2000      	movs	r0, #0
 8005cfa:	e7f7      	b.n	8005cec <__swsetup_r+0x98>
 8005cfc:	20000018 	.word	0x20000018

08005d00 <memset>:
 8005d00:	4603      	mov	r3, r0
 8005d02:	4402      	add	r2, r0
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d100      	bne.n	8005d0a <memset+0xa>
 8005d08:	4770      	bx	lr
 8005d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8005d0e:	e7f9      	b.n	8005d04 <memset+0x4>

08005d10 <_localeconv_r>:
 8005d10:	4800      	ldr	r0, [pc, #0]	@ (8005d14 <_localeconv_r+0x4>)
 8005d12:	4770      	bx	lr
 8005d14:	20000158 	.word	0x20000158

08005d18 <_close_r>:
 8005d18:	b538      	push	{r3, r4, r5, lr}
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	4d05      	ldr	r5, [pc, #20]	@ (8005d34 <_close_r+0x1c>)
 8005d1e:	4604      	mov	r4, r0
 8005d20:	4608      	mov	r0, r1
 8005d22:	602b      	str	r3, [r5, #0]
 8005d24:	f7fc fa73 	bl	800220e <_close>
 8005d28:	1c43      	adds	r3, r0, #1
 8005d2a:	d102      	bne.n	8005d32 <_close_r+0x1a>
 8005d2c:	682b      	ldr	r3, [r5, #0]
 8005d2e:	b103      	cbz	r3, 8005d32 <_close_r+0x1a>
 8005d30:	6023      	str	r3, [r4, #0]
 8005d32:	bd38      	pop	{r3, r4, r5, pc}
 8005d34:	20000590 	.word	0x20000590

08005d38 <_lseek_r>:
 8005d38:	b538      	push	{r3, r4, r5, lr}
 8005d3a:	4604      	mov	r4, r0
 8005d3c:	4608      	mov	r0, r1
 8005d3e:	4611      	mov	r1, r2
 8005d40:	2200      	movs	r2, #0
 8005d42:	4d05      	ldr	r5, [pc, #20]	@ (8005d58 <_lseek_r+0x20>)
 8005d44:	602a      	str	r2, [r5, #0]
 8005d46:	461a      	mov	r2, r3
 8005d48:	f7fc fa85 	bl	8002256 <_lseek>
 8005d4c:	1c43      	adds	r3, r0, #1
 8005d4e:	d102      	bne.n	8005d56 <_lseek_r+0x1e>
 8005d50:	682b      	ldr	r3, [r5, #0]
 8005d52:	b103      	cbz	r3, 8005d56 <_lseek_r+0x1e>
 8005d54:	6023      	str	r3, [r4, #0]
 8005d56:	bd38      	pop	{r3, r4, r5, pc}
 8005d58:	20000590 	.word	0x20000590

08005d5c <_read_r>:
 8005d5c:	b538      	push	{r3, r4, r5, lr}
 8005d5e:	4604      	mov	r4, r0
 8005d60:	4608      	mov	r0, r1
 8005d62:	4611      	mov	r1, r2
 8005d64:	2200      	movs	r2, #0
 8005d66:	4d05      	ldr	r5, [pc, #20]	@ (8005d7c <_read_r+0x20>)
 8005d68:	602a      	str	r2, [r5, #0]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	f7fc fa32 	bl	80021d4 <_read>
 8005d70:	1c43      	adds	r3, r0, #1
 8005d72:	d102      	bne.n	8005d7a <_read_r+0x1e>
 8005d74:	682b      	ldr	r3, [r5, #0]
 8005d76:	b103      	cbz	r3, 8005d7a <_read_r+0x1e>
 8005d78:	6023      	str	r3, [r4, #0]
 8005d7a:	bd38      	pop	{r3, r4, r5, pc}
 8005d7c:	20000590 	.word	0x20000590

08005d80 <_write_r>:
 8005d80:	b538      	push	{r3, r4, r5, lr}
 8005d82:	4604      	mov	r4, r0
 8005d84:	4608      	mov	r0, r1
 8005d86:	4611      	mov	r1, r2
 8005d88:	2200      	movs	r2, #0
 8005d8a:	4d05      	ldr	r5, [pc, #20]	@ (8005da0 <_write_r+0x20>)
 8005d8c:	602a      	str	r2, [r5, #0]
 8005d8e:	461a      	mov	r2, r3
 8005d90:	f7fb fc96 	bl	80016c0 <_write>
 8005d94:	1c43      	adds	r3, r0, #1
 8005d96:	d102      	bne.n	8005d9e <_write_r+0x1e>
 8005d98:	682b      	ldr	r3, [r5, #0]
 8005d9a:	b103      	cbz	r3, 8005d9e <_write_r+0x1e>
 8005d9c:	6023      	str	r3, [r4, #0]
 8005d9e:	bd38      	pop	{r3, r4, r5, pc}
 8005da0:	20000590 	.word	0x20000590

08005da4 <__errno>:
 8005da4:	4b01      	ldr	r3, [pc, #4]	@ (8005dac <__errno+0x8>)
 8005da6:	6818      	ldr	r0, [r3, #0]
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	20000018 	.word	0x20000018

08005db0 <__libc_init_array>:
 8005db0:	b570      	push	{r4, r5, r6, lr}
 8005db2:	2600      	movs	r6, #0
 8005db4:	4d0c      	ldr	r5, [pc, #48]	@ (8005de8 <__libc_init_array+0x38>)
 8005db6:	4c0d      	ldr	r4, [pc, #52]	@ (8005dec <__libc_init_array+0x3c>)
 8005db8:	1b64      	subs	r4, r4, r5
 8005dba:	10a4      	asrs	r4, r4, #2
 8005dbc:	42a6      	cmp	r6, r4
 8005dbe:	d109      	bne.n	8005dd4 <__libc_init_array+0x24>
 8005dc0:	f001 fe36 	bl	8007a30 <_init>
 8005dc4:	2600      	movs	r6, #0
 8005dc6:	4d0a      	ldr	r5, [pc, #40]	@ (8005df0 <__libc_init_array+0x40>)
 8005dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8005df4 <__libc_init_array+0x44>)
 8005dca:	1b64      	subs	r4, r4, r5
 8005dcc:	10a4      	asrs	r4, r4, #2
 8005dce:	42a6      	cmp	r6, r4
 8005dd0:	d105      	bne.n	8005dde <__libc_init_array+0x2e>
 8005dd2:	bd70      	pop	{r4, r5, r6, pc}
 8005dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dd8:	4798      	blx	r3
 8005dda:	3601      	adds	r6, #1
 8005ddc:	e7ee      	b.n	8005dbc <__libc_init_array+0xc>
 8005dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8005de2:	4798      	blx	r3
 8005de4:	3601      	adds	r6, #1
 8005de6:	e7f2      	b.n	8005dce <__libc_init_array+0x1e>
 8005de8:	080080f0 	.word	0x080080f0
 8005dec:	080080f0 	.word	0x080080f0
 8005df0:	080080f0 	.word	0x080080f0
 8005df4:	080080f4 	.word	0x080080f4

08005df8 <__retarget_lock_init_recursive>:
 8005df8:	4770      	bx	lr

08005dfa <__retarget_lock_acquire_recursive>:
 8005dfa:	4770      	bx	lr

08005dfc <__retarget_lock_release_recursive>:
 8005dfc:	4770      	bx	lr

08005dfe <memchr>:
 8005dfe:	4603      	mov	r3, r0
 8005e00:	b510      	push	{r4, lr}
 8005e02:	b2c9      	uxtb	r1, r1
 8005e04:	4402      	add	r2, r0
 8005e06:	4293      	cmp	r3, r2
 8005e08:	4618      	mov	r0, r3
 8005e0a:	d101      	bne.n	8005e10 <memchr+0x12>
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	e003      	b.n	8005e18 <memchr+0x1a>
 8005e10:	7804      	ldrb	r4, [r0, #0]
 8005e12:	3301      	adds	r3, #1
 8005e14:	428c      	cmp	r4, r1
 8005e16:	d1f6      	bne.n	8005e06 <memchr+0x8>
 8005e18:	bd10      	pop	{r4, pc}

08005e1a <quorem>:
 8005e1a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e1e:	6903      	ldr	r3, [r0, #16]
 8005e20:	690c      	ldr	r4, [r1, #16]
 8005e22:	4607      	mov	r7, r0
 8005e24:	42a3      	cmp	r3, r4
 8005e26:	db7e      	blt.n	8005f26 <quorem+0x10c>
 8005e28:	3c01      	subs	r4, #1
 8005e2a:	00a3      	lsls	r3, r4, #2
 8005e2c:	f100 0514 	add.w	r5, r0, #20
 8005e30:	f101 0814 	add.w	r8, r1, #20
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e3a:	9301      	str	r3, [sp, #4]
 8005e3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e44:	3301      	adds	r3, #1
 8005e46:	429a      	cmp	r2, r3
 8005e48:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e50:	d32e      	bcc.n	8005eb0 <quorem+0x96>
 8005e52:	f04f 0a00 	mov.w	sl, #0
 8005e56:	46c4      	mov	ip, r8
 8005e58:	46ae      	mov	lr, r5
 8005e5a:	46d3      	mov	fp, sl
 8005e5c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e60:	b298      	uxth	r0, r3
 8005e62:	fb06 a000 	mla	r0, r6, r0, sl
 8005e66:	0c1b      	lsrs	r3, r3, #16
 8005e68:	0c02      	lsrs	r2, r0, #16
 8005e6a:	fb06 2303 	mla	r3, r6, r3, r2
 8005e6e:	f8de 2000 	ldr.w	r2, [lr]
 8005e72:	b280      	uxth	r0, r0
 8005e74:	b292      	uxth	r2, r2
 8005e76:	1a12      	subs	r2, r2, r0
 8005e78:	445a      	add	r2, fp
 8005e7a:	f8de 0000 	ldr.w	r0, [lr]
 8005e7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e88:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005e8c:	b292      	uxth	r2, r2
 8005e8e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005e92:	45e1      	cmp	r9, ip
 8005e94:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005e98:	f84e 2b04 	str.w	r2, [lr], #4
 8005e9c:	d2de      	bcs.n	8005e5c <quorem+0x42>
 8005e9e:	9b00      	ldr	r3, [sp, #0]
 8005ea0:	58eb      	ldr	r3, [r5, r3]
 8005ea2:	b92b      	cbnz	r3, 8005eb0 <quorem+0x96>
 8005ea4:	9b01      	ldr	r3, [sp, #4]
 8005ea6:	3b04      	subs	r3, #4
 8005ea8:	429d      	cmp	r5, r3
 8005eaa:	461a      	mov	r2, r3
 8005eac:	d32f      	bcc.n	8005f0e <quorem+0xf4>
 8005eae:	613c      	str	r4, [r7, #16]
 8005eb0:	4638      	mov	r0, r7
 8005eb2:	f001 f97b 	bl	80071ac <__mcmp>
 8005eb6:	2800      	cmp	r0, #0
 8005eb8:	db25      	blt.n	8005f06 <quorem+0xec>
 8005eba:	4629      	mov	r1, r5
 8005ebc:	2000      	movs	r0, #0
 8005ebe:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ec2:	f8d1 c000 	ldr.w	ip, [r1]
 8005ec6:	fa1f fe82 	uxth.w	lr, r2
 8005eca:	fa1f f38c 	uxth.w	r3, ip
 8005ece:	eba3 030e 	sub.w	r3, r3, lr
 8005ed2:	4403      	add	r3, r0
 8005ed4:	0c12      	lsrs	r2, r2, #16
 8005ed6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005eda:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ee4:	45c1      	cmp	r9, r8
 8005ee6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005eea:	f841 3b04 	str.w	r3, [r1], #4
 8005eee:	d2e6      	bcs.n	8005ebe <quorem+0xa4>
 8005ef0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ef4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ef8:	b922      	cbnz	r2, 8005f04 <quorem+0xea>
 8005efa:	3b04      	subs	r3, #4
 8005efc:	429d      	cmp	r5, r3
 8005efe:	461a      	mov	r2, r3
 8005f00:	d30b      	bcc.n	8005f1a <quorem+0x100>
 8005f02:	613c      	str	r4, [r7, #16]
 8005f04:	3601      	adds	r6, #1
 8005f06:	4630      	mov	r0, r6
 8005f08:	b003      	add	sp, #12
 8005f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f0e:	6812      	ldr	r2, [r2, #0]
 8005f10:	3b04      	subs	r3, #4
 8005f12:	2a00      	cmp	r2, #0
 8005f14:	d1cb      	bne.n	8005eae <quorem+0x94>
 8005f16:	3c01      	subs	r4, #1
 8005f18:	e7c6      	b.n	8005ea8 <quorem+0x8e>
 8005f1a:	6812      	ldr	r2, [r2, #0]
 8005f1c:	3b04      	subs	r3, #4
 8005f1e:	2a00      	cmp	r2, #0
 8005f20:	d1ef      	bne.n	8005f02 <quorem+0xe8>
 8005f22:	3c01      	subs	r4, #1
 8005f24:	e7ea      	b.n	8005efc <quorem+0xe2>
 8005f26:	2000      	movs	r0, #0
 8005f28:	e7ee      	b.n	8005f08 <quorem+0xee>
 8005f2a:	0000      	movs	r0, r0
 8005f2c:	0000      	movs	r0, r0
	...

08005f30 <_dtoa_r>:
 8005f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f34:	4614      	mov	r4, r2
 8005f36:	461d      	mov	r5, r3
 8005f38:	69c7      	ldr	r7, [r0, #28]
 8005f3a:	b097      	sub	sp, #92	@ 0x5c
 8005f3c:	4683      	mov	fp, r0
 8005f3e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005f42:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005f44:	b97f      	cbnz	r7, 8005f66 <_dtoa_r+0x36>
 8005f46:	2010      	movs	r0, #16
 8005f48:	f000 fe02 	bl	8006b50 <malloc>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	f8cb 001c 	str.w	r0, [fp, #28]
 8005f52:	b920      	cbnz	r0, 8005f5e <_dtoa_r+0x2e>
 8005f54:	21ef      	movs	r1, #239	@ 0xef
 8005f56:	4ba8      	ldr	r3, [pc, #672]	@ (80061f8 <_dtoa_r+0x2c8>)
 8005f58:	48a8      	ldr	r0, [pc, #672]	@ (80061fc <_dtoa_r+0x2cc>)
 8005f5a:	f001 fcb9 	bl	80078d0 <__assert_func>
 8005f5e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005f62:	6007      	str	r7, [r0, #0]
 8005f64:	60c7      	str	r7, [r0, #12]
 8005f66:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005f6a:	6819      	ldr	r1, [r3, #0]
 8005f6c:	b159      	cbz	r1, 8005f86 <_dtoa_r+0x56>
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	2301      	movs	r3, #1
 8005f72:	4093      	lsls	r3, r2
 8005f74:	604a      	str	r2, [r1, #4]
 8005f76:	608b      	str	r3, [r1, #8]
 8005f78:	4658      	mov	r0, fp
 8005f7a:	f000 fedf 	bl	8006d3c <_Bfree>
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005f84:	601a      	str	r2, [r3, #0]
 8005f86:	1e2b      	subs	r3, r5, #0
 8005f88:	bfaf      	iteee	ge
 8005f8a:	2300      	movge	r3, #0
 8005f8c:	2201      	movlt	r2, #1
 8005f8e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005f92:	9303      	strlt	r3, [sp, #12]
 8005f94:	bfa8      	it	ge
 8005f96:	6033      	strge	r3, [r6, #0]
 8005f98:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005f9c:	4b98      	ldr	r3, [pc, #608]	@ (8006200 <_dtoa_r+0x2d0>)
 8005f9e:	bfb8      	it	lt
 8005fa0:	6032      	strlt	r2, [r6, #0]
 8005fa2:	ea33 0308 	bics.w	r3, r3, r8
 8005fa6:	d112      	bne.n	8005fce <_dtoa_r+0x9e>
 8005fa8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005fac:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005fae:	6013      	str	r3, [r2, #0]
 8005fb0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005fb4:	4323      	orrs	r3, r4
 8005fb6:	f000 8550 	beq.w	8006a5a <_dtoa_r+0xb2a>
 8005fba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005fbc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006204 <_dtoa_r+0x2d4>
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 8552 	beq.w	8006a6a <_dtoa_r+0xb3a>
 8005fc6:	f10a 0303 	add.w	r3, sl, #3
 8005fca:	f000 bd4c 	b.w	8006a66 <_dtoa_r+0xb36>
 8005fce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005fd2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005fd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fda:	2200      	movs	r2, #0
 8005fdc:	2300      	movs	r3, #0
 8005fde:	f7fa fd1f 	bl	8000a20 <__aeabi_dcmpeq>
 8005fe2:	4607      	mov	r7, r0
 8005fe4:	b158      	cbz	r0, 8005ffe <_dtoa_r+0xce>
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005fea:	6013      	str	r3, [r2, #0]
 8005fec:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005fee:	b113      	cbz	r3, 8005ff6 <_dtoa_r+0xc6>
 8005ff0:	4b85      	ldr	r3, [pc, #532]	@ (8006208 <_dtoa_r+0x2d8>)
 8005ff2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005ff4:	6013      	str	r3, [r2, #0]
 8005ff6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800620c <_dtoa_r+0x2dc>
 8005ffa:	f000 bd36 	b.w	8006a6a <_dtoa_r+0xb3a>
 8005ffe:	ab14      	add	r3, sp, #80	@ 0x50
 8006000:	9301      	str	r3, [sp, #4]
 8006002:	ab15      	add	r3, sp, #84	@ 0x54
 8006004:	9300      	str	r3, [sp, #0]
 8006006:	4658      	mov	r0, fp
 8006008:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800600c:	f001 f97e 	bl	800730c <__d2b>
 8006010:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006014:	4681      	mov	r9, r0
 8006016:	2e00      	cmp	r6, #0
 8006018:	d077      	beq.n	800610a <_dtoa_r+0x1da>
 800601a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800601e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006020:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006024:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006028:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800602c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006030:	9712      	str	r7, [sp, #72]	@ 0x48
 8006032:	4619      	mov	r1, r3
 8006034:	2200      	movs	r2, #0
 8006036:	4b76      	ldr	r3, [pc, #472]	@ (8006210 <_dtoa_r+0x2e0>)
 8006038:	f7fa f8d2 	bl	80001e0 <__aeabi_dsub>
 800603c:	a368      	add	r3, pc, #416	@ (adr r3, 80061e0 <_dtoa_r+0x2b0>)
 800603e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006042:	f7fa fa85 	bl	8000550 <__aeabi_dmul>
 8006046:	a368      	add	r3, pc, #416	@ (adr r3, 80061e8 <_dtoa_r+0x2b8>)
 8006048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800604c:	f7fa f8ca 	bl	80001e4 <__adddf3>
 8006050:	4604      	mov	r4, r0
 8006052:	4630      	mov	r0, r6
 8006054:	460d      	mov	r5, r1
 8006056:	f7fa fa11 	bl	800047c <__aeabi_i2d>
 800605a:	a365      	add	r3, pc, #404	@ (adr r3, 80061f0 <_dtoa_r+0x2c0>)
 800605c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006060:	f7fa fa76 	bl	8000550 <__aeabi_dmul>
 8006064:	4602      	mov	r2, r0
 8006066:	460b      	mov	r3, r1
 8006068:	4620      	mov	r0, r4
 800606a:	4629      	mov	r1, r5
 800606c:	f7fa f8ba 	bl	80001e4 <__adddf3>
 8006070:	4604      	mov	r4, r0
 8006072:	460d      	mov	r5, r1
 8006074:	f7fa fd1c 	bl	8000ab0 <__aeabi_d2iz>
 8006078:	2200      	movs	r2, #0
 800607a:	4607      	mov	r7, r0
 800607c:	2300      	movs	r3, #0
 800607e:	4620      	mov	r0, r4
 8006080:	4629      	mov	r1, r5
 8006082:	f7fa fcd7 	bl	8000a34 <__aeabi_dcmplt>
 8006086:	b140      	cbz	r0, 800609a <_dtoa_r+0x16a>
 8006088:	4638      	mov	r0, r7
 800608a:	f7fa f9f7 	bl	800047c <__aeabi_i2d>
 800608e:	4622      	mov	r2, r4
 8006090:	462b      	mov	r3, r5
 8006092:	f7fa fcc5 	bl	8000a20 <__aeabi_dcmpeq>
 8006096:	b900      	cbnz	r0, 800609a <_dtoa_r+0x16a>
 8006098:	3f01      	subs	r7, #1
 800609a:	2f16      	cmp	r7, #22
 800609c:	d853      	bhi.n	8006146 <_dtoa_r+0x216>
 800609e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060a2:	4b5c      	ldr	r3, [pc, #368]	@ (8006214 <_dtoa_r+0x2e4>)
 80060a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80060a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ac:	f7fa fcc2 	bl	8000a34 <__aeabi_dcmplt>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	d04a      	beq.n	800614a <_dtoa_r+0x21a>
 80060b4:	2300      	movs	r3, #0
 80060b6:	3f01      	subs	r7, #1
 80060b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80060ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80060bc:	1b9b      	subs	r3, r3, r6
 80060be:	1e5a      	subs	r2, r3, #1
 80060c0:	bf46      	itte	mi
 80060c2:	f1c3 0801 	rsbmi	r8, r3, #1
 80060c6:	2300      	movmi	r3, #0
 80060c8:	f04f 0800 	movpl.w	r8, #0
 80060cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80060ce:	bf48      	it	mi
 80060d0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80060d2:	2f00      	cmp	r7, #0
 80060d4:	db3b      	blt.n	800614e <_dtoa_r+0x21e>
 80060d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060d8:	970e      	str	r7, [sp, #56]	@ 0x38
 80060da:	443b      	add	r3, r7
 80060dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80060de:	2300      	movs	r3, #0
 80060e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80060e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060e4:	2b09      	cmp	r3, #9
 80060e6:	d866      	bhi.n	80061b6 <_dtoa_r+0x286>
 80060e8:	2b05      	cmp	r3, #5
 80060ea:	bfc4      	itt	gt
 80060ec:	3b04      	subgt	r3, #4
 80060ee:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80060f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060f2:	bfc8      	it	gt
 80060f4:	2400      	movgt	r4, #0
 80060f6:	f1a3 0302 	sub.w	r3, r3, #2
 80060fa:	bfd8      	it	le
 80060fc:	2401      	movle	r4, #1
 80060fe:	2b03      	cmp	r3, #3
 8006100:	d864      	bhi.n	80061cc <_dtoa_r+0x29c>
 8006102:	e8df f003 	tbb	[pc, r3]
 8006106:	382b      	.short	0x382b
 8006108:	5636      	.short	0x5636
 800610a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800610e:	441e      	add	r6, r3
 8006110:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006114:	2b20      	cmp	r3, #32
 8006116:	bfc1      	itttt	gt
 8006118:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800611c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006120:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006124:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006128:	bfd6      	itet	le
 800612a:	f1c3 0320 	rsble	r3, r3, #32
 800612e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006132:	fa04 f003 	lslle.w	r0, r4, r3
 8006136:	f7fa f991 	bl	800045c <__aeabi_ui2d>
 800613a:	2201      	movs	r2, #1
 800613c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006140:	3e01      	subs	r6, #1
 8006142:	9212      	str	r2, [sp, #72]	@ 0x48
 8006144:	e775      	b.n	8006032 <_dtoa_r+0x102>
 8006146:	2301      	movs	r3, #1
 8006148:	e7b6      	b.n	80060b8 <_dtoa_r+0x188>
 800614a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800614c:	e7b5      	b.n	80060ba <_dtoa_r+0x18a>
 800614e:	427b      	negs	r3, r7
 8006150:	930a      	str	r3, [sp, #40]	@ 0x28
 8006152:	2300      	movs	r3, #0
 8006154:	eba8 0807 	sub.w	r8, r8, r7
 8006158:	930e      	str	r3, [sp, #56]	@ 0x38
 800615a:	e7c2      	b.n	80060e2 <_dtoa_r+0x1b2>
 800615c:	2300      	movs	r3, #0
 800615e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006160:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006162:	2b00      	cmp	r3, #0
 8006164:	dc35      	bgt.n	80061d2 <_dtoa_r+0x2a2>
 8006166:	2301      	movs	r3, #1
 8006168:	461a      	mov	r2, r3
 800616a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800616e:	9221      	str	r2, [sp, #132]	@ 0x84
 8006170:	e00b      	b.n	800618a <_dtoa_r+0x25a>
 8006172:	2301      	movs	r3, #1
 8006174:	e7f3      	b.n	800615e <_dtoa_r+0x22e>
 8006176:	2300      	movs	r3, #0
 8006178:	930b      	str	r3, [sp, #44]	@ 0x2c
 800617a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800617c:	18fb      	adds	r3, r7, r3
 800617e:	9308      	str	r3, [sp, #32]
 8006180:	3301      	adds	r3, #1
 8006182:	2b01      	cmp	r3, #1
 8006184:	9307      	str	r3, [sp, #28]
 8006186:	bfb8      	it	lt
 8006188:	2301      	movlt	r3, #1
 800618a:	2100      	movs	r1, #0
 800618c:	2204      	movs	r2, #4
 800618e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006192:	f102 0514 	add.w	r5, r2, #20
 8006196:	429d      	cmp	r5, r3
 8006198:	d91f      	bls.n	80061da <_dtoa_r+0x2aa>
 800619a:	6041      	str	r1, [r0, #4]
 800619c:	4658      	mov	r0, fp
 800619e:	f000 fd8d 	bl	8006cbc <_Balloc>
 80061a2:	4682      	mov	sl, r0
 80061a4:	2800      	cmp	r0, #0
 80061a6:	d139      	bne.n	800621c <_dtoa_r+0x2ec>
 80061a8:	4602      	mov	r2, r0
 80061aa:	f240 11af 	movw	r1, #431	@ 0x1af
 80061ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006218 <_dtoa_r+0x2e8>)
 80061b0:	e6d2      	b.n	8005f58 <_dtoa_r+0x28>
 80061b2:	2301      	movs	r3, #1
 80061b4:	e7e0      	b.n	8006178 <_dtoa_r+0x248>
 80061b6:	2401      	movs	r4, #1
 80061b8:	2300      	movs	r3, #0
 80061ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 80061bc:	9320      	str	r3, [sp, #128]	@ 0x80
 80061be:	f04f 33ff 	mov.w	r3, #4294967295
 80061c2:	2200      	movs	r2, #0
 80061c4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80061c8:	2312      	movs	r3, #18
 80061ca:	e7d0      	b.n	800616e <_dtoa_r+0x23e>
 80061cc:	2301      	movs	r3, #1
 80061ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061d0:	e7f5      	b.n	80061be <_dtoa_r+0x28e>
 80061d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061d4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80061d8:	e7d7      	b.n	800618a <_dtoa_r+0x25a>
 80061da:	3101      	adds	r1, #1
 80061dc:	0052      	lsls	r2, r2, #1
 80061de:	e7d8      	b.n	8006192 <_dtoa_r+0x262>
 80061e0:	636f4361 	.word	0x636f4361
 80061e4:	3fd287a7 	.word	0x3fd287a7
 80061e8:	8b60c8b3 	.word	0x8b60c8b3
 80061ec:	3fc68a28 	.word	0x3fc68a28
 80061f0:	509f79fb 	.word	0x509f79fb
 80061f4:	3fd34413 	.word	0x3fd34413
 80061f8:	08007db5 	.word	0x08007db5
 80061fc:	08007dcc 	.word	0x08007dcc
 8006200:	7ff00000 	.word	0x7ff00000
 8006204:	08007db1 	.word	0x08007db1
 8006208:	08007d85 	.word	0x08007d85
 800620c:	08007d84 	.word	0x08007d84
 8006210:	3ff80000 	.word	0x3ff80000
 8006214:	08007ec8 	.word	0x08007ec8
 8006218:	08007e24 	.word	0x08007e24
 800621c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006220:	6018      	str	r0, [r3, #0]
 8006222:	9b07      	ldr	r3, [sp, #28]
 8006224:	2b0e      	cmp	r3, #14
 8006226:	f200 80a4 	bhi.w	8006372 <_dtoa_r+0x442>
 800622a:	2c00      	cmp	r4, #0
 800622c:	f000 80a1 	beq.w	8006372 <_dtoa_r+0x442>
 8006230:	2f00      	cmp	r7, #0
 8006232:	dd33      	ble.n	800629c <_dtoa_r+0x36c>
 8006234:	4b86      	ldr	r3, [pc, #536]	@ (8006450 <_dtoa_r+0x520>)
 8006236:	f007 020f 	and.w	r2, r7, #15
 800623a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800623e:	05f8      	lsls	r0, r7, #23
 8006240:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006244:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006248:	ea4f 1427 	mov.w	r4, r7, asr #4
 800624c:	d516      	bpl.n	800627c <_dtoa_r+0x34c>
 800624e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006252:	4b80      	ldr	r3, [pc, #512]	@ (8006454 <_dtoa_r+0x524>)
 8006254:	2603      	movs	r6, #3
 8006256:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800625a:	f7fa faa3 	bl	80007a4 <__aeabi_ddiv>
 800625e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006262:	f004 040f 	and.w	r4, r4, #15
 8006266:	4d7b      	ldr	r5, [pc, #492]	@ (8006454 <_dtoa_r+0x524>)
 8006268:	b954      	cbnz	r4, 8006280 <_dtoa_r+0x350>
 800626a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800626e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006272:	f7fa fa97 	bl	80007a4 <__aeabi_ddiv>
 8006276:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800627a:	e028      	b.n	80062ce <_dtoa_r+0x39e>
 800627c:	2602      	movs	r6, #2
 800627e:	e7f2      	b.n	8006266 <_dtoa_r+0x336>
 8006280:	07e1      	lsls	r1, r4, #31
 8006282:	d508      	bpl.n	8006296 <_dtoa_r+0x366>
 8006284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006288:	e9d5 2300 	ldrd	r2, r3, [r5]
 800628c:	f7fa f960 	bl	8000550 <__aeabi_dmul>
 8006290:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006294:	3601      	adds	r6, #1
 8006296:	1064      	asrs	r4, r4, #1
 8006298:	3508      	adds	r5, #8
 800629a:	e7e5      	b.n	8006268 <_dtoa_r+0x338>
 800629c:	f000 80d2 	beq.w	8006444 <_dtoa_r+0x514>
 80062a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80062a4:	427c      	negs	r4, r7
 80062a6:	4b6a      	ldr	r3, [pc, #424]	@ (8006450 <_dtoa_r+0x520>)
 80062a8:	f004 020f 	and.w	r2, r4, #15
 80062ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b4:	f7fa f94c 	bl	8000550 <__aeabi_dmul>
 80062b8:	2602      	movs	r6, #2
 80062ba:	2300      	movs	r3, #0
 80062bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062c0:	4d64      	ldr	r5, [pc, #400]	@ (8006454 <_dtoa_r+0x524>)
 80062c2:	1124      	asrs	r4, r4, #4
 80062c4:	2c00      	cmp	r4, #0
 80062c6:	f040 80b2 	bne.w	800642e <_dtoa_r+0x4fe>
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1d3      	bne.n	8006276 <_dtoa_r+0x346>
 80062ce:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80062d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	f000 80b7 	beq.w	8006448 <_dtoa_r+0x518>
 80062da:	2200      	movs	r2, #0
 80062dc:	4620      	mov	r0, r4
 80062de:	4629      	mov	r1, r5
 80062e0:	4b5d      	ldr	r3, [pc, #372]	@ (8006458 <_dtoa_r+0x528>)
 80062e2:	f7fa fba7 	bl	8000a34 <__aeabi_dcmplt>
 80062e6:	2800      	cmp	r0, #0
 80062e8:	f000 80ae 	beq.w	8006448 <_dtoa_r+0x518>
 80062ec:	9b07      	ldr	r3, [sp, #28]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f000 80aa 	beq.w	8006448 <_dtoa_r+0x518>
 80062f4:	9b08      	ldr	r3, [sp, #32]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	dd37      	ble.n	800636a <_dtoa_r+0x43a>
 80062fa:	1e7b      	subs	r3, r7, #1
 80062fc:	4620      	mov	r0, r4
 80062fe:	9304      	str	r3, [sp, #16]
 8006300:	2200      	movs	r2, #0
 8006302:	4629      	mov	r1, r5
 8006304:	4b55      	ldr	r3, [pc, #340]	@ (800645c <_dtoa_r+0x52c>)
 8006306:	f7fa f923 	bl	8000550 <__aeabi_dmul>
 800630a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800630e:	9c08      	ldr	r4, [sp, #32]
 8006310:	3601      	adds	r6, #1
 8006312:	4630      	mov	r0, r6
 8006314:	f7fa f8b2 	bl	800047c <__aeabi_i2d>
 8006318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800631c:	f7fa f918 	bl	8000550 <__aeabi_dmul>
 8006320:	2200      	movs	r2, #0
 8006322:	4b4f      	ldr	r3, [pc, #316]	@ (8006460 <_dtoa_r+0x530>)
 8006324:	f7f9 ff5e 	bl	80001e4 <__adddf3>
 8006328:	4605      	mov	r5, r0
 800632a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800632e:	2c00      	cmp	r4, #0
 8006330:	f040 809a 	bne.w	8006468 <_dtoa_r+0x538>
 8006334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006338:	2200      	movs	r2, #0
 800633a:	4b4a      	ldr	r3, [pc, #296]	@ (8006464 <_dtoa_r+0x534>)
 800633c:	f7f9 ff50 	bl	80001e0 <__aeabi_dsub>
 8006340:	4602      	mov	r2, r0
 8006342:	460b      	mov	r3, r1
 8006344:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006348:	462a      	mov	r2, r5
 800634a:	4633      	mov	r3, r6
 800634c:	f7fa fb90 	bl	8000a70 <__aeabi_dcmpgt>
 8006350:	2800      	cmp	r0, #0
 8006352:	f040 828e 	bne.w	8006872 <_dtoa_r+0x942>
 8006356:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800635a:	462a      	mov	r2, r5
 800635c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006360:	f7fa fb68 	bl	8000a34 <__aeabi_dcmplt>
 8006364:	2800      	cmp	r0, #0
 8006366:	f040 8127 	bne.w	80065b8 <_dtoa_r+0x688>
 800636a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800636e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006372:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006374:	2b00      	cmp	r3, #0
 8006376:	f2c0 8163 	blt.w	8006640 <_dtoa_r+0x710>
 800637a:	2f0e      	cmp	r7, #14
 800637c:	f300 8160 	bgt.w	8006640 <_dtoa_r+0x710>
 8006380:	4b33      	ldr	r3, [pc, #204]	@ (8006450 <_dtoa_r+0x520>)
 8006382:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006386:	e9d3 3400 	ldrd	r3, r4, [r3]
 800638a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800638e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006390:	2b00      	cmp	r3, #0
 8006392:	da03      	bge.n	800639c <_dtoa_r+0x46c>
 8006394:	9b07      	ldr	r3, [sp, #28]
 8006396:	2b00      	cmp	r3, #0
 8006398:	f340 8100 	ble.w	800659c <_dtoa_r+0x66c>
 800639c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80063a0:	4656      	mov	r6, sl
 80063a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063a6:	4620      	mov	r0, r4
 80063a8:	4629      	mov	r1, r5
 80063aa:	f7fa f9fb 	bl	80007a4 <__aeabi_ddiv>
 80063ae:	f7fa fb7f 	bl	8000ab0 <__aeabi_d2iz>
 80063b2:	4680      	mov	r8, r0
 80063b4:	f7fa f862 	bl	800047c <__aeabi_i2d>
 80063b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063bc:	f7fa f8c8 	bl	8000550 <__aeabi_dmul>
 80063c0:	4602      	mov	r2, r0
 80063c2:	460b      	mov	r3, r1
 80063c4:	4620      	mov	r0, r4
 80063c6:	4629      	mov	r1, r5
 80063c8:	f7f9 ff0a 	bl	80001e0 <__aeabi_dsub>
 80063cc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80063d0:	9d07      	ldr	r5, [sp, #28]
 80063d2:	f806 4b01 	strb.w	r4, [r6], #1
 80063d6:	eba6 040a 	sub.w	r4, r6, sl
 80063da:	42a5      	cmp	r5, r4
 80063dc:	4602      	mov	r2, r0
 80063de:	460b      	mov	r3, r1
 80063e0:	f040 8116 	bne.w	8006610 <_dtoa_r+0x6e0>
 80063e4:	f7f9 fefe 	bl	80001e4 <__adddf3>
 80063e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063ec:	4604      	mov	r4, r0
 80063ee:	460d      	mov	r5, r1
 80063f0:	f7fa fb3e 	bl	8000a70 <__aeabi_dcmpgt>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	f040 80f8 	bne.w	80065ea <_dtoa_r+0x6ba>
 80063fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063fe:	4620      	mov	r0, r4
 8006400:	4629      	mov	r1, r5
 8006402:	f7fa fb0d 	bl	8000a20 <__aeabi_dcmpeq>
 8006406:	b118      	cbz	r0, 8006410 <_dtoa_r+0x4e0>
 8006408:	f018 0f01 	tst.w	r8, #1
 800640c:	f040 80ed 	bne.w	80065ea <_dtoa_r+0x6ba>
 8006410:	4649      	mov	r1, r9
 8006412:	4658      	mov	r0, fp
 8006414:	f000 fc92 	bl	8006d3c <_Bfree>
 8006418:	2300      	movs	r3, #0
 800641a:	7033      	strb	r3, [r6, #0]
 800641c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800641e:	3701      	adds	r7, #1
 8006420:	601f      	str	r7, [r3, #0]
 8006422:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006424:	2b00      	cmp	r3, #0
 8006426:	f000 8320 	beq.w	8006a6a <_dtoa_r+0xb3a>
 800642a:	601e      	str	r6, [r3, #0]
 800642c:	e31d      	b.n	8006a6a <_dtoa_r+0xb3a>
 800642e:	07e2      	lsls	r2, r4, #31
 8006430:	d505      	bpl.n	800643e <_dtoa_r+0x50e>
 8006432:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006436:	f7fa f88b 	bl	8000550 <__aeabi_dmul>
 800643a:	2301      	movs	r3, #1
 800643c:	3601      	adds	r6, #1
 800643e:	1064      	asrs	r4, r4, #1
 8006440:	3508      	adds	r5, #8
 8006442:	e73f      	b.n	80062c4 <_dtoa_r+0x394>
 8006444:	2602      	movs	r6, #2
 8006446:	e742      	b.n	80062ce <_dtoa_r+0x39e>
 8006448:	9c07      	ldr	r4, [sp, #28]
 800644a:	9704      	str	r7, [sp, #16]
 800644c:	e761      	b.n	8006312 <_dtoa_r+0x3e2>
 800644e:	bf00      	nop
 8006450:	08007ec8 	.word	0x08007ec8
 8006454:	08007ea0 	.word	0x08007ea0
 8006458:	3ff00000 	.word	0x3ff00000
 800645c:	40240000 	.word	0x40240000
 8006460:	401c0000 	.word	0x401c0000
 8006464:	40140000 	.word	0x40140000
 8006468:	4b70      	ldr	r3, [pc, #448]	@ (800662c <_dtoa_r+0x6fc>)
 800646a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800646c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006470:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006474:	4454      	add	r4, sl
 8006476:	2900      	cmp	r1, #0
 8006478:	d045      	beq.n	8006506 <_dtoa_r+0x5d6>
 800647a:	2000      	movs	r0, #0
 800647c:	496c      	ldr	r1, [pc, #432]	@ (8006630 <_dtoa_r+0x700>)
 800647e:	f7fa f991 	bl	80007a4 <__aeabi_ddiv>
 8006482:	4633      	mov	r3, r6
 8006484:	462a      	mov	r2, r5
 8006486:	f7f9 feab 	bl	80001e0 <__aeabi_dsub>
 800648a:	4656      	mov	r6, sl
 800648c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006490:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006494:	f7fa fb0c 	bl	8000ab0 <__aeabi_d2iz>
 8006498:	4605      	mov	r5, r0
 800649a:	f7f9 ffef 	bl	800047c <__aeabi_i2d>
 800649e:	4602      	mov	r2, r0
 80064a0:	460b      	mov	r3, r1
 80064a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064a6:	f7f9 fe9b 	bl	80001e0 <__aeabi_dsub>
 80064aa:	4602      	mov	r2, r0
 80064ac:	460b      	mov	r3, r1
 80064ae:	3530      	adds	r5, #48	@ 0x30
 80064b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80064b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80064b8:	f806 5b01 	strb.w	r5, [r6], #1
 80064bc:	f7fa faba 	bl	8000a34 <__aeabi_dcmplt>
 80064c0:	2800      	cmp	r0, #0
 80064c2:	d163      	bne.n	800658c <_dtoa_r+0x65c>
 80064c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064c8:	2000      	movs	r0, #0
 80064ca:	495a      	ldr	r1, [pc, #360]	@ (8006634 <_dtoa_r+0x704>)
 80064cc:	f7f9 fe88 	bl	80001e0 <__aeabi_dsub>
 80064d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80064d4:	f7fa faae 	bl	8000a34 <__aeabi_dcmplt>
 80064d8:	2800      	cmp	r0, #0
 80064da:	f040 8087 	bne.w	80065ec <_dtoa_r+0x6bc>
 80064de:	42a6      	cmp	r6, r4
 80064e0:	f43f af43 	beq.w	800636a <_dtoa_r+0x43a>
 80064e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80064e8:	2200      	movs	r2, #0
 80064ea:	4b53      	ldr	r3, [pc, #332]	@ (8006638 <_dtoa_r+0x708>)
 80064ec:	f7fa f830 	bl	8000550 <__aeabi_dmul>
 80064f0:	2200      	movs	r2, #0
 80064f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80064f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064fa:	4b4f      	ldr	r3, [pc, #316]	@ (8006638 <_dtoa_r+0x708>)
 80064fc:	f7fa f828 	bl	8000550 <__aeabi_dmul>
 8006500:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006504:	e7c4      	b.n	8006490 <_dtoa_r+0x560>
 8006506:	4631      	mov	r1, r6
 8006508:	4628      	mov	r0, r5
 800650a:	f7fa f821 	bl	8000550 <__aeabi_dmul>
 800650e:	4656      	mov	r6, sl
 8006510:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006514:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006516:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800651a:	f7fa fac9 	bl	8000ab0 <__aeabi_d2iz>
 800651e:	4605      	mov	r5, r0
 8006520:	f7f9 ffac 	bl	800047c <__aeabi_i2d>
 8006524:	4602      	mov	r2, r0
 8006526:	460b      	mov	r3, r1
 8006528:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800652c:	f7f9 fe58 	bl	80001e0 <__aeabi_dsub>
 8006530:	4602      	mov	r2, r0
 8006532:	460b      	mov	r3, r1
 8006534:	3530      	adds	r5, #48	@ 0x30
 8006536:	f806 5b01 	strb.w	r5, [r6], #1
 800653a:	42a6      	cmp	r6, r4
 800653c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006540:	f04f 0200 	mov.w	r2, #0
 8006544:	d124      	bne.n	8006590 <_dtoa_r+0x660>
 8006546:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800654a:	4b39      	ldr	r3, [pc, #228]	@ (8006630 <_dtoa_r+0x700>)
 800654c:	f7f9 fe4a 	bl	80001e4 <__adddf3>
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006558:	f7fa fa8a 	bl	8000a70 <__aeabi_dcmpgt>
 800655c:	2800      	cmp	r0, #0
 800655e:	d145      	bne.n	80065ec <_dtoa_r+0x6bc>
 8006560:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006564:	2000      	movs	r0, #0
 8006566:	4932      	ldr	r1, [pc, #200]	@ (8006630 <_dtoa_r+0x700>)
 8006568:	f7f9 fe3a 	bl	80001e0 <__aeabi_dsub>
 800656c:	4602      	mov	r2, r0
 800656e:	460b      	mov	r3, r1
 8006570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006574:	f7fa fa5e 	bl	8000a34 <__aeabi_dcmplt>
 8006578:	2800      	cmp	r0, #0
 800657a:	f43f aef6 	beq.w	800636a <_dtoa_r+0x43a>
 800657e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006580:	1e73      	subs	r3, r6, #1
 8006582:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006584:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006588:	2b30      	cmp	r3, #48	@ 0x30
 800658a:	d0f8      	beq.n	800657e <_dtoa_r+0x64e>
 800658c:	9f04      	ldr	r7, [sp, #16]
 800658e:	e73f      	b.n	8006410 <_dtoa_r+0x4e0>
 8006590:	4b29      	ldr	r3, [pc, #164]	@ (8006638 <_dtoa_r+0x708>)
 8006592:	f7f9 ffdd 	bl	8000550 <__aeabi_dmul>
 8006596:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800659a:	e7bc      	b.n	8006516 <_dtoa_r+0x5e6>
 800659c:	d10c      	bne.n	80065b8 <_dtoa_r+0x688>
 800659e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065a2:	2200      	movs	r2, #0
 80065a4:	4b25      	ldr	r3, [pc, #148]	@ (800663c <_dtoa_r+0x70c>)
 80065a6:	f7f9 ffd3 	bl	8000550 <__aeabi_dmul>
 80065aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065ae:	f7fa fa55 	bl	8000a5c <__aeabi_dcmpge>
 80065b2:	2800      	cmp	r0, #0
 80065b4:	f000 815b 	beq.w	800686e <_dtoa_r+0x93e>
 80065b8:	2400      	movs	r4, #0
 80065ba:	4625      	mov	r5, r4
 80065bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065be:	4656      	mov	r6, sl
 80065c0:	43db      	mvns	r3, r3
 80065c2:	9304      	str	r3, [sp, #16]
 80065c4:	2700      	movs	r7, #0
 80065c6:	4621      	mov	r1, r4
 80065c8:	4658      	mov	r0, fp
 80065ca:	f000 fbb7 	bl	8006d3c <_Bfree>
 80065ce:	2d00      	cmp	r5, #0
 80065d0:	d0dc      	beq.n	800658c <_dtoa_r+0x65c>
 80065d2:	b12f      	cbz	r7, 80065e0 <_dtoa_r+0x6b0>
 80065d4:	42af      	cmp	r7, r5
 80065d6:	d003      	beq.n	80065e0 <_dtoa_r+0x6b0>
 80065d8:	4639      	mov	r1, r7
 80065da:	4658      	mov	r0, fp
 80065dc:	f000 fbae 	bl	8006d3c <_Bfree>
 80065e0:	4629      	mov	r1, r5
 80065e2:	4658      	mov	r0, fp
 80065e4:	f000 fbaa 	bl	8006d3c <_Bfree>
 80065e8:	e7d0      	b.n	800658c <_dtoa_r+0x65c>
 80065ea:	9704      	str	r7, [sp, #16]
 80065ec:	4633      	mov	r3, r6
 80065ee:	461e      	mov	r6, r3
 80065f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065f4:	2a39      	cmp	r2, #57	@ 0x39
 80065f6:	d107      	bne.n	8006608 <_dtoa_r+0x6d8>
 80065f8:	459a      	cmp	sl, r3
 80065fa:	d1f8      	bne.n	80065ee <_dtoa_r+0x6be>
 80065fc:	9a04      	ldr	r2, [sp, #16]
 80065fe:	3201      	adds	r2, #1
 8006600:	9204      	str	r2, [sp, #16]
 8006602:	2230      	movs	r2, #48	@ 0x30
 8006604:	f88a 2000 	strb.w	r2, [sl]
 8006608:	781a      	ldrb	r2, [r3, #0]
 800660a:	3201      	adds	r2, #1
 800660c:	701a      	strb	r2, [r3, #0]
 800660e:	e7bd      	b.n	800658c <_dtoa_r+0x65c>
 8006610:	2200      	movs	r2, #0
 8006612:	4b09      	ldr	r3, [pc, #36]	@ (8006638 <_dtoa_r+0x708>)
 8006614:	f7f9 ff9c 	bl	8000550 <__aeabi_dmul>
 8006618:	2200      	movs	r2, #0
 800661a:	2300      	movs	r3, #0
 800661c:	4604      	mov	r4, r0
 800661e:	460d      	mov	r5, r1
 8006620:	f7fa f9fe 	bl	8000a20 <__aeabi_dcmpeq>
 8006624:	2800      	cmp	r0, #0
 8006626:	f43f aebc 	beq.w	80063a2 <_dtoa_r+0x472>
 800662a:	e6f1      	b.n	8006410 <_dtoa_r+0x4e0>
 800662c:	08007ec8 	.word	0x08007ec8
 8006630:	3fe00000 	.word	0x3fe00000
 8006634:	3ff00000 	.word	0x3ff00000
 8006638:	40240000 	.word	0x40240000
 800663c:	40140000 	.word	0x40140000
 8006640:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006642:	2a00      	cmp	r2, #0
 8006644:	f000 80db 	beq.w	80067fe <_dtoa_r+0x8ce>
 8006648:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800664a:	2a01      	cmp	r2, #1
 800664c:	f300 80bf 	bgt.w	80067ce <_dtoa_r+0x89e>
 8006650:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006652:	2a00      	cmp	r2, #0
 8006654:	f000 80b7 	beq.w	80067c6 <_dtoa_r+0x896>
 8006658:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800665c:	4646      	mov	r6, r8
 800665e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006660:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006662:	2101      	movs	r1, #1
 8006664:	441a      	add	r2, r3
 8006666:	4658      	mov	r0, fp
 8006668:	4498      	add	r8, r3
 800666a:	9209      	str	r2, [sp, #36]	@ 0x24
 800666c:	f000 fc1a 	bl	8006ea4 <__i2b>
 8006670:	4605      	mov	r5, r0
 8006672:	b15e      	cbz	r6, 800668c <_dtoa_r+0x75c>
 8006674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006676:	2b00      	cmp	r3, #0
 8006678:	dd08      	ble.n	800668c <_dtoa_r+0x75c>
 800667a:	42b3      	cmp	r3, r6
 800667c:	bfa8      	it	ge
 800667e:	4633      	movge	r3, r6
 8006680:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006682:	eba8 0803 	sub.w	r8, r8, r3
 8006686:	1af6      	subs	r6, r6, r3
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	9309      	str	r3, [sp, #36]	@ 0x24
 800668c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800668e:	b1f3      	cbz	r3, 80066ce <_dtoa_r+0x79e>
 8006690:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 80b7 	beq.w	8006806 <_dtoa_r+0x8d6>
 8006698:	b18c      	cbz	r4, 80066be <_dtoa_r+0x78e>
 800669a:	4629      	mov	r1, r5
 800669c:	4622      	mov	r2, r4
 800669e:	4658      	mov	r0, fp
 80066a0:	f000 fcbe 	bl	8007020 <__pow5mult>
 80066a4:	464a      	mov	r2, r9
 80066a6:	4601      	mov	r1, r0
 80066a8:	4605      	mov	r5, r0
 80066aa:	4658      	mov	r0, fp
 80066ac:	f000 fc10 	bl	8006ed0 <__multiply>
 80066b0:	4649      	mov	r1, r9
 80066b2:	9004      	str	r0, [sp, #16]
 80066b4:	4658      	mov	r0, fp
 80066b6:	f000 fb41 	bl	8006d3c <_Bfree>
 80066ba:	9b04      	ldr	r3, [sp, #16]
 80066bc:	4699      	mov	r9, r3
 80066be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066c0:	1b1a      	subs	r2, r3, r4
 80066c2:	d004      	beq.n	80066ce <_dtoa_r+0x79e>
 80066c4:	4649      	mov	r1, r9
 80066c6:	4658      	mov	r0, fp
 80066c8:	f000 fcaa 	bl	8007020 <__pow5mult>
 80066cc:	4681      	mov	r9, r0
 80066ce:	2101      	movs	r1, #1
 80066d0:	4658      	mov	r0, fp
 80066d2:	f000 fbe7 	bl	8006ea4 <__i2b>
 80066d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066d8:	4604      	mov	r4, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 81c9 	beq.w	8006a72 <_dtoa_r+0xb42>
 80066e0:	461a      	mov	r2, r3
 80066e2:	4601      	mov	r1, r0
 80066e4:	4658      	mov	r0, fp
 80066e6:	f000 fc9b 	bl	8007020 <__pow5mult>
 80066ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066ec:	4604      	mov	r4, r0
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	f300 808f 	bgt.w	8006812 <_dtoa_r+0x8e2>
 80066f4:	9b02      	ldr	r3, [sp, #8]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f040 8087 	bne.w	800680a <_dtoa_r+0x8da>
 80066fc:	9b03      	ldr	r3, [sp, #12]
 80066fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006702:	2b00      	cmp	r3, #0
 8006704:	f040 8083 	bne.w	800680e <_dtoa_r+0x8de>
 8006708:	9b03      	ldr	r3, [sp, #12]
 800670a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800670e:	0d1b      	lsrs	r3, r3, #20
 8006710:	051b      	lsls	r3, r3, #20
 8006712:	b12b      	cbz	r3, 8006720 <_dtoa_r+0x7f0>
 8006714:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006716:	f108 0801 	add.w	r8, r8, #1
 800671a:	3301      	adds	r3, #1
 800671c:	9309      	str	r3, [sp, #36]	@ 0x24
 800671e:	2301      	movs	r3, #1
 8006720:	930a      	str	r3, [sp, #40]	@ 0x28
 8006722:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006724:	2b00      	cmp	r3, #0
 8006726:	f000 81aa 	beq.w	8006a7e <_dtoa_r+0xb4e>
 800672a:	6923      	ldr	r3, [r4, #16]
 800672c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006730:	6918      	ldr	r0, [r3, #16]
 8006732:	f000 fb6b 	bl	8006e0c <__hi0bits>
 8006736:	f1c0 0020 	rsb	r0, r0, #32
 800673a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800673c:	4418      	add	r0, r3
 800673e:	f010 001f 	ands.w	r0, r0, #31
 8006742:	d071      	beq.n	8006828 <_dtoa_r+0x8f8>
 8006744:	f1c0 0320 	rsb	r3, r0, #32
 8006748:	2b04      	cmp	r3, #4
 800674a:	dd65      	ble.n	8006818 <_dtoa_r+0x8e8>
 800674c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800674e:	f1c0 001c 	rsb	r0, r0, #28
 8006752:	4403      	add	r3, r0
 8006754:	4480      	add	r8, r0
 8006756:	4406      	add	r6, r0
 8006758:	9309      	str	r3, [sp, #36]	@ 0x24
 800675a:	f1b8 0f00 	cmp.w	r8, #0
 800675e:	dd05      	ble.n	800676c <_dtoa_r+0x83c>
 8006760:	4649      	mov	r1, r9
 8006762:	4642      	mov	r2, r8
 8006764:	4658      	mov	r0, fp
 8006766:	f000 fcb5 	bl	80070d4 <__lshift>
 800676a:	4681      	mov	r9, r0
 800676c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800676e:	2b00      	cmp	r3, #0
 8006770:	dd05      	ble.n	800677e <_dtoa_r+0x84e>
 8006772:	4621      	mov	r1, r4
 8006774:	461a      	mov	r2, r3
 8006776:	4658      	mov	r0, fp
 8006778:	f000 fcac 	bl	80070d4 <__lshift>
 800677c:	4604      	mov	r4, r0
 800677e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006780:	2b00      	cmp	r3, #0
 8006782:	d053      	beq.n	800682c <_dtoa_r+0x8fc>
 8006784:	4621      	mov	r1, r4
 8006786:	4648      	mov	r0, r9
 8006788:	f000 fd10 	bl	80071ac <__mcmp>
 800678c:	2800      	cmp	r0, #0
 800678e:	da4d      	bge.n	800682c <_dtoa_r+0x8fc>
 8006790:	1e7b      	subs	r3, r7, #1
 8006792:	4649      	mov	r1, r9
 8006794:	9304      	str	r3, [sp, #16]
 8006796:	220a      	movs	r2, #10
 8006798:	2300      	movs	r3, #0
 800679a:	4658      	mov	r0, fp
 800679c:	f000 faf0 	bl	8006d80 <__multadd>
 80067a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067a2:	4681      	mov	r9, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f000 816c 	beq.w	8006a82 <_dtoa_r+0xb52>
 80067aa:	2300      	movs	r3, #0
 80067ac:	4629      	mov	r1, r5
 80067ae:	220a      	movs	r2, #10
 80067b0:	4658      	mov	r0, fp
 80067b2:	f000 fae5 	bl	8006d80 <__multadd>
 80067b6:	9b08      	ldr	r3, [sp, #32]
 80067b8:	4605      	mov	r5, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	dc61      	bgt.n	8006882 <_dtoa_r+0x952>
 80067be:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	dc3b      	bgt.n	800683c <_dtoa_r+0x90c>
 80067c4:	e05d      	b.n	8006882 <_dtoa_r+0x952>
 80067c6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067c8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80067cc:	e746      	b.n	800665c <_dtoa_r+0x72c>
 80067ce:	9b07      	ldr	r3, [sp, #28]
 80067d0:	1e5c      	subs	r4, r3, #1
 80067d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067d4:	42a3      	cmp	r3, r4
 80067d6:	bfbf      	itttt	lt
 80067d8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80067da:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80067dc:	1ae3      	sublt	r3, r4, r3
 80067de:	18d2      	addlt	r2, r2, r3
 80067e0:	bfa8      	it	ge
 80067e2:	1b1c      	subge	r4, r3, r4
 80067e4:	9b07      	ldr	r3, [sp, #28]
 80067e6:	bfbe      	ittt	lt
 80067e8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80067ea:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80067ec:	2400      	movlt	r4, #0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	bfb5      	itete	lt
 80067f2:	eba8 0603 	sublt.w	r6, r8, r3
 80067f6:	4646      	movge	r6, r8
 80067f8:	2300      	movlt	r3, #0
 80067fa:	9b07      	ldrge	r3, [sp, #28]
 80067fc:	e730      	b.n	8006660 <_dtoa_r+0x730>
 80067fe:	4646      	mov	r6, r8
 8006800:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006802:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006804:	e735      	b.n	8006672 <_dtoa_r+0x742>
 8006806:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006808:	e75c      	b.n	80066c4 <_dtoa_r+0x794>
 800680a:	2300      	movs	r3, #0
 800680c:	e788      	b.n	8006720 <_dtoa_r+0x7f0>
 800680e:	9b02      	ldr	r3, [sp, #8]
 8006810:	e786      	b.n	8006720 <_dtoa_r+0x7f0>
 8006812:	2300      	movs	r3, #0
 8006814:	930a      	str	r3, [sp, #40]	@ 0x28
 8006816:	e788      	b.n	800672a <_dtoa_r+0x7fa>
 8006818:	d09f      	beq.n	800675a <_dtoa_r+0x82a>
 800681a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800681c:	331c      	adds	r3, #28
 800681e:	441a      	add	r2, r3
 8006820:	4498      	add	r8, r3
 8006822:	441e      	add	r6, r3
 8006824:	9209      	str	r2, [sp, #36]	@ 0x24
 8006826:	e798      	b.n	800675a <_dtoa_r+0x82a>
 8006828:	4603      	mov	r3, r0
 800682a:	e7f6      	b.n	800681a <_dtoa_r+0x8ea>
 800682c:	9b07      	ldr	r3, [sp, #28]
 800682e:	9704      	str	r7, [sp, #16]
 8006830:	2b00      	cmp	r3, #0
 8006832:	dc20      	bgt.n	8006876 <_dtoa_r+0x946>
 8006834:	9308      	str	r3, [sp, #32]
 8006836:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006838:	2b02      	cmp	r3, #2
 800683a:	dd1e      	ble.n	800687a <_dtoa_r+0x94a>
 800683c:	9b08      	ldr	r3, [sp, #32]
 800683e:	2b00      	cmp	r3, #0
 8006840:	f47f aebc 	bne.w	80065bc <_dtoa_r+0x68c>
 8006844:	4621      	mov	r1, r4
 8006846:	2205      	movs	r2, #5
 8006848:	4658      	mov	r0, fp
 800684a:	f000 fa99 	bl	8006d80 <__multadd>
 800684e:	4601      	mov	r1, r0
 8006850:	4604      	mov	r4, r0
 8006852:	4648      	mov	r0, r9
 8006854:	f000 fcaa 	bl	80071ac <__mcmp>
 8006858:	2800      	cmp	r0, #0
 800685a:	f77f aeaf 	ble.w	80065bc <_dtoa_r+0x68c>
 800685e:	2331      	movs	r3, #49	@ 0x31
 8006860:	4656      	mov	r6, sl
 8006862:	f806 3b01 	strb.w	r3, [r6], #1
 8006866:	9b04      	ldr	r3, [sp, #16]
 8006868:	3301      	adds	r3, #1
 800686a:	9304      	str	r3, [sp, #16]
 800686c:	e6aa      	b.n	80065c4 <_dtoa_r+0x694>
 800686e:	9c07      	ldr	r4, [sp, #28]
 8006870:	9704      	str	r7, [sp, #16]
 8006872:	4625      	mov	r5, r4
 8006874:	e7f3      	b.n	800685e <_dtoa_r+0x92e>
 8006876:	9b07      	ldr	r3, [sp, #28]
 8006878:	9308      	str	r3, [sp, #32]
 800687a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800687c:	2b00      	cmp	r3, #0
 800687e:	f000 8104 	beq.w	8006a8a <_dtoa_r+0xb5a>
 8006882:	2e00      	cmp	r6, #0
 8006884:	dd05      	ble.n	8006892 <_dtoa_r+0x962>
 8006886:	4629      	mov	r1, r5
 8006888:	4632      	mov	r2, r6
 800688a:	4658      	mov	r0, fp
 800688c:	f000 fc22 	bl	80070d4 <__lshift>
 8006890:	4605      	mov	r5, r0
 8006892:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006894:	2b00      	cmp	r3, #0
 8006896:	d05a      	beq.n	800694e <_dtoa_r+0xa1e>
 8006898:	4658      	mov	r0, fp
 800689a:	6869      	ldr	r1, [r5, #4]
 800689c:	f000 fa0e 	bl	8006cbc <_Balloc>
 80068a0:	4606      	mov	r6, r0
 80068a2:	b928      	cbnz	r0, 80068b0 <_dtoa_r+0x980>
 80068a4:	4602      	mov	r2, r0
 80068a6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80068aa:	4b83      	ldr	r3, [pc, #524]	@ (8006ab8 <_dtoa_r+0xb88>)
 80068ac:	f7ff bb54 	b.w	8005f58 <_dtoa_r+0x28>
 80068b0:	692a      	ldr	r2, [r5, #16]
 80068b2:	f105 010c 	add.w	r1, r5, #12
 80068b6:	3202      	adds	r2, #2
 80068b8:	0092      	lsls	r2, r2, #2
 80068ba:	300c      	adds	r0, #12
 80068bc:	f000 fffa 	bl	80078b4 <memcpy>
 80068c0:	2201      	movs	r2, #1
 80068c2:	4631      	mov	r1, r6
 80068c4:	4658      	mov	r0, fp
 80068c6:	f000 fc05 	bl	80070d4 <__lshift>
 80068ca:	462f      	mov	r7, r5
 80068cc:	4605      	mov	r5, r0
 80068ce:	f10a 0301 	add.w	r3, sl, #1
 80068d2:	9307      	str	r3, [sp, #28]
 80068d4:	9b08      	ldr	r3, [sp, #32]
 80068d6:	4453      	add	r3, sl
 80068d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068da:	9b02      	ldr	r3, [sp, #8]
 80068dc:	f003 0301 	and.w	r3, r3, #1
 80068e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80068e2:	9b07      	ldr	r3, [sp, #28]
 80068e4:	4621      	mov	r1, r4
 80068e6:	3b01      	subs	r3, #1
 80068e8:	4648      	mov	r0, r9
 80068ea:	9302      	str	r3, [sp, #8]
 80068ec:	f7ff fa95 	bl	8005e1a <quorem>
 80068f0:	4639      	mov	r1, r7
 80068f2:	9008      	str	r0, [sp, #32]
 80068f4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80068f8:	4648      	mov	r0, r9
 80068fa:	f000 fc57 	bl	80071ac <__mcmp>
 80068fe:	462a      	mov	r2, r5
 8006900:	9009      	str	r0, [sp, #36]	@ 0x24
 8006902:	4621      	mov	r1, r4
 8006904:	4658      	mov	r0, fp
 8006906:	f000 fc6d 	bl	80071e4 <__mdiff>
 800690a:	68c2      	ldr	r2, [r0, #12]
 800690c:	4606      	mov	r6, r0
 800690e:	bb02      	cbnz	r2, 8006952 <_dtoa_r+0xa22>
 8006910:	4601      	mov	r1, r0
 8006912:	4648      	mov	r0, r9
 8006914:	f000 fc4a 	bl	80071ac <__mcmp>
 8006918:	4602      	mov	r2, r0
 800691a:	4631      	mov	r1, r6
 800691c:	4658      	mov	r0, fp
 800691e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006920:	f000 fa0c 	bl	8006d3c <_Bfree>
 8006924:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006926:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006928:	9e07      	ldr	r6, [sp, #28]
 800692a:	ea43 0102 	orr.w	r1, r3, r2
 800692e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006930:	4319      	orrs	r1, r3
 8006932:	d110      	bne.n	8006956 <_dtoa_r+0xa26>
 8006934:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006938:	d029      	beq.n	800698e <_dtoa_r+0xa5e>
 800693a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800693c:	2b00      	cmp	r3, #0
 800693e:	dd02      	ble.n	8006946 <_dtoa_r+0xa16>
 8006940:	9b08      	ldr	r3, [sp, #32]
 8006942:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006946:	9b02      	ldr	r3, [sp, #8]
 8006948:	f883 8000 	strb.w	r8, [r3]
 800694c:	e63b      	b.n	80065c6 <_dtoa_r+0x696>
 800694e:	4628      	mov	r0, r5
 8006950:	e7bb      	b.n	80068ca <_dtoa_r+0x99a>
 8006952:	2201      	movs	r2, #1
 8006954:	e7e1      	b.n	800691a <_dtoa_r+0x9ea>
 8006956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006958:	2b00      	cmp	r3, #0
 800695a:	db04      	blt.n	8006966 <_dtoa_r+0xa36>
 800695c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800695e:	430b      	orrs	r3, r1
 8006960:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006962:	430b      	orrs	r3, r1
 8006964:	d120      	bne.n	80069a8 <_dtoa_r+0xa78>
 8006966:	2a00      	cmp	r2, #0
 8006968:	dded      	ble.n	8006946 <_dtoa_r+0xa16>
 800696a:	4649      	mov	r1, r9
 800696c:	2201      	movs	r2, #1
 800696e:	4658      	mov	r0, fp
 8006970:	f000 fbb0 	bl	80070d4 <__lshift>
 8006974:	4621      	mov	r1, r4
 8006976:	4681      	mov	r9, r0
 8006978:	f000 fc18 	bl	80071ac <__mcmp>
 800697c:	2800      	cmp	r0, #0
 800697e:	dc03      	bgt.n	8006988 <_dtoa_r+0xa58>
 8006980:	d1e1      	bne.n	8006946 <_dtoa_r+0xa16>
 8006982:	f018 0f01 	tst.w	r8, #1
 8006986:	d0de      	beq.n	8006946 <_dtoa_r+0xa16>
 8006988:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800698c:	d1d8      	bne.n	8006940 <_dtoa_r+0xa10>
 800698e:	2339      	movs	r3, #57	@ 0x39
 8006990:	9a02      	ldr	r2, [sp, #8]
 8006992:	7013      	strb	r3, [r2, #0]
 8006994:	4633      	mov	r3, r6
 8006996:	461e      	mov	r6, r3
 8006998:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800699c:	3b01      	subs	r3, #1
 800699e:	2a39      	cmp	r2, #57	@ 0x39
 80069a0:	d052      	beq.n	8006a48 <_dtoa_r+0xb18>
 80069a2:	3201      	adds	r2, #1
 80069a4:	701a      	strb	r2, [r3, #0]
 80069a6:	e60e      	b.n	80065c6 <_dtoa_r+0x696>
 80069a8:	2a00      	cmp	r2, #0
 80069aa:	dd07      	ble.n	80069bc <_dtoa_r+0xa8c>
 80069ac:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80069b0:	d0ed      	beq.n	800698e <_dtoa_r+0xa5e>
 80069b2:	9a02      	ldr	r2, [sp, #8]
 80069b4:	f108 0301 	add.w	r3, r8, #1
 80069b8:	7013      	strb	r3, [r2, #0]
 80069ba:	e604      	b.n	80065c6 <_dtoa_r+0x696>
 80069bc:	9b07      	ldr	r3, [sp, #28]
 80069be:	9a07      	ldr	r2, [sp, #28]
 80069c0:	f803 8c01 	strb.w	r8, [r3, #-1]
 80069c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d028      	beq.n	8006a1c <_dtoa_r+0xaec>
 80069ca:	4649      	mov	r1, r9
 80069cc:	2300      	movs	r3, #0
 80069ce:	220a      	movs	r2, #10
 80069d0:	4658      	mov	r0, fp
 80069d2:	f000 f9d5 	bl	8006d80 <__multadd>
 80069d6:	42af      	cmp	r7, r5
 80069d8:	4681      	mov	r9, r0
 80069da:	f04f 0300 	mov.w	r3, #0
 80069de:	f04f 020a 	mov.w	r2, #10
 80069e2:	4639      	mov	r1, r7
 80069e4:	4658      	mov	r0, fp
 80069e6:	d107      	bne.n	80069f8 <_dtoa_r+0xac8>
 80069e8:	f000 f9ca 	bl	8006d80 <__multadd>
 80069ec:	4607      	mov	r7, r0
 80069ee:	4605      	mov	r5, r0
 80069f0:	9b07      	ldr	r3, [sp, #28]
 80069f2:	3301      	adds	r3, #1
 80069f4:	9307      	str	r3, [sp, #28]
 80069f6:	e774      	b.n	80068e2 <_dtoa_r+0x9b2>
 80069f8:	f000 f9c2 	bl	8006d80 <__multadd>
 80069fc:	4629      	mov	r1, r5
 80069fe:	4607      	mov	r7, r0
 8006a00:	2300      	movs	r3, #0
 8006a02:	220a      	movs	r2, #10
 8006a04:	4658      	mov	r0, fp
 8006a06:	f000 f9bb 	bl	8006d80 <__multadd>
 8006a0a:	4605      	mov	r5, r0
 8006a0c:	e7f0      	b.n	80069f0 <_dtoa_r+0xac0>
 8006a0e:	9b08      	ldr	r3, [sp, #32]
 8006a10:	2700      	movs	r7, #0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	bfcc      	ite	gt
 8006a16:	461e      	movgt	r6, r3
 8006a18:	2601      	movle	r6, #1
 8006a1a:	4456      	add	r6, sl
 8006a1c:	4649      	mov	r1, r9
 8006a1e:	2201      	movs	r2, #1
 8006a20:	4658      	mov	r0, fp
 8006a22:	f000 fb57 	bl	80070d4 <__lshift>
 8006a26:	4621      	mov	r1, r4
 8006a28:	4681      	mov	r9, r0
 8006a2a:	f000 fbbf 	bl	80071ac <__mcmp>
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	dcb0      	bgt.n	8006994 <_dtoa_r+0xa64>
 8006a32:	d102      	bne.n	8006a3a <_dtoa_r+0xb0a>
 8006a34:	f018 0f01 	tst.w	r8, #1
 8006a38:	d1ac      	bne.n	8006994 <_dtoa_r+0xa64>
 8006a3a:	4633      	mov	r3, r6
 8006a3c:	461e      	mov	r6, r3
 8006a3e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a42:	2a30      	cmp	r2, #48	@ 0x30
 8006a44:	d0fa      	beq.n	8006a3c <_dtoa_r+0xb0c>
 8006a46:	e5be      	b.n	80065c6 <_dtoa_r+0x696>
 8006a48:	459a      	cmp	sl, r3
 8006a4a:	d1a4      	bne.n	8006996 <_dtoa_r+0xa66>
 8006a4c:	9b04      	ldr	r3, [sp, #16]
 8006a4e:	3301      	adds	r3, #1
 8006a50:	9304      	str	r3, [sp, #16]
 8006a52:	2331      	movs	r3, #49	@ 0x31
 8006a54:	f88a 3000 	strb.w	r3, [sl]
 8006a58:	e5b5      	b.n	80065c6 <_dtoa_r+0x696>
 8006a5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a5c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006abc <_dtoa_r+0xb8c>
 8006a60:	b11b      	cbz	r3, 8006a6a <_dtoa_r+0xb3a>
 8006a62:	f10a 0308 	add.w	r3, sl, #8
 8006a66:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006a68:	6013      	str	r3, [r2, #0]
 8006a6a:	4650      	mov	r0, sl
 8006a6c:	b017      	add	sp, #92	@ 0x5c
 8006a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a72:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	f77f ae3d 	ble.w	80066f4 <_dtoa_r+0x7c4>
 8006a7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a7c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a7e:	2001      	movs	r0, #1
 8006a80:	e65b      	b.n	800673a <_dtoa_r+0x80a>
 8006a82:	9b08      	ldr	r3, [sp, #32]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f77f aed6 	ble.w	8006836 <_dtoa_r+0x906>
 8006a8a:	4656      	mov	r6, sl
 8006a8c:	4621      	mov	r1, r4
 8006a8e:	4648      	mov	r0, r9
 8006a90:	f7ff f9c3 	bl	8005e1a <quorem>
 8006a94:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006a98:	9b08      	ldr	r3, [sp, #32]
 8006a9a:	f806 8b01 	strb.w	r8, [r6], #1
 8006a9e:	eba6 020a 	sub.w	r2, r6, sl
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	ddb3      	ble.n	8006a0e <_dtoa_r+0xade>
 8006aa6:	4649      	mov	r1, r9
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	220a      	movs	r2, #10
 8006aac:	4658      	mov	r0, fp
 8006aae:	f000 f967 	bl	8006d80 <__multadd>
 8006ab2:	4681      	mov	r9, r0
 8006ab4:	e7ea      	b.n	8006a8c <_dtoa_r+0xb5c>
 8006ab6:	bf00      	nop
 8006ab8:	08007e24 	.word	0x08007e24
 8006abc:	08007da8 	.word	0x08007da8

08006ac0 <_free_r>:
 8006ac0:	b538      	push	{r3, r4, r5, lr}
 8006ac2:	4605      	mov	r5, r0
 8006ac4:	2900      	cmp	r1, #0
 8006ac6:	d040      	beq.n	8006b4a <_free_r+0x8a>
 8006ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006acc:	1f0c      	subs	r4, r1, #4
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	bfb8      	it	lt
 8006ad2:	18e4      	addlt	r4, r4, r3
 8006ad4:	f000 f8e6 	bl	8006ca4 <__malloc_lock>
 8006ad8:	4a1c      	ldr	r2, [pc, #112]	@ (8006b4c <_free_r+0x8c>)
 8006ada:	6813      	ldr	r3, [r2, #0]
 8006adc:	b933      	cbnz	r3, 8006aec <_free_r+0x2c>
 8006ade:	6063      	str	r3, [r4, #4]
 8006ae0:	6014      	str	r4, [r2, #0]
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ae8:	f000 b8e2 	b.w	8006cb0 <__malloc_unlock>
 8006aec:	42a3      	cmp	r3, r4
 8006aee:	d908      	bls.n	8006b02 <_free_r+0x42>
 8006af0:	6820      	ldr	r0, [r4, #0]
 8006af2:	1821      	adds	r1, r4, r0
 8006af4:	428b      	cmp	r3, r1
 8006af6:	bf01      	itttt	eq
 8006af8:	6819      	ldreq	r1, [r3, #0]
 8006afa:	685b      	ldreq	r3, [r3, #4]
 8006afc:	1809      	addeq	r1, r1, r0
 8006afe:	6021      	streq	r1, [r4, #0]
 8006b00:	e7ed      	b.n	8006ade <_free_r+0x1e>
 8006b02:	461a      	mov	r2, r3
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	b10b      	cbz	r3, 8006b0c <_free_r+0x4c>
 8006b08:	42a3      	cmp	r3, r4
 8006b0a:	d9fa      	bls.n	8006b02 <_free_r+0x42>
 8006b0c:	6811      	ldr	r1, [r2, #0]
 8006b0e:	1850      	adds	r0, r2, r1
 8006b10:	42a0      	cmp	r0, r4
 8006b12:	d10b      	bne.n	8006b2c <_free_r+0x6c>
 8006b14:	6820      	ldr	r0, [r4, #0]
 8006b16:	4401      	add	r1, r0
 8006b18:	1850      	adds	r0, r2, r1
 8006b1a:	4283      	cmp	r3, r0
 8006b1c:	6011      	str	r1, [r2, #0]
 8006b1e:	d1e0      	bne.n	8006ae2 <_free_r+0x22>
 8006b20:	6818      	ldr	r0, [r3, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	4408      	add	r0, r1
 8006b26:	6010      	str	r0, [r2, #0]
 8006b28:	6053      	str	r3, [r2, #4]
 8006b2a:	e7da      	b.n	8006ae2 <_free_r+0x22>
 8006b2c:	d902      	bls.n	8006b34 <_free_r+0x74>
 8006b2e:	230c      	movs	r3, #12
 8006b30:	602b      	str	r3, [r5, #0]
 8006b32:	e7d6      	b.n	8006ae2 <_free_r+0x22>
 8006b34:	6820      	ldr	r0, [r4, #0]
 8006b36:	1821      	adds	r1, r4, r0
 8006b38:	428b      	cmp	r3, r1
 8006b3a:	bf01      	itttt	eq
 8006b3c:	6819      	ldreq	r1, [r3, #0]
 8006b3e:	685b      	ldreq	r3, [r3, #4]
 8006b40:	1809      	addeq	r1, r1, r0
 8006b42:	6021      	streq	r1, [r4, #0]
 8006b44:	6063      	str	r3, [r4, #4]
 8006b46:	6054      	str	r4, [r2, #4]
 8006b48:	e7cb      	b.n	8006ae2 <_free_r+0x22>
 8006b4a:	bd38      	pop	{r3, r4, r5, pc}
 8006b4c:	2000059c 	.word	0x2000059c

08006b50 <malloc>:
 8006b50:	4b02      	ldr	r3, [pc, #8]	@ (8006b5c <malloc+0xc>)
 8006b52:	4601      	mov	r1, r0
 8006b54:	6818      	ldr	r0, [r3, #0]
 8006b56:	f000 b825 	b.w	8006ba4 <_malloc_r>
 8006b5a:	bf00      	nop
 8006b5c:	20000018 	.word	0x20000018

08006b60 <sbrk_aligned>:
 8006b60:	b570      	push	{r4, r5, r6, lr}
 8006b62:	4e0f      	ldr	r6, [pc, #60]	@ (8006ba0 <sbrk_aligned+0x40>)
 8006b64:	460c      	mov	r4, r1
 8006b66:	6831      	ldr	r1, [r6, #0]
 8006b68:	4605      	mov	r5, r0
 8006b6a:	b911      	cbnz	r1, 8006b72 <sbrk_aligned+0x12>
 8006b6c:	f000 fe92 	bl	8007894 <_sbrk_r>
 8006b70:	6030      	str	r0, [r6, #0]
 8006b72:	4621      	mov	r1, r4
 8006b74:	4628      	mov	r0, r5
 8006b76:	f000 fe8d 	bl	8007894 <_sbrk_r>
 8006b7a:	1c43      	adds	r3, r0, #1
 8006b7c:	d103      	bne.n	8006b86 <sbrk_aligned+0x26>
 8006b7e:	f04f 34ff 	mov.w	r4, #4294967295
 8006b82:	4620      	mov	r0, r4
 8006b84:	bd70      	pop	{r4, r5, r6, pc}
 8006b86:	1cc4      	adds	r4, r0, #3
 8006b88:	f024 0403 	bic.w	r4, r4, #3
 8006b8c:	42a0      	cmp	r0, r4
 8006b8e:	d0f8      	beq.n	8006b82 <sbrk_aligned+0x22>
 8006b90:	1a21      	subs	r1, r4, r0
 8006b92:	4628      	mov	r0, r5
 8006b94:	f000 fe7e 	bl	8007894 <_sbrk_r>
 8006b98:	3001      	adds	r0, #1
 8006b9a:	d1f2      	bne.n	8006b82 <sbrk_aligned+0x22>
 8006b9c:	e7ef      	b.n	8006b7e <sbrk_aligned+0x1e>
 8006b9e:	bf00      	nop
 8006ba0:	20000598 	.word	0x20000598

08006ba4 <_malloc_r>:
 8006ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ba8:	1ccd      	adds	r5, r1, #3
 8006baa:	f025 0503 	bic.w	r5, r5, #3
 8006bae:	3508      	adds	r5, #8
 8006bb0:	2d0c      	cmp	r5, #12
 8006bb2:	bf38      	it	cc
 8006bb4:	250c      	movcc	r5, #12
 8006bb6:	2d00      	cmp	r5, #0
 8006bb8:	4606      	mov	r6, r0
 8006bba:	db01      	blt.n	8006bc0 <_malloc_r+0x1c>
 8006bbc:	42a9      	cmp	r1, r5
 8006bbe:	d904      	bls.n	8006bca <_malloc_r+0x26>
 8006bc0:	230c      	movs	r3, #12
 8006bc2:	6033      	str	r3, [r6, #0]
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ca0 <_malloc_r+0xfc>
 8006bce:	f000 f869 	bl	8006ca4 <__malloc_lock>
 8006bd2:	f8d8 3000 	ldr.w	r3, [r8]
 8006bd6:	461c      	mov	r4, r3
 8006bd8:	bb44      	cbnz	r4, 8006c2c <_malloc_r+0x88>
 8006bda:	4629      	mov	r1, r5
 8006bdc:	4630      	mov	r0, r6
 8006bde:	f7ff ffbf 	bl	8006b60 <sbrk_aligned>
 8006be2:	1c43      	adds	r3, r0, #1
 8006be4:	4604      	mov	r4, r0
 8006be6:	d158      	bne.n	8006c9a <_malloc_r+0xf6>
 8006be8:	f8d8 4000 	ldr.w	r4, [r8]
 8006bec:	4627      	mov	r7, r4
 8006bee:	2f00      	cmp	r7, #0
 8006bf0:	d143      	bne.n	8006c7a <_malloc_r+0xd6>
 8006bf2:	2c00      	cmp	r4, #0
 8006bf4:	d04b      	beq.n	8006c8e <_malloc_r+0xea>
 8006bf6:	6823      	ldr	r3, [r4, #0]
 8006bf8:	4639      	mov	r1, r7
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	eb04 0903 	add.w	r9, r4, r3
 8006c00:	f000 fe48 	bl	8007894 <_sbrk_r>
 8006c04:	4581      	cmp	r9, r0
 8006c06:	d142      	bne.n	8006c8e <_malloc_r+0xea>
 8006c08:	6821      	ldr	r1, [r4, #0]
 8006c0a:	4630      	mov	r0, r6
 8006c0c:	1a6d      	subs	r5, r5, r1
 8006c0e:	4629      	mov	r1, r5
 8006c10:	f7ff ffa6 	bl	8006b60 <sbrk_aligned>
 8006c14:	3001      	adds	r0, #1
 8006c16:	d03a      	beq.n	8006c8e <_malloc_r+0xea>
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	442b      	add	r3, r5
 8006c1c:	6023      	str	r3, [r4, #0]
 8006c1e:	f8d8 3000 	ldr.w	r3, [r8]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	bb62      	cbnz	r2, 8006c80 <_malloc_r+0xdc>
 8006c26:	f8c8 7000 	str.w	r7, [r8]
 8006c2a:	e00f      	b.n	8006c4c <_malloc_r+0xa8>
 8006c2c:	6822      	ldr	r2, [r4, #0]
 8006c2e:	1b52      	subs	r2, r2, r5
 8006c30:	d420      	bmi.n	8006c74 <_malloc_r+0xd0>
 8006c32:	2a0b      	cmp	r2, #11
 8006c34:	d917      	bls.n	8006c66 <_malloc_r+0xc2>
 8006c36:	1961      	adds	r1, r4, r5
 8006c38:	42a3      	cmp	r3, r4
 8006c3a:	6025      	str	r5, [r4, #0]
 8006c3c:	bf18      	it	ne
 8006c3e:	6059      	strne	r1, [r3, #4]
 8006c40:	6863      	ldr	r3, [r4, #4]
 8006c42:	bf08      	it	eq
 8006c44:	f8c8 1000 	streq.w	r1, [r8]
 8006c48:	5162      	str	r2, [r4, r5]
 8006c4a:	604b      	str	r3, [r1, #4]
 8006c4c:	4630      	mov	r0, r6
 8006c4e:	f000 f82f 	bl	8006cb0 <__malloc_unlock>
 8006c52:	f104 000b 	add.w	r0, r4, #11
 8006c56:	1d23      	adds	r3, r4, #4
 8006c58:	f020 0007 	bic.w	r0, r0, #7
 8006c5c:	1ac2      	subs	r2, r0, r3
 8006c5e:	bf1c      	itt	ne
 8006c60:	1a1b      	subne	r3, r3, r0
 8006c62:	50a3      	strne	r3, [r4, r2]
 8006c64:	e7af      	b.n	8006bc6 <_malloc_r+0x22>
 8006c66:	6862      	ldr	r2, [r4, #4]
 8006c68:	42a3      	cmp	r3, r4
 8006c6a:	bf0c      	ite	eq
 8006c6c:	f8c8 2000 	streq.w	r2, [r8]
 8006c70:	605a      	strne	r2, [r3, #4]
 8006c72:	e7eb      	b.n	8006c4c <_malloc_r+0xa8>
 8006c74:	4623      	mov	r3, r4
 8006c76:	6864      	ldr	r4, [r4, #4]
 8006c78:	e7ae      	b.n	8006bd8 <_malloc_r+0x34>
 8006c7a:	463c      	mov	r4, r7
 8006c7c:	687f      	ldr	r7, [r7, #4]
 8006c7e:	e7b6      	b.n	8006bee <_malloc_r+0x4a>
 8006c80:	461a      	mov	r2, r3
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	42a3      	cmp	r3, r4
 8006c86:	d1fb      	bne.n	8006c80 <_malloc_r+0xdc>
 8006c88:	2300      	movs	r3, #0
 8006c8a:	6053      	str	r3, [r2, #4]
 8006c8c:	e7de      	b.n	8006c4c <_malloc_r+0xa8>
 8006c8e:	230c      	movs	r3, #12
 8006c90:	4630      	mov	r0, r6
 8006c92:	6033      	str	r3, [r6, #0]
 8006c94:	f000 f80c 	bl	8006cb0 <__malloc_unlock>
 8006c98:	e794      	b.n	8006bc4 <_malloc_r+0x20>
 8006c9a:	6005      	str	r5, [r0, #0]
 8006c9c:	e7d6      	b.n	8006c4c <_malloc_r+0xa8>
 8006c9e:	bf00      	nop
 8006ca0:	2000059c 	.word	0x2000059c

08006ca4 <__malloc_lock>:
 8006ca4:	4801      	ldr	r0, [pc, #4]	@ (8006cac <__malloc_lock+0x8>)
 8006ca6:	f7ff b8a8 	b.w	8005dfa <__retarget_lock_acquire_recursive>
 8006caa:	bf00      	nop
 8006cac:	20000594 	.word	0x20000594

08006cb0 <__malloc_unlock>:
 8006cb0:	4801      	ldr	r0, [pc, #4]	@ (8006cb8 <__malloc_unlock+0x8>)
 8006cb2:	f7ff b8a3 	b.w	8005dfc <__retarget_lock_release_recursive>
 8006cb6:	bf00      	nop
 8006cb8:	20000594 	.word	0x20000594

08006cbc <_Balloc>:
 8006cbc:	b570      	push	{r4, r5, r6, lr}
 8006cbe:	69c6      	ldr	r6, [r0, #28]
 8006cc0:	4604      	mov	r4, r0
 8006cc2:	460d      	mov	r5, r1
 8006cc4:	b976      	cbnz	r6, 8006ce4 <_Balloc+0x28>
 8006cc6:	2010      	movs	r0, #16
 8006cc8:	f7ff ff42 	bl	8006b50 <malloc>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	61e0      	str	r0, [r4, #28]
 8006cd0:	b920      	cbnz	r0, 8006cdc <_Balloc+0x20>
 8006cd2:	216b      	movs	r1, #107	@ 0x6b
 8006cd4:	4b17      	ldr	r3, [pc, #92]	@ (8006d34 <_Balloc+0x78>)
 8006cd6:	4818      	ldr	r0, [pc, #96]	@ (8006d38 <_Balloc+0x7c>)
 8006cd8:	f000 fdfa 	bl	80078d0 <__assert_func>
 8006cdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ce0:	6006      	str	r6, [r0, #0]
 8006ce2:	60c6      	str	r6, [r0, #12]
 8006ce4:	69e6      	ldr	r6, [r4, #28]
 8006ce6:	68f3      	ldr	r3, [r6, #12]
 8006ce8:	b183      	cbz	r3, 8006d0c <_Balloc+0x50>
 8006cea:	69e3      	ldr	r3, [r4, #28]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cf2:	b9b8      	cbnz	r0, 8006d24 <_Balloc+0x68>
 8006cf4:	2101      	movs	r1, #1
 8006cf6:	fa01 f605 	lsl.w	r6, r1, r5
 8006cfa:	1d72      	adds	r2, r6, #5
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	0092      	lsls	r2, r2, #2
 8006d00:	f000 fe04 	bl	800790c <_calloc_r>
 8006d04:	b160      	cbz	r0, 8006d20 <_Balloc+0x64>
 8006d06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d0a:	e00e      	b.n	8006d2a <_Balloc+0x6e>
 8006d0c:	2221      	movs	r2, #33	@ 0x21
 8006d0e:	2104      	movs	r1, #4
 8006d10:	4620      	mov	r0, r4
 8006d12:	f000 fdfb 	bl	800790c <_calloc_r>
 8006d16:	69e3      	ldr	r3, [r4, #28]
 8006d18:	60f0      	str	r0, [r6, #12]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1e4      	bne.n	8006cea <_Balloc+0x2e>
 8006d20:	2000      	movs	r0, #0
 8006d22:	bd70      	pop	{r4, r5, r6, pc}
 8006d24:	6802      	ldr	r2, [r0, #0]
 8006d26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d30:	e7f7      	b.n	8006d22 <_Balloc+0x66>
 8006d32:	bf00      	nop
 8006d34:	08007db5 	.word	0x08007db5
 8006d38:	08007e35 	.word	0x08007e35

08006d3c <_Bfree>:
 8006d3c:	b570      	push	{r4, r5, r6, lr}
 8006d3e:	69c6      	ldr	r6, [r0, #28]
 8006d40:	4605      	mov	r5, r0
 8006d42:	460c      	mov	r4, r1
 8006d44:	b976      	cbnz	r6, 8006d64 <_Bfree+0x28>
 8006d46:	2010      	movs	r0, #16
 8006d48:	f7ff ff02 	bl	8006b50 <malloc>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	61e8      	str	r0, [r5, #28]
 8006d50:	b920      	cbnz	r0, 8006d5c <_Bfree+0x20>
 8006d52:	218f      	movs	r1, #143	@ 0x8f
 8006d54:	4b08      	ldr	r3, [pc, #32]	@ (8006d78 <_Bfree+0x3c>)
 8006d56:	4809      	ldr	r0, [pc, #36]	@ (8006d7c <_Bfree+0x40>)
 8006d58:	f000 fdba 	bl	80078d0 <__assert_func>
 8006d5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d60:	6006      	str	r6, [r0, #0]
 8006d62:	60c6      	str	r6, [r0, #12]
 8006d64:	b13c      	cbz	r4, 8006d76 <_Bfree+0x3a>
 8006d66:	69eb      	ldr	r3, [r5, #28]
 8006d68:	6862      	ldr	r2, [r4, #4]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d70:	6021      	str	r1, [r4, #0]
 8006d72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d76:	bd70      	pop	{r4, r5, r6, pc}
 8006d78:	08007db5 	.word	0x08007db5
 8006d7c:	08007e35 	.word	0x08007e35

08006d80 <__multadd>:
 8006d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d84:	4607      	mov	r7, r0
 8006d86:	460c      	mov	r4, r1
 8006d88:	461e      	mov	r6, r3
 8006d8a:	2000      	movs	r0, #0
 8006d8c:	690d      	ldr	r5, [r1, #16]
 8006d8e:	f101 0c14 	add.w	ip, r1, #20
 8006d92:	f8dc 3000 	ldr.w	r3, [ip]
 8006d96:	3001      	adds	r0, #1
 8006d98:	b299      	uxth	r1, r3
 8006d9a:	fb02 6101 	mla	r1, r2, r1, r6
 8006d9e:	0c1e      	lsrs	r6, r3, #16
 8006da0:	0c0b      	lsrs	r3, r1, #16
 8006da2:	fb02 3306 	mla	r3, r2, r6, r3
 8006da6:	b289      	uxth	r1, r1
 8006da8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006dac:	4285      	cmp	r5, r0
 8006dae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006db2:	f84c 1b04 	str.w	r1, [ip], #4
 8006db6:	dcec      	bgt.n	8006d92 <__multadd+0x12>
 8006db8:	b30e      	cbz	r6, 8006dfe <__multadd+0x7e>
 8006dba:	68a3      	ldr	r3, [r4, #8]
 8006dbc:	42ab      	cmp	r3, r5
 8006dbe:	dc19      	bgt.n	8006df4 <__multadd+0x74>
 8006dc0:	6861      	ldr	r1, [r4, #4]
 8006dc2:	4638      	mov	r0, r7
 8006dc4:	3101      	adds	r1, #1
 8006dc6:	f7ff ff79 	bl	8006cbc <_Balloc>
 8006dca:	4680      	mov	r8, r0
 8006dcc:	b928      	cbnz	r0, 8006dda <__multadd+0x5a>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	21ba      	movs	r1, #186	@ 0xba
 8006dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8006e04 <__multadd+0x84>)
 8006dd4:	480c      	ldr	r0, [pc, #48]	@ (8006e08 <__multadd+0x88>)
 8006dd6:	f000 fd7b 	bl	80078d0 <__assert_func>
 8006dda:	6922      	ldr	r2, [r4, #16]
 8006ddc:	f104 010c 	add.w	r1, r4, #12
 8006de0:	3202      	adds	r2, #2
 8006de2:	0092      	lsls	r2, r2, #2
 8006de4:	300c      	adds	r0, #12
 8006de6:	f000 fd65 	bl	80078b4 <memcpy>
 8006dea:	4621      	mov	r1, r4
 8006dec:	4638      	mov	r0, r7
 8006dee:	f7ff ffa5 	bl	8006d3c <_Bfree>
 8006df2:	4644      	mov	r4, r8
 8006df4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006df8:	3501      	adds	r5, #1
 8006dfa:	615e      	str	r6, [r3, #20]
 8006dfc:	6125      	str	r5, [r4, #16]
 8006dfe:	4620      	mov	r0, r4
 8006e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e04:	08007e24 	.word	0x08007e24
 8006e08:	08007e35 	.word	0x08007e35

08006e0c <__hi0bits>:
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006e12:	bf3a      	itte	cc
 8006e14:	0403      	lslcc	r3, r0, #16
 8006e16:	2010      	movcc	r0, #16
 8006e18:	2000      	movcs	r0, #0
 8006e1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e1e:	bf3c      	itt	cc
 8006e20:	021b      	lslcc	r3, r3, #8
 8006e22:	3008      	addcc	r0, #8
 8006e24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e28:	bf3c      	itt	cc
 8006e2a:	011b      	lslcc	r3, r3, #4
 8006e2c:	3004      	addcc	r0, #4
 8006e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e32:	bf3c      	itt	cc
 8006e34:	009b      	lslcc	r3, r3, #2
 8006e36:	3002      	addcc	r0, #2
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	db05      	blt.n	8006e48 <__hi0bits+0x3c>
 8006e3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006e40:	f100 0001 	add.w	r0, r0, #1
 8006e44:	bf08      	it	eq
 8006e46:	2020      	moveq	r0, #32
 8006e48:	4770      	bx	lr

08006e4a <__lo0bits>:
 8006e4a:	6803      	ldr	r3, [r0, #0]
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	f013 0007 	ands.w	r0, r3, #7
 8006e52:	d00b      	beq.n	8006e6c <__lo0bits+0x22>
 8006e54:	07d9      	lsls	r1, r3, #31
 8006e56:	d421      	bmi.n	8006e9c <__lo0bits+0x52>
 8006e58:	0798      	lsls	r0, r3, #30
 8006e5a:	bf49      	itett	mi
 8006e5c:	085b      	lsrmi	r3, r3, #1
 8006e5e:	089b      	lsrpl	r3, r3, #2
 8006e60:	2001      	movmi	r0, #1
 8006e62:	6013      	strmi	r3, [r2, #0]
 8006e64:	bf5c      	itt	pl
 8006e66:	2002      	movpl	r0, #2
 8006e68:	6013      	strpl	r3, [r2, #0]
 8006e6a:	4770      	bx	lr
 8006e6c:	b299      	uxth	r1, r3
 8006e6e:	b909      	cbnz	r1, 8006e74 <__lo0bits+0x2a>
 8006e70:	2010      	movs	r0, #16
 8006e72:	0c1b      	lsrs	r3, r3, #16
 8006e74:	b2d9      	uxtb	r1, r3
 8006e76:	b909      	cbnz	r1, 8006e7c <__lo0bits+0x32>
 8006e78:	3008      	adds	r0, #8
 8006e7a:	0a1b      	lsrs	r3, r3, #8
 8006e7c:	0719      	lsls	r1, r3, #28
 8006e7e:	bf04      	itt	eq
 8006e80:	091b      	lsreq	r3, r3, #4
 8006e82:	3004      	addeq	r0, #4
 8006e84:	0799      	lsls	r1, r3, #30
 8006e86:	bf04      	itt	eq
 8006e88:	089b      	lsreq	r3, r3, #2
 8006e8a:	3002      	addeq	r0, #2
 8006e8c:	07d9      	lsls	r1, r3, #31
 8006e8e:	d403      	bmi.n	8006e98 <__lo0bits+0x4e>
 8006e90:	085b      	lsrs	r3, r3, #1
 8006e92:	f100 0001 	add.w	r0, r0, #1
 8006e96:	d003      	beq.n	8006ea0 <__lo0bits+0x56>
 8006e98:	6013      	str	r3, [r2, #0]
 8006e9a:	4770      	bx	lr
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	4770      	bx	lr
 8006ea0:	2020      	movs	r0, #32
 8006ea2:	4770      	bx	lr

08006ea4 <__i2b>:
 8006ea4:	b510      	push	{r4, lr}
 8006ea6:	460c      	mov	r4, r1
 8006ea8:	2101      	movs	r1, #1
 8006eaa:	f7ff ff07 	bl	8006cbc <_Balloc>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	b928      	cbnz	r0, 8006ebe <__i2b+0x1a>
 8006eb2:	f240 1145 	movw	r1, #325	@ 0x145
 8006eb6:	4b04      	ldr	r3, [pc, #16]	@ (8006ec8 <__i2b+0x24>)
 8006eb8:	4804      	ldr	r0, [pc, #16]	@ (8006ecc <__i2b+0x28>)
 8006eba:	f000 fd09 	bl	80078d0 <__assert_func>
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	6144      	str	r4, [r0, #20]
 8006ec2:	6103      	str	r3, [r0, #16]
 8006ec4:	bd10      	pop	{r4, pc}
 8006ec6:	bf00      	nop
 8006ec8:	08007e24 	.word	0x08007e24
 8006ecc:	08007e35 	.word	0x08007e35

08006ed0 <__multiply>:
 8006ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed4:	4614      	mov	r4, r2
 8006ed6:	690a      	ldr	r2, [r1, #16]
 8006ed8:	6923      	ldr	r3, [r4, #16]
 8006eda:	460f      	mov	r7, r1
 8006edc:	429a      	cmp	r2, r3
 8006ede:	bfa2      	ittt	ge
 8006ee0:	4623      	movge	r3, r4
 8006ee2:	460c      	movge	r4, r1
 8006ee4:	461f      	movge	r7, r3
 8006ee6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006eea:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006eee:	68a3      	ldr	r3, [r4, #8]
 8006ef0:	6861      	ldr	r1, [r4, #4]
 8006ef2:	eb0a 0609 	add.w	r6, sl, r9
 8006ef6:	42b3      	cmp	r3, r6
 8006ef8:	b085      	sub	sp, #20
 8006efa:	bfb8      	it	lt
 8006efc:	3101      	addlt	r1, #1
 8006efe:	f7ff fedd 	bl	8006cbc <_Balloc>
 8006f02:	b930      	cbnz	r0, 8006f12 <__multiply+0x42>
 8006f04:	4602      	mov	r2, r0
 8006f06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006f0a:	4b43      	ldr	r3, [pc, #268]	@ (8007018 <__multiply+0x148>)
 8006f0c:	4843      	ldr	r0, [pc, #268]	@ (800701c <__multiply+0x14c>)
 8006f0e:	f000 fcdf 	bl	80078d0 <__assert_func>
 8006f12:	f100 0514 	add.w	r5, r0, #20
 8006f16:	462b      	mov	r3, r5
 8006f18:	2200      	movs	r2, #0
 8006f1a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f1e:	4543      	cmp	r3, r8
 8006f20:	d321      	bcc.n	8006f66 <__multiply+0x96>
 8006f22:	f107 0114 	add.w	r1, r7, #20
 8006f26:	f104 0214 	add.w	r2, r4, #20
 8006f2a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006f2e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006f32:	9302      	str	r3, [sp, #8]
 8006f34:	1b13      	subs	r3, r2, r4
 8006f36:	3b15      	subs	r3, #21
 8006f38:	f023 0303 	bic.w	r3, r3, #3
 8006f3c:	3304      	adds	r3, #4
 8006f3e:	f104 0715 	add.w	r7, r4, #21
 8006f42:	42ba      	cmp	r2, r7
 8006f44:	bf38      	it	cc
 8006f46:	2304      	movcc	r3, #4
 8006f48:	9301      	str	r3, [sp, #4]
 8006f4a:	9b02      	ldr	r3, [sp, #8]
 8006f4c:	9103      	str	r1, [sp, #12]
 8006f4e:	428b      	cmp	r3, r1
 8006f50:	d80c      	bhi.n	8006f6c <__multiply+0x9c>
 8006f52:	2e00      	cmp	r6, #0
 8006f54:	dd03      	ble.n	8006f5e <__multiply+0x8e>
 8006f56:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d05a      	beq.n	8007014 <__multiply+0x144>
 8006f5e:	6106      	str	r6, [r0, #16]
 8006f60:	b005      	add	sp, #20
 8006f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f66:	f843 2b04 	str.w	r2, [r3], #4
 8006f6a:	e7d8      	b.n	8006f1e <__multiply+0x4e>
 8006f6c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f70:	f1ba 0f00 	cmp.w	sl, #0
 8006f74:	d023      	beq.n	8006fbe <__multiply+0xee>
 8006f76:	46a9      	mov	r9, r5
 8006f78:	f04f 0c00 	mov.w	ip, #0
 8006f7c:	f104 0e14 	add.w	lr, r4, #20
 8006f80:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006f84:	f8d9 3000 	ldr.w	r3, [r9]
 8006f88:	fa1f fb87 	uxth.w	fp, r7
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f92:	4463      	add	r3, ip
 8006f94:	f8d9 c000 	ldr.w	ip, [r9]
 8006f98:	0c3f      	lsrs	r7, r7, #16
 8006f9a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006f9e:	fb0a c707 	mla	r7, sl, r7, ip
 8006fa2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006fac:	4572      	cmp	r2, lr
 8006fae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006fb2:	f849 3b04 	str.w	r3, [r9], #4
 8006fb6:	d8e3      	bhi.n	8006f80 <__multiply+0xb0>
 8006fb8:	9b01      	ldr	r3, [sp, #4]
 8006fba:	f845 c003 	str.w	ip, [r5, r3]
 8006fbe:	9b03      	ldr	r3, [sp, #12]
 8006fc0:	3104      	adds	r1, #4
 8006fc2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006fc6:	f1b9 0f00 	cmp.w	r9, #0
 8006fca:	d021      	beq.n	8007010 <__multiply+0x140>
 8006fcc:	46ae      	mov	lr, r5
 8006fce:	f04f 0a00 	mov.w	sl, #0
 8006fd2:	682b      	ldr	r3, [r5, #0]
 8006fd4:	f104 0c14 	add.w	ip, r4, #20
 8006fd8:	f8bc b000 	ldrh.w	fp, [ip]
 8006fdc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	fb09 770b 	mla	r7, r9, fp, r7
 8006fe6:	4457      	add	r7, sl
 8006fe8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006fec:	f84e 3b04 	str.w	r3, [lr], #4
 8006ff0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ff4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ff8:	f8be 3000 	ldrh.w	r3, [lr]
 8006ffc:	4562      	cmp	r2, ip
 8006ffe:	fb09 330a 	mla	r3, r9, sl, r3
 8007002:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007006:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800700a:	d8e5      	bhi.n	8006fd8 <__multiply+0x108>
 800700c:	9f01      	ldr	r7, [sp, #4]
 800700e:	51eb      	str	r3, [r5, r7]
 8007010:	3504      	adds	r5, #4
 8007012:	e79a      	b.n	8006f4a <__multiply+0x7a>
 8007014:	3e01      	subs	r6, #1
 8007016:	e79c      	b.n	8006f52 <__multiply+0x82>
 8007018:	08007e24 	.word	0x08007e24
 800701c:	08007e35 	.word	0x08007e35

08007020 <__pow5mult>:
 8007020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007024:	4615      	mov	r5, r2
 8007026:	f012 0203 	ands.w	r2, r2, #3
 800702a:	4607      	mov	r7, r0
 800702c:	460e      	mov	r6, r1
 800702e:	d007      	beq.n	8007040 <__pow5mult+0x20>
 8007030:	4c25      	ldr	r4, [pc, #148]	@ (80070c8 <__pow5mult+0xa8>)
 8007032:	3a01      	subs	r2, #1
 8007034:	2300      	movs	r3, #0
 8007036:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800703a:	f7ff fea1 	bl	8006d80 <__multadd>
 800703e:	4606      	mov	r6, r0
 8007040:	10ad      	asrs	r5, r5, #2
 8007042:	d03d      	beq.n	80070c0 <__pow5mult+0xa0>
 8007044:	69fc      	ldr	r4, [r7, #28]
 8007046:	b97c      	cbnz	r4, 8007068 <__pow5mult+0x48>
 8007048:	2010      	movs	r0, #16
 800704a:	f7ff fd81 	bl	8006b50 <malloc>
 800704e:	4602      	mov	r2, r0
 8007050:	61f8      	str	r0, [r7, #28]
 8007052:	b928      	cbnz	r0, 8007060 <__pow5mult+0x40>
 8007054:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007058:	4b1c      	ldr	r3, [pc, #112]	@ (80070cc <__pow5mult+0xac>)
 800705a:	481d      	ldr	r0, [pc, #116]	@ (80070d0 <__pow5mult+0xb0>)
 800705c:	f000 fc38 	bl	80078d0 <__assert_func>
 8007060:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007064:	6004      	str	r4, [r0, #0]
 8007066:	60c4      	str	r4, [r0, #12]
 8007068:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800706c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007070:	b94c      	cbnz	r4, 8007086 <__pow5mult+0x66>
 8007072:	f240 2171 	movw	r1, #625	@ 0x271
 8007076:	4638      	mov	r0, r7
 8007078:	f7ff ff14 	bl	8006ea4 <__i2b>
 800707c:	2300      	movs	r3, #0
 800707e:	4604      	mov	r4, r0
 8007080:	f8c8 0008 	str.w	r0, [r8, #8]
 8007084:	6003      	str	r3, [r0, #0]
 8007086:	f04f 0900 	mov.w	r9, #0
 800708a:	07eb      	lsls	r3, r5, #31
 800708c:	d50a      	bpl.n	80070a4 <__pow5mult+0x84>
 800708e:	4631      	mov	r1, r6
 8007090:	4622      	mov	r2, r4
 8007092:	4638      	mov	r0, r7
 8007094:	f7ff ff1c 	bl	8006ed0 <__multiply>
 8007098:	4680      	mov	r8, r0
 800709a:	4631      	mov	r1, r6
 800709c:	4638      	mov	r0, r7
 800709e:	f7ff fe4d 	bl	8006d3c <_Bfree>
 80070a2:	4646      	mov	r6, r8
 80070a4:	106d      	asrs	r5, r5, #1
 80070a6:	d00b      	beq.n	80070c0 <__pow5mult+0xa0>
 80070a8:	6820      	ldr	r0, [r4, #0]
 80070aa:	b938      	cbnz	r0, 80070bc <__pow5mult+0x9c>
 80070ac:	4622      	mov	r2, r4
 80070ae:	4621      	mov	r1, r4
 80070b0:	4638      	mov	r0, r7
 80070b2:	f7ff ff0d 	bl	8006ed0 <__multiply>
 80070b6:	6020      	str	r0, [r4, #0]
 80070b8:	f8c0 9000 	str.w	r9, [r0]
 80070bc:	4604      	mov	r4, r0
 80070be:	e7e4      	b.n	800708a <__pow5mult+0x6a>
 80070c0:	4630      	mov	r0, r6
 80070c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070c6:	bf00      	nop
 80070c8:	08007e90 	.word	0x08007e90
 80070cc:	08007db5 	.word	0x08007db5
 80070d0:	08007e35 	.word	0x08007e35

080070d4 <__lshift>:
 80070d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070d8:	460c      	mov	r4, r1
 80070da:	4607      	mov	r7, r0
 80070dc:	4691      	mov	r9, r2
 80070de:	6923      	ldr	r3, [r4, #16]
 80070e0:	6849      	ldr	r1, [r1, #4]
 80070e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070e6:	68a3      	ldr	r3, [r4, #8]
 80070e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070ec:	f108 0601 	add.w	r6, r8, #1
 80070f0:	42b3      	cmp	r3, r6
 80070f2:	db0b      	blt.n	800710c <__lshift+0x38>
 80070f4:	4638      	mov	r0, r7
 80070f6:	f7ff fde1 	bl	8006cbc <_Balloc>
 80070fa:	4605      	mov	r5, r0
 80070fc:	b948      	cbnz	r0, 8007112 <__lshift+0x3e>
 80070fe:	4602      	mov	r2, r0
 8007100:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007104:	4b27      	ldr	r3, [pc, #156]	@ (80071a4 <__lshift+0xd0>)
 8007106:	4828      	ldr	r0, [pc, #160]	@ (80071a8 <__lshift+0xd4>)
 8007108:	f000 fbe2 	bl	80078d0 <__assert_func>
 800710c:	3101      	adds	r1, #1
 800710e:	005b      	lsls	r3, r3, #1
 8007110:	e7ee      	b.n	80070f0 <__lshift+0x1c>
 8007112:	2300      	movs	r3, #0
 8007114:	f100 0114 	add.w	r1, r0, #20
 8007118:	f100 0210 	add.w	r2, r0, #16
 800711c:	4618      	mov	r0, r3
 800711e:	4553      	cmp	r3, sl
 8007120:	db33      	blt.n	800718a <__lshift+0xb6>
 8007122:	6920      	ldr	r0, [r4, #16]
 8007124:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007128:	f104 0314 	add.w	r3, r4, #20
 800712c:	f019 091f 	ands.w	r9, r9, #31
 8007130:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007134:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007138:	d02b      	beq.n	8007192 <__lshift+0xbe>
 800713a:	468a      	mov	sl, r1
 800713c:	2200      	movs	r2, #0
 800713e:	f1c9 0e20 	rsb	lr, r9, #32
 8007142:	6818      	ldr	r0, [r3, #0]
 8007144:	fa00 f009 	lsl.w	r0, r0, r9
 8007148:	4310      	orrs	r0, r2
 800714a:	f84a 0b04 	str.w	r0, [sl], #4
 800714e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007152:	459c      	cmp	ip, r3
 8007154:	fa22 f20e 	lsr.w	r2, r2, lr
 8007158:	d8f3      	bhi.n	8007142 <__lshift+0x6e>
 800715a:	ebac 0304 	sub.w	r3, ip, r4
 800715e:	3b15      	subs	r3, #21
 8007160:	f023 0303 	bic.w	r3, r3, #3
 8007164:	3304      	adds	r3, #4
 8007166:	f104 0015 	add.w	r0, r4, #21
 800716a:	4584      	cmp	ip, r0
 800716c:	bf38      	it	cc
 800716e:	2304      	movcc	r3, #4
 8007170:	50ca      	str	r2, [r1, r3]
 8007172:	b10a      	cbz	r2, 8007178 <__lshift+0xa4>
 8007174:	f108 0602 	add.w	r6, r8, #2
 8007178:	3e01      	subs	r6, #1
 800717a:	4638      	mov	r0, r7
 800717c:	4621      	mov	r1, r4
 800717e:	612e      	str	r6, [r5, #16]
 8007180:	f7ff fddc 	bl	8006d3c <_Bfree>
 8007184:	4628      	mov	r0, r5
 8007186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800718a:	f842 0f04 	str.w	r0, [r2, #4]!
 800718e:	3301      	adds	r3, #1
 8007190:	e7c5      	b.n	800711e <__lshift+0x4a>
 8007192:	3904      	subs	r1, #4
 8007194:	f853 2b04 	ldr.w	r2, [r3], #4
 8007198:	459c      	cmp	ip, r3
 800719a:	f841 2f04 	str.w	r2, [r1, #4]!
 800719e:	d8f9      	bhi.n	8007194 <__lshift+0xc0>
 80071a0:	e7ea      	b.n	8007178 <__lshift+0xa4>
 80071a2:	bf00      	nop
 80071a4:	08007e24 	.word	0x08007e24
 80071a8:	08007e35 	.word	0x08007e35

080071ac <__mcmp>:
 80071ac:	4603      	mov	r3, r0
 80071ae:	690a      	ldr	r2, [r1, #16]
 80071b0:	6900      	ldr	r0, [r0, #16]
 80071b2:	b530      	push	{r4, r5, lr}
 80071b4:	1a80      	subs	r0, r0, r2
 80071b6:	d10e      	bne.n	80071d6 <__mcmp+0x2a>
 80071b8:	3314      	adds	r3, #20
 80071ba:	3114      	adds	r1, #20
 80071bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80071c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80071c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80071c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071cc:	4295      	cmp	r5, r2
 80071ce:	d003      	beq.n	80071d8 <__mcmp+0x2c>
 80071d0:	d205      	bcs.n	80071de <__mcmp+0x32>
 80071d2:	f04f 30ff 	mov.w	r0, #4294967295
 80071d6:	bd30      	pop	{r4, r5, pc}
 80071d8:	42a3      	cmp	r3, r4
 80071da:	d3f3      	bcc.n	80071c4 <__mcmp+0x18>
 80071dc:	e7fb      	b.n	80071d6 <__mcmp+0x2a>
 80071de:	2001      	movs	r0, #1
 80071e0:	e7f9      	b.n	80071d6 <__mcmp+0x2a>
	...

080071e4 <__mdiff>:
 80071e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e8:	4689      	mov	r9, r1
 80071ea:	4606      	mov	r6, r0
 80071ec:	4611      	mov	r1, r2
 80071ee:	4648      	mov	r0, r9
 80071f0:	4614      	mov	r4, r2
 80071f2:	f7ff ffdb 	bl	80071ac <__mcmp>
 80071f6:	1e05      	subs	r5, r0, #0
 80071f8:	d112      	bne.n	8007220 <__mdiff+0x3c>
 80071fa:	4629      	mov	r1, r5
 80071fc:	4630      	mov	r0, r6
 80071fe:	f7ff fd5d 	bl	8006cbc <_Balloc>
 8007202:	4602      	mov	r2, r0
 8007204:	b928      	cbnz	r0, 8007212 <__mdiff+0x2e>
 8007206:	f240 2137 	movw	r1, #567	@ 0x237
 800720a:	4b3e      	ldr	r3, [pc, #248]	@ (8007304 <__mdiff+0x120>)
 800720c:	483e      	ldr	r0, [pc, #248]	@ (8007308 <__mdiff+0x124>)
 800720e:	f000 fb5f 	bl	80078d0 <__assert_func>
 8007212:	2301      	movs	r3, #1
 8007214:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007218:	4610      	mov	r0, r2
 800721a:	b003      	add	sp, #12
 800721c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007220:	bfbc      	itt	lt
 8007222:	464b      	movlt	r3, r9
 8007224:	46a1      	movlt	r9, r4
 8007226:	4630      	mov	r0, r6
 8007228:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800722c:	bfba      	itte	lt
 800722e:	461c      	movlt	r4, r3
 8007230:	2501      	movlt	r5, #1
 8007232:	2500      	movge	r5, #0
 8007234:	f7ff fd42 	bl	8006cbc <_Balloc>
 8007238:	4602      	mov	r2, r0
 800723a:	b918      	cbnz	r0, 8007244 <__mdiff+0x60>
 800723c:	f240 2145 	movw	r1, #581	@ 0x245
 8007240:	4b30      	ldr	r3, [pc, #192]	@ (8007304 <__mdiff+0x120>)
 8007242:	e7e3      	b.n	800720c <__mdiff+0x28>
 8007244:	f100 0b14 	add.w	fp, r0, #20
 8007248:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800724c:	f109 0310 	add.w	r3, r9, #16
 8007250:	60c5      	str	r5, [r0, #12]
 8007252:	f04f 0c00 	mov.w	ip, #0
 8007256:	f109 0514 	add.w	r5, r9, #20
 800725a:	46d9      	mov	r9, fp
 800725c:	6926      	ldr	r6, [r4, #16]
 800725e:	f104 0e14 	add.w	lr, r4, #20
 8007262:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007266:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800726a:	9301      	str	r3, [sp, #4]
 800726c:	9b01      	ldr	r3, [sp, #4]
 800726e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007272:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007276:	b281      	uxth	r1, r0
 8007278:	9301      	str	r3, [sp, #4]
 800727a:	fa1f f38a 	uxth.w	r3, sl
 800727e:	1a5b      	subs	r3, r3, r1
 8007280:	0c00      	lsrs	r0, r0, #16
 8007282:	4463      	add	r3, ip
 8007284:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007288:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800728c:	b29b      	uxth	r3, r3
 800728e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007292:	4576      	cmp	r6, lr
 8007294:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007298:	f849 3b04 	str.w	r3, [r9], #4
 800729c:	d8e6      	bhi.n	800726c <__mdiff+0x88>
 800729e:	1b33      	subs	r3, r6, r4
 80072a0:	3b15      	subs	r3, #21
 80072a2:	f023 0303 	bic.w	r3, r3, #3
 80072a6:	3415      	adds	r4, #21
 80072a8:	3304      	adds	r3, #4
 80072aa:	42a6      	cmp	r6, r4
 80072ac:	bf38      	it	cc
 80072ae:	2304      	movcc	r3, #4
 80072b0:	441d      	add	r5, r3
 80072b2:	445b      	add	r3, fp
 80072b4:	461e      	mov	r6, r3
 80072b6:	462c      	mov	r4, r5
 80072b8:	4544      	cmp	r4, r8
 80072ba:	d30e      	bcc.n	80072da <__mdiff+0xf6>
 80072bc:	f108 0103 	add.w	r1, r8, #3
 80072c0:	1b49      	subs	r1, r1, r5
 80072c2:	f021 0103 	bic.w	r1, r1, #3
 80072c6:	3d03      	subs	r5, #3
 80072c8:	45a8      	cmp	r8, r5
 80072ca:	bf38      	it	cc
 80072cc:	2100      	movcc	r1, #0
 80072ce:	440b      	add	r3, r1
 80072d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072d4:	b199      	cbz	r1, 80072fe <__mdiff+0x11a>
 80072d6:	6117      	str	r7, [r2, #16]
 80072d8:	e79e      	b.n	8007218 <__mdiff+0x34>
 80072da:	46e6      	mov	lr, ip
 80072dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80072e0:	fa1f fc81 	uxth.w	ip, r1
 80072e4:	44f4      	add	ip, lr
 80072e6:	0c08      	lsrs	r0, r1, #16
 80072e8:	4471      	add	r1, lr
 80072ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80072ee:	b289      	uxth	r1, r1
 80072f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80072f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072f8:	f846 1b04 	str.w	r1, [r6], #4
 80072fc:	e7dc      	b.n	80072b8 <__mdiff+0xd4>
 80072fe:	3f01      	subs	r7, #1
 8007300:	e7e6      	b.n	80072d0 <__mdiff+0xec>
 8007302:	bf00      	nop
 8007304:	08007e24 	.word	0x08007e24
 8007308:	08007e35 	.word	0x08007e35

0800730c <__d2b>:
 800730c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007310:	2101      	movs	r1, #1
 8007312:	4690      	mov	r8, r2
 8007314:	4699      	mov	r9, r3
 8007316:	9e08      	ldr	r6, [sp, #32]
 8007318:	f7ff fcd0 	bl	8006cbc <_Balloc>
 800731c:	4604      	mov	r4, r0
 800731e:	b930      	cbnz	r0, 800732e <__d2b+0x22>
 8007320:	4602      	mov	r2, r0
 8007322:	f240 310f 	movw	r1, #783	@ 0x30f
 8007326:	4b23      	ldr	r3, [pc, #140]	@ (80073b4 <__d2b+0xa8>)
 8007328:	4823      	ldr	r0, [pc, #140]	@ (80073b8 <__d2b+0xac>)
 800732a:	f000 fad1 	bl	80078d0 <__assert_func>
 800732e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007332:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007336:	b10d      	cbz	r5, 800733c <__d2b+0x30>
 8007338:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800733c:	9301      	str	r3, [sp, #4]
 800733e:	f1b8 0300 	subs.w	r3, r8, #0
 8007342:	d024      	beq.n	800738e <__d2b+0x82>
 8007344:	4668      	mov	r0, sp
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	f7ff fd7f 	bl	8006e4a <__lo0bits>
 800734c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007350:	b1d8      	cbz	r0, 800738a <__d2b+0x7e>
 8007352:	f1c0 0320 	rsb	r3, r0, #32
 8007356:	fa02 f303 	lsl.w	r3, r2, r3
 800735a:	430b      	orrs	r3, r1
 800735c:	40c2      	lsrs	r2, r0
 800735e:	6163      	str	r3, [r4, #20]
 8007360:	9201      	str	r2, [sp, #4]
 8007362:	9b01      	ldr	r3, [sp, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	bf0c      	ite	eq
 8007368:	2201      	moveq	r2, #1
 800736a:	2202      	movne	r2, #2
 800736c:	61a3      	str	r3, [r4, #24]
 800736e:	6122      	str	r2, [r4, #16]
 8007370:	b1ad      	cbz	r5, 800739e <__d2b+0x92>
 8007372:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007376:	4405      	add	r5, r0
 8007378:	6035      	str	r5, [r6, #0]
 800737a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800737e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007380:	6018      	str	r0, [r3, #0]
 8007382:	4620      	mov	r0, r4
 8007384:	b002      	add	sp, #8
 8007386:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800738a:	6161      	str	r1, [r4, #20]
 800738c:	e7e9      	b.n	8007362 <__d2b+0x56>
 800738e:	a801      	add	r0, sp, #4
 8007390:	f7ff fd5b 	bl	8006e4a <__lo0bits>
 8007394:	9b01      	ldr	r3, [sp, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	6163      	str	r3, [r4, #20]
 800739a:	3020      	adds	r0, #32
 800739c:	e7e7      	b.n	800736e <__d2b+0x62>
 800739e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80073a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80073a6:	6030      	str	r0, [r6, #0]
 80073a8:	6918      	ldr	r0, [r3, #16]
 80073aa:	f7ff fd2f 	bl	8006e0c <__hi0bits>
 80073ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80073b2:	e7e4      	b.n	800737e <__d2b+0x72>
 80073b4:	08007e24 	.word	0x08007e24
 80073b8:	08007e35 	.word	0x08007e35

080073bc <__sfputc_r>:
 80073bc:	6893      	ldr	r3, [r2, #8]
 80073be:	b410      	push	{r4}
 80073c0:	3b01      	subs	r3, #1
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	6093      	str	r3, [r2, #8]
 80073c6:	da07      	bge.n	80073d8 <__sfputc_r+0x1c>
 80073c8:	6994      	ldr	r4, [r2, #24]
 80073ca:	42a3      	cmp	r3, r4
 80073cc:	db01      	blt.n	80073d2 <__sfputc_r+0x16>
 80073ce:	290a      	cmp	r1, #10
 80073d0:	d102      	bne.n	80073d8 <__sfputc_r+0x1c>
 80073d2:	bc10      	pop	{r4}
 80073d4:	f7fe bbff 	b.w	8005bd6 <__swbuf_r>
 80073d8:	6813      	ldr	r3, [r2, #0]
 80073da:	1c58      	adds	r0, r3, #1
 80073dc:	6010      	str	r0, [r2, #0]
 80073de:	7019      	strb	r1, [r3, #0]
 80073e0:	4608      	mov	r0, r1
 80073e2:	bc10      	pop	{r4}
 80073e4:	4770      	bx	lr

080073e6 <__sfputs_r>:
 80073e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073e8:	4606      	mov	r6, r0
 80073ea:	460f      	mov	r7, r1
 80073ec:	4614      	mov	r4, r2
 80073ee:	18d5      	adds	r5, r2, r3
 80073f0:	42ac      	cmp	r4, r5
 80073f2:	d101      	bne.n	80073f8 <__sfputs_r+0x12>
 80073f4:	2000      	movs	r0, #0
 80073f6:	e007      	b.n	8007408 <__sfputs_r+0x22>
 80073f8:	463a      	mov	r2, r7
 80073fa:	4630      	mov	r0, r6
 80073fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007400:	f7ff ffdc 	bl	80073bc <__sfputc_r>
 8007404:	1c43      	adds	r3, r0, #1
 8007406:	d1f3      	bne.n	80073f0 <__sfputs_r+0xa>
 8007408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800740c <_vfiprintf_r>:
 800740c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007410:	460d      	mov	r5, r1
 8007412:	4614      	mov	r4, r2
 8007414:	4698      	mov	r8, r3
 8007416:	4606      	mov	r6, r0
 8007418:	b09d      	sub	sp, #116	@ 0x74
 800741a:	b118      	cbz	r0, 8007424 <_vfiprintf_r+0x18>
 800741c:	6a03      	ldr	r3, [r0, #32]
 800741e:	b90b      	cbnz	r3, 8007424 <_vfiprintf_r+0x18>
 8007420:	f7fe faf0 	bl	8005a04 <__sinit>
 8007424:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007426:	07d9      	lsls	r1, r3, #31
 8007428:	d405      	bmi.n	8007436 <_vfiprintf_r+0x2a>
 800742a:	89ab      	ldrh	r3, [r5, #12]
 800742c:	059a      	lsls	r2, r3, #22
 800742e:	d402      	bmi.n	8007436 <_vfiprintf_r+0x2a>
 8007430:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007432:	f7fe fce2 	bl	8005dfa <__retarget_lock_acquire_recursive>
 8007436:	89ab      	ldrh	r3, [r5, #12]
 8007438:	071b      	lsls	r3, r3, #28
 800743a:	d501      	bpl.n	8007440 <_vfiprintf_r+0x34>
 800743c:	692b      	ldr	r3, [r5, #16]
 800743e:	b99b      	cbnz	r3, 8007468 <_vfiprintf_r+0x5c>
 8007440:	4629      	mov	r1, r5
 8007442:	4630      	mov	r0, r6
 8007444:	f7fe fc06 	bl	8005c54 <__swsetup_r>
 8007448:	b170      	cbz	r0, 8007468 <_vfiprintf_r+0x5c>
 800744a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800744c:	07dc      	lsls	r4, r3, #31
 800744e:	d504      	bpl.n	800745a <_vfiprintf_r+0x4e>
 8007450:	f04f 30ff 	mov.w	r0, #4294967295
 8007454:	b01d      	add	sp, #116	@ 0x74
 8007456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800745a:	89ab      	ldrh	r3, [r5, #12]
 800745c:	0598      	lsls	r0, r3, #22
 800745e:	d4f7      	bmi.n	8007450 <_vfiprintf_r+0x44>
 8007460:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007462:	f7fe fccb 	bl	8005dfc <__retarget_lock_release_recursive>
 8007466:	e7f3      	b.n	8007450 <_vfiprintf_r+0x44>
 8007468:	2300      	movs	r3, #0
 800746a:	9309      	str	r3, [sp, #36]	@ 0x24
 800746c:	2320      	movs	r3, #32
 800746e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007472:	2330      	movs	r3, #48	@ 0x30
 8007474:	f04f 0901 	mov.w	r9, #1
 8007478:	f8cd 800c 	str.w	r8, [sp, #12]
 800747c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007628 <_vfiprintf_r+0x21c>
 8007480:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007484:	4623      	mov	r3, r4
 8007486:	469a      	mov	sl, r3
 8007488:	f813 2b01 	ldrb.w	r2, [r3], #1
 800748c:	b10a      	cbz	r2, 8007492 <_vfiprintf_r+0x86>
 800748e:	2a25      	cmp	r2, #37	@ 0x25
 8007490:	d1f9      	bne.n	8007486 <_vfiprintf_r+0x7a>
 8007492:	ebba 0b04 	subs.w	fp, sl, r4
 8007496:	d00b      	beq.n	80074b0 <_vfiprintf_r+0xa4>
 8007498:	465b      	mov	r3, fp
 800749a:	4622      	mov	r2, r4
 800749c:	4629      	mov	r1, r5
 800749e:	4630      	mov	r0, r6
 80074a0:	f7ff ffa1 	bl	80073e6 <__sfputs_r>
 80074a4:	3001      	adds	r0, #1
 80074a6:	f000 80a7 	beq.w	80075f8 <_vfiprintf_r+0x1ec>
 80074aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074ac:	445a      	add	r2, fp
 80074ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80074b0:	f89a 3000 	ldrb.w	r3, [sl]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f000 809f 	beq.w	80075f8 <_vfiprintf_r+0x1ec>
 80074ba:	2300      	movs	r3, #0
 80074bc:	f04f 32ff 	mov.w	r2, #4294967295
 80074c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074c4:	f10a 0a01 	add.w	sl, sl, #1
 80074c8:	9304      	str	r3, [sp, #16]
 80074ca:	9307      	str	r3, [sp, #28]
 80074cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80074d2:	4654      	mov	r4, sl
 80074d4:	2205      	movs	r2, #5
 80074d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074da:	4853      	ldr	r0, [pc, #332]	@ (8007628 <_vfiprintf_r+0x21c>)
 80074dc:	f7fe fc8f 	bl	8005dfe <memchr>
 80074e0:	9a04      	ldr	r2, [sp, #16]
 80074e2:	b9d8      	cbnz	r0, 800751c <_vfiprintf_r+0x110>
 80074e4:	06d1      	lsls	r1, r2, #27
 80074e6:	bf44      	itt	mi
 80074e8:	2320      	movmi	r3, #32
 80074ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074ee:	0713      	lsls	r3, r2, #28
 80074f0:	bf44      	itt	mi
 80074f2:	232b      	movmi	r3, #43	@ 0x2b
 80074f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074f8:	f89a 3000 	ldrb.w	r3, [sl]
 80074fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80074fe:	d015      	beq.n	800752c <_vfiprintf_r+0x120>
 8007500:	4654      	mov	r4, sl
 8007502:	2000      	movs	r0, #0
 8007504:	f04f 0c0a 	mov.w	ip, #10
 8007508:	9a07      	ldr	r2, [sp, #28]
 800750a:	4621      	mov	r1, r4
 800750c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007510:	3b30      	subs	r3, #48	@ 0x30
 8007512:	2b09      	cmp	r3, #9
 8007514:	d94b      	bls.n	80075ae <_vfiprintf_r+0x1a2>
 8007516:	b1b0      	cbz	r0, 8007546 <_vfiprintf_r+0x13a>
 8007518:	9207      	str	r2, [sp, #28]
 800751a:	e014      	b.n	8007546 <_vfiprintf_r+0x13a>
 800751c:	eba0 0308 	sub.w	r3, r0, r8
 8007520:	fa09 f303 	lsl.w	r3, r9, r3
 8007524:	4313      	orrs	r3, r2
 8007526:	46a2      	mov	sl, r4
 8007528:	9304      	str	r3, [sp, #16]
 800752a:	e7d2      	b.n	80074d2 <_vfiprintf_r+0xc6>
 800752c:	9b03      	ldr	r3, [sp, #12]
 800752e:	1d19      	adds	r1, r3, #4
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	9103      	str	r1, [sp, #12]
 8007534:	2b00      	cmp	r3, #0
 8007536:	bfbb      	ittet	lt
 8007538:	425b      	neglt	r3, r3
 800753a:	f042 0202 	orrlt.w	r2, r2, #2
 800753e:	9307      	strge	r3, [sp, #28]
 8007540:	9307      	strlt	r3, [sp, #28]
 8007542:	bfb8      	it	lt
 8007544:	9204      	strlt	r2, [sp, #16]
 8007546:	7823      	ldrb	r3, [r4, #0]
 8007548:	2b2e      	cmp	r3, #46	@ 0x2e
 800754a:	d10a      	bne.n	8007562 <_vfiprintf_r+0x156>
 800754c:	7863      	ldrb	r3, [r4, #1]
 800754e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007550:	d132      	bne.n	80075b8 <_vfiprintf_r+0x1ac>
 8007552:	9b03      	ldr	r3, [sp, #12]
 8007554:	3402      	adds	r4, #2
 8007556:	1d1a      	adds	r2, r3, #4
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	9203      	str	r2, [sp, #12]
 800755c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007560:	9305      	str	r3, [sp, #20]
 8007562:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800762c <_vfiprintf_r+0x220>
 8007566:	2203      	movs	r2, #3
 8007568:	4650      	mov	r0, sl
 800756a:	7821      	ldrb	r1, [r4, #0]
 800756c:	f7fe fc47 	bl	8005dfe <memchr>
 8007570:	b138      	cbz	r0, 8007582 <_vfiprintf_r+0x176>
 8007572:	2240      	movs	r2, #64	@ 0x40
 8007574:	9b04      	ldr	r3, [sp, #16]
 8007576:	eba0 000a 	sub.w	r0, r0, sl
 800757a:	4082      	lsls	r2, r0
 800757c:	4313      	orrs	r3, r2
 800757e:	3401      	adds	r4, #1
 8007580:	9304      	str	r3, [sp, #16]
 8007582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007586:	2206      	movs	r2, #6
 8007588:	4829      	ldr	r0, [pc, #164]	@ (8007630 <_vfiprintf_r+0x224>)
 800758a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800758e:	f7fe fc36 	bl	8005dfe <memchr>
 8007592:	2800      	cmp	r0, #0
 8007594:	d03f      	beq.n	8007616 <_vfiprintf_r+0x20a>
 8007596:	4b27      	ldr	r3, [pc, #156]	@ (8007634 <_vfiprintf_r+0x228>)
 8007598:	bb1b      	cbnz	r3, 80075e2 <_vfiprintf_r+0x1d6>
 800759a:	9b03      	ldr	r3, [sp, #12]
 800759c:	3307      	adds	r3, #7
 800759e:	f023 0307 	bic.w	r3, r3, #7
 80075a2:	3308      	adds	r3, #8
 80075a4:	9303      	str	r3, [sp, #12]
 80075a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075a8:	443b      	add	r3, r7
 80075aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ac:	e76a      	b.n	8007484 <_vfiprintf_r+0x78>
 80075ae:	460c      	mov	r4, r1
 80075b0:	2001      	movs	r0, #1
 80075b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80075b6:	e7a8      	b.n	800750a <_vfiprintf_r+0xfe>
 80075b8:	2300      	movs	r3, #0
 80075ba:	f04f 0c0a 	mov.w	ip, #10
 80075be:	4619      	mov	r1, r3
 80075c0:	3401      	adds	r4, #1
 80075c2:	9305      	str	r3, [sp, #20]
 80075c4:	4620      	mov	r0, r4
 80075c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075ca:	3a30      	subs	r2, #48	@ 0x30
 80075cc:	2a09      	cmp	r2, #9
 80075ce:	d903      	bls.n	80075d8 <_vfiprintf_r+0x1cc>
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d0c6      	beq.n	8007562 <_vfiprintf_r+0x156>
 80075d4:	9105      	str	r1, [sp, #20]
 80075d6:	e7c4      	b.n	8007562 <_vfiprintf_r+0x156>
 80075d8:	4604      	mov	r4, r0
 80075da:	2301      	movs	r3, #1
 80075dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80075e0:	e7f0      	b.n	80075c4 <_vfiprintf_r+0x1b8>
 80075e2:	ab03      	add	r3, sp, #12
 80075e4:	9300      	str	r3, [sp, #0]
 80075e6:	462a      	mov	r2, r5
 80075e8:	4630      	mov	r0, r6
 80075ea:	4b13      	ldr	r3, [pc, #76]	@ (8007638 <_vfiprintf_r+0x22c>)
 80075ec:	a904      	add	r1, sp, #16
 80075ee:	f7fd fdbf 	bl	8005170 <_printf_float>
 80075f2:	4607      	mov	r7, r0
 80075f4:	1c78      	adds	r0, r7, #1
 80075f6:	d1d6      	bne.n	80075a6 <_vfiprintf_r+0x19a>
 80075f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075fa:	07d9      	lsls	r1, r3, #31
 80075fc:	d405      	bmi.n	800760a <_vfiprintf_r+0x1fe>
 80075fe:	89ab      	ldrh	r3, [r5, #12]
 8007600:	059a      	lsls	r2, r3, #22
 8007602:	d402      	bmi.n	800760a <_vfiprintf_r+0x1fe>
 8007604:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007606:	f7fe fbf9 	bl	8005dfc <__retarget_lock_release_recursive>
 800760a:	89ab      	ldrh	r3, [r5, #12]
 800760c:	065b      	lsls	r3, r3, #25
 800760e:	f53f af1f 	bmi.w	8007450 <_vfiprintf_r+0x44>
 8007612:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007614:	e71e      	b.n	8007454 <_vfiprintf_r+0x48>
 8007616:	ab03      	add	r3, sp, #12
 8007618:	9300      	str	r3, [sp, #0]
 800761a:	462a      	mov	r2, r5
 800761c:	4630      	mov	r0, r6
 800761e:	4b06      	ldr	r3, [pc, #24]	@ (8007638 <_vfiprintf_r+0x22c>)
 8007620:	a904      	add	r1, sp, #16
 8007622:	f7fe f843 	bl	80056ac <_printf_i>
 8007626:	e7e4      	b.n	80075f2 <_vfiprintf_r+0x1e6>
 8007628:	08007f90 	.word	0x08007f90
 800762c:	08007f96 	.word	0x08007f96
 8007630:	08007f9a 	.word	0x08007f9a
 8007634:	08005171 	.word	0x08005171
 8007638:	080073e7 	.word	0x080073e7

0800763c <__sflush_r>:
 800763c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007642:	0716      	lsls	r6, r2, #28
 8007644:	4605      	mov	r5, r0
 8007646:	460c      	mov	r4, r1
 8007648:	d454      	bmi.n	80076f4 <__sflush_r+0xb8>
 800764a:	684b      	ldr	r3, [r1, #4]
 800764c:	2b00      	cmp	r3, #0
 800764e:	dc02      	bgt.n	8007656 <__sflush_r+0x1a>
 8007650:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007652:	2b00      	cmp	r3, #0
 8007654:	dd48      	ble.n	80076e8 <__sflush_r+0xac>
 8007656:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007658:	2e00      	cmp	r6, #0
 800765a:	d045      	beq.n	80076e8 <__sflush_r+0xac>
 800765c:	2300      	movs	r3, #0
 800765e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007662:	682f      	ldr	r7, [r5, #0]
 8007664:	6a21      	ldr	r1, [r4, #32]
 8007666:	602b      	str	r3, [r5, #0]
 8007668:	d030      	beq.n	80076cc <__sflush_r+0x90>
 800766a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800766c:	89a3      	ldrh	r3, [r4, #12]
 800766e:	0759      	lsls	r1, r3, #29
 8007670:	d505      	bpl.n	800767e <__sflush_r+0x42>
 8007672:	6863      	ldr	r3, [r4, #4]
 8007674:	1ad2      	subs	r2, r2, r3
 8007676:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007678:	b10b      	cbz	r3, 800767e <__sflush_r+0x42>
 800767a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800767c:	1ad2      	subs	r2, r2, r3
 800767e:	2300      	movs	r3, #0
 8007680:	4628      	mov	r0, r5
 8007682:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007684:	6a21      	ldr	r1, [r4, #32]
 8007686:	47b0      	blx	r6
 8007688:	1c43      	adds	r3, r0, #1
 800768a:	89a3      	ldrh	r3, [r4, #12]
 800768c:	d106      	bne.n	800769c <__sflush_r+0x60>
 800768e:	6829      	ldr	r1, [r5, #0]
 8007690:	291d      	cmp	r1, #29
 8007692:	d82b      	bhi.n	80076ec <__sflush_r+0xb0>
 8007694:	4a28      	ldr	r2, [pc, #160]	@ (8007738 <__sflush_r+0xfc>)
 8007696:	410a      	asrs	r2, r1
 8007698:	07d6      	lsls	r6, r2, #31
 800769a:	d427      	bmi.n	80076ec <__sflush_r+0xb0>
 800769c:	2200      	movs	r2, #0
 800769e:	6062      	str	r2, [r4, #4]
 80076a0:	6922      	ldr	r2, [r4, #16]
 80076a2:	04d9      	lsls	r1, r3, #19
 80076a4:	6022      	str	r2, [r4, #0]
 80076a6:	d504      	bpl.n	80076b2 <__sflush_r+0x76>
 80076a8:	1c42      	adds	r2, r0, #1
 80076aa:	d101      	bne.n	80076b0 <__sflush_r+0x74>
 80076ac:	682b      	ldr	r3, [r5, #0]
 80076ae:	b903      	cbnz	r3, 80076b2 <__sflush_r+0x76>
 80076b0:	6560      	str	r0, [r4, #84]	@ 0x54
 80076b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076b4:	602f      	str	r7, [r5, #0]
 80076b6:	b1b9      	cbz	r1, 80076e8 <__sflush_r+0xac>
 80076b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076bc:	4299      	cmp	r1, r3
 80076be:	d002      	beq.n	80076c6 <__sflush_r+0x8a>
 80076c0:	4628      	mov	r0, r5
 80076c2:	f7ff f9fd 	bl	8006ac0 <_free_r>
 80076c6:	2300      	movs	r3, #0
 80076c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80076ca:	e00d      	b.n	80076e8 <__sflush_r+0xac>
 80076cc:	2301      	movs	r3, #1
 80076ce:	4628      	mov	r0, r5
 80076d0:	47b0      	blx	r6
 80076d2:	4602      	mov	r2, r0
 80076d4:	1c50      	adds	r0, r2, #1
 80076d6:	d1c9      	bne.n	800766c <__sflush_r+0x30>
 80076d8:	682b      	ldr	r3, [r5, #0]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d0c6      	beq.n	800766c <__sflush_r+0x30>
 80076de:	2b1d      	cmp	r3, #29
 80076e0:	d001      	beq.n	80076e6 <__sflush_r+0xaa>
 80076e2:	2b16      	cmp	r3, #22
 80076e4:	d11d      	bne.n	8007722 <__sflush_r+0xe6>
 80076e6:	602f      	str	r7, [r5, #0]
 80076e8:	2000      	movs	r0, #0
 80076ea:	e021      	b.n	8007730 <__sflush_r+0xf4>
 80076ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076f0:	b21b      	sxth	r3, r3
 80076f2:	e01a      	b.n	800772a <__sflush_r+0xee>
 80076f4:	690f      	ldr	r7, [r1, #16]
 80076f6:	2f00      	cmp	r7, #0
 80076f8:	d0f6      	beq.n	80076e8 <__sflush_r+0xac>
 80076fa:	0793      	lsls	r3, r2, #30
 80076fc:	bf18      	it	ne
 80076fe:	2300      	movne	r3, #0
 8007700:	680e      	ldr	r6, [r1, #0]
 8007702:	bf08      	it	eq
 8007704:	694b      	ldreq	r3, [r1, #20]
 8007706:	1bf6      	subs	r6, r6, r7
 8007708:	600f      	str	r7, [r1, #0]
 800770a:	608b      	str	r3, [r1, #8]
 800770c:	2e00      	cmp	r6, #0
 800770e:	ddeb      	ble.n	80076e8 <__sflush_r+0xac>
 8007710:	4633      	mov	r3, r6
 8007712:	463a      	mov	r2, r7
 8007714:	4628      	mov	r0, r5
 8007716:	6a21      	ldr	r1, [r4, #32]
 8007718:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800771c:	47e0      	blx	ip
 800771e:	2800      	cmp	r0, #0
 8007720:	dc07      	bgt.n	8007732 <__sflush_r+0xf6>
 8007722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800772a:	f04f 30ff 	mov.w	r0, #4294967295
 800772e:	81a3      	strh	r3, [r4, #12]
 8007730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007732:	4407      	add	r7, r0
 8007734:	1a36      	subs	r6, r6, r0
 8007736:	e7e9      	b.n	800770c <__sflush_r+0xd0>
 8007738:	dfbffffe 	.word	0xdfbffffe

0800773c <_fflush_r>:
 800773c:	b538      	push	{r3, r4, r5, lr}
 800773e:	690b      	ldr	r3, [r1, #16]
 8007740:	4605      	mov	r5, r0
 8007742:	460c      	mov	r4, r1
 8007744:	b913      	cbnz	r3, 800774c <_fflush_r+0x10>
 8007746:	2500      	movs	r5, #0
 8007748:	4628      	mov	r0, r5
 800774a:	bd38      	pop	{r3, r4, r5, pc}
 800774c:	b118      	cbz	r0, 8007756 <_fflush_r+0x1a>
 800774e:	6a03      	ldr	r3, [r0, #32]
 8007750:	b90b      	cbnz	r3, 8007756 <_fflush_r+0x1a>
 8007752:	f7fe f957 	bl	8005a04 <__sinit>
 8007756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d0f3      	beq.n	8007746 <_fflush_r+0xa>
 800775e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007760:	07d0      	lsls	r0, r2, #31
 8007762:	d404      	bmi.n	800776e <_fflush_r+0x32>
 8007764:	0599      	lsls	r1, r3, #22
 8007766:	d402      	bmi.n	800776e <_fflush_r+0x32>
 8007768:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800776a:	f7fe fb46 	bl	8005dfa <__retarget_lock_acquire_recursive>
 800776e:	4628      	mov	r0, r5
 8007770:	4621      	mov	r1, r4
 8007772:	f7ff ff63 	bl	800763c <__sflush_r>
 8007776:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007778:	4605      	mov	r5, r0
 800777a:	07da      	lsls	r2, r3, #31
 800777c:	d4e4      	bmi.n	8007748 <_fflush_r+0xc>
 800777e:	89a3      	ldrh	r3, [r4, #12]
 8007780:	059b      	lsls	r3, r3, #22
 8007782:	d4e1      	bmi.n	8007748 <_fflush_r+0xc>
 8007784:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007786:	f7fe fb39 	bl	8005dfc <__retarget_lock_release_recursive>
 800778a:	e7dd      	b.n	8007748 <_fflush_r+0xc>

0800778c <__swhatbuf_r>:
 800778c:	b570      	push	{r4, r5, r6, lr}
 800778e:	460c      	mov	r4, r1
 8007790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007794:	4615      	mov	r5, r2
 8007796:	2900      	cmp	r1, #0
 8007798:	461e      	mov	r6, r3
 800779a:	b096      	sub	sp, #88	@ 0x58
 800779c:	da0c      	bge.n	80077b8 <__swhatbuf_r+0x2c>
 800779e:	89a3      	ldrh	r3, [r4, #12]
 80077a0:	2100      	movs	r1, #0
 80077a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80077a6:	bf14      	ite	ne
 80077a8:	2340      	movne	r3, #64	@ 0x40
 80077aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80077ae:	2000      	movs	r0, #0
 80077b0:	6031      	str	r1, [r6, #0]
 80077b2:	602b      	str	r3, [r5, #0]
 80077b4:	b016      	add	sp, #88	@ 0x58
 80077b6:	bd70      	pop	{r4, r5, r6, pc}
 80077b8:	466a      	mov	r2, sp
 80077ba:	f000 f849 	bl	8007850 <_fstat_r>
 80077be:	2800      	cmp	r0, #0
 80077c0:	dbed      	blt.n	800779e <__swhatbuf_r+0x12>
 80077c2:	9901      	ldr	r1, [sp, #4]
 80077c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80077c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80077cc:	4259      	negs	r1, r3
 80077ce:	4159      	adcs	r1, r3
 80077d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077d4:	e7eb      	b.n	80077ae <__swhatbuf_r+0x22>

080077d6 <__smakebuf_r>:
 80077d6:	898b      	ldrh	r3, [r1, #12]
 80077d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077da:	079d      	lsls	r5, r3, #30
 80077dc:	4606      	mov	r6, r0
 80077de:	460c      	mov	r4, r1
 80077e0:	d507      	bpl.n	80077f2 <__smakebuf_r+0x1c>
 80077e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80077e6:	6023      	str	r3, [r4, #0]
 80077e8:	6123      	str	r3, [r4, #16]
 80077ea:	2301      	movs	r3, #1
 80077ec:	6163      	str	r3, [r4, #20]
 80077ee:	b003      	add	sp, #12
 80077f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077f2:	466a      	mov	r2, sp
 80077f4:	ab01      	add	r3, sp, #4
 80077f6:	f7ff ffc9 	bl	800778c <__swhatbuf_r>
 80077fa:	9f00      	ldr	r7, [sp, #0]
 80077fc:	4605      	mov	r5, r0
 80077fe:	4639      	mov	r1, r7
 8007800:	4630      	mov	r0, r6
 8007802:	f7ff f9cf 	bl	8006ba4 <_malloc_r>
 8007806:	b948      	cbnz	r0, 800781c <__smakebuf_r+0x46>
 8007808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800780c:	059a      	lsls	r2, r3, #22
 800780e:	d4ee      	bmi.n	80077ee <__smakebuf_r+0x18>
 8007810:	f023 0303 	bic.w	r3, r3, #3
 8007814:	f043 0302 	orr.w	r3, r3, #2
 8007818:	81a3      	strh	r3, [r4, #12]
 800781a:	e7e2      	b.n	80077e2 <__smakebuf_r+0xc>
 800781c:	89a3      	ldrh	r3, [r4, #12]
 800781e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007826:	81a3      	strh	r3, [r4, #12]
 8007828:	9b01      	ldr	r3, [sp, #4]
 800782a:	6020      	str	r0, [r4, #0]
 800782c:	b15b      	cbz	r3, 8007846 <__smakebuf_r+0x70>
 800782e:	4630      	mov	r0, r6
 8007830:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007834:	f000 f81e 	bl	8007874 <_isatty_r>
 8007838:	b128      	cbz	r0, 8007846 <__smakebuf_r+0x70>
 800783a:	89a3      	ldrh	r3, [r4, #12]
 800783c:	f023 0303 	bic.w	r3, r3, #3
 8007840:	f043 0301 	orr.w	r3, r3, #1
 8007844:	81a3      	strh	r3, [r4, #12]
 8007846:	89a3      	ldrh	r3, [r4, #12]
 8007848:	431d      	orrs	r5, r3
 800784a:	81a5      	strh	r5, [r4, #12]
 800784c:	e7cf      	b.n	80077ee <__smakebuf_r+0x18>
	...

08007850 <_fstat_r>:
 8007850:	b538      	push	{r3, r4, r5, lr}
 8007852:	2300      	movs	r3, #0
 8007854:	4d06      	ldr	r5, [pc, #24]	@ (8007870 <_fstat_r+0x20>)
 8007856:	4604      	mov	r4, r0
 8007858:	4608      	mov	r0, r1
 800785a:	4611      	mov	r1, r2
 800785c:	602b      	str	r3, [r5, #0]
 800785e:	f7fa fce1 	bl	8002224 <_fstat>
 8007862:	1c43      	adds	r3, r0, #1
 8007864:	d102      	bne.n	800786c <_fstat_r+0x1c>
 8007866:	682b      	ldr	r3, [r5, #0]
 8007868:	b103      	cbz	r3, 800786c <_fstat_r+0x1c>
 800786a:	6023      	str	r3, [r4, #0]
 800786c:	bd38      	pop	{r3, r4, r5, pc}
 800786e:	bf00      	nop
 8007870:	20000590 	.word	0x20000590

08007874 <_isatty_r>:
 8007874:	b538      	push	{r3, r4, r5, lr}
 8007876:	2300      	movs	r3, #0
 8007878:	4d05      	ldr	r5, [pc, #20]	@ (8007890 <_isatty_r+0x1c>)
 800787a:	4604      	mov	r4, r0
 800787c:	4608      	mov	r0, r1
 800787e:	602b      	str	r3, [r5, #0]
 8007880:	f7fa fcdf 	bl	8002242 <_isatty>
 8007884:	1c43      	adds	r3, r0, #1
 8007886:	d102      	bne.n	800788e <_isatty_r+0x1a>
 8007888:	682b      	ldr	r3, [r5, #0]
 800788a:	b103      	cbz	r3, 800788e <_isatty_r+0x1a>
 800788c:	6023      	str	r3, [r4, #0]
 800788e:	bd38      	pop	{r3, r4, r5, pc}
 8007890:	20000590 	.word	0x20000590

08007894 <_sbrk_r>:
 8007894:	b538      	push	{r3, r4, r5, lr}
 8007896:	2300      	movs	r3, #0
 8007898:	4d05      	ldr	r5, [pc, #20]	@ (80078b0 <_sbrk_r+0x1c>)
 800789a:	4604      	mov	r4, r0
 800789c:	4608      	mov	r0, r1
 800789e:	602b      	str	r3, [r5, #0]
 80078a0:	f7fa fce6 	bl	8002270 <_sbrk>
 80078a4:	1c43      	adds	r3, r0, #1
 80078a6:	d102      	bne.n	80078ae <_sbrk_r+0x1a>
 80078a8:	682b      	ldr	r3, [r5, #0]
 80078aa:	b103      	cbz	r3, 80078ae <_sbrk_r+0x1a>
 80078ac:	6023      	str	r3, [r4, #0]
 80078ae:	bd38      	pop	{r3, r4, r5, pc}
 80078b0:	20000590 	.word	0x20000590

080078b4 <memcpy>:
 80078b4:	440a      	add	r2, r1
 80078b6:	4291      	cmp	r1, r2
 80078b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80078bc:	d100      	bne.n	80078c0 <memcpy+0xc>
 80078be:	4770      	bx	lr
 80078c0:	b510      	push	{r4, lr}
 80078c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078c6:	4291      	cmp	r1, r2
 80078c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078cc:	d1f9      	bne.n	80078c2 <memcpy+0xe>
 80078ce:	bd10      	pop	{r4, pc}

080078d0 <__assert_func>:
 80078d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80078d2:	4614      	mov	r4, r2
 80078d4:	461a      	mov	r2, r3
 80078d6:	4b09      	ldr	r3, [pc, #36]	@ (80078fc <__assert_func+0x2c>)
 80078d8:	4605      	mov	r5, r0
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68d8      	ldr	r0, [r3, #12]
 80078de:	b954      	cbnz	r4, 80078f6 <__assert_func+0x26>
 80078e0:	4b07      	ldr	r3, [pc, #28]	@ (8007900 <__assert_func+0x30>)
 80078e2:	461c      	mov	r4, r3
 80078e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80078e8:	9100      	str	r1, [sp, #0]
 80078ea:	462b      	mov	r3, r5
 80078ec:	4905      	ldr	r1, [pc, #20]	@ (8007904 <__assert_func+0x34>)
 80078ee:	f000 f841 	bl	8007974 <fiprintf>
 80078f2:	f000 f851 	bl	8007998 <abort>
 80078f6:	4b04      	ldr	r3, [pc, #16]	@ (8007908 <__assert_func+0x38>)
 80078f8:	e7f4      	b.n	80078e4 <__assert_func+0x14>
 80078fa:	bf00      	nop
 80078fc:	20000018 	.word	0x20000018
 8007900:	08007fe6 	.word	0x08007fe6
 8007904:	08007fb8 	.word	0x08007fb8
 8007908:	08007fab 	.word	0x08007fab

0800790c <_calloc_r>:
 800790c:	b570      	push	{r4, r5, r6, lr}
 800790e:	fba1 5402 	umull	r5, r4, r1, r2
 8007912:	b93c      	cbnz	r4, 8007924 <_calloc_r+0x18>
 8007914:	4629      	mov	r1, r5
 8007916:	f7ff f945 	bl	8006ba4 <_malloc_r>
 800791a:	4606      	mov	r6, r0
 800791c:	b928      	cbnz	r0, 800792a <_calloc_r+0x1e>
 800791e:	2600      	movs	r6, #0
 8007920:	4630      	mov	r0, r6
 8007922:	bd70      	pop	{r4, r5, r6, pc}
 8007924:	220c      	movs	r2, #12
 8007926:	6002      	str	r2, [r0, #0]
 8007928:	e7f9      	b.n	800791e <_calloc_r+0x12>
 800792a:	462a      	mov	r2, r5
 800792c:	4621      	mov	r1, r4
 800792e:	f7fe f9e7 	bl	8005d00 <memset>
 8007932:	e7f5      	b.n	8007920 <_calloc_r+0x14>

08007934 <__ascii_mbtowc>:
 8007934:	b082      	sub	sp, #8
 8007936:	b901      	cbnz	r1, 800793a <__ascii_mbtowc+0x6>
 8007938:	a901      	add	r1, sp, #4
 800793a:	b142      	cbz	r2, 800794e <__ascii_mbtowc+0x1a>
 800793c:	b14b      	cbz	r3, 8007952 <__ascii_mbtowc+0x1e>
 800793e:	7813      	ldrb	r3, [r2, #0]
 8007940:	600b      	str	r3, [r1, #0]
 8007942:	7812      	ldrb	r2, [r2, #0]
 8007944:	1e10      	subs	r0, r2, #0
 8007946:	bf18      	it	ne
 8007948:	2001      	movne	r0, #1
 800794a:	b002      	add	sp, #8
 800794c:	4770      	bx	lr
 800794e:	4610      	mov	r0, r2
 8007950:	e7fb      	b.n	800794a <__ascii_mbtowc+0x16>
 8007952:	f06f 0001 	mvn.w	r0, #1
 8007956:	e7f8      	b.n	800794a <__ascii_mbtowc+0x16>

08007958 <__ascii_wctomb>:
 8007958:	4603      	mov	r3, r0
 800795a:	4608      	mov	r0, r1
 800795c:	b141      	cbz	r1, 8007970 <__ascii_wctomb+0x18>
 800795e:	2aff      	cmp	r2, #255	@ 0xff
 8007960:	d904      	bls.n	800796c <__ascii_wctomb+0x14>
 8007962:	228a      	movs	r2, #138	@ 0x8a
 8007964:	f04f 30ff 	mov.w	r0, #4294967295
 8007968:	601a      	str	r2, [r3, #0]
 800796a:	4770      	bx	lr
 800796c:	2001      	movs	r0, #1
 800796e:	700a      	strb	r2, [r1, #0]
 8007970:	4770      	bx	lr
	...

08007974 <fiprintf>:
 8007974:	b40e      	push	{r1, r2, r3}
 8007976:	b503      	push	{r0, r1, lr}
 8007978:	4601      	mov	r1, r0
 800797a:	ab03      	add	r3, sp, #12
 800797c:	4805      	ldr	r0, [pc, #20]	@ (8007994 <fiprintf+0x20>)
 800797e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007982:	6800      	ldr	r0, [r0, #0]
 8007984:	9301      	str	r3, [sp, #4]
 8007986:	f7ff fd41 	bl	800740c <_vfiprintf_r>
 800798a:	b002      	add	sp, #8
 800798c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007990:	b003      	add	sp, #12
 8007992:	4770      	bx	lr
 8007994:	20000018 	.word	0x20000018

08007998 <abort>:
 8007998:	2006      	movs	r0, #6
 800799a:	b508      	push	{r3, lr}
 800799c:	f000 f82c 	bl	80079f8 <raise>
 80079a0:	2001      	movs	r0, #1
 80079a2:	f7fa fc0c 	bl	80021be <_exit>

080079a6 <_raise_r>:
 80079a6:	291f      	cmp	r1, #31
 80079a8:	b538      	push	{r3, r4, r5, lr}
 80079aa:	4605      	mov	r5, r0
 80079ac:	460c      	mov	r4, r1
 80079ae:	d904      	bls.n	80079ba <_raise_r+0x14>
 80079b0:	2316      	movs	r3, #22
 80079b2:	6003      	str	r3, [r0, #0]
 80079b4:	f04f 30ff 	mov.w	r0, #4294967295
 80079b8:	bd38      	pop	{r3, r4, r5, pc}
 80079ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80079bc:	b112      	cbz	r2, 80079c4 <_raise_r+0x1e>
 80079be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079c2:	b94b      	cbnz	r3, 80079d8 <_raise_r+0x32>
 80079c4:	4628      	mov	r0, r5
 80079c6:	f000 f831 	bl	8007a2c <_getpid_r>
 80079ca:	4622      	mov	r2, r4
 80079cc:	4601      	mov	r1, r0
 80079ce:	4628      	mov	r0, r5
 80079d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079d4:	f000 b818 	b.w	8007a08 <_kill_r>
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d00a      	beq.n	80079f2 <_raise_r+0x4c>
 80079dc:	1c59      	adds	r1, r3, #1
 80079de:	d103      	bne.n	80079e8 <_raise_r+0x42>
 80079e0:	2316      	movs	r3, #22
 80079e2:	6003      	str	r3, [r0, #0]
 80079e4:	2001      	movs	r0, #1
 80079e6:	e7e7      	b.n	80079b8 <_raise_r+0x12>
 80079e8:	2100      	movs	r1, #0
 80079ea:	4620      	mov	r0, r4
 80079ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80079f0:	4798      	blx	r3
 80079f2:	2000      	movs	r0, #0
 80079f4:	e7e0      	b.n	80079b8 <_raise_r+0x12>
	...

080079f8 <raise>:
 80079f8:	4b02      	ldr	r3, [pc, #8]	@ (8007a04 <raise+0xc>)
 80079fa:	4601      	mov	r1, r0
 80079fc:	6818      	ldr	r0, [r3, #0]
 80079fe:	f7ff bfd2 	b.w	80079a6 <_raise_r>
 8007a02:	bf00      	nop
 8007a04:	20000018 	.word	0x20000018

08007a08 <_kill_r>:
 8007a08:	b538      	push	{r3, r4, r5, lr}
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	4d06      	ldr	r5, [pc, #24]	@ (8007a28 <_kill_r+0x20>)
 8007a0e:	4604      	mov	r4, r0
 8007a10:	4608      	mov	r0, r1
 8007a12:	4611      	mov	r1, r2
 8007a14:	602b      	str	r3, [r5, #0]
 8007a16:	f7fa fbc2 	bl	800219e <_kill>
 8007a1a:	1c43      	adds	r3, r0, #1
 8007a1c:	d102      	bne.n	8007a24 <_kill_r+0x1c>
 8007a1e:	682b      	ldr	r3, [r5, #0]
 8007a20:	b103      	cbz	r3, 8007a24 <_kill_r+0x1c>
 8007a22:	6023      	str	r3, [r4, #0]
 8007a24:	bd38      	pop	{r3, r4, r5, pc}
 8007a26:	bf00      	nop
 8007a28:	20000590 	.word	0x20000590

08007a2c <_getpid_r>:
 8007a2c:	f7fa bbb0 	b.w	8002190 <_getpid>

08007a30 <_init>:
 8007a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a32:	bf00      	nop
 8007a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a36:	bc08      	pop	{r3}
 8007a38:	469e      	mov	lr, r3
 8007a3a:	4770      	bx	lr

08007a3c <_fini>:
 8007a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3e:	bf00      	nop
 8007a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a42:	bc08      	pop	{r3}
 8007a44:	469e      	mov	lr, r3
 8007a46:	4770      	bx	lr
