# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ModelTest_v2.srcs/sources_1/ip/blk_mem_act/sim/blk_mem_act.v" \
"../../../../ModelTest_v2.srcs/sources_1/ip/blk_mem_kernel/sim/blk_mem_kernel.v" \
"../../../../ModelTest_v2.srcs/sources_1/ip/blk_mem_increase_buf/sim/blk_mem_increase_buf.v" \
"../../../../ModelTest_v2.srcs/sources_1/ip/blk_mem_cl_kernel_buf/sim/blk_mem_cl_kernel_buf.v" \
"../../../../ModelTest_v2.srcs/sources_1/ip/blk_mem_cl_act_buf/sim/blk_mem_cl_act_buf.v" \
"../../../../ModelTest_v2.srcs/sources_1/ip/blk_mem_input_buffer/sim/blk_mem_input_buffer.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/ActivePipeline.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/ControlPipeline.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/PaddingArray.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/ReluQuantization.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/ShiftArray.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/add_unit.v" \
"../../../../ModelTest_v2.srcs/sources_1/imports/new/mult_unit_v2.v" \
"../../../../ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
