#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x1247702f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12476f500 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x1247c7970_0 .net "active", 0 0, L_0x1247d1220;  1 drivers
v0x1247c7a20_0 .var "clk", 0 0;
v0x1247c7b30_0 .var "clk_enable", 0 0;
v0x1247c7bc0_0 .net "data_address", 31 0, v0x1247c5750_0;  1 drivers
v0x1247c7c50_0 .net "data_read", 0 0, L_0x1247d06b0;  1 drivers
v0x1247c7ce0_0 .var "data_readdata", 31 0;
v0x1247c7d70_0 .net "data_write", 0 0, L_0x1247d0190;  1 drivers
v0x1247c7e00_0 .net "data_writedata", 31 0, v0x1247be0a0_0;  1 drivers
v0x1247c7ed0_0 .net "instr_address", 31 0, L_0x1247d1350;  1 drivers
v0x1247c7fe0_0 .var "instr_readdata", 31 0;
v0x1247c8070_0 .net "register_v0", 31 0, L_0x1247cea20;  1 drivers
v0x1247c8140_0 .var "reset", 0 0;
S_0x12476f190 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x12476f500;
 .timescale 0 0;
v0x1247237f0_0 .var "imm", 15 0;
v0x1247bb110_0 .var "imm_instr", 31 0;
v0x1247bb1b0_0 .var "opcode", 5 0;
v0x1247bb260_0 .var "rs", 4 0;
v0x1247bb310_0 .var "rt", 4 0;
E_0x1247a3090 .event posedge, v0x1247be410_0;
S_0x1247bb400 .scope module, "dut" "mips_cpu_harvard" 3 113, 4 1 0, S_0x12476f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1247c97e0 .functor OR 1, L_0x1247c9490, L_0x1247c96a0, C4<0>, C4<0>;
L_0x1247c98d0 .functor BUFZ 1, L_0x1247c8f80, C4<0>, C4<0>, C4<0>;
L_0x1247c9c60 .functor BUFZ 1, L_0x1247c90a0, C4<0>, C4<0>, C4<0>;
L_0x1247c9db0 .functor AND 1, L_0x1247c8f80, L_0x1247c9f00, C4<1>, C4<1>;
L_0x1247ca0a0 .functor OR 1, L_0x1247c9db0, L_0x1247c9e20, C4<0>, C4<0>;
L_0x1247ca1e0 .functor OR 1, L_0x1247ca0a0, L_0x1247c9b80, C4<0>, C4<0>;
L_0x1247ca2d0 .functor OR 1, L_0x1247ca1e0, L_0x1247cb8d0, C4<0>, C4<0>;
L_0x1247ca3c0 .functor OR 1, L_0x1247ca2d0, L_0x1247cb370, C4<0>, C4<0>;
L_0x1247ca7a0 .functor AND 1, L_0x1247ca3c0, L_0x1247ca5d0, C4<1>, C4<1>;
L_0x1247cb280 .functor AND 1, L_0x1247cae70, L_0x1247caf30, C4<1>, C4<1>;
L_0x1247cb370 .functor OR 1, L_0x1247cab60, L_0x1247cb280, C4<0>, C4<0>;
L_0x1247cb8d0 .functor AND 1, L_0x1247cb0f0, L_0x1247cb5a0, C4<1>, C4<1>;
L_0x1247cbe50 .functor OR 1, L_0x1247cb7a0, L_0x1247cbae0, C4<0>, C4<0>;
L_0x1247cc510 .functor OR 1, L_0x1247cc250, L_0x1247cc470, C4<0>, C4<0>;
L_0x1247cc800 .functor AND 1, L_0x1247c9a20, L_0x1247cc510, C4<1>, C4<1>;
L_0x1247cca10 .functor OR 1, L_0x1247cc640, L_0x1247ccb60, C4<0>, C4<0>;
L_0x1247cd020 .functor OR 1, L_0x1247cca10, L_0x1247cad70, C4<0>, C4<0>;
L_0x1247cd120 .functor AND 1, L_0x1247c8f80, L_0x1247cd020, C4<1>, C4<1>;
L_0x1247ccc40 .functor AND 1, L_0x1247c8f80, L_0x1247cd1d0, C4<1>, C4<1>;
L_0x1247cd4c0 .functor AND 1, L_0x1247c8f80, L_0x1247cd420, C4<1>, C4<1>;
L_0x1247cdb30 .functor AND 1, v0x1247c5630_0, v0x1247c7670_0, C4<1>, C4<1>;
L_0x1247cdbe0 .functor AND 1, L_0x1247cdb30, L_0x1247ca7a0, C4<1>, C4<1>;
L_0x1247cdd10 .functor OR 1, L_0x1247cb370, L_0x1247cb8d0, C4<0>, C4<0>;
L_0x1247cea90 .functor BUFZ 32, L_0x1247ce6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1247ceb80 .functor BUFZ 32, L_0x1247ce970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1247cfa90 .functor AND 1, v0x1247c7b30_0, L_0x1247cd120, C4<1>, C4<1>;
L_0x1247cfb00 .functor AND 1, L_0x1247cfa90, v0x1247c5630_0, C4<1>, C4<1>;
L_0x1247ce3d0 .functor AND 1, L_0x1247cfb00, L_0x1247cfd30, C4<1>, C4<1>;
L_0x1247cffb0 .functor AND 1, v0x1247c5630_0, v0x1247c7670_0, C4<1>, C4<1>;
L_0x1247d0190 .functor AND 1, L_0x1247cffb0, L_0x1247ca900, C4<1>, C4<1>;
L_0x1247cfdd0 .functor OR 1, L_0x1247d0240, L_0x1247d02e0, C4<0>, C4<0>;
L_0x1247d00a0 .functor AND 1, L_0x1247cfdd0, L_0x1247cfec0, C4<1>, C4<1>;
L_0x1247d06b0 .functor OR 1, L_0x1247c9b80, L_0x1247d00a0, C4<0>, C4<0>;
L_0x1247d1220 .functor BUFZ 1, v0x1247c5630_0, C4<0>, C4<0>, C4<0>;
L_0x1247d1350 .functor BUFZ 32, v0x1247c56c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1247c0450_0 .net *"_ivl_100", 31 0, L_0x1247cac80;  1 drivers
L_0x1180784d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c04e0_0 .net *"_ivl_103", 30 0, L_0x1180784d8;  1 drivers
L_0x118078520 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1247c0570_0 .net/2u *"_ivl_104", 31 0, L_0x118078520;  1 drivers
v0x1247c0600_0 .net *"_ivl_106", 0 0, L_0x1247caf30;  1 drivers
v0x1247c0690_0 .net *"_ivl_109", 0 0, L_0x1247cb280;  1 drivers
v0x1247c0720_0 .net *"_ivl_112", 31 0, L_0x1247cb500;  1 drivers
L_0x118078568 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c07d0_0 .net *"_ivl_115", 25 0, L_0x118078568;  1 drivers
L_0x1180785b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c0880_0 .net/2u *"_ivl_116", 31 0, L_0x1180785b0;  1 drivers
v0x1247c0930_0 .net *"_ivl_118", 0 0, L_0x1247cb0f0;  1 drivers
L_0x1180780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1247c0a40_0 .net/2u *"_ivl_12", 5 0, L_0x1180780a0;  1 drivers
v0x1247c0ae0_0 .net *"_ivl_121", 5 0, L_0x1247cb700;  1 drivers
L_0x1180785f8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1247c0b90_0 .net/2u *"_ivl_122", 5 0, L_0x1180785f8;  1 drivers
v0x1247c0c40_0 .net *"_ivl_124", 0 0, L_0x1247cb5a0;  1 drivers
v0x1247c0ce0_0 .net *"_ivl_128", 31 0, L_0x1247cba00;  1 drivers
L_0x118078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c0d90_0 .net *"_ivl_131", 25 0, L_0x118078640;  1 drivers
L_0x118078688 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1247c0e40_0 .net/2u *"_ivl_132", 31 0, L_0x118078688;  1 drivers
v0x1247c0ef0_0 .net *"_ivl_134", 0 0, L_0x1247cb7a0;  1 drivers
v0x1247c1080_0 .net *"_ivl_136", 31 0, L_0x1247cbc20;  1 drivers
L_0x1180786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c1110_0 .net *"_ivl_139", 25 0, L_0x1180786d0;  1 drivers
L_0x118078718 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1247c11b0_0 .net/2u *"_ivl_140", 31 0, L_0x118078718;  1 drivers
v0x1247c1260_0 .net *"_ivl_142", 0 0, L_0x1247cbae0;  1 drivers
v0x1247c1300_0 .net *"_ivl_146", 31 0, L_0x1247cbfb0;  1 drivers
L_0x118078760 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c13b0_0 .net *"_ivl_149", 25 0, L_0x118078760;  1 drivers
L_0x1180787a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c1460_0 .net/2u *"_ivl_150", 31 0, L_0x1180787a8;  1 drivers
v0x1247c1510_0 .net *"_ivl_152", 0 0, L_0x1247c9a20;  1 drivers
v0x1247c15b0_0 .net *"_ivl_155", 5 0, L_0x1247cbd00;  1 drivers
L_0x1180787f0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1247c1660_0 .net/2u *"_ivl_156", 5 0, L_0x1180787f0;  1 drivers
v0x1247c1710_0 .net *"_ivl_158", 0 0, L_0x1247cc250;  1 drivers
L_0x1180780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1247c17b0_0 .net/2u *"_ivl_16", 5 0, L_0x1180780e8;  1 drivers
v0x1247c1860_0 .net *"_ivl_161", 5 0, L_0x1247cc5a0;  1 drivers
L_0x118078838 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1247c1910_0 .net/2u *"_ivl_162", 5 0, L_0x118078838;  1 drivers
v0x1247c19c0_0 .net *"_ivl_164", 0 0, L_0x1247cc470;  1 drivers
v0x1247c1a60_0 .net *"_ivl_167", 0 0, L_0x1247cc510;  1 drivers
v0x1247c0f90_0 .net *"_ivl_171", 1 0, L_0x1247cc970;  1 drivers
L_0x118078880 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1247c1cf0_0 .net/2u *"_ivl_172", 1 0, L_0x118078880;  1 drivers
v0x1247c1d80_0 .net *"_ivl_174", 0 0, L_0x1247cc640;  1 drivers
L_0x1180788c8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1247c1e10_0 .net/2u *"_ivl_176", 5 0, L_0x1180788c8;  1 drivers
v0x1247c1eb0_0 .net *"_ivl_178", 0 0, L_0x1247ccb60;  1 drivers
v0x1247c1f50_0 .net *"_ivl_181", 0 0, L_0x1247cca10;  1 drivers
L_0x118078910 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1247c1ff0_0 .net/2u *"_ivl_182", 5 0, L_0x118078910;  1 drivers
v0x1247c20a0_0 .net *"_ivl_184", 0 0, L_0x1247cad70;  1 drivers
v0x1247c2140_0 .net *"_ivl_187", 0 0, L_0x1247cd020;  1 drivers
L_0x118078958 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1247c21e0_0 .net/2u *"_ivl_190", 5 0, L_0x118078958;  1 drivers
v0x1247c2290_0 .net *"_ivl_192", 0 0, L_0x1247cd1d0;  1 drivers
L_0x1180789a0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1247c2330_0 .net/2u *"_ivl_196", 5 0, L_0x1180789a0;  1 drivers
v0x1247c23e0_0 .net *"_ivl_198", 0 0, L_0x1247cd420;  1 drivers
v0x1247c2480_0 .net *"_ivl_20", 31 0, L_0x1247c92f0;  1 drivers
L_0x1180789e8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1247c2530_0 .net/2u *"_ivl_206", 4 0, L_0x1180789e8;  1 drivers
v0x1247c25e0_0 .net *"_ivl_209", 4 0, L_0x1247cd790;  1 drivers
v0x1247c2690_0 .net *"_ivl_211", 4 0, L_0x1247cd610;  1 drivers
v0x1247c2740_0 .net *"_ivl_212", 4 0, L_0x1247cd6b0;  1 drivers
v0x1247c27f0_0 .net *"_ivl_217", 0 0, L_0x1247cdb30;  1 drivers
v0x1247c2890_0 .net *"_ivl_221", 0 0, L_0x1247cdd10;  1 drivers
L_0x118078a30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1247c2930_0 .net/2u *"_ivl_222", 31 0, L_0x118078a30;  1 drivers
v0x1247c29e0_0 .net *"_ivl_224", 31 0, L_0x1247cccf0;  1 drivers
v0x1247c2a90_0 .net *"_ivl_226", 31 0, L_0x1247cd830;  1 drivers
v0x1247c2b40_0 .net *"_ivl_228", 31 0, L_0x1247ce0d0;  1 drivers
L_0x118078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c2bf0_0 .net *"_ivl_23", 25 0, L_0x118078130;  1 drivers
v0x1247c2ca0_0 .net *"_ivl_230", 31 0, L_0x1247cdf40;  1 drivers
v0x1247c2d50_0 .net *"_ivl_239", 0 0, L_0x1247cfa90;  1 drivers
L_0x118078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1247c2df0_0 .net/2u *"_ivl_24", 31 0, L_0x118078178;  1 drivers
v0x1247c2ea0_0 .net *"_ivl_241", 0 0, L_0x1247cfb00;  1 drivers
v0x1247c2f40_0 .net *"_ivl_242", 31 0, L_0x1247cfc90;  1 drivers
L_0x118078b50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c2ff0_0 .net *"_ivl_245", 30 0, L_0x118078b50;  1 drivers
L_0x118078b98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1247c30a0_0 .net/2u *"_ivl_246", 31 0, L_0x118078b98;  1 drivers
v0x1247c1b10_0 .net *"_ivl_248", 0 0, L_0x1247cfd30;  1 drivers
v0x1247c1bb0_0 .net *"_ivl_253", 0 0, L_0x1247cffb0;  1 drivers
L_0x118078be0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1247c1c50_0 .net/2u *"_ivl_256", 5 0, L_0x118078be0;  1 drivers
v0x1247c3140_0 .net *"_ivl_26", 0 0, L_0x1247c9490;  1 drivers
L_0x118078c28 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1247c31e0_0 .net/2u *"_ivl_260", 5 0, L_0x118078c28;  1 drivers
v0x1247c3290_0 .net *"_ivl_267", 0 0, L_0x1247cfec0;  1 drivers
v0x1247c3330_0 .net *"_ivl_269", 0 0, L_0x1247d00a0;  1 drivers
L_0x118078c70 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x1247c33d0_0 .net/2u *"_ivl_272", 5 0, L_0x118078c70;  1 drivers
L_0x118078cb8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1247c3480_0 .net/2u *"_ivl_276", 5 0, L_0x118078cb8;  1 drivers
v0x1247c3530_0 .net *"_ivl_28", 31 0, L_0x1247c95b0;  1 drivers
v0x1247c35e0_0 .net *"_ivl_281", 15 0, L_0x1247d0cb0;  1 drivers
v0x1247c3690_0 .net *"_ivl_282", 17 0, L_0x1247d0870;  1 drivers
L_0x118078d48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1247c3740_0 .net *"_ivl_285", 1 0, L_0x118078d48;  1 drivers
v0x1247c37f0_0 .net *"_ivl_288", 15 0, L_0x1247d09d0;  1 drivers
L_0x118078d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1247c38a0_0 .net *"_ivl_290", 1 0, L_0x118078d90;  1 drivers
v0x1247c3950_0 .net *"_ivl_293", 0 0, L_0x1247d0ed0;  1 drivers
L_0x118078dd8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1247c3a00_0 .net/2u *"_ivl_294", 13 0, L_0x118078dd8;  1 drivers
L_0x118078e20 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c3ab0_0 .net/2u *"_ivl_296", 13 0, L_0x118078e20;  1 drivers
v0x1247c3b60_0 .net *"_ivl_298", 13 0, L_0x1247d0fc0;  1 drivers
L_0x1180781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c3c10_0 .net *"_ivl_31", 25 0, L_0x1180781c0;  1 drivers
L_0x118078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1247c3cc0_0 .net/2u *"_ivl_32", 31 0, L_0x118078208;  1 drivers
v0x1247c3d70_0 .net *"_ivl_34", 0 0, L_0x1247c96a0;  1 drivers
v0x1247c3e10_0 .net *"_ivl_4", 31 0, L_0x1247c8e50;  1 drivers
v0x1247c3ec0_0 .net *"_ivl_41", 2 0, L_0x1247c9980;  1 drivers
L_0x118078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1247c3f70_0 .net/2u *"_ivl_42", 2 0, L_0x118078250;  1 drivers
v0x1247c4020_0 .net *"_ivl_49", 2 0, L_0x1247c9d10;  1 drivers
L_0x118078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1247c40d0_0 .net/2u *"_ivl_50", 2 0, L_0x118078298;  1 drivers
v0x1247c4180_0 .net *"_ivl_55", 0 0, L_0x1247c9f00;  1 drivers
v0x1247c4220_0 .net *"_ivl_57", 0 0, L_0x1247c9db0;  1 drivers
v0x1247c42c0_0 .net *"_ivl_59", 0 0, L_0x1247ca0a0;  1 drivers
v0x1247c4360_0 .net *"_ivl_61", 0 0, L_0x1247ca1e0;  1 drivers
v0x1247c4400_0 .net *"_ivl_63", 0 0, L_0x1247ca2d0;  1 drivers
v0x1247c44a0_0 .net *"_ivl_65", 0 0, L_0x1247ca3c0;  1 drivers
v0x1247c4540_0 .net *"_ivl_66", 31 0, L_0x1247ca490;  1 drivers
L_0x1180782e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c45f0_0 .net *"_ivl_69", 30 0, L_0x1180782e0;  1 drivers
L_0x118078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c46a0_0 .net *"_ivl_7", 25 0, L_0x118078010;  1 drivers
L_0x118078328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c4750_0 .net/2u *"_ivl_70", 31 0, L_0x118078328;  1 drivers
v0x1247c4800_0 .net *"_ivl_72", 0 0, L_0x1247ca5d0;  1 drivers
v0x1247c48a0_0 .net *"_ivl_77", 2 0, L_0x1247ca860;  1 drivers
L_0x118078370 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1247c4950_0 .net/2u *"_ivl_78", 2 0, L_0x118078370;  1 drivers
L_0x118078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c4a00_0 .net/2u *"_ivl_8", 31 0, L_0x118078058;  1 drivers
v0x1247c4ab0_0 .net *"_ivl_82", 31 0, L_0x1247caac0;  1 drivers
L_0x1180783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c4b60_0 .net *"_ivl_85", 25 0, L_0x1180783b8;  1 drivers
L_0x118078400 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1247c4c10_0 .net/2u *"_ivl_86", 31 0, L_0x118078400;  1 drivers
v0x1247c4cc0_0 .net *"_ivl_88", 0 0, L_0x1247cab60;  1 drivers
v0x1247c4d60_0 .net *"_ivl_90", 31 0, L_0x1247caa20;  1 drivers
L_0x118078448 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247c4e10_0 .net *"_ivl_93", 25 0, L_0x118078448;  1 drivers
L_0x118078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1247c4ec0_0 .net/2u *"_ivl_94", 31 0, L_0x118078490;  1 drivers
v0x1247c4f70_0 .net *"_ivl_96", 0 0, L_0x1247cae70;  1 drivers
v0x1247c5010_0 .net *"_ivl_99", 0 0, L_0x1247caff0;  1 drivers
v0x1247c50c0_0 .net "active", 0 0, L_0x1247d1220;  alias, 1 drivers
v0x1247c5160_0 .net "alu_op1", 31 0, L_0x1247cea90;  1 drivers
v0x1247c5200_0 .net "alu_op2", 31 0, L_0x1247ceb80;  1 drivers
v0x1247c52a0_0 .net "alui_instr", 0 0, L_0x1247c9e20;  1 drivers
v0x1247c5340_0 .net "b_flag", 0 0, v0x1247bc080_0;  1 drivers
v0x1247c53f0_0 .net "b_imm", 17 0, L_0x1247d0d70;  1 drivers
v0x1247c5480_0 .net "b_offset", 31 0, L_0x1247d1140;  1 drivers
v0x1247c5510_0 .net "clk", 0 0, v0x1247c7a20_0;  1 drivers
v0x1247c55a0_0 .net "clk_enable", 0 0, v0x1247c7b30_0;  1 drivers
v0x1247c5630_0 .var "cpu_active", 0 0;
v0x1247c56c0_0 .var "curr_addr", 31 0;
v0x1247c5750_0 .var "data_address", 31 0;
v0x1247c57f0_0 .net "data_read", 0 0, L_0x1247d06b0;  alias, 1 drivers
v0x1247c5890_0 .net "data_readdata", 31 0, v0x1247c7ce0_0;  1 drivers
v0x1247c5970_0 .net "data_write", 0 0, L_0x1247d0190;  alias, 1 drivers
v0x1247c5a10_0 .net "data_writedata", 31 0, v0x1247be0a0_0;  alias, 1 drivers
v0x1247c5ab0_0 .var "delay_slot", 31 0;
v0x1247c5b50_0 .net "effective_addr", 31 0, v0x1247bc440_0;  1 drivers
v0x1247c5bf0_0 .net "funct_code", 5 0, L_0x1247c8db0;  1 drivers
v0x1247c5ca0_0 .net "hi_out", 31 0, v0x1247be4a0_0;  1 drivers
v0x1247c5d60_0 .net "hl_reg_enable", 0 0, L_0x1247ce3d0;  1 drivers
v0x1247c5e30_0 .net "instr_address", 31 0, L_0x1247d1350;  alias, 1 drivers
v0x1247c5ed0_0 .net "instr_opcode", 5 0, L_0x1247c8c50;  1 drivers
v0x1247c5f70_0 .net "instr_readdata", 31 0, v0x1247c7fe0_0;  1 drivers
v0x1247c6040_0 .net "j_imm", 0 0, L_0x1247cbe50;  1 drivers
v0x1247c60e0_0 .net "j_reg", 0 0, L_0x1247cc800;  1 drivers
v0x1247c6180_0 .net "link_const", 0 0, L_0x1247cb370;  1 drivers
v0x1247c6220_0 .net "link_reg", 0 0, L_0x1247cb8d0;  1 drivers
v0x1247c62c0_0 .net "lo_out", 31 0, v0x1247bebb0_0;  1 drivers
v0x1247c6360_0 .net "load_data", 31 0, v0x1247bd4f0_0;  1 drivers
v0x1247c6410_0 .net "load_instr", 0 0, L_0x1247c9b80;  1 drivers
v0x1247c64a0_0 .net "lw", 0 0, L_0x1247c90a0;  1 drivers
v0x1247c6540_0 .net "lwl", 0 0, L_0x1247d05b0;  1 drivers
v0x1247c65e0_0 .net "lwr", 0 0, L_0x1247d03c0;  1 drivers
v0x1247c6680_0 .net "mem_to_reg", 0 0, L_0x1247c9c60;  1 drivers
v0x1247c6720_0 .net "mfhi", 0 0, L_0x1247ccc40;  1 drivers
v0x1247c67c0_0 .net "mflo", 0 0, L_0x1247cd4c0;  1 drivers
v0x1247c6860_0 .net "movefrom", 0 0, L_0x1247c97e0;  1 drivers
v0x1247c6900_0 .net "muldiv", 0 0, L_0x1247cd120;  1 drivers
v0x1247c69a0_0 .var "next_delay_slot", 31 0;
v0x1247c6a50_0 .net "partial_store", 0 0, L_0x1247cfdd0;  1 drivers
v0x1247c6af0_0 .net "r_format", 0 0, L_0x1247c8f80;  1 drivers
v0x1247c6b90_0 .net "reg_a_read_data", 31 0, L_0x1247ce6c0;  1 drivers
v0x1247c6c50_0 .net "reg_a_read_index", 4 0, L_0x1247cd530;  1 drivers
v0x1247c6d00_0 .net "reg_b_read_data", 31 0, L_0x1247ce970;  1 drivers
v0x1247c6dd0_0 .net "reg_b_read_index", 4 0, L_0x1247cd2b0;  1 drivers
v0x1247c6e70_0 .net "reg_dst", 0 0, L_0x1247c98d0;  1 drivers
v0x1247c6f00_0 .net "reg_write", 0 0, L_0x1247ca7a0;  1 drivers
v0x1247c6fa0_0 .net "reg_write_data", 31 0, L_0x1247ce330;  1 drivers
v0x1247c7060_0 .net "reg_write_enable", 0 0, L_0x1247cdbe0;  1 drivers
v0x1247c7110_0 .net "reg_write_index", 4 0, L_0x1247cd9d0;  1 drivers
v0x1247c71c0_0 .net "register_v0", 31 0, L_0x1247cea20;  alias, 1 drivers
v0x1247c7270_0 .net "reset", 0 0, v0x1247c8140_0;  1 drivers
v0x1247c7300_0 .net "result", 31 0, v0x1247bc890_0;  1 drivers
v0x1247c73b0_0 .net "result_hi", 31 0, v0x1247bc230_0;  1 drivers
v0x1247c7480_0 .net "result_lo", 31 0, v0x1247bc390_0;  1 drivers
v0x1247c7550_0 .net "sb", 0 0, L_0x1247d0240;  1 drivers
v0x1247c75e0_0 .net "sh", 0 0, L_0x1247d02e0;  1 drivers
v0x1247c7670_0 .var "state", 0 0;
v0x1247c7710_0 .net "store_instr", 0 0, L_0x1247ca900;  1 drivers
v0x1247c77b0_0 .net "sw", 0 0, L_0x1247c9210;  1 drivers
E_0x1247bb750/0 .event edge, v0x1247bc080_0, v0x1247c5ab0_0, v0x1247c5480_0, v0x1247c6040_0;
E_0x1247bb750/1 .event edge, v0x1247bc2e0_0, v0x1247c60e0_0, v0x1247bf870_0, v0x1247c56c0_0;
E_0x1247bb750 .event/or E_0x1247bb750/0, E_0x1247bb750/1;
E_0x1247bb7c0 .event edge, v0x1247c6540_0, v0x1247c65e0_0, v0x1247bdda0_0, v0x1247bc440_0;
L_0x1247c8c50 .part v0x1247c7fe0_0, 26, 6;
L_0x1247c8db0 .part v0x1247c7fe0_0, 0, 6;
L_0x1247c8e50 .concat [ 6 26 0 0], L_0x1247c8c50, L_0x118078010;
L_0x1247c8f80 .cmp/eq 32, L_0x1247c8e50, L_0x118078058;
L_0x1247c90a0 .cmp/eq 6, L_0x1247c8c50, L_0x1180780a0;
L_0x1247c9210 .cmp/eq 6, L_0x1247c8c50, L_0x1180780e8;
L_0x1247c92f0 .concat [ 6 26 0 0], L_0x1247c8c50, L_0x118078130;
L_0x1247c9490 .cmp/eq 32, L_0x1247c92f0, L_0x118078178;
L_0x1247c95b0 .concat [ 6 26 0 0], L_0x1247c8c50, L_0x1180781c0;
L_0x1247c96a0 .cmp/eq 32, L_0x1247c95b0, L_0x118078208;
L_0x1247c9980 .part L_0x1247c8c50, 3, 3;
L_0x1247c9b80 .cmp/eq 3, L_0x1247c9980, L_0x118078250;
L_0x1247c9d10 .part L_0x1247c8c50, 3, 3;
L_0x1247c9e20 .cmp/eq 3, L_0x1247c9d10, L_0x118078298;
L_0x1247c9f00 .reduce/nor L_0x1247cd120;
L_0x1247ca490 .concat [ 1 31 0 0], v0x1247c7670_0, L_0x1180782e0;
L_0x1247ca5d0 .cmp/eq 32, L_0x1247ca490, L_0x118078328;
L_0x1247ca860 .part L_0x1247c8c50, 3, 3;
L_0x1247ca900 .cmp/eq 3, L_0x1247ca860, L_0x118078370;
L_0x1247caac0 .concat [ 6 26 0 0], L_0x1247c8c50, L_0x1180783b8;
L_0x1247cab60 .cmp/eq 32, L_0x1247caac0, L_0x118078400;
L_0x1247caa20 .concat [ 6 26 0 0], L_0x1247c8c50, L_0x118078448;
L_0x1247cae70 .cmp/eq 32, L_0x1247caa20, L_0x118078490;
L_0x1247caff0 .part v0x1247c7fe0_0, 20, 1;
L_0x1247cac80 .concat [ 1 31 0 0], L_0x1247caff0, L_0x1180784d8;
L_0x1247caf30 .cmp/eq 32, L_0x1247cac80, L_0x118078520;
L_0x1247cb500 .concat [ 6 26 0 0], L_0x1247c8c50, L_0x118078568;
L_0x1247cb0f0 .cmp/eq 32, L_0x1247cb500, L_0x1180785b0;
L_0x1247cb700 .part v0x1247c7fe0_0, 0, 6;
L_0x1247cb5a0 .cmp/eq 6, L_0x1247cb700, L_0x1180785f8;
L_0x1247cba00 .concat [ 6 26 0 0], L_0x1247c8c50, L_0x118078640;
L_0x1247cb7a0 .cmp/eq 32, L_0x1247cba00, L_0x118078688;
L_0x1247cbc20 .concat [ 6 26 0 0], L_0x1247c8c50, L_0x1180786d0;
L_0x1247cbae0 .cmp/eq 32, L_0x1247cbc20, L_0x118078718;
L_0x1247cbfb0 .concat [ 6 26 0 0], L_0x1247c8c50, L_0x118078760;
L_0x1247c9a20 .cmp/eq 32, L_0x1247cbfb0, L_0x1180787a8;
L_0x1247cbd00 .part v0x1247c7fe0_0, 0, 6;
L_0x1247cc250 .cmp/eq 6, L_0x1247cbd00, L_0x1180787f0;
L_0x1247cc5a0 .part v0x1247c7fe0_0, 0, 6;
L_0x1247cc470 .cmp/eq 6, L_0x1247cc5a0, L_0x118078838;
L_0x1247cc970 .part L_0x1247c8db0, 3, 2;
L_0x1247cc640 .cmp/eq 2, L_0x1247cc970, L_0x118078880;
L_0x1247ccb60 .cmp/eq 6, L_0x1247c8db0, L_0x1180788c8;
L_0x1247cad70 .cmp/eq 6, L_0x1247c8db0, L_0x118078910;
L_0x1247cd1d0 .cmp/eq 6, L_0x1247c8db0, L_0x118078958;
L_0x1247cd420 .cmp/eq 6, L_0x1247c8db0, L_0x1180789a0;
L_0x1247cd530 .part v0x1247c7fe0_0, 21, 5;
L_0x1247cd2b0 .part v0x1247c7fe0_0, 16, 5;
L_0x1247cd790 .part v0x1247c7fe0_0, 11, 5;
L_0x1247cd610 .part v0x1247c7fe0_0, 16, 5;
L_0x1247cd6b0 .functor MUXZ 5, L_0x1247cd610, L_0x1247cd790, L_0x1247c98d0, C4<>;
L_0x1247cd9d0 .functor MUXZ 5, L_0x1247cd6b0, L_0x1180789e8, L_0x1247cb370, C4<>;
L_0x1247cccf0 .arith/sum 32, v0x1247c5ab0_0, L_0x118078a30;
L_0x1247cd830 .functor MUXZ 32, v0x1247bc890_0, v0x1247bd4f0_0, L_0x1247c9c60, C4<>;
L_0x1247ce0d0 .functor MUXZ 32, L_0x1247cd830, v0x1247bebb0_0, L_0x1247cd4c0, C4<>;
L_0x1247cdf40 .functor MUXZ 32, L_0x1247ce0d0, v0x1247be4a0_0, L_0x1247ccc40, C4<>;
L_0x1247ce330 .functor MUXZ 32, L_0x1247cdf40, L_0x1247cccf0, L_0x1247cdd10, C4<>;
L_0x1247cfc90 .concat [ 1 31 0 0], v0x1247c7670_0, L_0x118078b50;
L_0x1247cfd30 .cmp/eq 32, L_0x1247cfc90, L_0x118078b98;
L_0x1247d0240 .cmp/eq 6, L_0x1247c8c50, L_0x118078be0;
L_0x1247d02e0 .cmp/eq 6, L_0x1247c8c50, L_0x118078c28;
L_0x1247cfec0 .reduce/nor v0x1247c7670_0;
L_0x1247d05b0 .cmp/eq 6, L_0x1247c8c50, L_0x118078c70;
L_0x1247d03c0 .cmp/eq 6, L_0x1247c8c50, L_0x118078cb8;
L_0x1247d0cb0 .part v0x1247c7fe0_0, 0, 16;
L_0x1247d0870 .concat [ 16 2 0 0], L_0x1247d0cb0, L_0x118078d48;
L_0x1247d09d0 .part L_0x1247d0870, 0, 16;
L_0x1247d0d70 .concat [ 2 16 0 0], L_0x118078d90, L_0x1247d09d0;
L_0x1247d0ed0 .part L_0x1247d0d70, 17, 1;
L_0x1247d0fc0 .functor MUXZ 14, L_0x118078e20, L_0x118078dd8, L_0x1247d0ed0, C4<>;
L_0x1247d1140 .concat [ 18 14 0 0], L_0x1247d0d70, L_0x1247d0fc0;
S_0x1247bb7f0 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x1247bb400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1247bbb50_0 .net *"_ivl_10", 15 0, L_0x1247cf510;  1 drivers
L_0x118078b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1247bbc10_0 .net/2u *"_ivl_14", 15 0, L_0x118078b08;  1 drivers
v0x1247bbcc0_0 .net *"_ivl_17", 15 0, L_0x1247cf650;  1 drivers
v0x1247bbd80_0 .net *"_ivl_5", 0 0, L_0x1247cee60;  1 drivers
v0x1247bbe30_0 .net *"_ivl_6", 15 0, L_0x1247cc370;  1 drivers
v0x1247bbf20_0 .net *"_ivl_9", 15 0, L_0x1247cf210;  1 drivers
v0x1247bbfd0_0 .net "addr_rt", 4 0, L_0x1247cf830;  1 drivers
v0x1247bc080_0 .var "b_flag", 0 0;
v0x1247bc120_0 .net "funct", 5 0, L_0x1247cde00;  1 drivers
v0x1247bc230_0 .var "hi", 31 0;
v0x1247bc2e0_0 .net "instructionword", 31 0, v0x1247c7fe0_0;  alias, 1 drivers
v0x1247bc390_0 .var "lo", 31 0;
v0x1247bc440_0 .var "memaddroffset", 31 0;
v0x1247bc4f0_0 .var "multresult", 63 0;
v0x1247bc5a0_0 .net "op1", 31 0, L_0x1247cea90;  alias, 1 drivers
v0x1247bc650_0 .net "op2", 31 0, L_0x1247ceb80;  alias, 1 drivers
v0x1247bc700_0 .net "opcode", 5 0, L_0x1247cedc0;  1 drivers
v0x1247bc890_0 .var "result", 31 0;
v0x1247bc920_0 .net "shamt", 4 0, L_0x1247cf790;  1 drivers
v0x1247bc9d0_0 .net/s "sign_op1", 31 0, L_0x1247cea90;  alias, 1 drivers
v0x1247bca90_0 .net/s "sign_op2", 31 0, L_0x1247ceb80;  alias, 1 drivers
v0x1247bcb20_0 .net "simmediatedata", 31 0, L_0x1247cf5b0;  1 drivers
v0x1247bcbb0_0 .net "simmediatedatas", 31 0, L_0x1247cf5b0;  alias, 1 drivers
v0x1247bcc40_0 .net "uimmediatedata", 31 0, L_0x1247cf6f0;  1 drivers
v0x1247bccd0_0 .net "unsign_op1", 31 0, L_0x1247cea90;  alias, 1 drivers
v0x1247bcda0_0 .net "unsign_op2", 31 0, L_0x1247ceb80;  alias, 1 drivers
v0x1247bce80_0 .var "unsigned_result", 31 0;
E_0x1247bbac0/0 .event edge, v0x1247bc700_0, v0x1247bc120_0, v0x1247bc650_0, v0x1247bc920_0;
E_0x1247bbac0/1 .event edge, v0x1247bc5a0_0, v0x1247bc4f0_0, v0x1247bbfd0_0, v0x1247bcb20_0;
E_0x1247bbac0/2 .event edge, v0x1247bcc40_0, v0x1247bce80_0;
E_0x1247bbac0 .event/or E_0x1247bbac0/0, E_0x1247bbac0/1, E_0x1247bbac0/2;
L_0x1247cedc0 .part v0x1247c7fe0_0, 26, 6;
L_0x1247cde00 .part v0x1247c7fe0_0, 0, 6;
L_0x1247cee60 .part v0x1247c7fe0_0, 15, 1;
LS_0x1247cc370_0_0 .concat [ 1 1 1 1], L_0x1247cee60, L_0x1247cee60, L_0x1247cee60, L_0x1247cee60;
LS_0x1247cc370_0_4 .concat [ 1 1 1 1], L_0x1247cee60, L_0x1247cee60, L_0x1247cee60, L_0x1247cee60;
LS_0x1247cc370_0_8 .concat [ 1 1 1 1], L_0x1247cee60, L_0x1247cee60, L_0x1247cee60, L_0x1247cee60;
LS_0x1247cc370_0_12 .concat [ 1 1 1 1], L_0x1247cee60, L_0x1247cee60, L_0x1247cee60, L_0x1247cee60;
L_0x1247cc370 .concat [ 4 4 4 4], LS_0x1247cc370_0_0, LS_0x1247cc370_0_4, LS_0x1247cc370_0_8, LS_0x1247cc370_0_12;
L_0x1247cf210 .part v0x1247c7fe0_0, 0, 16;
L_0x1247cf510 .concat [ 16 0 0 0], L_0x1247cf210;
L_0x1247cf5b0 .concat [ 16 16 0 0], L_0x1247cf510, L_0x1247cc370;
L_0x1247cf650 .part v0x1247c7fe0_0, 0, 16;
L_0x1247cf6f0 .concat [ 16 16 0 0], L_0x1247cf650, L_0x118078b08;
L_0x1247cf790 .part v0x1247c7fe0_0, 6, 5;
L_0x1247cf830 .part v0x1247c7fe0_0, 16, 5;
S_0x1247bcfd0 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x1247bb400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x1247bd220_0 .net "address", 31 0, v0x1247bc440_0;  alias, 1 drivers
v0x1247bd2e0_0 .net "datafromMem", 31 0, v0x1247c7ce0_0;  alias, 1 drivers
v0x1247bd380_0 .net "instr_word", 31 0, v0x1247c7fe0_0;  alias, 1 drivers
v0x1247bd450_0 .net "opcode", 5 0, L_0x1247cf8d0;  1 drivers
v0x1247bd4f0_0 .var "out_transformed", 31 0;
v0x1247bd5e0_0 .net "whichbyte", 1 0, L_0x1247cf970;  1 drivers
E_0x1247bd1f0 .event edge, v0x1247bd450_0, v0x1247bd2e0_0, v0x1247bd5e0_0, v0x1247bc2e0_0;
L_0x1247cf8d0 .part v0x1247c7fe0_0, 26, 6;
L_0x1247cf970 .part v0x1247bc440_0, 0, 2;
S_0x1247bd6d0 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x1247bb400;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1247bd9a0_0 .net *"_ivl_1", 1 0, L_0x1247d04a0;  1 drivers
L_0x118078d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1247bda60_0 .net *"_ivl_5", 0 0, L_0x118078d00;  1 drivers
v0x1247bdb10_0 .net "bytenum", 2 0, L_0x1247d0a70;  1 drivers
v0x1247bdbd0_0 .net "dataword", 31 0, v0x1247c7ce0_0;  alias, 1 drivers
v0x1247bdc90_0 .net "eff_addr", 31 0, v0x1247bc440_0;  alias, 1 drivers
v0x1247bdda0_0 .net "opcode", 5 0, L_0x1247c8c50;  alias, 1 drivers
v0x1247bde30_0 .net "regbyte", 7 0, L_0x1247d0b50;  1 drivers
v0x1247bdee0_0 .net "reghalfword", 15 0, L_0x1247d0bf0;  1 drivers
v0x1247bdf90_0 .net "regword", 31 0, L_0x1247ce970;  alias, 1 drivers
v0x1247be0a0_0 .var "storedata", 31 0;
E_0x1247bd940/0 .event edge, v0x1247bdda0_0, v0x1247bdf90_0, v0x1247bdb10_0, v0x1247bde30_0;
E_0x1247bd940/1 .event edge, v0x1247bd2e0_0, v0x1247bdee0_0;
E_0x1247bd940 .event/or E_0x1247bd940/0, E_0x1247bd940/1;
L_0x1247d04a0 .part v0x1247bc440_0, 0, 2;
L_0x1247d0a70 .concat [ 2 1 0 0], L_0x1247d04a0, L_0x118078d00;
L_0x1247d0b50 .part L_0x1247ce970, 0, 8;
L_0x1247d0bf0 .part L_0x1247ce970, 0, 16;
S_0x1247be1d0 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x1247bb400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1247be410_0 .net "clk", 0 0, v0x1247c7a20_0;  alias, 1 drivers
v0x1247be4a0_0 .var "data", 31 0;
v0x1247be530_0 .net "data_in", 31 0, v0x1247bc230_0;  alias, 1 drivers
v0x1247be600_0 .net "data_out", 31 0, v0x1247be4a0_0;  alias, 1 drivers
v0x1247be6a0_0 .net "enable", 0 0, L_0x1247ce3d0;  alias, 1 drivers
v0x1247be780_0 .net "reset", 0 0, v0x1247c8140_0;  alias, 1 drivers
S_0x1247be8a0 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x1247bb400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1247beb20_0 .net "clk", 0 0, v0x1247c7a20_0;  alias, 1 drivers
v0x1247bebb0_0 .var "data", 31 0;
v0x1247bec40_0 .net "data_in", 31 0, v0x1247bc390_0;  alias, 1 drivers
v0x1247bed10_0 .net "data_out", 31 0, v0x1247bebb0_0;  alias, 1 drivers
v0x1247bedb0_0 .net "enable", 0 0, L_0x1247ce3d0;  alias, 1 drivers
v0x1247bee80_0 .net "reset", 0 0, v0x1247c8140_0;  alias, 1 drivers
S_0x1247bef90 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x1247bb400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1247ce6c0 .functor BUFZ 32, L_0x1247ce270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1247ce970 .functor BUFZ 32, L_0x1247ce7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1247bfbf0_2 .array/port v0x1247bfbf0, 2;
L_0x1247cea20 .functor BUFZ 32, v0x1247bfbf0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1247bf2c0_0 .net *"_ivl_0", 31 0, L_0x1247ce270;  1 drivers
v0x1247bf380_0 .net *"_ivl_10", 6 0, L_0x1247ce850;  1 drivers
L_0x118078ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1247bf420_0 .net *"_ivl_13", 1 0, L_0x118078ac0;  1 drivers
v0x1247bf4c0_0 .net *"_ivl_2", 6 0, L_0x1247ce5a0;  1 drivers
L_0x118078a78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1247bf570_0 .net *"_ivl_5", 1 0, L_0x118078a78;  1 drivers
v0x1247bf660_0 .net *"_ivl_8", 31 0, L_0x1247ce7b0;  1 drivers
v0x1247bf710_0 .net "r_clk", 0 0, v0x1247c7a20_0;  alias, 1 drivers
v0x1247bf7e0_0 .net "r_clk_enable", 0 0, v0x1247c7b30_0;  alias, 1 drivers
v0x1247bf870_0 .net "read_data1", 31 0, L_0x1247ce6c0;  alias, 1 drivers
v0x1247bf980_0 .net "read_data2", 31 0, L_0x1247ce970;  alias, 1 drivers
v0x1247bfa30_0 .net "read_reg1", 4 0, L_0x1247cd530;  alias, 1 drivers
v0x1247bfac0_0 .net "read_reg2", 4 0, L_0x1247cd2b0;  alias, 1 drivers
v0x1247bfb50_0 .net "register_v0", 31 0, L_0x1247cea20;  alias, 1 drivers
v0x1247bfbf0 .array "registers", 0 31, 31 0;
v0x1247bff90_0 .net "reset", 0 0, v0x1247c8140_0;  alias, 1 drivers
v0x1247c0060_0 .net "write_control", 0 0, L_0x1247cdbe0;  alias, 1 drivers
v0x1247c0100_0 .net "write_data", 31 0, L_0x1247ce330;  alias, 1 drivers
v0x1247c0290_0 .net "write_reg", 4 0, L_0x1247cd9d0;  alias, 1 drivers
L_0x1247ce270 .array/port v0x1247bfbf0, L_0x1247ce5a0;
L_0x1247ce5a0 .concat [ 5 2 0 0], L_0x1247cd530, L_0x118078a78;
L_0x1247ce7b0 .array/port v0x1247bfbf0, L_0x1247ce850;
L_0x1247ce850 .concat [ 5 2 0 0], L_0x1247cd2b0, L_0x118078ac0;
S_0x1247a58d0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x1247a4660 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1180436d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1247c8250_0 .net "in", 31 0, o0x1180436d0;  0 drivers
v0x1247c82e0_0 .var "out", 31 0;
S_0x124791c40 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x118043790 .functor BUFZ 1, C4<z>; HiZ drive
v0x1247c8370_0 .net "clk", 0 0, o0x118043790;  0 drivers
o0x1180437c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1247c8400_0 .net "data_address", 31 0, o0x1180437c0;  0 drivers
o0x1180437f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1247c84b0_0 .net "data_read", 0 0, o0x1180437f0;  0 drivers
v0x1247c8560_0 .var "data_readdata", 31 0;
o0x118043850 .functor BUFZ 1, C4<z>; HiZ drive
v0x1247c8610_0 .net "data_write", 0 0, o0x118043850;  0 drivers
o0x118043880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1247c86f0_0 .net "data_writedata", 31 0, o0x118043880;  0 drivers
S_0x1247a3910 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1180439d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1247c8830_0 .net "clk", 0 0, o0x1180439d0;  0 drivers
v0x1247c88e0_0 .var "curr_addr", 31 0;
o0x118043a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1247c8990_0 .net "enable", 0 0, o0x118043a30;  0 drivers
o0x118043a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1247c8a40_0 .net "next_addr", 31 0, o0x118043a60;  0 drivers
o0x118043a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x1247c8af0_0 .net "reset", 0 0, o0x118043a90;  0 drivers
E_0x1247b0310 .event posedge, v0x1247c8830_0;
    .scope S_0x1247bef90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247bfbf0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x1247bef90;
T_1 ;
    %wait E_0x1247a3090;
    %load/vec4 v0x1247bff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1247bf7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1247c0060_0;
    %load/vec4 v0x1247c0290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1247c0100_0;
    %load/vec4 v0x1247c0290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1247bfbf0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1247bb7f0;
T_2 ;
    %wait E_0x1247bbac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
    %load/vec4 v0x1247bc700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x1247bc120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x1247bca90_0;
    %ix/getv 4, v0x1247bc920_0;
    %shiftl 4;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x1247bca90_0;
    %ix/getv 4, v0x1247bc920_0;
    %shiftr 4;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x1247bca90_0;
    %ix/getv 4, v0x1247bc920_0;
    %shiftr/s 4;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x1247bca90_0;
    %load/vec4 v0x1247bccd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x1247bca90_0;
    %load/vec4 v0x1247bccd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x1247bca90_0;
    %load/vec4 v0x1247bccd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x1247bc9d0_0;
    %pad/s 64;
    %load/vec4 v0x1247bca90_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1247bc4f0_0, 0, 64;
    %load/vec4 v0x1247bc4f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1247bc230_0, 0, 32;
    %load/vec4 v0x1247bc4f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1247bc390_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x1247bccd0_0;
    %pad/u 64;
    %load/vec4 v0x1247bcda0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1247bc4f0_0, 0, 64;
    %load/vec4 v0x1247bc4f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1247bc230_0, 0, 32;
    %load/vec4 v0x1247bc4f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1247bc390_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bca90_0;
    %mod/s;
    %store/vec4 v0x1247bc230_0, 0, 32;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bca90_0;
    %div/s;
    %store/vec4 v0x1247bc390_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcda0_0;
    %mod;
    %store/vec4 v0x1247bc230_0, 0, 32;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcda0_0;
    %div;
    %store/vec4 v0x1247bc390_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x1247bc5a0_0;
    %store/vec4 v0x1247bc230_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x1247bc5a0_0;
    %store/vec4 v0x1247bc390_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bca90_0;
    %add;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcda0_0;
    %add;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcda0_0;
    %sub;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcda0_0;
    %and;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcda0_0;
    %or;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcda0_0;
    %xor;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcda0_0;
    %or;
    %inv;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bca90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcda0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x1247bbfd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x1247bc9d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x1247bc9d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x1247bc9d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x1247bc9d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bca90_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bc650_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x1247bc9d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x1247bc9d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247bc080_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcbb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcc40_0;
    %and;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcc40_0;
    %or;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x1247bccd0_0;
    %load/vec4 v0x1247bcc40_0;
    %xor;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x1247bcc40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1247bce80_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bc440_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bc440_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bc440_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bc440_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bc440_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bc440_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bc440_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x1247bc9d0_0;
    %load/vec4 v0x1247bcb20_0;
    %add;
    %store/vec4 v0x1247bc440_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1247bce80_0;
    %store/vec4 v0x1247bc890_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1247bcfd0;
T_3 ;
    %wait E_0x1247bd1f0;
    %load/vec4 v0x1247bd450_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x1247bd5e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1247bd5e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x1247bd5e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x1247bd5e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1247bd2e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x1247bd380_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1247bd4f0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1247be8a0;
T_4 ;
    %wait E_0x1247a3090;
    %load/vec4 v0x1247bee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1247bebb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1247bedb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1247bec40_0;
    %assign/vec4 v0x1247bebb0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1247be1d0;
T_5 ;
    %wait E_0x1247a3090;
    %load/vec4 v0x1247be780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1247be4a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1247be6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1247be530_0;
    %assign/vec4 v0x1247be4a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1247bd6d0;
T_6 ;
    %wait E_0x1247bd940;
    %load/vec4 v0x1247bdda0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1247bdf90_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1247be0a0_0, 4, 8;
    %load/vec4 v0x1247bdf90_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1247be0a0_0, 4, 8;
    %load/vec4 v0x1247bdf90_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1247be0a0_0, 4, 8;
    %load/vec4 v0x1247bdf90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1247be0a0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1247bdda0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1247bdb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1247bde30_0;
    %load/vec4 v0x1247bdbd0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247be0a0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1247bdbd0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1247bde30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247bdbd0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1247be0a0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1247bdbd0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1247bde30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247bdbd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247be0a0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1247bdbd0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1247bde30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247be0a0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1247bdda0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x1247bdb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x1247bdee0_0;
    %load/vec4 v0x1247bdbd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247be0a0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1247bdbd0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1247bdee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247be0a0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1247bb400;
T_7 ;
    %wait E_0x1247bb7c0;
    %load/vec4 v0x1247c6540_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1247c65e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1247c5ed0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1247c5b50_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1247c5750_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1247bb400;
T_8 ;
    %wait E_0x1247bb750;
    %load/vec4 v0x1247c5340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1247c5ab0_0;
    %load/vec4 v0x1247c5480_0;
    %add;
    %store/vec4 v0x1247c69a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1247c6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1247c5ab0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1247c5f70_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1247c69a0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1247c60e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1247c6b90_0;
    %store/vec4 v0x1247c69a0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1247c56c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1247c69a0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1247bb400;
T_9 ;
    %wait E_0x1247a3090;
    %load/vec4 v0x1247c55a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1247c7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1247c56c0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1247c5ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1247c5630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1247c7670_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1247c5630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1247c7670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1247c7670_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1247c7670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1247c7670_0, 0;
    %load/vec4 v0x1247c5ab0_0;
    %assign/vec4 v0x1247c56c0_0, 0;
    %load/vec4 v0x1247c69a0_0;
    %assign/vec4 v0x1247c5ab0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x1247c5ab0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1247c5630_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1247bb400;
T_10 ;
    %wait E_0x1247a3090;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x1247c7270_0, v0x1247c55a0_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write=%h", v0x1247c5f70_0, v0x1247c50c0_0, v0x1247c6f00_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x1247c6c50_0, v0x1247c6dd0_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x1247c6b90_0, v0x1247c6d00_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x1247c6fa0_0, v0x1247c7300_0, v0x1247c7110_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x1247c6900_0, v0x1247c7480_0, v0x1247c73b0_0, v0x1247c62c0_0, v0x1247c5ca0_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "pc=%h, state=%h", v0x1247c56c0_0, v0x1247c7670_0 {0 0 0};
    %vpi_call/w 4 289 "$display", "data_writedata=%h, data_write=%b, data_address=%h", v0x1247c5a10_0, v0x1247c5970_0, v0x1247c5750_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x12476f500;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247c7a20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1247c7a20_0;
    %inv;
    %store/vec4 v0x1247c7a20_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12476f500;
T_12 ;
    %fork t_1, S_0x12476f190;
    %jmp t_0;
    .scope S_0x12476f190;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247c8140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247c7b30_0, 0, 1;
    %wait E_0x1247a3090;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247c8140_0, 0, 1;
    %wait E_0x1247a3090;
    %wait E_0x1247a3090;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1247bb1b0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1247bb260_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1247bb310_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x1247237f0_0, 0, 16;
    %load/vec4 v0x1247bb1b0_0;
    %load/vec4 v0x1247bb260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247bb310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247237f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bb110_0, 0, 32;
    %load/vec4 v0x1247bb110_0;
    %store/vec4 v0x1247c7fe0_0, 0, 32;
    %wait E_0x1247a3090;
    %wait E_0x1247a3090;
    %delay 2, 0;
    %load/vec4 v0x1247c7d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1247c7c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 70 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1247c8070_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x1247c8070_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1247bb1b0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1247bb260_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1247bb310_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1247237f0_0, 0, 16;
    %load/vec4 v0x1247bb1b0_0;
    %load/vec4 v0x1247bb260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247bb310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247237f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bb110_0, 0, 32;
    %load/vec4 v0x1247bb110_0;
    %store/vec4 v0x1247c7fe0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x1247c7ce0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x1247a3090;
    %wait E_0x1247a3090;
    %delay 2, 0;
    %load/vec4 v0x1247c7d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x1247c7c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x1247c7bc0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x1247c7bc0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x1247c8070_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 91 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1247bb1b0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1247bb260_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1247bb310_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x1247237f0_0, 0, 16;
    %vpi_call/w 3 100 "$display", "%b", v0x1247237f0_0 {0 0 0};
    %load/vec4 v0x1247bb1b0_0;
    %load/vec4 v0x1247bb260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247bb310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1247237f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1247bb110_0, 0, 32;
    %load/vec4 v0x1247bb110_0;
    %store/vec4 v0x1247c7fe0_0, 0, 32;
    %wait E_0x1247a3090;
    %wait E_0x1247a3090;
    %delay 2, 0;
    %load/vec4 v0x1247c7d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 3 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.15 ;
    %load/vec4 v0x1247c7c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.17 ;
    %load/vec4 v0x1247c8070_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x1247c8070_0 {0 0 0};
T_12.19 ;
    %end;
    .scope S_0x12476f500;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x1247a3910;
T_13 ;
    %wait E_0x1247b0310;
    %load/vec4 v0x1247c8af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1247c88e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1247c8990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1247c8a40_0;
    %assign/vec4 v0x1247c88e0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
