{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 23:56:36 2017 " "Info: Processing started: Mon May 08 23:56:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.ShiftExeSllv register Banco_reg:BancoReg\|Reg10\[18\] 37.52 MHz 26.654 ns Internal " "Info: Clock \"clock\" has Internal fmax of 37.52 MHz between source register \"unidadeControle:unidadeControle\|state.ShiftExeSllv\" and destination register \"Banco_reg:BancoReg\|Reg10\[18\]\" (period= 26.654 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.417 ns + Longest register register " "Info: + Longest register to register delay is 26.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.ShiftExeSllv 1 REG LCFF_X47_Y32_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y32_N3; Fanout = 10; REG Node = 'unidadeControle:unidadeControle\|state.ShiftExeSllv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.ShiftExeSllv } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.398 ns) 0.939 ns unidadeControle:unidadeControle\|WideOr64~0 2 COMB LCCOMB_X48_Y32_N2 3 " "Info: 2: + IC(0.541 ns) + CELL(0.398 ns) = 0.939 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle\|WideOr64~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv unidadeControle:unidadeControle|WideOr64~0 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 1.621 ns unidadeControle:unidadeControle\|WideOr64~3 3 COMB LCCOMB_X48_Y32_N24 5 " "Info: 3: + IC(0.262 ns) + CELL(0.420 ns) = 1.621 ns; Loc. = LCCOMB_X48_Y32_N24; Fanout = 5; COMB Node = 'unidadeControle:unidadeControle\|WideOr64~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { unidadeControle:unidadeControle|WideOr64~0 unidadeControle:unidadeControle|WideOr64~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.150 ns) 2.798 ns MuxA:MuxA\|AOut\[0\]~13 4 COMB LCCOMB_X49_Y35_N12 4 " "Info: 4: + IC(1.027 ns) + CELL(0.150 ns) = 2.798 ns; Loc. = LCCOMB_X49_Y35_N12; Fanout = 4; COMB Node = 'MuxA:MuxA\|AOut\[0\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { unidadeControle:unidadeControle|WideOr64~3 MuxA:MuxA|AOut[0]~13 } "NODE_NAME" } } { "Nossos Componentes/MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxA.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.275 ns) 3.990 ns Ula32:Ula\|carry_temp\[0\]~50 5 COMB LCCOMB_X48_Y32_N4 2 " "Info: 5: + IC(0.917 ns) + CELL(0.275 ns) = 3.990 ns; Loc. = LCCOMB_X48_Y32_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { MuxA:MuxA|AOut[0]~13 Ula32:Ula|carry_temp[0]~50 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.419 ns) 4.674 ns Ula32:Ula\|carry_temp\[1\]~21 6 COMB LCCOMB_X48_Y32_N30 3 " "Info: 6: + IC(0.265 ns) + CELL(0.419 ns) = 4.674 ns; Loc. = LCCOMB_X48_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Ula32:Ula|carry_temp[0]~50 Ula32:Ula|carry_temp[1]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.083 ns Ula32:Ula\|carry_temp\[3\]~22 7 COMB LCCOMB_X48_Y32_N0 1 " "Info: 7: + IC(0.259 ns) + CELL(0.150 ns) = 5.083 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[1]~21 Ula32:Ula|carry_temp[3]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 5.481 ns Ula32:Ula\|carry_temp\[3\]~23 8 COMB LCCOMB_X48_Y32_N10 3 " "Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 5.481 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[3]~22 Ula32:Ula|carry_temp[3]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.884 ns Ula32:Ula\|carry_temp\[5\]~24 9 COMB LCCOMB_X48_Y32_N12 1 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.884 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[3]~23 Ula32:Ula|carry_temp[5]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.281 ns Ula32:Ula\|carry_temp\[5\]~25 10 COMB LCCOMB_X48_Y32_N6 3 " "Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 6.281 ns; Loc. = LCCOMB_X48_Y32_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[5]~24 Ula32:Ula|carry_temp[5]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 6.687 ns Ula32:Ula\|carry_temp\[7\]~26 11 COMB LCCOMB_X48_Y32_N16 1 " "Info: 11: + IC(0.256 ns) + CELL(0.150 ns) = 6.687 ns; Loc. = LCCOMB_X48_Y32_N16; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|carry_temp[5]~25 Ula32:Ula|carry_temp[7]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.271 ns) 7.656 ns Ula32:Ula\|carry_temp\[7\]~27 12 COMB LCCOMB_X49_Y31_N8 3 " "Info: 12: + IC(0.698 ns) + CELL(0.271 ns) = 7.656 ns; Loc. = LCCOMB_X49_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { Ula32:Ula|carry_temp[7]~26 Ula32:Ula|carry_temp[7]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 8.192 ns Ula32:Ula\|carry_temp\[9\]~28 13 COMB LCCOMB_X49_Y31_N10 1 " "Info: 13: + IC(0.265 ns) + CELL(0.271 ns) = 8.192 ns; Loc. = LCCOMB_X49_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:Ula|carry_temp[7]~27 Ula32:Ula|carry_temp[9]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 8.588 ns Ula32:Ula\|carry_temp\[9\]~29 14 COMB LCCOMB_X49_Y31_N12 3 " "Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 8.588 ns; Loc. = LCCOMB_X49_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[9]~28 Ula32:Ula|carry_temp[9]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.992 ns Ula32:Ula\|carry_temp\[11\]~30 15 COMB LCCOMB_X49_Y31_N6 1 " "Info: 15: + IC(0.254 ns) + CELL(0.150 ns) = 8.992 ns; Loc. = LCCOMB_X49_Y31_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[9]~29 Ula32:Ula|carry_temp[11]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 9.391 ns Ula32:Ula\|carry_temp\[11\]~31 16 COMB LCCOMB_X49_Y31_N16 3 " "Info: 16: + IC(0.249 ns) + CELL(0.150 ns) = 9.391 ns; Loc. = LCCOMB_X49_Y31_N16; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[11]~30 Ula32:Ula|carry_temp[11]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 9.935 ns Ula32:Ula\|carry_temp\[12\]~51 17 COMB LCCOMB_X49_Y31_N24 2 " "Info: 17: + IC(0.269 ns) + CELL(0.275 ns) = 9.935 ns; Loc. = LCCOMB_X49_Y31_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[12\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:Ula|carry_temp[11]~31 Ula32:Ula|carry_temp[12]~51 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 10.478 ns Ula32:Ula\|carry_temp\[13\]~33 18 COMB LCCOMB_X49_Y31_N4 3 " "Info: 18: + IC(0.268 ns) + CELL(0.275 ns) = 10.478 ns; Loc. = LCCOMB_X49_Y31_N4; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:Ula|carry_temp[12]~51 Ula32:Ula|carry_temp[13]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 11.023 ns Ula32:Ula\|carry_temp\[14\]~34 19 COMB LCCOMB_X49_Y31_N14 2 " "Info: 19: + IC(0.270 ns) + CELL(0.275 ns) = 11.023 ns; Loc. = LCCOMB_X49_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Ula32:Ula|carry_temp[13]~33 Ula32:Ula|carry_temp[14]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 11.564 ns Ula32:Ula\|carry_temp\[15\]~35 20 COMB LCCOMB_X49_Y31_N0 3 " "Info: 20: + IC(0.266 ns) + CELL(0.275 ns) = 11.564 ns; Loc. = LCCOMB_X49_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:Ula|carry_temp[14]~34 Ula32:Ula|carry_temp[15]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 11.975 ns Ula32:Ula\|carry_temp\[16\]~53 21 COMB LCCOMB_X49_Y31_N20 2 " "Info: 21: + IC(0.261 ns) + CELL(0.150 ns) = 11.975 ns; Loc. = LCCOMB_X49_Y31_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[15]~35 Ula32:Ula|carry_temp[16]~53 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 12.516 ns Ula32:Ula\|carry_temp\[17\]~37 22 COMB LCCOMB_X49_Y31_N28 3 " "Info: 22: + IC(0.266 ns) + CELL(0.275 ns) = 12.516 ns; Loc. = LCCOMB_X49_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:Ula|carry_temp[16]~53 Ula32:Ula|carry_temp[17]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 12.923 ns Ula32:Ula\|carry_temp\[18\]~38 23 COMB LCCOMB_X49_Y31_N30 2 " "Info: 23: + IC(0.257 ns) + CELL(0.150 ns) = 12.923 ns; Loc. = LCCOMB_X49_Y31_N30; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[17]~37 Ula32:Ula|carry_temp[18]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 13.650 ns Ula32:Ula\|carry_temp\[19\]~39 24 COMB LCCOMB_X50_Y31_N8 3 " "Info: 24: + IC(0.452 ns) + CELL(0.275 ns) = 13.650 ns; Loc. = LCCOMB_X50_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { Ula32:Ula|carry_temp[18]~38 Ula32:Ula|carry_temp[19]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.275 ns) 14.205 ns Ula32:Ula\|carry_temp\[20\]~55 25 COMB LCCOMB_X50_Y31_N16 2 " "Info: 25: + IC(0.280 ns) + CELL(0.275 ns) = 14.205 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[20]~55 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 14.737 ns Ula32:Ula\|carry_temp\[21\]~41 26 COMB LCCOMB_X50_Y31_N12 3 " "Info: 26: + IC(0.257 ns) + CELL(0.275 ns) = 14.737 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Ula32:Ula|carry_temp[20]~55 Ula32:Ula|carry_temp[21]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 15.147 ns Ula32:Ula\|carry_temp\[22\]~42 27 COMB LCCOMB_X50_Y31_N14 2 " "Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 15.147 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[21]~41 Ula32:Ula|carry_temp[22]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 15.691 ns Ula32:Ula\|carry_temp\[23\]~43 28 COMB LCCOMB_X50_Y31_N0 3 " "Info: 28: + IC(0.269 ns) + CELL(0.275 ns) = 15.691 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:Ula|carry_temp[22]~42 Ula32:Ula|carry_temp[23]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 16.101 ns Ula32:Ula\|carry_temp\[24\]~57 29 COMB LCCOMB_X50_Y31_N4 2 " "Info: 29: + IC(0.260 ns) + CELL(0.150 ns) = 16.101 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[23]~43 Ula32:Ula|carry_temp[24]~57 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 16.648 ns Ula32:Ula\|carry_temp\[25\]~45 30 COMB LCCOMB_X50_Y31_N28 3 " "Info: 30: + IC(0.272 ns) + CELL(0.275 ns) = 16.648 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Ula32:Ula|carry_temp[24]~57 Ula32:Ula|carry_temp[25]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 17.060 ns Ula32:Ula\|carry_temp\[26\]~58 31 COMB LCCOMB_X50_Y31_N6 2 " "Info: 31: + IC(0.262 ns) + CELL(0.150 ns) = 17.060 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[25]~45 Ula32:Ula|carry_temp[26]~58 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.275 ns) 18.071 ns Ula32:Ula\|carry_temp\[27\]~47 32 COMB LCCOMB_X51_Y32_N0 3 " "Info: 32: + IC(0.736 ns) + CELL(0.275 ns) = 18.071 ns; Loc. = LCCOMB_X51_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { Ula32:Ula|carry_temp[26]~58 Ula32:Ula|carry_temp[27]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.150 ns) 19.368 ns Ula32:Ula\|carry_temp\[28\]~59 33 COMB LCCOMB_X42_Y32_N4 2 " "Info: 33: + IC(1.147 ns) + CELL(0.150 ns) = 19.368 ns; Loc. = LCCOMB_X42_Y32_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { Ula32:Ula|carry_temp[27]~47 Ula32:Ula|carry_temp[28]~59 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 19.905 ns Ula32:Ula\|carry_temp\[29\]~49 34 COMB LCCOMB_X42_Y32_N18 3 " "Info: 34: + IC(0.262 ns) + CELL(0.275 ns) = 19.905 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:Ula|carry_temp[28]~59 Ula32:Ula|carry_temp[29]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 20.318 ns Ula32:Ula\|Menor~4 35 COMB LCCOMB_X42_Y32_N12 3 " "Info: 35: + IC(0.263 ns) + CELL(0.150 ns) = 20.318 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|Menor~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[29]~49 Ula32:Ula|Menor~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 20.724 ns unidadeControle:unidadeControle\|Selector73~1 36 COMB LCCOMB_X42_Y32_N10 53 " "Info: 36: + IC(0.256 ns) + CELL(0.150 ns) = 20.724 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 53; COMB Node = 'unidadeControle:unidadeControle\|Selector73~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector73~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.275 ns) 21.814 ns MuxDataWrite:MuxDataWrite\|Mux13~0 37 COMB LCCOMB_X42_Y35_N28 1 " "Info: 37: + IC(0.815 ns) + CELL(0.275 ns) = 21.814 ns; Loc. = LCCOMB_X42_Y35_N28; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { unidadeControle:unidadeControle|Selector73~1 MuxDataWrite:MuxDataWrite|Mux13~0 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 22.490 ns MuxDataWrite:MuxDataWrite\|Mux13~1 38 COMB LCCOMB_X42_Y35_N18 1 " "Info: 38: + IC(0.256 ns) + CELL(0.420 ns) = 22.490 ns; Loc. = LCCOMB_X42_Y35_N18; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux13~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { MuxDataWrite:MuxDataWrite|Mux13~0 MuxDataWrite:MuxDataWrite|Mux13~1 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 23.378 ns MuxDataWrite:MuxDataWrite\|Mux13~2 39 COMB LCCOMB_X41_Y32_N8 1 " "Info: 39: + IC(0.738 ns) + CELL(0.150 ns) = 23.378 ns; Loc. = LCCOMB_X41_Y32_N8; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux13~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { MuxDataWrite:MuxDataWrite|Mux13~1 MuxDataWrite:MuxDataWrite|Mux13~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.150 ns) 24.775 ns MuxDataWrite:MuxDataWrite\|Mux13~3 40 COMB LCCOMB_X35_Y30_N2 33 " "Info: 40: + IC(1.247 ns) + CELL(0.150 ns) = 24.775 ns; Loc. = LCCOMB_X35_Y30_N2; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux13~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { MuxDataWrite:MuxDataWrite|Mux13~2 MuxDataWrite:MuxDataWrite|Mux13~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.366 ns) 26.417 ns Banco_reg:BancoReg\|Reg10\[18\] 41 REG LCFF_X35_Y33_N13 2 " "Info: 41: + IC(1.276 ns) + CELL(0.366 ns) = 26.417 ns; Loc. = LCFF_X35_Y33_N13; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg10\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { MuxDataWrite:MuxDataWrite|Mux13~3 Banco_reg:BancoReg|Reg10[18] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.265 ns ( 35.07 % ) " "Info: Total cell delay = 9.265 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.152 ns ( 64.93 % ) " "Info: Total interconnect delay = 17.152 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.417 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv unidadeControle:unidadeControle|WideOr64~0 unidadeControle:unidadeControle|WideOr64~3 MuxA:MuxA|AOut[0]~13 Ula32:Ula|carry_temp[0]~50 Ula32:Ula|carry_temp[1]~21 Ula32:Ula|carry_temp[3]~22 Ula32:Ula|carry_temp[3]~23 Ula32:Ula|carry_temp[5]~24 Ula32:Ula|carry_temp[5]~25 Ula32:Ula|carry_temp[7]~26 Ula32:Ula|carry_temp[7]~27 Ula32:Ula|carry_temp[9]~28 Ula32:Ula|carry_temp[9]~29 Ula32:Ula|carry_temp[11]~30 Ula32:Ula|carry_temp[11]~31 Ula32:Ula|carry_temp[12]~51 Ula32:Ula|carry_temp[13]~33 Ula32:Ula|carry_temp[14]~34 Ula32:Ula|carry_temp[15]~35 Ula32:Ula|carry_temp[16]~53 Ula32:Ula|carry_temp[17]~37 Ula32:Ula|carry_temp[18]~38 Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[20]~55 Ula32:Ula|carry_temp[21]~41 Ula32:Ula|carry_temp[22]~42 Ula32:Ula|carry_temp[23]~43 Ula32:Ula|carry_temp[24]~57 Ula32:Ula|carry_temp[25]~45 Ula32:Ula|carry_temp[26]~58 Ula32:Ula|carry_temp[27]~47 Ula32:Ula|carry_temp[28]~59 Ula32:Ula|carry_temp[29]~49 Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector73~1 MuxDataWrite:MuxDataWrite|Mux13~0 MuxDataWrite:MuxDataWrite|Mux13~1 MuxDataWrite:MuxDataWrite|Mux13~2 MuxDataWrite:MuxDataWrite|Mux13~3 Banco_reg:BancoReg|Reg10[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.417 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv {} unidadeControle:unidadeControle|WideOr64~0 {} unidadeControle:unidadeControle|WideOr64~3 {} MuxA:MuxA|AOut[0]~13 {} Ula32:Ula|carry_temp[0]~50 {} Ula32:Ula|carry_temp[1]~21 {} Ula32:Ula|carry_temp[3]~22 {} Ula32:Ula|carry_temp[3]~23 {} Ula32:Ula|carry_temp[5]~24 {} Ula32:Ula|carry_temp[5]~25 {} Ula32:Ula|carry_temp[7]~26 {} Ula32:Ula|carry_temp[7]~27 {} Ula32:Ula|carry_temp[9]~28 {} Ula32:Ula|carry_temp[9]~29 {} Ula32:Ula|carry_temp[11]~30 {} Ula32:Ula|carry_temp[11]~31 {} Ula32:Ula|carry_temp[12]~51 {} Ula32:Ula|carry_temp[13]~33 {} Ula32:Ula|carry_temp[14]~34 {} Ula32:Ula|carry_temp[15]~35 {} Ula32:Ula|carry_temp[16]~53 {} Ula32:Ula|carry_temp[17]~37 {} Ula32:Ula|carry_temp[18]~38 {} Ula32:Ula|carry_temp[19]~39 {} Ula32:Ula|carry_temp[20]~55 {} Ula32:Ula|carry_temp[21]~41 {} Ula32:Ula|carry_temp[22]~42 {} Ula32:Ula|carry_temp[23]~43 {} Ula32:Ula|carry_temp[24]~57 {} Ula32:Ula|carry_temp[25]~45 {} Ula32:Ula|carry_temp[26]~58 {} Ula32:Ula|carry_temp[27]~47 {} Ula32:Ula|carry_temp[28]~59 {} Ula32:Ula|carry_temp[29]~49 {} Ula32:Ula|Menor~4 {} unidadeControle:unidadeControle|Selector73~1 {} MuxDataWrite:MuxDataWrite|Mux13~0 {} MuxDataWrite:MuxDataWrite|Mux13~1 {} MuxDataWrite:MuxDataWrite|Mux13~2 {} MuxDataWrite:MuxDataWrite|Mux13~3 {} Banco_reg:BancoReg|Reg10[18] {} } { 0.000ns 0.541ns 0.262ns 1.027ns 0.917ns 0.265ns 0.259ns 0.248ns 0.253ns 0.247ns 0.256ns 0.698ns 0.265ns 0.246ns 0.254ns 0.249ns 0.269ns 0.268ns 0.270ns 0.266ns 0.261ns 0.266ns 0.257ns 0.452ns 0.280ns 0.257ns 0.260ns 0.269ns 0.260ns 0.272ns 0.262ns 0.736ns 1.147ns 0.262ns 0.263ns 0.256ns 0.815ns 0.256ns 0.738ns 1.247ns 1.276ns } { 0.000ns 0.398ns 0.420ns 0.150ns 0.275ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.023 ns - Smallest " "Info: - Smallest clock skew is -0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.859 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1439 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1439; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.537 ns) 2.859 ns Banco_reg:BancoReg\|Reg10\[18\] 3 REG LCFF_X35_Y33_N13 2 " "Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.859 ns; Loc. = LCFF_X35_Y33_N13; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg10\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { clock~clkctrl Banco_reg:BancoReg|Reg10[18] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.38 % ) " "Info: Total cell delay = 1.526 ns ( 53.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 46.62 % ) " "Info: Total interconnect delay = 1.333 ns ( 46.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg10[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg10[18] {} } { 0.000ns 0.000ns 0.114ns 1.219ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.882 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1439 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1439; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.537 ns) 2.882 ns unidadeControle:unidadeControle\|state.ShiftExeSllv 3 REG LCFF_X47_Y32_N3 10 " "Info: 3: + IC(1.242 ns) + CELL(0.537 ns) = 2.882 ns; Loc. = LCFF_X47_Y32_N3; Fanout = 10; REG Node = 'unidadeControle:unidadeControle\|state.ShiftExeSllv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { clock~clkctrl unidadeControle:unidadeControle|state.ShiftExeSllv } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.95 % ) " "Info: Total cell delay = 1.526 ns ( 52.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.356 ns ( 47.05 % ) " "Info: Total interconnect delay = 1.356 ns ( 47.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.ShiftExeSllv } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.ShiftExeSllv {} } { 0.000ns 0.000ns 0.114ns 1.242ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg10[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg10[18] {} } { 0.000ns 0.000ns 0.114ns 1.219ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.ShiftExeSllv } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.ShiftExeSllv {} } { 0.000ns 0.000ns 0.114ns 1.242ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.417 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv unidadeControle:unidadeControle|WideOr64~0 unidadeControle:unidadeControle|WideOr64~3 MuxA:MuxA|AOut[0]~13 Ula32:Ula|carry_temp[0]~50 Ula32:Ula|carry_temp[1]~21 Ula32:Ula|carry_temp[3]~22 Ula32:Ula|carry_temp[3]~23 Ula32:Ula|carry_temp[5]~24 Ula32:Ula|carry_temp[5]~25 Ula32:Ula|carry_temp[7]~26 Ula32:Ula|carry_temp[7]~27 Ula32:Ula|carry_temp[9]~28 Ula32:Ula|carry_temp[9]~29 Ula32:Ula|carry_temp[11]~30 Ula32:Ula|carry_temp[11]~31 Ula32:Ula|carry_temp[12]~51 Ula32:Ula|carry_temp[13]~33 Ula32:Ula|carry_temp[14]~34 Ula32:Ula|carry_temp[15]~35 Ula32:Ula|carry_temp[16]~53 Ula32:Ula|carry_temp[17]~37 Ula32:Ula|carry_temp[18]~38 Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[20]~55 Ula32:Ula|carry_temp[21]~41 Ula32:Ula|carry_temp[22]~42 Ula32:Ula|carry_temp[23]~43 Ula32:Ula|carry_temp[24]~57 Ula32:Ula|carry_temp[25]~45 Ula32:Ula|carry_temp[26]~58 Ula32:Ula|carry_temp[27]~47 Ula32:Ula|carry_temp[28]~59 Ula32:Ula|carry_temp[29]~49 Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector73~1 MuxDataWrite:MuxDataWrite|Mux13~0 MuxDataWrite:MuxDataWrite|Mux13~1 MuxDataWrite:MuxDataWrite|Mux13~2 MuxDataWrite:MuxDataWrite|Mux13~3 Banco_reg:BancoReg|Reg10[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.417 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv {} unidadeControle:unidadeControle|WideOr64~0 {} unidadeControle:unidadeControle|WideOr64~3 {} MuxA:MuxA|AOut[0]~13 {} Ula32:Ula|carry_temp[0]~50 {} Ula32:Ula|carry_temp[1]~21 {} Ula32:Ula|carry_temp[3]~22 {} Ula32:Ula|carry_temp[3]~23 {} Ula32:Ula|carry_temp[5]~24 {} Ula32:Ula|carry_temp[5]~25 {} Ula32:Ula|carry_temp[7]~26 {} Ula32:Ula|carry_temp[7]~27 {} Ula32:Ula|carry_temp[9]~28 {} Ula32:Ula|carry_temp[9]~29 {} Ula32:Ula|carry_temp[11]~30 {} Ula32:Ula|carry_temp[11]~31 {} Ula32:Ula|carry_temp[12]~51 {} Ula32:Ula|carry_temp[13]~33 {} Ula32:Ula|carry_temp[14]~34 {} Ula32:Ula|carry_temp[15]~35 {} Ula32:Ula|carry_temp[16]~53 {} Ula32:Ula|carry_temp[17]~37 {} Ula32:Ula|carry_temp[18]~38 {} Ula32:Ula|carry_temp[19]~39 {} Ula32:Ula|carry_temp[20]~55 {} Ula32:Ula|carry_temp[21]~41 {} Ula32:Ula|carry_temp[22]~42 {} Ula32:Ula|carry_temp[23]~43 {} Ula32:Ula|carry_temp[24]~57 {} Ula32:Ula|carry_temp[25]~45 {} Ula32:Ula|carry_temp[26]~58 {} Ula32:Ula|carry_temp[27]~47 {} Ula32:Ula|carry_temp[28]~59 {} Ula32:Ula|carry_temp[29]~49 {} Ula32:Ula|Menor~4 {} unidadeControle:unidadeControle|Selector73~1 {} MuxDataWrite:MuxDataWrite|Mux13~0 {} MuxDataWrite:MuxDataWrite|Mux13~1 {} MuxDataWrite:MuxDataWrite|Mux13~2 {} MuxDataWrite:MuxDataWrite|Mux13~3 {} Banco_reg:BancoReg|Reg10[18] {} } { 0.000ns 0.541ns 0.262ns 1.027ns 0.917ns 0.265ns 0.259ns 0.248ns 0.253ns 0.247ns 0.256ns 0.698ns 0.265ns 0.246ns 0.254ns 0.249ns 0.269ns 0.268ns 0.270ns 0.266ns 0.261ns 0.266ns 0.257ns 0.452ns 0.280ns 0.257ns 0.260ns 0.269ns 0.260ns 0.272ns 0.262ns 0.736ns 1.147ns 0.262ns 0.263ns 0.256ns 0.815ns 0.256ns 0.738ns 1.247ns 1.276ns } { 0.000ns 0.398ns 0.420ns 0.150ns 0.275ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg10[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg10[18] {} } { 0.000ns 0.000ns 0.114ns 1.219ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.ShiftExeSllv } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.ShiftExeSllv {} } { 0.000ns 0.000ns 0.114ns 1.242ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock WriteDataReg\[9\] unidadeControle:unidadeControle\|state.ShiftExeSllv 34.125 ns register " "Info: tco from clock \"clock\" to destination pin \"WriteDataReg\[9\]\" through register \"unidadeControle:unidadeControle\|state.ShiftExeSllv\" is 34.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.882 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1439 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1439; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.537 ns) 2.882 ns unidadeControle:unidadeControle\|state.ShiftExeSllv 3 REG LCFF_X47_Y32_N3 10 " "Info: 3: + IC(1.242 ns) + CELL(0.537 ns) = 2.882 ns; Loc. = LCFF_X47_Y32_N3; Fanout = 10; REG Node = 'unidadeControle:unidadeControle\|state.ShiftExeSllv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { clock~clkctrl unidadeControle:unidadeControle|state.ShiftExeSllv } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.95 % ) " "Info: Total cell delay = 1.526 ns ( 52.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.356 ns ( 47.05 % ) " "Info: Total interconnect delay = 1.356 ns ( 47.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.ShiftExeSllv } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.ShiftExeSllv {} } { 0.000ns 0.000ns 0.114ns 1.242ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.993 ns + Longest register pin " "Info: + Longest register to pin delay is 30.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.ShiftExeSllv 1 REG LCFF_X47_Y32_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y32_N3; Fanout = 10; REG Node = 'unidadeControle:unidadeControle\|state.ShiftExeSllv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.ShiftExeSllv } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.398 ns) 0.939 ns unidadeControle:unidadeControle\|WideOr64~0 2 COMB LCCOMB_X48_Y32_N2 3 " "Info: 2: + IC(0.541 ns) + CELL(0.398 ns) = 0.939 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle\|WideOr64~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv unidadeControle:unidadeControle|WideOr64~0 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 1.621 ns unidadeControle:unidadeControle\|WideOr64~3 3 COMB LCCOMB_X48_Y32_N24 5 " "Info: 3: + IC(0.262 ns) + CELL(0.420 ns) = 1.621 ns; Loc. = LCCOMB_X48_Y32_N24; Fanout = 5; COMB Node = 'unidadeControle:unidadeControle\|WideOr64~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { unidadeControle:unidadeControle|WideOr64~0 unidadeControle:unidadeControle|WideOr64~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.150 ns) 2.798 ns MuxA:MuxA\|AOut\[0\]~13 4 COMB LCCOMB_X49_Y35_N12 4 " "Info: 4: + IC(1.027 ns) + CELL(0.150 ns) = 2.798 ns; Loc. = LCCOMB_X49_Y35_N12; Fanout = 4; COMB Node = 'MuxA:MuxA\|AOut\[0\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { unidadeControle:unidadeControle|WideOr64~3 MuxA:MuxA|AOut[0]~13 } "NODE_NAME" } } { "Nossos Componentes/MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxA.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.275 ns) 3.990 ns Ula32:Ula\|carry_temp\[0\]~50 5 COMB LCCOMB_X48_Y32_N4 2 " "Info: 5: + IC(0.917 ns) + CELL(0.275 ns) = 3.990 ns; Loc. = LCCOMB_X48_Y32_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { MuxA:MuxA|AOut[0]~13 Ula32:Ula|carry_temp[0]~50 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.419 ns) 4.674 ns Ula32:Ula\|carry_temp\[1\]~21 6 COMB LCCOMB_X48_Y32_N30 3 " "Info: 6: + IC(0.265 ns) + CELL(0.419 ns) = 4.674 ns; Loc. = LCCOMB_X48_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Ula32:Ula|carry_temp[0]~50 Ula32:Ula|carry_temp[1]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.083 ns Ula32:Ula\|carry_temp\[3\]~22 7 COMB LCCOMB_X48_Y32_N0 1 " "Info: 7: + IC(0.259 ns) + CELL(0.150 ns) = 5.083 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[1]~21 Ula32:Ula|carry_temp[3]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 5.481 ns Ula32:Ula\|carry_temp\[3\]~23 8 COMB LCCOMB_X48_Y32_N10 3 " "Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 5.481 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[3]~22 Ula32:Ula|carry_temp[3]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.884 ns Ula32:Ula\|carry_temp\[5\]~24 9 COMB LCCOMB_X48_Y32_N12 1 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.884 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[3]~23 Ula32:Ula|carry_temp[5]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.281 ns Ula32:Ula\|carry_temp\[5\]~25 10 COMB LCCOMB_X48_Y32_N6 3 " "Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 6.281 ns; Loc. = LCCOMB_X48_Y32_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[5]~24 Ula32:Ula|carry_temp[5]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 6.687 ns Ula32:Ula\|carry_temp\[7\]~26 11 COMB LCCOMB_X48_Y32_N16 1 " "Info: 11: + IC(0.256 ns) + CELL(0.150 ns) = 6.687 ns; Loc. = LCCOMB_X48_Y32_N16; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|carry_temp[5]~25 Ula32:Ula|carry_temp[7]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.271 ns) 7.656 ns Ula32:Ula\|carry_temp\[7\]~27 12 COMB LCCOMB_X49_Y31_N8 3 " "Info: 12: + IC(0.698 ns) + CELL(0.271 ns) = 7.656 ns; Loc. = LCCOMB_X49_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { Ula32:Ula|carry_temp[7]~26 Ula32:Ula|carry_temp[7]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 8.192 ns Ula32:Ula\|carry_temp\[9\]~28 13 COMB LCCOMB_X49_Y31_N10 1 " "Info: 13: + IC(0.265 ns) + CELL(0.271 ns) = 8.192 ns; Loc. = LCCOMB_X49_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:Ula|carry_temp[7]~27 Ula32:Ula|carry_temp[9]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 8.588 ns Ula32:Ula\|carry_temp\[9\]~29 14 COMB LCCOMB_X49_Y31_N12 3 " "Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 8.588 ns; Loc. = LCCOMB_X49_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[9]~28 Ula32:Ula|carry_temp[9]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.992 ns Ula32:Ula\|carry_temp\[11\]~30 15 COMB LCCOMB_X49_Y31_N6 1 " "Info: 15: + IC(0.254 ns) + CELL(0.150 ns) = 8.992 ns; Loc. = LCCOMB_X49_Y31_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[9]~29 Ula32:Ula|carry_temp[11]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 9.391 ns Ula32:Ula\|carry_temp\[11\]~31 16 COMB LCCOMB_X49_Y31_N16 3 " "Info: 16: + IC(0.249 ns) + CELL(0.150 ns) = 9.391 ns; Loc. = LCCOMB_X49_Y31_N16; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[11]~30 Ula32:Ula|carry_temp[11]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 9.935 ns Ula32:Ula\|carry_temp\[12\]~51 17 COMB LCCOMB_X49_Y31_N24 2 " "Info: 17: + IC(0.269 ns) + CELL(0.275 ns) = 9.935 ns; Loc. = LCCOMB_X49_Y31_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[12\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:Ula|carry_temp[11]~31 Ula32:Ula|carry_temp[12]~51 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 10.478 ns Ula32:Ula\|carry_temp\[13\]~33 18 COMB LCCOMB_X49_Y31_N4 3 " "Info: 18: + IC(0.268 ns) + CELL(0.275 ns) = 10.478 ns; Loc. = LCCOMB_X49_Y31_N4; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:Ula|carry_temp[12]~51 Ula32:Ula|carry_temp[13]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 11.023 ns Ula32:Ula\|carry_temp\[14\]~34 19 COMB LCCOMB_X49_Y31_N14 2 " "Info: 19: + IC(0.270 ns) + CELL(0.275 ns) = 11.023 ns; Loc. = LCCOMB_X49_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Ula32:Ula|carry_temp[13]~33 Ula32:Ula|carry_temp[14]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 11.564 ns Ula32:Ula\|carry_temp\[15\]~35 20 COMB LCCOMB_X49_Y31_N0 3 " "Info: 20: + IC(0.266 ns) + CELL(0.275 ns) = 11.564 ns; Loc. = LCCOMB_X49_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:Ula|carry_temp[14]~34 Ula32:Ula|carry_temp[15]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 11.975 ns Ula32:Ula\|carry_temp\[16\]~53 21 COMB LCCOMB_X49_Y31_N20 2 " "Info: 21: + IC(0.261 ns) + CELL(0.150 ns) = 11.975 ns; Loc. = LCCOMB_X49_Y31_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[15]~35 Ula32:Ula|carry_temp[16]~53 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 12.516 ns Ula32:Ula\|carry_temp\[17\]~37 22 COMB LCCOMB_X49_Y31_N28 3 " "Info: 22: + IC(0.266 ns) + CELL(0.275 ns) = 12.516 ns; Loc. = LCCOMB_X49_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:Ula|carry_temp[16]~53 Ula32:Ula|carry_temp[17]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 12.923 ns Ula32:Ula\|carry_temp\[18\]~38 23 COMB LCCOMB_X49_Y31_N30 2 " "Info: 23: + IC(0.257 ns) + CELL(0.150 ns) = 12.923 ns; Loc. = LCCOMB_X49_Y31_N30; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[17]~37 Ula32:Ula|carry_temp[18]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 13.650 ns Ula32:Ula\|carry_temp\[19\]~39 24 COMB LCCOMB_X50_Y31_N8 3 " "Info: 24: + IC(0.452 ns) + CELL(0.275 ns) = 13.650 ns; Loc. = LCCOMB_X50_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { Ula32:Ula|carry_temp[18]~38 Ula32:Ula|carry_temp[19]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.275 ns) 14.205 ns Ula32:Ula\|carry_temp\[20\]~55 25 COMB LCCOMB_X50_Y31_N16 2 " "Info: 25: + IC(0.280 ns) + CELL(0.275 ns) = 14.205 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[20]~55 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 14.737 ns Ula32:Ula\|carry_temp\[21\]~41 26 COMB LCCOMB_X50_Y31_N12 3 " "Info: 26: + IC(0.257 ns) + CELL(0.275 ns) = 14.737 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Ula32:Ula|carry_temp[20]~55 Ula32:Ula|carry_temp[21]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 15.147 ns Ula32:Ula\|carry_temp\[22\]~42 27 COMB LCCOMB_X50_Y31_N14 2 " "Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 15.147 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[21]~41 Ula32:Ula|carry_temp[22]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 15.691 ns Ula32:Ula\|carry_temp\[23\]~43 28 COMB LCCOMB_X50_Y31_N0 3 " "Info: 28: + IC(0.269 ns) + CELL(0.275 ns) = 15.691 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:Ula|carry_temp[22]~42 Ula32:Ula|carry_temp[23]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 16.101 ns Ula32:Ula\|carry_temp\[24\]~57 29 COMB LCCOMB_X50_Y31_N4 2 " "Info: 29: + IC(0.260 ns) + CELL(0.150 ns) = 16.101 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[23]~43 Ula32:Ula|carry_temp[24]~57 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 16.648 ns Ula32:Ula\|carry_temp\[25\]~45 30 COMB LCCOMB_X50_Y31_N28 3 " "Info: 30: + IC(0.272 ns) + CELL(0.275 ns) = 16.648 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Ula32:Ula|carry_temp[24]~57 Ula32:Ula|carry_temp[25]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 17.060 ns Ula32:Ula\|carry_temp\[26\]~58 31 COMB LCCOMB_X50_Y31_N6 2 " "Info: 31: + IC(0.262 ns) + CELL(0.150 ns) = 17.060 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[25]~45 Ula32:Ula|carry_temp[26]~58 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.275 ns) 18.071 ns Ula32:Ula\|carry_temp\[27\]~47 32 COMB LCCOMB_X51_Y32_N0 3 " "Info: 32: + IC(0.736 ns) + CELL(0.275 ns) = 18.071 ns; Loc. = LCCOMB_X51_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { Ula32:Ula|carry_temp[26]~58 Ula32:Ula|carry_temp[27]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.150 ns) 19.368 ns Ula32:Ula\|carry_temp\[28\]~59 33 COMB LCCOMB_X42_Y32_N4 2 " "Info: 33: + IC(1.147 ns) + CELL(0.150 ns) = 19.368 ns; Loc. = LCCOMB_X42_Y32_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { Ula32:Ula|carry_temp[27]~47 Ula32:Ula|carry_temp[28]~59 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 19.905 ns Ula32:Ula\|carry_temp\[29\]~49 34 COMB LCCOMB_X42_Y32_N18 3 " "Info: 34: + IC(0.262 ns) + CELL(0.275 ns) = 19.905 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:Ula|carry_temp[28]~59 Ula32:Ula|carry_temp[29]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 20.318 ns Ula32:Ula\|Menor~4 35 COMB LCCOMB_X42_Y32_N12 3 " "Info: 35: + IC(0.263 ns) + CELL(0.150 ns) = 20.318 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|Menor~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[29]~49 Ula32:Ula|Menor~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 20.724 ns unidadeControle:unidadeControle\|Selector73~1 36 COMB LCCOMB_X42_Y32_N10 53 " "Info: 36: + IC(0.256 ns) + CELL(0.150 ns) = 20.724 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 53; COMB Node = 'unidadeControle:unidadeControle\|Selector73~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector73~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.150 ns) 22.244 ns MuxDataWrite:MuxDataWrite\|Mux22~0 37 COMB LCCOMB_X49_Y30_N24 1 " "Info: 37: + IC(1.370 ns) + CELL(0.150 ns) = 22.244 ns; Loc. = LCCOMB_X49_Y30_N24; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { unidadeControle:unidadeControle|Selector73~1 MuxDataWrite:MuxDataWrite|Mux22~0 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.150 ns) 23.573 ns MuxDataWrite:MuxDataWrite\|Mux22~1 38 COMB LCCOMB_X40_Y30_N0 1 " "Info: 38: + IC(1.179 ns) + CELL(0.150 ns) = 23.573 ns; Loc. = LCCOMB_X40_Y30_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux22~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { MuxDataWrite:MuxDataWrite|Mux22~0 MuxDataWrite:MuxDataWrite|Mux22~1 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 23.964 ns MuxDataWrite:MuxDataWrite\|Mux22 39 COMB LCCOMB_X40_Y30_N18 33 " "Info: 39: + IC(0.241 ns) + CELL(0.150 ns) = 23.964 ns; Loc. = LCCOMB_X40_Y30_N18; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { MuxDataWrite:MuxDataWrite|Mux22~1 MuxDataWrite:MuxDataWrite|Mux22 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(2.798 ns) 30.993 ns WriteDataReg\[9\] 40 PIN PIN_AJ12 0 " "Info: 40: + IC(4.231 ns) + CELL(2.798 ns) = 30.993 ns; Loc. = PIN_AJ12; Fanout = 0; PIN Node = 'WriteDataReg\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { MuxDataWrite:MuxDataWrite|Mux22 WriteDataReg[9] } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.152 ns ( 35.98 % ) " "Info: Total cell delay = 11.152 ns ( 35.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.841 ns ( 64.02 % ) " "Info: Total interconnect delay = 19.841 ns ( 64.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.993 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv unidadeControle:unidadeControle|WideOr64~0 unidadeControle:unidadeControle|WideOr64~3 MuxA:MuxA|AOut[0]~13 Ula32:Ula|carry_temp[0]~50 Ula32:Ula|carry_temp[1]~21 Ula32:Ula|carry_temp[3]~22 Ula32:Ula|carry_temp[3]~23 Ula32:Ula|carry_temp[5]~24 Ula32:Ula|carry_temp[5]~25 Ula32:Ula|carry_temp[7]~26 Ula32:Ula|carry_temp[7]~27 Ula32:Ula|carry_temp[9]~28 Ula32:Ula|carry_temp[9]~29 Ula32:Ula|carry_temp[11]~30 Ula32:Ula|carry_temp[11]~31 Ula32:Ula|carry_temp[12]~51 Ula32:Ula|carry_temp[13]~33 Ula32:Ula|carry_temp[14]~34 Ula32:Ula|carry_temp[15]~35 Ula32:Ula|carry_temp[16]~53 Ula32:Ula|carry_temp[17]~37 Ula32:Ula|carry_temp[18]~38 Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[20]~55 Ula32:Ula|carry_temp[21]~41 Ula32:Ula|carry_temp[22]~42 Ula32:Ula|carry_temp[23]~43 Ula32:Ula|carry_temp[24]~57 Ula32:Ula|carry_temp[25]~45 Ula32:Ula|carry_temp[26]~58 Ula32:Ula|carry_temp[27]~47 Ula32:Ula|carry_temp[28]~59 Ula32:Ula|carry_temp[29]~49 Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector73~1 MuxDataWrite:MuxDataWrite|Mux22~0 MuxDataWrite:MuxDataWrite|Mux22~1 MuxDataWrite:MuxDataWrite|Mux22 WriteDataReg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.993 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv {} unidadeControle:unidadeControle|WideOr64~0 {} unidadeControle:unidadeControle|WideOr64~3 {} MuxA:MuxA|AOut[0]~13 {} Ula32:Ula|carry_temp[0]~50 {} Ula32:Ula|carry_temp[1]~21 {} Ula32:Ula|carry_temp[3]~22 {} Ula32:Ula|carry_temp[3]~23 {} Ula32:Ula|carry_temp[5]~24 {} Ula32:Ula|carry_temp[5]~25 {} Ula32:Ula|carry_temp[7]~26 {} Ula32:Ula|carry_temp[7]~27 {} Ula32:Ula|carry_temp[9]~28 {} Ula32:Ula|carry_temp[9]~29 {} Ula32:Ula|carry_temp[11]~30 {} Ula32:Ula|carry_temp[11]~31 {} Ula32:Ula|carry_temp[12]~51 {} Ula32:Ula|carry_temp[13]~33 {} Ula32:Ula|carry_temp[14]~34 {} Ula32:Ula|carry_temp[15]~35 {} Ula32:Ula|carry_temp[16]~53 {} Ula32:Ula|carry_temp[17]~37 {} Ula32:Ula|carry_temp[18]~38 {} Ula32:Ula|carry_temp[19]~39 {} Ula32:Ula|carry_temp[20]~55 {} Ula32:Ula|carry_temp[21]~41 {} Ula32:Ula|carry_temp[22]~42 {} Ula32:Ula|carry_temp[23]~43 {} Ula32:Ula|carry_temp[24]~57 {} Ula32:Ula|carry_temp[25]~45 {} Ula32:Ula|carry_temp[26]~58 {} Ula32:Ula|carry_temp[27]~47 {} Ula32:Ula|carry_temp[28]~59 {} Ula32:Ula|carry_temp[29]~49 {} Ula32:Ula|Menor~4 {} unidadeControle:unidadeControle|Selector73~1 {} MuxDataWrite:MuxDataWrite|Mux22~0 {} MuxDataWrite:MuxDataWrite|Mux22~1 {} MuxDataWrite:MuxDataWrite|Mux22 {} WriteDataReg[9] {} } { 0.000ns 0.541ns 0.262ns 1.027ns 0.917ns 0.265ns 0.259ns 0.248ns 0.253ns 0.247ns 0.256ns 0.698ns 0.265ns 0.246ns 0.254ns 0.249ns 0.269ns 0.268ns 0.270ns 0.266ns 0.261ns 0.266ns 0.257ns 0.452ns 0.280ns 0.257ns 0.260ns 0.269ns 0.260ns 0.272ns 0.262ns 0.736ns 1.147ns 0.262ns 0.263ns 0.256ns 1.370ns 1.179ns 0.241ns 4.231ns } { 0.000ns 0.398ns 0.420ns 0.150ns 0.275ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.ShiftExeSllv } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.ShiftExeSllv {} } { 0.000ns 0.000ns 0.114ns 1.242ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.993 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv unidadeControle:unidadeControle|WideOr64~0 unidadeControle:unidadeControle|WideOr64~3 MuxA:MuxA|AOut[0]~13 Ula32:Ula|carry_temp[0]~50 Ula32:Ula|carry_temp[1]~21 Ula32:Ula|carry_temp[3]~22 Ula32:Ula|carry_temp[3]~23 Ula32:Ula|carry_temp[5]~24 Ula32:Ula|carry_temp[5]~25 Ula32:Ula|carry_temp[7]~26 Ula32:Ula|carry_temp[7]~27 Ula32:Ula|carry_temp[9]~28 Ula32:Ula|carry_temp[9]~29 Ula32:Ula|carry_temp[11]~30 Ula32:Ula|carry_temp[11]~31 Ula32:Ula|carry_temp[12]~51 Ula32:Ula|carry_temp[13]~33 Ula32:Ula|carry_temp[14]~34 Ula32:Ula|carry_temp[15]~35 Ula32:Ula|carry_temp[16]~53 Ula32:Ula|carry_temp[17]~37 Ula32:Ula|carry_temp[18]~38 Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[20]~55 Ula32:Ula|carry_temp[21]~41 Ula32:Ula|carry_temp[22]~42 Ula32:Ula|carry_temp[23]~43 Ula32:Ula|carry_temp[24]~57 Ula32:Ula|carry_temp[25]~45 Ula32:Ula|carry_temp[26]~58 Ula32:Ula|carry_temp[27]~47 Ula32:Ula|carry_temp[28]~59 Ula32:Ula|carry_temp[29]~49 Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector73~1 MuxDataWrite:MuxDataWrite|Mux22~0 MuxDataWrite:MuxDataWrite|Mux22~1 MuxDataWrite:MuxDataWrite|Mux22 WriteDataReg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.993 ns" { unidadeControle:unidadeControle|state.ShiftExeSllv {} unidadeControle:unidadeControle|WideOr64~0 {} unidadeControle:unidadeControle|WideOr64~3 {} MuxA:MuxA|AOut[0]~13 {} Ula32:Ula|carry_temp[0]~50 {} Ula32:Ula|carry_temp[1]~21 {} Ula32:Ula|carry_temp[3]~22 {} Ula32:Ula|carry_temp[3]~23 {} Ula32:Ula|carry_temp[5]~24 {} Ula32:Ula|carry_temp[5]~25 {} Ula32:Ula|carry_temp[7]~26 {} Ula32:Ula|carry_temp[7]~27 {} Ula32:Ula|carry_temp[9]~28 {} Ula32:Ula|carry_temp[9]~29 {} Ula32:Ula|carry_temp[11]~30 {} Ula32:Ula|carry_temp[11]~31 {} Ula32:Ula|carry_temp[12]~51 {} Ula32:Ula|carry_temp[13]~33 {} Ula32:Ula|carry_temp[14]~34 {} Ula32:Ula|carry_temp[15]~35 {} Ula32:Ula|carry_temp[16]~53 {} Ula32:Ula|carry_temp[17]~37 {} Ula32:Ula|carry_temp[18]~38 {} Ula32:Ula|carry_temp[19]~39 {} Ula32:Ula|carry_temp[20]~55 {} Ula32:Ula|carry_temp[21]~41 {} Ula32:Ula|carry_temp[22]~42 {} Ula32:Ula|carry_temp[23]~43 {} Ula32:Ula|carry_temp[24]~57 {} Ula32:Ula|carry_temp[25]~45 {} Ula32:Ula|carry_temp[26]~58 {} Ula32:Ula|carry_temp[27]~47 {} Ula32:Ula|carry_temp[28]~59 {} Ula32:Ula|carry_temp[29]~49 {} Ula32:Ula|Menor~4 {} unidadeControle:unidadeControle|Selector73~1 {} MuxDataWrite:MuxDataWrite|Mux22~0 {} MuxDataWrite:MuxDataWrite|Mux22~1 {} MuxDataWrite:MuxDataWrite|Mux22 {} WriteDataReg[9] {} } { 0.000ns 0.541ns 0.262ns 1.027ns 0.917ns 0.265ns 0.259ns 0.248ns 0.253ns 0.247ns 0.256ns 0.698ns 0.265ns 0.246ns 0.254ns 0.249ns 0.269ns 0.268ns 0.270ns 0.266ns 0.261ns 0.266ns 0.257ns 0.452ns 0.280ns 0.257ns 0.260ns 0.269ns 0.260ns 0.272ns 0.262ns 0.736ns 1.147ns 0.262ns 0.263ns 0.256ns 1.370ns 1.179ns 0.241ns 4.231ns } { 0.000ns 0.398ns 0.420ns 0.150ns 0.275ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 23:56:38 2017 " "Info: Processing ended: Mon May 08 23:56:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
