Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/installedSoftwares/Xilinx_Vivado_Updated/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7b539121a3834f64ab78b5bbfa0eee8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot circuit_tb_behav xil_defaultlib.circuit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
