<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\fpga_last_test\xitongtiaoshi\yuyin\impl\gwsynthesis\yuyin.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\fpga_last_test\xitongtiaoshi\yuyin\src\yuyin.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 29 22:56:16 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>16955</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>13317</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>36</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2139</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>jtag_TCK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">32.325(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>jtag_TCK</td>
<td>100.000(MHz)</td>
<td>102.289(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>-6022.914</td>
<td>2139</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-11.047</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_26_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.977</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-10.966</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_25_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.896</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-10.902</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_27_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.832</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-10.755</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_31_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.685</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-10.746</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/decoded_rs2_0_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.676</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-10.746</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/decoded_rs2_1_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.676</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-10.667</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/decoded_rs2_2_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.597</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-10.604</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/decoded_rd_0_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.534</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-10.577</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_30_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.507</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-10.545</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_12_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.475</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-10.468</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/reg_op1_19_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>15.375</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-10.425</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_29_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.355</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-10.351</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_28_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.281</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-10.327</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/decoded_rs1_1_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.257</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-10.312</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/decoded_csr_3_s0/RESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>15.219</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-10.312</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/decoded_csr_8_s0/RESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>15.219</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-10.309</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/decoded_csr_6_s0/RESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>15.216</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-10.300</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/decoded_csr_10_s0/RESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>15.207</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-10.273</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_18_s1/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.203</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-10.203</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/mem_rdata_q_14_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.133</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-10.151</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/decoded_csr_4_s0/RESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>15.058</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-10.151</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/decoded_csr_9_s0/RESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>15.058</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-10.130</td>
<td>u0/core/mem_addr_11_s0/Q</td>
<td>u0/core/decoded_rs2_3_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.060</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-10.129</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/decoded_csr_1_s0/RESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>15.035</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-10.126</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/decoded_csr_0_s0/RESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>15.033</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.080</td>
<td>u0/core/mem_wdata_7_s0/Q</td>
<td>u0/itcm/memory_0_memory_0_0_3_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>2</td>
<td>0.206</td>
<td>u0/core/mem_wdata_3_s0/Q</td>
<td>u0/itcm/memory_0_memory_0_0_1_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>3</td>
<td>0.206</td>
<td>u0/core/mem_wdata_2_s0/Q</td>
<td>u0/itcm/memory_0_memory_0_0_1_s/DI[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>4</td>
<td>0.315</td>
<td>u0/core/wr_dcsr_ena_s0/Q</td>
<td>u0/u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>5</td>
<td>0.317</td>
<td>u0/wbgpio_ins/dir_r_14_s0/Q</td>
<td>u0/wbgpio_ins/in_r_14_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>6</td>
<td>0.317</td>
<td>u0/wbgpio_ins/dir_r_19_s0/Q</td>
<td>u0/wbgpio_ins/in_r_19_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>7</td>
<td>0.317</td>
<td>u0/wbgpio_ins/dir_r_9_s0/Q</td>
<td>u0/wbgpio_ins/in_r_9_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>8</td>
<td>0.317</td>
<td>u0/wbgpio_ins/dir_r_29_s0/Q</td>
<td>u0/wbgpio_ins/in_r_29_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>9</td>
<td>0.319</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s/WAD[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>10</td>
<td>0.319</td>
<td>u0/wbgpio_ins/dir_r_21_s0/Q</td>
<td>u0/wbgpio_ins/in_r_21_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>11</td>
<td>0.319</td>
<td>u0/wbgpio_ins/dir_r_5_s0/Q</td>
<td>u0/wbgpio_ins/in_r_5_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>12</td>
<td>0.323</td>
<td>u0/wbgpio_ins/dir_r_24_s0/Q</td>
<td>u0/wbgpio_ins/in_r_24_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>13</td>
<td>0.323</td>
<td>u0/wbgpio_ins/dir_r_27_s0/Q</td>
<td>u0/wbgpio_ins/in_r_27_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>14</td>
<td>0.323</td>
<td>u0/wbgpio_ins/dir_r_15_s0/Q</td>
<td>u0/wbgpio_ins/in_r_15_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>15</td>
<td>0.323</td>
<td>u0/wbgpio_ins/dir_r_30_s0/Q</td>
<td>u0/wbgpio_ins/in_r_30_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>16</td>
<td>0.328</td>
<td>u0/core/mem_wdata_6_s0/Q</td>
<td>u0/itcm/memory_0_memory_0_0_3_s/DI[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>17</td>
<td>0.329</td>
<td>u0/dtcm/mem_ready_s0/Q</td>
<td>u0/dtcm/mem_ready_s0/RESET</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>18</td>
<td>0.330</td>
<td>u4/state.s0_s1/Q</td>
<td>u4/cnt_echo1_26_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.341</td>
</tr>
<tr>
<td>19</td>
<td>0.338</td>
<td>u0/core/mem_wdata_1_s0/Q</td>
<td>u0/itcm/memory_0_memory_0_0_0_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
<tr>
<td>20</td>
<td>0.340</td>
<td>u0/core/mem_addr_14_s0/Q</td>
<td>u0/dtcm/mem_0_mem_0_0_3_s/ADB[13]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>21</td>
<td>0.343</td>
<td>u0/core/mem_addr_4_s0/Q</td>
<td>u0/dtcm/mem_0_mem_0_0_3_s/ADA[3]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>22</td>
<td>0.356</td>
<td>u0/core/mem_addr_14_s0/Q</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s/ADB[13]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>23</td>
<td>0.358</td>
<td>u0/core/mem_addr_2_s0/Q</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s/ADB[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>24</td>
<td>0.361</td>
<td>u0/core/mem_addr_3_s0/Q</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s/ADA[2]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>25</td>
<td>0.368</td>
<td>u0/core/mem_addr_14_s0/Q</td>
<td>u0/itcm/memory_2_memory_2_0_0_s/ADB[13]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.486</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>2</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>3</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>4</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>5</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/csr_mcause_31_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>6</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/cmt_dpc_5_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>7</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/cmt_dpc_7_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>8</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/cmt_dpc_16_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>9</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/cmt_dpc_17_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>10</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/cmt_dpc_21_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>11</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/cmt_dpc_25_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>12</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/cmt_dpc_26_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>13</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/cmt_dpc_28_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>14</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/irq_reg_2_20_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>15</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/irq_reg_2_21_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>16</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/irq_reg_1_20_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>17</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/irq_reg_1_21_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>18</td>
<td>1.825</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/irq_reg_0_20_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.082</td>
</tr>
<tr>
<td>19</td>
<td>1.833</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.074</td>
</tr>
<tr>
<td>20</td>
<td>1.833</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.074</td>
</tr>
<tr>
<td>21</td>
<td>1.833</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_2_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.074</td>
</tr>
<tr>
<td>22</td>
<td>1.833</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_4_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.074</td>
</tr>
<tr>
<td>23</td>
<td>1.833</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_7_s0/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.074</td>
</tr>
<tr>
<td>24</td>
<td>1.833</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/csr_mcause_4_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.074</td>
</tr>
<tr>
<td>25</td>
<td>1.833</td>
<td>u0/rstdly_15_s1/Q</td>
<td>u0/core/csr_mepc_7_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>3.074</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/dm_debint_dfflr/qout_r_0_s1/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>2</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>3</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>4</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>5</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>6</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>7</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>8</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>9</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>10</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>11</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>12</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>13</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>14</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>15</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>16</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>17</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>18</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>21</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>22</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>23</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>24</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>25</td>
<td>0.937</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u0/u_dm/u_s_jtag_dtm/jtagStateReg_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u0/u_dm/u_s_jtag_dtm/skipOpReg_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_37_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_29_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u0/u_dm/u_s_jtag_dtm/shiftReg_26_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u0/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>u0/core/mem_rdata_q_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>u0/core/clear_prefetched_high_word_q_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>u0/core/cpuregs[15]_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.475</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C16[1][B]</td>
<td>u0/core/n2206_s4/I0</td>
</tr>
<tr>
<td>19.928</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R49C16[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s4/F</td>
</tr>
<tr>
<td>20.828</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td>u0/core/n2208_s4/I0</td>
</tr>
<tr>
<td>21.199</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n2208_s4/F</td>
</tr>
<tr>
<td>21.354</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[1][B]</td>
<td>u0/core/n2208_s0/I3</td>
</tr>
<tr>
<td>21.903</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C23[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n2208_s0/F</td>
</tr>
<tr>
<td>21.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[1][B]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[1][B]</td>
<td>u0/core/mem_rdata_q_26_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_26_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C23[1][B]</td>
<td>u0/core/mem_rdata_q_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.746, 36.926%; route: 12.999, 61.968%; tC2Q: 0.232, 1.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.475</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C16[1][B]</td>
<td>u0/core/n2206_s4/I0</td>
</tr>
<tr>
<td>19.928</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R49C16[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s4/F</td>
</tr>
<tr>
<td>20.896</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[3][A]</td>
<td>u0/core/n2209_s3/I2</td>
</tr>
<tr>
<td>21.358</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C22[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n2209_s3/F</td>
</tr>
<tr>
<td>21.359</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[2][B]</td>
<td>u0/core/n2209_s0/I2</td>
</tr>
<tr>
<td>21.821</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C22[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n2209_s0/F</td>
</tr>
<tr>
<td>21.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[2][B]</td>
<td>u0/core/mem_rdata_q_25_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_25_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C22[2][B]</td>
<td>u0/core/mem_rdata_q_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.750, 37.089%; route: 12.914, 61.800%; tC2Q: 0.232, 1.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.475</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C16[1][B]</td>
<td>u0/core/n2206_s4/I0</td>
</tr>
<tr>
<td>19.928</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R49C16[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s4/F</td>
</tr>
<tr>
<td>20.658</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][B]</td>
<td>u0/core/n2207_s17/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C23[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n2207_s17/F</td>
</tr>
<tr>
<td>21.209</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>u0/core/n2207_s0/I2</td>
</tr>
<tr>
<td>21.758</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n2207_s0/F</td>
</tr>
<tr>
<td>21.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>u0/core/mem_rdata_q_27_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_27_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>u0/core/mem_rdata_q_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.924, 38.038%; route: 12.676, 60.848%; tC2Q: 0.232, 1.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.673</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>u0/core/n2203_s11/I0</td>
</tr>
<tr>
<td>20.126</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C22[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2203_s11/F</td>
</tr>
<tr>
<td>21.062</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[1][B]</td>
<td>u0/core/n2203_s0/I0</td>
</tr>
<tr>
<td>21.611</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C24[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n2203_s0/F</td>
</tr>
<tr>
<td>21.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[1][B]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[1][B]</td>
<td>u0/core/mem_rdata_q_31_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_31_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C24[1][B]</td>
<td>u0/core/mem_rdata_q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.375, 35.654%; route: 13.078, 63.225%; tC2Q: 0.232, 1.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_rs2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.859</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[3][A]</td>
<td>u0/core/n5332_s2/I3</td>
</tr>
<tr>
<td>17.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C16[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5332_s2/F</td>
</tr>
<tr>
<td>17.942</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C15[3][B]</td>
<td>u0/core/n5719_s6/I3</td>
</tr>
<tr>
<td>18.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C15[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5719_s6/F</td>
</tr>
<tr>
<td>19.024</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C23[0][B]</td>
<td>u0/core/n5720_s4/I0</td>
</tr>
<tr>
<td>19.486</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C23[0][B]</td>
<td style=" background: #97FFFF;">u0/core/n5720_s4/F</td>
</tr>
<tr>
<td>19.487</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C23[1][B]</td>
<td>u0/core/n5720_s1/I3</td>
</tr>
<tr>
<td>20.042</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C23[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n5720_s1/F</td>
</tr>
<tr>
<td>21.052</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][A]</td>
<td>u0/core/n5722_s0/I1</td>
</tr>
<tr>
<td>21.601</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5722_s0/F</td>
</tr>
<tr>
<td>21.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C12[0][A]</td>
<td style=" font-weight:bold;">u0/core/decoded_rs2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C12[0][A]</td>
<td>u0/core/decoded_rs2_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_rs2_0_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C12[0][A]</td>
<td>u0/core/decoded_rs2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.895, 38.185%; route: 12.549, 60.693%; tC2Q: 0.232, 1.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_rs2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.859</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[3][A]</td>
<td>u0/core/n5332_s2/I3</td>
</tr>
<tr>
<td>17.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C16[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5332_s2/F</td>
</tr>
<tr>
<td>17.942</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C15[3][B]</td>
<td>u0/core/n5719_s6/I3</td>
</tr>
<tr>
<td>18.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C15[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5719_s6/F</td>
</tr>
<tr>
<td>19.024</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C23[0][B]</td>
<td>u0/core/n5720_s4/I0</td>
</tr>
<tr>
<td>19.486</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C23[0][B]</td>
<td style=" background: #97FFFF;">u0/core/n5720_s4/F</td>
</tr>
<tr>
<td>19.487</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C23[1][B]</td>
<td>u0/core/n5720_s1/I3</td>
</tr>
<tr>
<td>20.042</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C23[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n5720_s1/F</td>
</tr>
<tr>
<td>21.052</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[1][B]</td>
<td>u0/core/n5721_s0/I1</td>
</tr>
<tr>
<td>21.601</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n5721_s0/F</td>
</tr>
<tr>
<td>21.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C12[1][B]</td>
<td style=" font-weight:bold;">u0/core/decoded_rs2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C12[1][B]</td>
<td>u0/core/decoded_rs2_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_rs2_1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C12[1][B]</td>
<td>u0/core/decoded_rs2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.895, 38.185%; route: 12.549, 60.693%; tC2Q: 0.232, 1.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_rs2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.859</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[3][A]</td>
<td>u0/core/n5332_s2/I3</td>
</tr>
<tr>
<td>17.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C16[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5332_s2/F</td>
</tr>
<tr>
<td>17.942</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C15[3][B]</td>
<td>u0/core/n5719_s6/I3</td>
</tr>
<tr>
<td>18.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C15[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5719_s6/F</td>
</tr>
<tr>
<td>19.024</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C23[0][B]</td>
<td>u0/core/n5720_s4/I0</td>
</tr>
<tr>
<td>19.486</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C23[0][B]</td>
<td style=" background: #97FFFF;">u0/core/n5720_s4/F</td>
</tr>
<tr>
<td>19.487</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C23[1][B]</td>
<td>u0/core/n5720_s1/I3</td>
</tr>
<tr>
<td>20.042</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C23[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n5720_s1/F</td>
</tr>
<tr>
<td>20.974</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[2][A]</td>
<td>u0/core/n5720_s0/I1</td>
</tr>
<tr>
<td>21.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C14[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5720_s0/F</td>
</tr>
<tr>
<td>21.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[2][A]</td>
<td style=" font-weight:bold;">u0/core/decoded_rs2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[2][A]</td>
<td>u0/core/decoded_rs2_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_rs2_2_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C14[2][A]</td>
<td>u0/core/decoded_rs2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.895, 38.331%; route: 12.470, 60.542%; tC2Q: 0.232, 1.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_rd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.393</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[1][A]</td>
<td>u0/core/n5710_s11/I2</td>
</tr>
<tr>
<td>19.764</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C26[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s11/F</td>
</tr>
<tr>
<td>20.890</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td>u0/core/n5710_s0/I2</td>
</tr>
<tr>
<td>21.460</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s0/F</td>
</tr>
<tr>
<td>21.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">u0/core/decoded_rd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td>u0/core/decoded_rd_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_rd_0_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C25[2][A]</td>
<td>u0/core/decoded_rd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.314, 35.619%; route: 12.988, 63.251%; tC2Q: 0.232, 1.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.673</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>u0/core/n2203_s11/I0</td>
</tr>
<tr>
<td>20.126</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C22[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2203_s11/F</td>
</tr>
<tr>
<td>21.062</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>u0/core/n2204_s0/I0</td>
</tr>
<tr>
<td>21.433</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2204_s0/F</td>
</tr>
<tr>
<td>21.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>u0/core/mem_rdata_q_30_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_30_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>u0/core/mem_rdata_q_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.197, 35.095%; route: 13.078, 63.773%; tC2Q: 0.232, 1.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.475</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C16[2][A]</td>
<td>u0/core/n2203_s5/I0</td>
</tr>
<tr>
<td>20.024</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C16[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n2203_s5/F</td>
</tr>
<tr>
<td>20.196</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C15[1][B]</td>
<td>u0/core/n2222_s3/I0</td>
</tr>
<tr>
<td>20.766</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C15[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n2222_s3/F</td>
</tr>
<tr>
<td>20.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C15[1][A]</td>
<td>u0/core/n2222_s0/I2</td>
</tr>
<tr>
<td>21.401</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C15[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2222_s0/F</td>
</tr>
<tr>
<td>21.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C15[1][A]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C15[1][A]</td>
<td>u0/core/mem_rdata_q_12_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_12_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C15[1][A]</td>
<td>u0/core/mem_rdata_q_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.954, 38.847%; route: 12.289, 60.020%; tC2Q: 0.232, 1.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/reg_op1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>u0/core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R42C19[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>u0/core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>u0/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.210</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s4/I2</td>
</tr>
<tr>
<td>13.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s3/I2</td>
</tr>
<tr>
<td>14.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>u0/core/n1952_s11/I1</td>
</tr>
<tr>
<td>16.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n1952_s11/F</td>
</tr>
<tr>
<td>16.082</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[0][B]</td>
<td>u0/core/n15305_s16/I0</td>
</tr>
<tr>
<td>16.637</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C17[0][B]</td>
<td style=" background: #97FFFF;">u0/core/n15305_s16/F</td>
</tr>
<tr>
<td>17.802</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][B]</td>
<td>u0/core/n15309_s22/I0</td>
</tr>
<tr>
<td>18.357</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R36C12[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n15309_s22/F</td>
</tr>
<tr>
<td>19.067</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[3][A]</td>
<td>u0/core/n15329_s13/I0</td>
</tr>
<tr>
<td>19.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n15329_s13/F</td>
</tr>
<tr>
<td>20.754</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C17[1][B]</td>
<td>u0/core/n15329_s17/I3</td>
</tr>
<tr>
<td>21.324</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n15329_s17/F</td>
</tr>
<tr>
<td>21.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C17[1][B]</td>
<td style=" font-weight:bold;">u0/core/reg_op1_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C17[1][B]</td>
<td>u0/core/reg_op1_19_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/reg_op1_19_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C17[1][B]</td>
<td>u0/core/reg_op1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.486, 35.682%; route: 9.657, 62.809%; tC2Q: 0.232, 1.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.673</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>u0/core/n2203_s11/I0</td>
</tr>
<tr>
<td>20.126</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C22[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2203_s11/F</td>
</tr>
<tr>
<td>20.819</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>u0/core/n2205_s0/I0</td>
</tr>
<tr>
<td>21.281</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n2205_s0/F</td>
</tr>
<tr>
<td>21.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>u0/core/mem_rdata_q_29_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>u0/core/mem_rdata_q_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.288, 35.804%; route: 12.835, 63.056%; tC2Q: 0.232, 1.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.475</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C16[1][B]</td>
<td>u0/core/n2206_s4/I0</td>
</tr>
<tr>
<td>19.928</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R49C16[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s4/F</td>
</tr>
<tr>
<td>20.658</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[2][B]</td>
<td>u0/core/n2206_s0/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C24[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s0/F</td>
</tr>
<tr>
<td>21.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[2][B]</td>
<td>u0/core/mem_rdata_q_28_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_28_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[2][B]</td>
<td>u0/core/mem_rdata_q_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.375, 36.363%; route: 12.674, 62.493%; tC2Q: 0.232, 1.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_rs1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.802</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C25[0][B]</td>
<td>u0/core/n5765_s6/I0</td>
</tr>
<tr>
<td>17.255</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C25[0][B]</td>
<td style=" background: #97FFFF;">u0/core/n5765_s6/F</td>
</tr>
<tr>
<td>18.261</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[0][B]</td>
<td>u0/core/n2221_s12/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C16[0][B]</td>
<td style=" background: #97FFFF;">u0/core/n2221_s12/F</td>
</tr>
<tr>
<td>19.208</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>u0/core/n5715_s3/I2</td>
</tr>
<tr>
<td>19.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5715_s3/F</td>
</tr>
<tr>
<td>20.812</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td>u0/core/n5715_s0/I3</td>
</tr>
<tr>
<td>21.183</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5715_s0/F</td>
</tr>
<tr>
<td>21.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td style=" font-weight:bold;">u0/core/decoded_rs1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td>u0/core/decoded_rs1_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_rs1_1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C27[2][B]</td>
<td>u0/core/decoded_rs1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.235, 35.716%; route: 12.790, 63.138%; tC2Q: 0.232, 1.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_csr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>u0/core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R42C19[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>u0/core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>u0/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.210</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s4/I2</td>
</tr>
<tr>
<td>13.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s3/I2</td>
</tr>
<tr>
<td>14.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>u0/core/n1952_s11/I1</td>
</tr>
<tr>
<td>16.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n1952_s11/F</td>
</tr>
<tr>
<td>17.476</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>u0/core/n5306_s5/I1</td>
</tr>
<tr>
<td>18.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5306_s5/F</td>
</tr>
<tr>
<td>19.215</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>u0/core/n5711_s2/I3</td>
</tr>
<tr>
<td>19.785</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5711_s2/F</td>
</tr>
<tr>
<td>21.168</td>
<td>1.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">u0/core/decoded_csr_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>u0/core/decoded_csr_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_csr_3_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>u0/core/decoded_csr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 28.793%; route: 10.605, 69.683%; tC2Q: 0.232, 1.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_csr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>u0/core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R42C19[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>u0/core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>u0/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.210</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s4/I2</td>
</tr>
<tr>
<td>13.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s3/I2</td>
</tr>
<tr>
<td>14.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>u0/core/n1952_s11/I1</td>
</tr>
<tr>
<td>16.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n1952_s11/F</td>
</tr>
<tr>
<td>17.476</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>u0/core/n5306_s5/I1</td>
</tr>
<tr>
<td>18.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5306_s5/F</td>
</tr>
<tr>
<td>19.215</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>u0/core/n5711_s2/I3</td>
</tr>
<tr>
<td>19.785</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5711_s2/F</td>
</tr>
<tr>
<td>21.168</td>
<td>1.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">u0/core/decoded_csr_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u0/core/decoded_csr_8_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_csr_8_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u0/core/decoded_csr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 28.793%; route: 10.605, 69.683%; tC2Q: 0.232, 1.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_csr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>u0/core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R42C19[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>u0/core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>u0/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.210</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s4/I2</td>
</tr>
<tr>
<td>13.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s3/I2</td>
</tr>
<tr>
<td>14.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>u0/core/n1952_s11/I1</td>
</tr>
<tr>
<td>16.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n1952_s11/F</td>
</tr>
<tr>
<td>17.476</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>u0/core/n5306_s5/I1</td>
</tr>
<tr>
<td>18.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5306_s5/F</td>
</tr>
<tr>
<td>19.215</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>u0/core/n5711_s2/I3</td>
</tr>
<tr>
<td>19.785</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5711_s2/F</td>
</tr>
<tr>
<td>21.165</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" font-weight:bold;">u0/core/decoded_csr_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>u0/core/decoded_csr_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_csr_6_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>u0/core/decoded_csr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 28.798%; route: 10.602, 69.678%; tC2Q: 0.232, 1.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_csr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>u0/core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R42C19[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>u0/core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>u0/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.210</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s4/I2</td>
</tr>
<tr>
<td>13.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s3/I2</td>
</tr>
<tr>
<td>14.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>u0/core/n1952_s11/I1</td>
</tr>
<tr>
<td>16.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n1952_s11/F</td>
</tr>
<tr>
<td>17.476</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>u0/core/n5306_s5/I1</td>
</tr>
<tr>
<td>18.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5306_s5/F</td>
</tr>
<tr>
<td>19.215</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>u0/core/n5711_s2/I3</td>
</tr>
<tr>
<td>19.785</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5711_s2/F</td>
</tr>
<tr>
<td>21.156</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">u0/core/decoded_csr_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u0/core/decoded_csr_10_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_csr_10_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u0/core/decoded_csr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 28.815%; route: 10.593, 69.659%; tC2Q: 0.232, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.831</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[1][B]</td>
<td>u0/core/n5771_s4/I2</td>
</tr>
<tr>
<td>17.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n5771_s4/F</td>
</tr>
<tr>
<td>17.957</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[2][B]</td>
<td>u0/core/n5772_s5/I0</td>
</tr>
<tr>
<td>18.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C21[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5772_s5/F</td>
</tr>
<tr>
<td>18.774</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C21[0][A]</td>
<td>u0/core/n1860_s4/I0</td>
</tr>
<tr>
<td>19.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C21[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n1860_s4/F</td>
</tr>
<tr>
<td>20.122</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C17[0][A]</td>
<td>u0/core/mem_rdata_q_19_s4/I3</td>
</tr>
<tr>
<td>20.584</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R48C17[0][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_q_19_s4/F</td>
</tr>
<tr>
<td>21.129</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C15[2][A]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_18_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C15[2][A]</td>
<td>u0/core/mem_rdata_q_18_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_18_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C15[2][A]</td>
<td>u0/core/mem_rdata_q_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.244, 35.856%; route: 12.727, 62.996%; tC2Q: 0.232, 1.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/mem_rdata_q_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.293</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[2][A]</td>
<td>u0/core/n5710_s4/I2</td>
</tr>
<tr>
<td>16.746</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R50C22[2][A]</td>
<td style=" background: #97FFFF;">u0/core/n5710_s4/F</td>
</tr>
<tr>
<td>17.985</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[1][A]</td>
<td>u0/core/n2206_s8/I3</td>
</tr>
<tr>
<td>18.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s8/F</td>
</tr>
<tr>
<td>19.475</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C16[1][B]</td>
<td>u0/core/n2206_s4/I0</td>
</tr>
<tr>
<td>19.928</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R49C16[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n2206_s4/F</td>
</tr>
<tr>
<td>20.597</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C13[1][A]</td>
<td>u0/core/n2220_s0/I3</td>
</tr>
<tr>
<td>21.059</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C13[1][A]</td>
<td style=" background: #97FFFF;">u0/core/n2220_s0/F</td>
</tr>
<tr>
<td>21.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[1][A]</td>
<td style=" font-weight:bold;">u0/core/mem_rdata_q_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[1][A]</td>
<td>u0/core/mem_rdata_q_14_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/mem_rdata_q_14_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C13[1][A]</td>
<td>u0/core/mem_rdata_q_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.288, 36.199%; route: 12.613, 62.649%; tC2Q: 0.232, 1.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_csr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>u0/core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R42C19[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>u0/core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>u0/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.210</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s4/I2</td>
</tr>
<tr>
<td>13.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s3/I2</td>
</tr>
<tr>
<td>14.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>u0/core/n1952_s11/I1</td>
</tr>
<tr>
<td>16.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n1952_s11/F</td>
</tr>
<tr>
<td>17.476</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>u0/core/n5306_s5/I1</td>
</tr>
<tr>
<td>18.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5306_s5/F</td>
</tr>
<tr>
<td>19.215</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>u0/core/n5711_s2/I3</td>
</tr>
<tr>
<td>19.785</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5711_s2/F</td>
</tr>
<tr>
<td>21.007</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td style=" font-weight:bold;">u0/core/decoded_csr_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>u0/core/decoded_csr_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_csr_4_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>u0/core/decoded_csr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 29.100%; route: 10.444, 69.359%; tC2Q: 0.232, 1.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_csr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>u0/core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R42C19[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>u0/core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>u0/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.210</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s4/I2</td>
</tr>
<tr>
<td>13.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s3/I2</td>
</tr>
<tr>
<td>14.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>u0/core/n1952_s11/I1</td>
</tr>
<tr>
<td>16.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n1952_s11/F</td>
</tr>
<tr>
<td>17.476</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>u0/core/n5306_s5/I1</td>
</tr>
<tr>
<td>18.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5306_s5/F</td>
</tr>
<tr>
<td>19.215</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>u0/core/n5711_s2/I3</td>
</tr>
<tr>
<td>19.785</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5711_s2/F</td>
</tr>
<tr>
<td>21.007</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td style=" font-weight:bold;">u0/core/decoded_csr_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>u0/core/decoded_csr_9_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_csr_9_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>u0/core/decoded_csr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 29.100%; route: 10.444, 69.359%; tC2Q: 0.232, 1.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_rs2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>u0/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/I2</td>
</tr>
<tr>
<td>2.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C37[0][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s4/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>4.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>5.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>6.137</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>u0/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>6.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u0/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>7.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s29/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s29/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s26/I0</td>
</tr>
<tr>
<td>9.551</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][A]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s26/O</td>
</tr>
<tr>
<td>9.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C36[2][B]</td>
<td>u0/u_dm/u_s_debug_ram/ram_dout_30_s21/I1</td>
</tr>
<tr>
<td>9.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R53C36[2][B]</td>
<td style=" background: #97FFFF;">u0/u_dm/u_s_debug_ram/ram_dout_30_s21/O</td>
</tr>
<tr>
<td>10.791</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u0/mem_rdata_30_s7/I0</td>
</tr>
<tr>
<td>11.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s7/F</td>
</tr>
<tr>
<td>11.166</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td>u0/mem_rdata_30_s3/I1</td>
</tr>
<tr>
<td>11.683</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[3][B]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s3/F</td>
</tr>
<tr>
<td>12.080</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u0/mem_rdata_30_s1/I1</td>
</tr>
<tr>
<td>12.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u0/mem_rdata_30_s1/F</td>
</tr>
<tr>
<td>13.926</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>u0/core/n5752_s2/I1</td>
</tr>
<tr>
<td>14.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s2/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[3][B]</td>
<td>u0/core/n5752_s1/I0</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R51C20[3][B]</td>
<td style=" background: #97FFFF;">u0/core/n5752_s1/F</td>
</tr>
<tr>
<td>16.859</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[3][A]</td>
<td>u0/core/n5332_s2/I3</td>
</tr>
<tr>
<td>17.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C16[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5332_s2/F</td>
</tr>
<tr>
<td>18.445</td>
<td>1.216</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[0][B]</td>
<td>u0/core/n5719_s7/I3</td>
</tr>
<tr>
<td>18.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C22[0][B]</td>
<td style=" background: #97FFFF;">u0/core/n5719_s7/F</td>
</tr>
<tr>
<td>19.571</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C16[3][A]</td>
<td>u0/core/n5719_s2/I0</td>
</tr>
<tr>
<td>20.024</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C16[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5719_s2/F</td>
</tr>
<tr>
<td>20.437</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[2][B]</td>
<td>u0/core/n5719_s0/I2</td>
</tr>
<tr>
<td>20.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C14[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5719_s0/F</td>
</tr>
<tr>
<td>20.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[2][B]</td>
<td style=" font-weight:bold;">u0/core/decoded_rs2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[2][B]</td>
<td>u0/core/decoded_rs2_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_rs2_3_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C14[2][B]</td>
<td>u0/core/decoded_rs2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.229, 36.037%; route: 12.599, 62.807%; tC2Q: 0.232, 1.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_csr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>u0/core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R42C19[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>u0/core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>u0/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.210</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s4/I2</td>
</tr>
<tr>
<td>13.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s3/I2</td>
</tr>
<tr>
<td>14.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>u0/core/n1952_s11/I1</td>
</tr>
<tr>
<td>16.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n1952_s11/F</td>
</tr>
<tr>
<td>17.476</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>u0/core/n5306_s5/I1</td>
</tr>
<tr>
<td>18.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5306_s5/F</td>
</tr>
<tr>
<td>19.215</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>u0/core/n5711_s2/I3</td>
</tr>
<tr>
<td>19.785</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5711_s2/F</td>
</tr>
<tr>
<td>20.984</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td style=" font-weight:bold;">u0/core/decoded_csr_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>u0/core/decoded_csr_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_csr_1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>u0/core/decoded_csr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 29.144%; route: 10.421, 69.313%; tC2Q: 0.232, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/decoded_csr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>u0/core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R42C19[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>u0/core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>10.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>u0/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>13.210</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s4/I2</td>
</tr>
<tr>
<td>13.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>u0/core/mem_rdata_latched_0_s3/I2</td>
</tr>
<tr>
<td>14.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">u0/core/mem_rdata_latched_0_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>u0/core/n1952_s11/I1</td>
</tr>
<tr>
<td>16.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">u0/core/n1952_s11/F</td>
</tr>
<tr>
<td>17.476</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>u0/core/n5306_s5/I1</td>
</tr>
<tr>
<td>18.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">u0/core/n5306_s5/F</td>
</tr>
<tr>
<td>19.215</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>u0/core/n5711_s2/I3</td>
</tr>
<tr>
<td>19.785</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">u0/core/n5711_s2/F</td>
</tr>
<tr>
<td>20.982</td>
<td>1.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">u0/core/decoded_csr_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>u0/core/decoded_csr_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/decoded_csr_0_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>u0/core/decoded_csr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 29.150%; route: 10.419, 69.307%; tC2Q: 0.232, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/itcm/memory_0_memory_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[1][B]</td>
<td>u0/core/mem_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C14[1][B]</td>
<td style=" font-weight:bold;">u0/core/mem_wdata_7_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u0/itcm/memory_0_memory_0_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u0/itcm/memory_0_memory_0_0_3_s/CLKA</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/itcm/memory_0_memory_0_0_3_s</td>
</tr>
<tr>
<td>1.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u0/itcm/memory_0_memory_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_wdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/itcm/memory_0_memory_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C11[1][B]</td>
<td>u0/core/mem_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C11[1][B]</td>
<td style=" font-weight:bold;">u0/core/mem_wdata_3_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">u0/itcm/memory_0_memory_0_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u0/itcm/memory_0_memory_0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/itcm/memory_0_memory_0_0_1_s</td>
</tr>
<tr>
<td>1.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u0/itcm/memory_0_memory_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_wdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/itcm/memory_0_memory_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C11[0][B]</td>
<td>u0/core/mem_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C11[0][B]</td>
<td style=" font-weight:bold;">u0/core/mem_wdata_2_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">u0/itcm/memory_0_memory_0_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u0/itcm/memory_0_memory_0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/itcm/memory_0_memory_0_0_1_s</td>
</tr>
<tr>
<td>1.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u0/itcm/memory_0_memory_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/wr_dcsr_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>u0/core/wr_dcsr_ena_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C9[0][B]</td>
<td style=" font-weight:bold;">u0/core/wr_dcsr_ena_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>u0/u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>u0/u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>u0/wbgpio_ins/dir_r_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C32[0][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_14_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>u0/wbgpio_ins/in_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_14_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>u0/wbgpio_ins/in_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.456%; tC2Q: 0.202, 61.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C45[0][B]</td>
<td>u0/wbgpio_ins/dir_r_19_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C45[0][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_19_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>u0/wbgpio_ins/in_r_19_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_19_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>u0/wbgpio_ins/in_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.456%; tC2Q: 0.202, 61.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>u0/wbgpio_ins/dir_r_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C33[0][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_9_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>u0/wbgpio_ins/in_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_9_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>u0/wbgpio_ins/in_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.456%; tC2Q: 0.202, 61.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td>u0/wbgpio_ins/dir_r_29_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C43[0][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_29_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][B]</td>
<td>u0/wbgpio_ins/in_r_29_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_29_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[0][B]</td>
<td>u0/wbgpio_ins/in_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.456%; tC2Q: 0.202, 61.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R8C44[1][B]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0/Q</td>
</tr>
<tr>
<td>1.191</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td>0.907</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C44</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 39.034%; tC2Q: 0.202, 60.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[0][A]</td>
<td>u0/wbgpio_ins/dir_r_21_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C45[0][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_21_s0/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[1][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[1][A]</td>
<td>u0/wbgpio_ins/in_r_21_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_21_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C45[1][A]</td>
<td>u0/wbgpio_ins/in_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td>u0/wbgpio_ins/dir_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C54[1][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_5_s0/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[0][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[0][A]</td>
<td>u0/wbgpio_ins/in_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_5_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C54[0][A]</td>
<td>u0/wbgpio_ins/in_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td>u0/wbgpio_ins/dir_r_24_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_24_s0/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td>u0/wbgpio_ins/in_r_24_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_24_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C38[2][B]</td>
<td>u0/wbgpio_ins/in_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.550%; tC2Q: 0.202, 60.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[2][A]</td>
<td>u0/wbgpio_ins/dir_r_27_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C39[2][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_27_s0/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[1][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[1][A]</td>
<td>u0/wbgpio_ins/in_r_27_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_27_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C39[1][A]</td>
<td>u0/wbgpio_ins/in_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.550%; tC2Q: 0.202, 60.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>u0/wbgpio_ins/dir_r_15_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_15_s0/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>u0/wbgpio_ins/in_r_15_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_15_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>u0/wbgpio_ins/in_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.550%; tC2Q: 0.202, 60.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/wbgpio_ins/dir_r_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/wbgpio_ins/in_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td>u0/wbgpio_ins/dir_r_30_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/dir_r_30_s0/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">u0/wbgpio_ins/in_r_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>u0/wbgpio_ins/in_r_30_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/wbgpio_ins/in_r_30_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>u0/wbgpio_ins/in_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.550%; tC2Q: 0.202, 60.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_wdata_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/itcm/memory_0_memory_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[2][A]</td>
<td>u0/core/mem_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C14[2][A]</td>
<td style=" font-weight:bold;">u0/core/mem_wdata_6_s0/Q</td>
</tr>
<tr>
<td>1.437</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u0/itcm/memory_0_memory_0_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u0/itcm/memory_0_memory_0_0_3_s/CLKA</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/itcm/memory_0_memory_0_0_3_s</td>
</tr>
<tr>
<td>1.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u0/itcm/memory_0_memory_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 64.983%; tC2Q: 0.202, 35.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/dtcm/mem_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/dtcm/mem_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td>u0/dtcm/mem_ready_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R35C40[1][A]</td>
<td style=" font-weight:bold;">u0/dtcm/mem_ready_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td style=" font-weight:bold;">u0/dtcm/mem_ready_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td>u0/dtcm/mem_ready_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/dtcm/mem_ready_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C40[1][A]</td>
<td>u0/dtcm/mem_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.622%; tC2Q: 0.202, 59.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u4/state.s0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u4/cnt_echo1_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51[0][A]</td>
<td>u4/state.s0_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R42C51[0][A]</td>
<td style=" font-weight:bold;">u4/state.s0_s1/Q</td>
</tr>
<tr>
<td>1.201</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51[2][A]</td>
<td style=" font-weight:bold;">u4/cnt_echo1_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51[2][A]</td>
<td>u4/cnt_echo1_26_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u4/cnt_echo1_26_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C51[2][A]</td>
<td>u4/cnt_echo1_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 40.848%; tC2Q: 0.202, 59.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_wdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/itcm/memory_0_memory_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C11[0][A]</td>
<td>u0/core/mem_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C11[0][A]</td>
<td style=" font-weight:bold;">u0/core/mem_wdata_1_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">u0/itcm/memory_0_memory_0_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u0/itcm/memory_0_memory_0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/itcm/memory_0_memory_0_0_0_s</td>
</tr>
<tr>
<td>1.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u0/itcm/memory_0_memory_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.575%; tC2Q: 0.202, 34.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[2][B]</td>
<td>u0/core/mem_addr_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R44C28[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_14_s0/Q</td>
</tr>
<tr>
<td>1.317</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u0/dtcm/mem_0_mem_0_0_3_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u0/dtcm/mem_0_mem_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td>1.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u0/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.256, 55.852%; tC2Q: 0.202, 44.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[0][A]</td>
<td>u0/core/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>115</td>
<td>R44C28[0][A]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u0/dtcm/mem_0_mem_0_0_3_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u0/dtcm/mem_0_mem_0_0_3_s/CLKA</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td>1.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u0/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 56.140%; tC2Q: 0.202, 43.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[2][B]</td>
<td>u0/core/mem_addr_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R44C28[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_14_s0/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u0/dtcm/mem_0_mem_0_0_2_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s/CLKB</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/dtcm/mem_0_mem_0_0_2_s</td>
</tr>
<tr>
<td>1.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.419%; tC2Q: 0.202, 42.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[0][B]</td>
<td>u0/core/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>151</td>
<td>R44C28[0][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>1.336</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u0/dtcm/mem_0_mem_0_0_2_s/ADB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s/CLKB</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/dtcm/mem_0_mem_0_0_2_s</td>
</tr>
<tr>
<td>1.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.578%; tC2Q: 0.202, 42.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[1][A]</td>
<td>u0/core/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>115</td>
<td>R44C28[1][A]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>1.339</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u0/dtcm/mem_0_mem_0_0_2_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s/CLKA</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/dtcm/mem_0_mem_0_0_2_s</td>
</tr>
<tr>
<td>1.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u0/dtcm/mem_0_mem_0_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.839%; tC2Q: 0.202, 42.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/core/mem_addr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/itcm/memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[2][B]</td>
<td>u0/core/mem_addr_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R44C28[2][B]</td>
<td style=" font-weight:bold;">u0/core/mem_addr_14_s0/Q</td>
</tr>
<tr>
<td>1.346</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u0/itcm/memory_2_memory_2_0_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u0/itcm/memory_2_memory_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/itcm/memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td>1.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u0/itcm/memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 58.463%; tC2Q: 0.202, 41.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/csr_mcause_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" font-weight:bold;">u0/core/csr_mcause_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>u0/core/csr_mcause_31_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/csr_mcause_31_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>u0/core/csr_mcause_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/cmt_dpc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td style=" font-weight:bold;">u0/core/cmt_dpc_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td>u0/core/cmt_dpc_5_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/cmt_dpc_5_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[1][A]</td>
<td>u0/core/cmt_dpc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/cmt_dpc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td style=" font-weight:bold;">u0/core/cmt_dpc_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td>u0/core/cmt_dpc_7_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/cmt_dpc_7_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[2][B]</td>
<td>u0/core/cmt_dpc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/cmt_dpc_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">u0/core/cmt_dpc_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>u0/core/cmt_dpc_16_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/cmt_dpc_16_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>u0/core/cmt_dpc_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/cmt_dpc_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" font-weight:bold;">u0/core/cmt_dpc_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>u0/core/cmt_dpc_17_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/cmt_dpc_17_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>u0/core/cmt_dpc_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/cmt_dpc_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">u0/core/cmt_dpc_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u0/core/cmt_dpc_21_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/cmt_dpc_21_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u0/core/cmt_dpc_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/cmt_dpc_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" font-weight:bold;">u0/core/cmt_dpc_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>u0/core/cmt_dpc_25_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/cmt_dpc_25_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>u0/core/cmt_dpc_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/cmt_dpc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" font-weight:bold;">u0/core/cmt_dpc_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>u0/core/cmt_dpc_26_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/cmt_dpc_26_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>u0/core/cmt_dpc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/cmt_dpc_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" font-weight:bold;">u0/core/cmt_dpc_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>u0/core/cmt_dpc_28_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/cmt_dpc_28_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>u0/core/cmt_dpc_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/irq_reg_2_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td style=" font-weight:bold;">u0/irq_reg_2_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>u0/irq_reg_2_20_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/irq_reg_2_20_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>u0/irq_reg_2_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/irq_reg_2_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" font-weight:bold;">u0/irq_reg_2_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>u0/irq_reg_2_21_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/irq_reg_2_21_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>u0/irq_reg_2_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/irq_reg_1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[2][A]</td>
<td style=" font-weight:bold;">u0/irq_reg_1_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][A]</td>
<td>u0/irq_reg_1_20_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/irq_reg_1_20_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[2][A]</td>
<td>u0/irq_reg_1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/irq_reg_1_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td style=" font-weight:bold;">u0/irq_reg_1_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>u0/irq_reg_1_21_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/irq_reg_1_21_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>u0/irq_reg_1_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/irq_reg_0_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.031</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u0/irq_reg_0_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u0/irq_reg_0_20_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/irq_reg_0_20_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u0/irq_reg_0_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.009%; route: 2.295, 74.463%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.023</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.055%; route: 2.287, 74.398%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.023</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.055%; route: 2.287, 74.398%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.023</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_2_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.055%; route: 2.287, 74.398%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.023</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_4_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.055%; route: 2.287, 74.398%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.023</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td style=" font-weight:bold;">u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_7_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_7_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>u0/u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.055%; route: 2.287, 74.398%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/csr_mcause_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.023</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td style=" font-weight:bold;">u0/core/csr_mcause_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u0/core/csr_mcause_4_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/csr_mcause_4_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u0/core/csr_mcause_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.055%; route: 2.287, 74.398%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/core/csr_mepc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u0/rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u0/rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.634</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u0/n519_s1/I1</td>
</tr>
<tr>
<td>7.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1368</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u0/n519_s1/F</td>
</tr>
<tr>
<td>9.023</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[1][B]</td>
<td style=" font-weight:bold;">u0/core/csr_mepc_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][B]</td>
<td>u0/core/csr_mepc_7_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/core/csr_mepc_7_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[1][B]</td>
<td>u0/core/csr_mepc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.055%; route: 2.287, 74.398%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/dm_debint_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C36[0][A]</td>
<td style=" font-weight:bold;">u0/u_dm/dm_debint_dfflr/qout_r_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C36[0][A]</td>
<td>u0/u_dm/dm_debint_dfflr/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/dm_debint_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C36[0][A]</td>
<td>u0/u_dm/dm_debint_dfflr/qout_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[0][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[0][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[0][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[1][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[2][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C40[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C36[1][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C36[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C36[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C40[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C35[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[0][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[0][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C33[0][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C33[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[2][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[0][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C37[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[0][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[0][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C38[0][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[0][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C38[0][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[1][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[1][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C38[1][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[1][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C36[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[2][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C33[2][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[2][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C34[2][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[1][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C34[1][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[1][B]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[1][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C34[1][B]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C35[2][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[2][A]</td>
<td>u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C32[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[2][A]</td>
<td style=" font-weight:bold;">u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4794</td>
<td>IOR27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[2][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C37[2][A]</td>
<td>u0/u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/u_dm/u_s_jtag_dtm/jtagStateReg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/u_dm/u_s_jtag_dtm/jtagStateReg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/u_dm/u_s_jtag_dtm/jtagStateReg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/u_dm/u_s_jtag_dtm/skipOpReg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/u_dm/u_s_jtag_dtm/skipOpReg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/u_dm/u_s_jtag_dtm/skipOpReg_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_37_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_37_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_37_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_29_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/u_dm/u_s_jtag_dtm/dbusReg_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/u_dm/u_s_jtag_dtm/shiftReg_26_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/u_dm/u_s_jtag_dtm/shiftReg_26_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/u_dm/u_s_jtag_dtm/shiftReg_26_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/core/mem_rdata_q_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/core/mem_rdata_q_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/core/mem_rdata_q_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/core/clear_prefetched_high_word_q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/core/clear_prefetched_high_word_q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/core/clear_prefetched_high_word_q_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u0/core/cpuregs[15]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u0/core/cpuregs[15]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u0/core/cpuregs[15]_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4794</td>
<td>clk_in_d</td>
<td>-11.047</td>
<td>0.261</td>
</tr>
<tr>
<td>1368</td>
<td>n519_5</td>
<td>-10.468</td>
<td>1.842</td>
</tr>
<tr>
<td>577</td>
<td>decoded_rs[0]</td>
<td>-3.076</td>
<td>2.141</td>
</tr>
<tr>
<td>289</td>
<td>decoded_rs[1]</td>
<td>-2.398</td>
<td>4.084</td>
</tr>
<tr>
<td>184</td>
<td>jtag_TCK_d</td>
<td>0.112</td>
<td>0.261</td>
</tr>
<tr>
<td>181</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>3.796</td>
<td>2.517</td>
</tr>
<tr>
<td>167</td>
<td>cpu_state.cpu_state_fetch</td>
<td>-0.385</td>
<td>1.972</td>
</tr>
<tr>
<td>155</td>
<td>cpu_state.cpu_state_ld_rs2</td>
<td>-3.387</td>
<td>1.798</td>
</tr>
<tr>
<td>151</td>
<td>mem_addr_Z[2]</td>
<td>-6.301</td>
<td>2.176</td>
</tr>
<tr>
<td>129</td>
<td>decoded_rs[2]</td>
<td>-3.387</td>
<td>2.639</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R34C15</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C14</td>
<td>84.72%</td>
</tr>
<tr>
<td>R24C10</td>
<td>83.33%</td>
</tr>
<tr>
<td>R35C15</td>
<td>83.33%</td>
</tr>
<tr>
<td>R36C14</td>
<td>80.56%</td>
</tr>
<tr>
<td>R44C28</td>
<td>80.56%</td>
</tr>
<tr>
<td>R39C16</td>
<td>79.17%</td>
</tr>
<tr>
<td>R29C12</td>
<td>79.17%</td>
</tr>
<tr>
<td>R24C14</td>
<td>79.17%</td>
</tr>
<tr>
<td>R34C17</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
