report number csl tr 88 367 institution stanford university computer systems laboratory title an overview of val author augustin larry m author gennart benoit a author huh youm author luckham david c author stanculescu alec g date october 1988 abstract val vhdl annotation language provides a small number of new language constructs to annotate vhdl hardware descriptions val annotations added to the vhdl entity declaration in the form of formal comments express intended behavior common to all architectural bodies of the entity annotations are expressed as parallel processes that accept streams of input signals and generate constraints on output streams val views signals as streams of values ordered by time generalized timing expressions allow the designer to refer to relative points on a stream no concept of preemptive delayed assignment or inertial delay are needed when referring to different relative points in time on a stream the val abstract state model permits abstract data types to be used in specifying history dependent device behavior annotations placed inside a vhdl architecture define detailed correspondences between the behavior specification and architecture the result is a simple but expressive language extension of vhdl with possible applications to automatic checking of vhdl simulations hierarchical design and automatic verification of hardware designs in vhdl ftp reports stanford edu pub cstr reports csl tr 88 367 csl tr 88 367 pdf
