<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 675</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page675-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce675.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;18-39</p>
<p style="position:absolute;top:47px;left:672px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft06">Performance counters&#160;(fixed&#160;and general-purpose) are&#160;prioritized in index order.&#160;That is,&#160;counter&#160;IA32_PMC0&#160;takes&#160;<br/>precedence over all&#160;other counters. Counter IA32_PMC1 takes precedence over counters&#160;IA32_PMC2&#160;and&#160;<br/>IA32_PMC3,&#160;and&#160;so on. This&#160;means that&#160;if&#160;simultaneous overflows or&#160;PEBS assists occur,&#160;the appropriate action&#160;will&#160;<br/>be&#160;taken for the highest priority performance counter. For&#160;example,&#160;if&#160;IA32_PMC1 cause&#160;an overflow&#160;interrupt&#160;and&#160;<br/>IA32_PMC2&#160;causes&#160;an PEBS&#160;assist simultaneously,&#160;then&#160;the overflow interrupt will be serviced first.&#160;<br/>The&#160;PEBS&#160;threshold&#160;interrupt&#160;is triggered&#160;by the&#160;PEBS&#160;assist,&#160;and is&#160;by definition&#160;prioritized&#160;lower than the&#160;PEBS&#160;<br/>assist.&#160;Hardware will not generate separate&#160;interrupts&#160;for each&#160;counter that&#160;simultaneously overflows. General-<br/>purpose performance&#160;counters are&#160;prioritized over fixed&#160;counters.<br/>If a counter is programmed with a precise&#160;(PEBS-enabled)&#160;event and programmed to generate a counter overflow&#160;<br/>interrupt,&#160;the PEBS assist is&#160;serviced&#160;before the counter&#160;overflow interrupt is&#160;serviced.&#160;If&#160;in addition&#160;the PEBS inter-<br/>rupt threshold is&#160;met,&#160;the<br/>threshold&#160;interrupt&#160;is generated after&#160;the PEBS assist&#160;completes,&#160;followed by the&#160;counter overflow interrupt (two&#160;<br/>separate&#160;interrupts are generated).<br/>Uncore counters may be programmed&#160;to interrupt one or more processor cores (see<a href="o_fe12b1e2a880e0ce-678.html">&#160;Section 18.8.2). It&#160;</a>is&#160;possible&#160;<br/>for interrupts posted&#160;from the&#160;uncore facility&#160;to&#160;occur&#160;coincident with&#160;counter overflow interrupts from&#160;the&#160;<br/>processor core. Software must check&#160;core and uncore status registers&#160;to determine the&#160;exact origin of counter&#160;<br/>overflow interrupts.</p>
<p style="position:absolute;top:439px;left:69px;white-space:nowrap" class="ft03">18.8.1.2 &#160;&#160;Load Latency&#160;Performance Monitoring Facility</p>
<p style="position:absolute;top:467px;left:69px;white-space:nowrap" class="ft07">The&#160;load latency&#160;facility provides&#160;software&#160;a means to&#160;characterize&#160;the average&#160;load latency to&#160;different levels&#160;of&#160;<br/>cache/memory&#160;hierarchy.&#160;This&#160;facility requires processor&#160;supporting enhanced&#160;PEBS record format&#160;in the&#160;PEBS&#160;<br/>buffer, se<a href="o_fe12b1e2a880e0ce-673.html">e Table&#160;18-23</a>.&#160;This field measures&#160;the load latency from&#160;load's&#160;first dispatch&#160;of till final data writeback&#160;<br/>from&#160;the memory subsystem. The&#160;latency is&#160;reported for&#160;retired&#160;demand&#160;load operations&#160;and in core cycles (it&#160;<br/>accounts&#160;for re-dispatches).<br/>To&#160;use&#160;this feature&#160;software must&#160;assure:</p>
<p style="position:absolute;top:579px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:580px;left:95px;white-space:nowrap" class="ft06">One&#160;of&#160;the IA32_PERFEVTSELx MSR is&#160;programmed&#160;to&#160;specify&#160;the&#160;event unit MEM_INST_RETIRED,&#160;and the&#160;<br/>LATENCY_ABOVE_THRESHOLD&#160;event mask must be specified (IA32_PerfEvtSelX[15:0] = 100H).&#160;The&#160;corre-<br/>sponding counter&#160;IA32_PMCx will accumulate&#160;event&#160;counts&#160;for&#160;architecturally visible loads&#160;which&#160;exceed the&#160;<br/>programmed&#160;latency threshold specified&#160;separately in&#160;a MSR.&#160;Stores are&#160;ignored&#160;when this&#160;event&#160;is&#160;<br/>programmed.&#160;The CMASK&#160;or INV fields of the IA32_PerfEvtSelX register&#160;used&#160;for&#160;counting load latency must&#160;be&#160;<br/>0.&#160;Writing other&#160;values will result&#160;in undefined behavior.&#160;</p>
<p style="position:absolute;top:684px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:685px;left:95px;white-space:nowrap" class="ft06">The&#160;MSR_PEBS_LD_LAT_THRESHOLD MSR is&#160;programmed&#160;with&#160;the desired latency threshold in&#160;core clock&#160;<br/>cycles.&#160;Loads with latencies greater than this&#160;value&#160;are&#160;eligible for counting&#160;and latency&#160;data reporting. The&#160;<br/>minimum value that&#160;may&#160;be&#160;programmed&#160;in this&#160;register&#160;is&#160;3 (the&#160;minimum detectable load latency&#160;is 4&#160;core&#160;<br/>clock cycles).</p>
<p style="position:absolute;top:756px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:757px;left:95px;white-space:nowrap" class="ft06">The&#160;PEBS enable bit in&#160;the IA32_PEBS_ENABLE&#160;register&#160;is set for the&#160;corresponding IA32_PMCx&#160;counter&#160;<br/>register. This&#160;means that&#160;both the&#160;PEBS_EN_CTRX&#160;and&#160;LL_EN_CTRX&#160;bits must be&#160;set for the counter(s) of&#160;<br/>interest. For example, to enable load latency on counter IA32_PMC0,&#160;the IA32_PEBS_ENABLE register must be&#160;<br/>programmed&#160;with the&#160;64-bit value&#160;00000001_00000001H.</p>
<p style="position:absolute;top:830px;left:69px;white-space:nowrap" class="ft07">When&#160;the&#160;load-latency facility is&#160;enabled, load operations&#160;are randomly&#160;selected&#160;by hardware&#160;and tagged to&#160;carry&#160;<br/>information related&#160;to data&#160;source locality and&#160;latency.&#160;Latency and data&#160;source information&#160;of tagged&#160;loads&#160;are&#160;<br/>updated internally.&#160;<br/>When a PEBS&#160;assist occurs,&#160;the last update of latency and&#160;data source&#160;information are captured&#160;by the assist and&#160;<br/>written&#160;as part of the PEBS record. The&#160;PEBS sample&#160;after value&#160;(SAV), specified in PEBS CounterX Reset, operates&#160;<br/>orthogonally to&#160;the tagging&#160;mechanism. Loads are randomly&#160;tagged to&#160;collect latency&#160;data. The&#160;SAV&#160;controls the&#160;<br/>number of tagged loads&#160;with latency information&#160;that&#160;will be&#160;written into the PEBS&#160;record&#160;field by the&#160;PEBS assists.&#160;<br/>The&#160;load&#160;latency data written to&#160;the&#160;PEBS&#160;record will&#160;be for the&#160;last tagged load&#160;operation&#160;which retired&#160;just before&#160;<br/>the PEBS assist&#160;was invoked.<br/>The&#160;load-latency information&#160;written into a&#160;PEBS record (see<a href="o_fe12b1e2a880e0ce-673.html">&#160;Table&#160;18-23,&#160;</a>bytes AFH:98H)&#160;consists of:</p>
<p style="position:absolute;top:1015px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:1016px;left:95px;white-space:nowrap" class="ft05"><b>Data Linear Address</b>:&#160;This is&#160;the linear&#160;address of&#160;the target of the&#160;load&#160;operation.</p>
<p style="position:absolute;top:1038px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:1039px;left:95px;white-space:nowrap" class="ft06"><b>Latency Value</b>: This&#160;is the elapsed cycles of the tagged&#160;load&#160;operation between&#160;dispatch to GO, measured in&#160;<br/>processor core&#160;clock domain.</p>
</div>
</body>
</html>
