0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/process_test/process_test.srcs/sources_1/new/jk_flipflop.vhd,1708943596,vhdl,,,,simple_process,,,,,,,,
