Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Sat Jul 15 11:39:22 2017
| Host             : t440p running 64-bit Arch Linux
| Command          : report_power -file sync_counter_PPS_wrapper_power_routed.rpt -pb sync_counter_PPS_wrapper_power_summary_routed.pb -rpx sync_counter_PPS_wrapper_power_routed.rpx
| Design           : sync_counter_PPS_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.102 |
| Dynamic (W)              | 0.030 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        4 |       --- |             --- |
| Slice Logic              |     0.002 |     5086 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1881 |     20800 |            9.04 |
|   CARRY4                 |    <0.001 |      236 |      8150 |            2.90 |
|   Register               |    <0.001 |     2180 |     41600 |            5.24 |
|   LUT as Shift Register  |    <0.001 |       74 |      9600 |            0.77 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   F7/F8 Muxes            |    <0.001 |       18 |     32600 |            0.06 |
|   Others                 |     0.000 |      229 |       --- |             --- |
| Signals                  |     0.002 |     3172 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| I/O                      |     0.019 |       29 |       106 |           27.36 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.103 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.013 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                            | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_pin                                                             | CLK100MHZ                                         |            10.0 |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| sync_counter_PPS_wrapper                                                         |     0.031 |
|   dbg_hub                                                                        |     0.003 |
|     inst                                                                         |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|         U_ICON_INTERFACE                                                         |     0.002 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   sync_counter_PPS_i                                                             |     0.010 |
|     UART_0                                                                       |    <0.001 |
|       U0                                                                         |    <0.001 |
|         uart_tx_i                                                                |    <0.001 |
|     counter_pps_0                                                                |    <0.001 |
|       U0                                                                         |    <0.001 |
|     display_0                                                                    |    <0.001 |
|       U0                                                                         |    <0.001 |
|     fifo_generator_0                                                             |    <0.001 |
|       U0                                                                         |    <0.001 |
|         inst_fifo_gen                                                            |    <0.001 |
|           gconvfifo.rf                                                           |    <0.001 |
|             grf.rf                                                               |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                 grss.rsts                                                        |    <0.001 |
|                   c1                                                             |     0.000 |
|               gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                 gwss.wsts                                                        |    <0.001 |
|                   c0                                                             |     0.000 |
|     inputs_0                                                                     |     0.003 |
|       U0                                                                         |     0.003 |
|         gen_event_button_trig_1                                                  |    <0.001 |
|         gen_event_fake_1                                                         |    <0.001 |
|         gen_event_gps_1                                                          |    <0.001 |
|         gen_event_init_1                                                         |    <0.001 |
|         gen_event_trigger_1                                                      |    <0.001 |
|         gen_event_usrp_trigger_1                                                 |    <0.001 |
|     mem_counter_0                                                                |    <0.001 |
|       U0                                                                         |    <0.001 |
|     system_ila                                                                   |     0.005 |
|       U0                                                                         |     0.005 |
|         ila_lib                                                                  |     0.005 |
|           U0                                                                     |     0.005 |
|             ila_core_inst                                                        |     0.005 |
|               ila_trace_memory_inst                                              |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |    <0.001 |
|                   inst_blk_mem_gen                                               |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                       valid.cstr                                                 |    <0.001 |
|                         ramloop[0].ram.r                                         |    <0.001 |
|                           prim_noinit.ram                                        |    <0.001 |
|               u_ila_cap_ctrl                                                     |    <0.001 |
|                 U_CDONE                                                          |    <0.001 |
|                 U_NS0                                                            |    <0.001 |
|                 U_NS1                                                            |    <0.001 |
|                 u_cap_addrgen                                                    |    <0.001 |
|                   U_CMPRESET                                                     |    <0.001 |
|                   u_cap_sample_counter                                           |    <0.001 |
|                     U_SCE                                                        |    <0.001 |
|                     U_SCMPCE                                                     |    <0.001 |
|                     U_SCRST                                                      |    <0.001 |
|                     u_scnt_cmp                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                         DUT                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                   u_cap_window_counter                                           |    <0.001 |
|                     U_WCE                                                        |    <0.001 |
|                     U_WHCMPCE                                                    |    <0.001 |
|                     U_WLCMPCE                                                    |    <0.001 |
|                     u_wcnt_hcmp                                                  |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                         DUT                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                     u_wcnt_lcmp                                                  |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                         DUT                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|               u_ila_regs                                                         |     0.003 |
|                 MU_SRL[0].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                             |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                             |    <0.001 |
|                 U_XSDB_SLAVE                                                     |    <0.001 |
|                 reg_15                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_16                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_17                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_18                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_19                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_1a                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_6                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_7                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_8                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_80                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_81                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_82                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_83                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_84                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_85                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_887                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_88d                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_890                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_9                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_srl_fff                                                      |    <0.001 |
|                 reg_stream_ffd                                                   |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_stream_ffe                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|               u_ila_reset_ctrl                                                   |    <0.001 |
|                 arm_detection_inst                                               |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                       |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                      |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                      |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                     |    <0.001 |
|                 halt_detection_inst                                              |    <0.001 |
|               u_trig                                                             |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                 U_TM                                                             |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|               xsdb_memory_read_inst                                              |    <0.001 |
+----------------------------------------------------------------------------------+-----------+


