<root><simulation><result_generated_time />2023-05-13 01:45:59<layer><layer_spec />{'B': 1, 'K': 576, 'C': 96, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 18816, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 576.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [112, 1, 1], 'O': [56, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 14)]], [[('C', 8), ('K', 4)], []], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('OY', 14)]], [], []]<O />[[[('C', 8)], []], [[('K', 4)], [('OY', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OX', 2), ('C', 2)], [('C', 6), ('K', 36), ('OX', 7)], []]<I />[[('K', 4), ('OX', 2), ('C', 2), ('C', 6), ('K', 36)], [('OX', 7)], []]<O />[[('K', 4), ('OX', 2), ('C', 2), ('C', 6)], [('K', 36), ('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [14.0, 2, 7, 1], 'I': [4.0, 144.0, 1.0, 1.0], 'O': [8.0, 12, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 442368, 442368], 'I': [192, 150528, 150528], 'O': [64, 903168, 903168], 'O_partial': [64, 0, 0], 'O_final': [0, 903168, 903168]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [0.38, 0.0, 0.0], 'O': [0.12, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.04, 0.0], 'I': [0.38, 0.04, 0.0], 'O': [0.12, 0.04, 0.0]}<effective_mem_size_bit />{'W': [32, 442368, 442368], 'I': [192, 150528, 150528], 'O': [64, 25088, 903168], 'O_partial': [64, 0, 0], 'O_final': [0, 25088, 903168]}<total_unit_count />{'W': [448, 32, 1, 1], 'I': [448, 112, 1, 1], 'O': [448, 56, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [112, 112, 1, 1], 'O': [56, 56, 1, 1]}<duplicate_unit_count />{'W': [14.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[774144, 387072], [387072, 55296], [55296, 0]]<I />[[677376, 18816], [18816, 18816], [18816, 0]]<O />[[(1241856, 1354752), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(1241856, 1354752), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[96768, 48384], [6048, 864], [216, 0]]<I />[[84672, 2352], [294, 294], [74, 0]]<O />[[(155232, 169344), (14112, 0)], [(0, 1764), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([155232, 169344], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [14112, 0]), ([0, 1764], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />13934592</mac_count></basic_info><energy><total_energy />24390928.5<mem_energy_breakdown><W />[50.2, 717.0, 287.7]<I />[29.3, 58.3, 97.9]<O />[118.6, 349.6, 587.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />696729.6<total />24388632.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4174<utilization_without_data_loading />0.4375<utilization_spatial />0.4375<utilization_temporal_with_data_loading />0.9542<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />25354<latency_cycle_without_data_loading />24192<ideal_computing_cycle />24192<data_loading><load_cycle_total />1162<load_cycle_individual />{'W': [4, 864, 0], 'I': [42, 294, 0]}<load_cycle_combined />{'W': 864, 'I': 294}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-24191], [-22665, -18132], [-24192, -24192]], 'I': [[-24191], [-20718, -20484], [-24192, -24192]], 'O': [[-24192], [-23940, -22428], [-22428, -23751]]}<mem_stall_cycle_shared />{'W': [[-24191], [-22665, 0], [0, 0]], 'I': [[-24191], [-20718, 0], [0, 0]], 'O': [[-24192], [-23940, -22428], [-22428, -23751]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 442368, 442368], 'I': [192, 150528, 150528], 'O': [64, 903168, 903168], 'O_partial': [64, 0, 0], 'O_final': [0, 903168, 903168]}<data_size_each_level_total />{'W': [2048, 442368, 442368], 'I': [21504, 150528, 150528], 'O': [3584, 903168, 903168]}<loop_cycles_each_level />{'W': [16, 24192, 24192], 'I': [3456, 24192, 24192], 'O': [96, 24192, 24192]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [36, 1, 1], 'O': [12, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [128.0, 18.3], [18.3, 18.3]], 'I': [[8.0, 0.1], [6.2, 6.2], [6.2, 6.2]], 'O': [[8.0, 0.7], [37.3, 37.3], [37.3, 37.3]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [128.0, 128.0], [128.0, 18.3]], 'I': [[8.0, 2.0], [224.0, 6.2], [6.2, 6.2]], 'O': [[8.0, 8.0], [448.0, 37.3], [37.3, 37.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [128.0, 18.3], [18.3, 0]], 'I': [[8.0, 0.1], [6.2, 6.2], [6.2, 0]], 'O': [[8.0, 0.7], [37.3, 37.3], [37.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [171.6, 61.8], [24.5, 37.3]], 'I': [[8.0, 0.1], [171.6, 61.8], [24.5, 37.3]], 'O': [[8.0, 0.7], [171.6, 61.8], [24.5, 37.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 24192], [16, 16, 1512], [24192, 24192, 1]], 'I': [[1, 1, 24192], [3456, 3456, 7], [24192, 24192, 1]], 'O': [[1, 1, 24192], [96, 96, 252], [24192, 24192, 1]]}<trans_time_real />{'W': [[0, 1, 24192], [[1, 16, 1512], [4, 16, 1512]], [[864, 24192, 1], [216, 24192, 1]]], 'I': [[0, 1, 24192], [[3, 3456, 7], [42, 3456, 7]], [[294, 24192, 1], [74, 24192, 1]]], 'O': [[0, 1, 24192], [[1, 96, 252], [7, 96, 252]], [[1764, 24192, 1], [441, 24192, 1]]]}<single_stall_cycle />{'W': [[-1], [-15, -12], [-23328, -23976]], 'I': [[-1], [-3453, -3414], [-23898, -24118]], 'O': [[-1], [-95, -89], [-22428, -23751]]}<single_stall_count />{'W': [24191, 1511, 0], 'I': [24191, 6, 0], 'O': [24192, 252, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [6044, 0], 'I': [252, 0], 'O': [1764, 1764]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1764, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-17896, -24192], [-22428, -22428]], 1: [[-24192, -24192], [-22428, -24192]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.4<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>