{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525893734224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525893734225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  9 16:22:14 2018 " "Processing started: Wed May  9 16:22:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525893734225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893734225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decode7seg -c decode7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off decode7seg -c decode7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893734225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525893734605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525893734605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decode7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode7seg " "Found entity 1: decode7seg" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525893751405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893751405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decode7seg " "Elaborating entity \"decode7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525893751471 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decode7seg.v(6) " "Verilog HDL Case Statement warning at decode7seg.v(6): incomplete case statement has no default case item" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525893751473 "|decode7seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida decode7seg.v(3) " "Verilog HDL Always Construct warning at decode7seg.v(3): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525893751473 "|decode7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] decode7seg.v(3) " "Inferred latch for \"saida\[6\]\" at decode7seg.v(3)" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893751473 "|decode7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] decode7seg.v(3) " "Inferred latch for \"saida\[5\]\" at decode7seg.v(3)" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893751474 "|decode7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] decode7seg.v(3) " "Inferred latch for \"saida\[4\]\" at decode7seg.v(3)" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893751474 "|decode7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] decode7seg.v(3) " "Inferred latch for \"saida\[3\]\" at decode7seg.v(3)" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893751474 "|decode7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] decode7seg.v(3) " "Inferred latch for \"saida\[2\]\" at decode7seg.v(3)" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893751474 "|decode7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] decode7seg.v(3) " "Inferred latch for \"saida\[1\]\" at decode7seg.v(3)" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893751474 "|decode7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] decode7seg.v(3) " "Inferred latch for \"saida\[0\]\" at decode7seg.v(3)" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893751474 "|decode7seg"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[6\]\$latch " "Latch saida\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525893752091 ""}  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525893752091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[5\]\$latch " "Latch saida\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525893752091 ""}  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525893752091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[4\]\$latch " "Latch saida\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525893752091 ""}  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525893752091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[3\]\$latch " "Latch saida\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525893752091 ""}  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525893752091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[2\]\$latch " "Latch saida\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525893752091 ""}  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525893752091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[1\]\$latch " "Latch saida\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada\[2\]" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525893752091 ""}  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525893752091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[0\]\$latch " "Latch saida\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525893752091 ""}  } { { "decode7seg.v" "" { Text "/home/victtor/intelFPGA_lite/17.1/decode7seg.v" 3 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525893752091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525893752217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525893752659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525893752659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525893752805 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525893752805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525893752805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525893752805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1012 " "Peak virtual memory: 1012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525893752814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  9 16:22:32 2018 " "Processing ended: Wed May  9 16:22:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525893752814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525893752814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525893752814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893752814 ""}
