/*
 * Copyright (c) 2025 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
 */

/* This file is common to the secure and non-secure domain */

#include "arm/nordic/nrf7120_enga_cpuapp.dtsi"
#include "nrf7120pdk_nrf7120-common.dtsi"

/ {
	chosen {
		zephyr,console = &uart20;
		zephyr,shell-uart = &uart20;
		zephyr,uart-mcumgr = &uart20;
		zephyr,bt-mon-uart = &uart20;
		zephyr,bt-c2h-uart = &uart20;
		zephyr,flash = &cpuapp_mram;
		zephyr,ieee802154 = &ieee802154;
		zephyr,wifi = &wlan0;
	};
};

&cpuapp_sram {
	status = "okay";
};

&grtc {
	owned-channels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
	/* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
	child-owned-channels = <3 4 7 8 9 10 11>;
	status = "okay";
};

&cpuapp_mram {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x0 DT_SIZE_K(64)>;
		};

		slot0_partition: partition@10000 {
			label = "image-0";
			reg = <0x10000 DT_SIZE_K(960)>;
		};

		slot0_ns_partition: partition@100000 {
			label = "image-0-nonsecure";
			reg = <0x100000 DT_SIZE_K(960)>;
		};

		slot1_partition: partition@1f0000 {
			label = "image-1";
			reg = <0x1f0000 DT_SIZE_K(960)>;
		};

		slot1_ns_partition: partition@2e0000 {
			label = "image-1-nonsecure";
			reg = <0x2e0000 DT_SIZE_K(960)>;
		};

		/* 32k from 0x3d0000 to 0x2d7fff reserved for TF-M partitions */
		storage_partition: partition@3d8000 {
			label = "storage";
			reg = < 0x3d8000 DT_SIZE_K(36)>;
		};
	};
};

&uart20 {
	status = "okay";
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&gpio3 {
	status = "okay";
};

&gpio4 {
	status = "okay";
};

&gpiote20 {
	status = "okay";
};

&gpiote30 {
	status = "okay";
};

&radio {
	status = "okay";
};

&ieee802154 {
	status = "okay";
};

&temp {
	status = "okay";
};

&clock {
	status = "okay";
};

&spi00 {
	status = "okay";
	cs-gpios = <&gpio2 5 GPIO_ACTIVE_LOW>;
	pinctrl-0 = <&spi00_default>;
	pinctrl-1 = <&spi00_sleep>;
	pinctrl-names = "default", "sleep";
};

&adc {
	status = "okay";
};

&wifi {
	status = "okay";
};

&mspi01 {
	pinctrl-0 = <&mspi01_default>;
	pinctrl-1 = <&mspi01_sleep>;
	pinctrl-names = "default", "sleep";
	status = "okay";

	// mx25uw63: mx25uw6345g@0 {
	// 	compatible = "mxicy,mx25u", "jedec,mspi-nor";
	// 	status = "disabled";
	// 	reg = <0>;
	// 	jedec-id = [c2 84 37];
	// 	sfdp-bfp = [
	// 		e5 20 8a ff  ff ff ff 03  00 ff 00 ff  00 ff 00 ff
	// 		ee ff ff ff  ff ff 00 ff  ff ff 00 ff  0c 20 10 d8
	// 		00 ff 00 ff  87 79 01 00  84 12 00 c4  cc 04 67 46
	// 		30 b0 30 b0  f4 bd d5 5c  00 00 00 ff  10 10 00 20
	// 		00 00 00 00  00 00 7c 23  48 00 00 00  00 00 88 88
	// 	];
	// 	size = <67108864>;
	// 	has-dpd;
	// 	t-enter-dpd = <10000>;
	// 	t-exit-dpd = <30000>;
	// 	reset-gpios = <&gpio6 12 GPIO_ACTIVE_LOW>;
		

	// 	mspi-max-frequency = <DT_FREQ_M(50)>;
	// 	mspi-io-mode = "MSPI_IO_MODE_OCTAL";
	// 	mspi-data-rate = "MSPI_DATA_RATE_SINGLE";
	// 	mspi-hardware-ce-num = <1>;
	// 	mspi-cpp-mode = "MSPI_CPP_MODE_0";
	// 	mspi-endian = "MSPI_BIG_ENDIAN";
	// 	mspi-ce-polarity = "MSPI_CE_ACTIVE_LOW";
	// };

	w25q128jw: w25q128jw@0 {
		compatible = "jedec,mspi-nor";
		size = <DT_SIZE_M(16*8)>;
		reg = <0>;
		jedec-id = [ef 60 18];
		status = "okay";
		reset-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;

		// erase-block-size = <4096>;
		// write-block-size = <1>;

		t-reset-pulse = <10000>;
		t-reset-recovery = <35000>;
		
		mspi-max-frequency = <DT_FREQ_M(50)>;
		mspi-io-mode = "MSPI_IO_MODE_OCTAL";
		mspi-data-rate = "MSPI_DATA_RATE_SINGLE";
		mspi-hardware-ce-num = <1>;
		mspi-cpp-mode = "MSPI_CPP_MODE_0";
		mspi-endian = "MSPI_BIG_ENDIAN";
		mspi-ce-polarity = "MSPI_CE_ACTIVE_LOW";
	};
};
