#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5640b1247d10 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x5640b11ce540 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x5640b128cba0_0 .var "Clk", 0 0;
v0x5640b128cc60_0 .var "Reset", 0 0;
v0x5640b128cd20_0 .var "Start", 0 0;
v0x5640b128cdf0_0 .var "address", 26 0;
v0x5640b128ce90_0 .var/i "counter", 31 0;
o0x7f3bbb876ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5640b128cfc0_0 .net "cpu_mem_addr", 31 0, o0x7f3bbb876ae8;  0 drivers
o0x7f3bbb876b18 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5640b128d0d0_0 .net "cpu_mem_data", 255 0, o0x7f3bbb876b18;  0 drivers
o0x7f3bbb876b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5640b128d1e0_0 .net "cpu_mem_enable", 0 0, o0x7f3bbb876b48;  0 drivers
o0x7f3bbb876b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5640b128d2d0_0 .net "cpu_mem_write", 0 0, o0x7f3bbb876b78;  0 drivers
v0x5640b128d400_0 .var "flag", 0 0;
v0x5640b128d4c0_0 .var/i "i", 31 0;
v0x5640b128d5a0_0 .var "index", 3 0;
v0x5640b128d680_0 .var/i "j", 31 0;
v0x5640b128d760_0 .net "mem_cpu_ack", 0 0, L_0x5640b12a25d0;  1 drivers
v0x5640b128d800_0 .net "mem_cpu_data", 255 0, v0x5640b128c3e0_0;  1 drivers
v0x5640b128d8c0_0 .var/i "outfile", 31 0;
v0x5640b128d9a0_0 .var/i "outfile2", 31 0;
v0x5640b128db90_0 .var "tag", 24 0;
S_0x5640b12102e0 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x5640b1247d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /INPUT 256 "mem_data_o"
    .port_info 6 /INPUT 32 "mem_addr_o"
    .port_info 7 /INPUT 1 "mem_enable_o"
    .port_info 8 /INPUT 1 "mem_write_o"
v0x5640b128a9f0_0 .net *"_s12", 6 0, L_0x5640b12a2cd0;  1 drivers
v0x5640b128aaf0_0 .net *"_s13", 2 0, L_0x5640b12a2db0;  1 drivers
v0x5640b128abd0_0 .net *"_s4", 30 0, L_0x5640b129dfc0;  1 drivers
L_0x7f3bbb829060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5640b128acc0_0 .net *"_s6", 0 0, L_0x7f3bbb829060;  1 drivers
v0x5640b128ada0_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  1 drivers
v0x5640b128ae40_0 .net "mem_ack_i", 0 0, L_0x5640b12a25d0;  alias, 1 drivers
v0x5640b128aee0_0 .net "mem_addr_o", 31 0, o0x7f3bbb876ae8;  alias, 0 drivers
v0x5640b128afa0_0 .net "mem_data_i", 255 0, v0x5640b128c3e0_0;  alias, 1 drivers
v0x5640b128b090_0 .net "mem_data_o", 255 0, o0x7f3bbb876b18;  alias, 0 drivers
v0x5640b128b150_0 .net "mem_enable_o", 0 0, o0x7f3bbb876b48;  alias, 0 drivers
v0x5640b128b210_0 .net "mem_write_o", 0 0, o0x7f3bbb876b78;  alias, 0 drivers
v0x5640b128b2d0_0 .net "rst_i", 0 0, v0x5640b128cc60_0;  1 drivers
v0x5640b128b370_0 .net "start_i", 0 0, v0x5640b128cd20_0;  1 drivers
L_0x5640b129e0b0 .concat [ 1 31 0 0], L_0x7f3bbb829060, L_0x5640b129dfc0;
L_0x5640b12a2e50 .concat [ 3 7 0 0], L_0x5640b12a2db0, L_0x5640b12a2cd0;
S_0x5640b122d900 .scope module, "ALU" "ALU" 3 116, 4 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5640b123c730_0 .net "ALUCtrl_i", 2 0, v0x5640b12461d0_0;  1 drivers
v0x5640b122e640_0 .net/s "data1_i", 31 0, v0x5640b12816d0_0;  1 drivers
v0x5640b1232600_0 .net/s "data2_i", 31 0, v0x5640b1281d60_0;  1 drivers
v0x5640b1219750_0 .var/s "data_o", 31 0;
E_0x5640b116f430 .event edge, v0x5640b123c730_0, v0x5640b122e640_0, v0x5640b1232600_0;
S_0x5640b12774c0 .scope module, "ALU_Control" "ALU_Control" 3 123, 5 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x5640b12461d0_0 .var "ALUCtrl_o", 2 0;
v0x5640b1240aa0_0 .net "ALUOp_i", 1 0, v0x5640b127baf0_0;  1 drivers
v0x5640b1242ad0_0 .net "funct_i", 9 0, v0x5640b127cda0_0;  1 drivers
E_0x5640b116f8b0 .event edge, v0x5640b1240aa0_0, v0x5640b1242ad0_0;
S_0x5640b12777a0 .scope module, "Add_PC" "Adder" 3 37, 6 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x5640b1277950_0 .net/s "data1_i", 31 0, v0x5640b1283a90_0;  1 drivers
L_0x7f3bbb829018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5640b1277a30_0 .net/s "data2_i", 31 0, L_0x7f3bbb829018;  1 drivers
v0x5640b1277b10_0 .net/s "data_o", 31 0, L_0x5640b128dd60;  1 drivers
L_0x5640b128dd60 .arith/sum 32, v0x5640b1283a90_0, L_0x7f3bbb829018;
S_0x5640b1277c80 .scope module, "Add_PC_Branch" "Adder" 3 43, 6 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x5640b1277ea0_0 .net/s "data1_i", 31 0, L_0x5640b129e0b0;  1 drivers
v0x5640b1277fa0_0 .net/s "data2_i", 31 0, v0x5640b127d960_0;  1 drivers
v0x5640b1278080_0 .net/s "data_o", 31 0, L_0x5640b129de80;  1 drivers
L_0x5640b129de80 .arith/sum 32, L_0x5640b129e0b0, v0x5640b127d960_0;
S_0x5640b12781f0 .scope module, "Control" "Control" 3 25, 7 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /OUTPUT 1 "MemRead_o"
    .port_info 7 /OUTPUT 1 "MemWrite_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
v0x5640b1278560_0 .var "ALUOp_o", 1 0;
v0x5640b1278660_0 .var "ALUSrc_o", 0 0;
v0x5640b1278720_0 .var "Branch_o", 0 0;
v0x5640b12787c0_0 .var "MemRead_o", 0 0;
v0x5640b1278880_0 .var "MemWrite_o", 0 0;
v0x5640b1278990_0 .var "MemtoReg_o", 0 0;
v0x5640b1278a50_0 .net "NoOp_i", 0 0, v0x5640b127af70_0;  1 drivers
v0x5640b1278b10_0 .net "Op_i", 6 0, L_0x5640b128dc70;  1 drivers
v0x5640b1278bf0_0 .var "RegWrite_o", 0 0;
E_0x5640b1262630 .event edge, v0x5640b1278a50_0, v0x5640b1278b10_0;
S_0x5640b1278dd0 .scope module, "EXMEM" "EXMEM" 3 233, 8 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUResult_i"
    .port_info 6 /INPUT 32 "MUX_B_i"
    .port_info 7 /INPUT 5 "RDaddr_i"
    .port_info 8 /INPUT 1 "MemStall_i"
    .port_info 9 /OUTPUT 1 "RegWrite_o"
    .port_info 10 /OUTPUT 1 "MemtoReg_o"
    .port_info 11 /OUTPUT 1 "MemRead_o"
    .port_info 12 /OUTPUT 1 "MemWrite_o"
    .port_info 13 /OUTPUT 32 "ALUResult_o"
    .port_info 14 /OUTPUT 32 "MUX_B_o"
    .port_info 15 /OUTPUT 5 "RDaddr_o"
v0x5640b1279120_0 .net/s "ALUResult_i", 31 0, v0x5640b1219750_0;  1 drivers
v0x5640b1279200_0 .var/s "ALUResult_o", 31 0;
v0x5640b12792c0_0 .net/s "MUX_B_i", 31 0, v0x5640b12825a0_0;  1 drivers
v0x5640b12793b0_0 .var/s "MUX_B_o", 31 0;
v0x5640b1279490_0 .net "MemRead_i", 0 0, v0x5640b127be00_0;  1 drivers
v0x5640b12795a0_0 .var "MemRead_o", 0 0;
v0x5640b1279660_0 .net "MemStall_i", 0 0, L_0x5640b12a1730;  1 drivers
v0x5640b1279720_0 .net "MemWrite_i", 0 0, v0x5640b127c060_0;  1 drivers
v0x5640b12797e0_0 .var "MemWrite_o", 0 0;
v0x5640b12798a0_0 .net "MemtoReg_i", 0 0, v0x5640b127c290_0;  1 drivers
v0x5640b1279960_0 .var "MemtoReg_o", 0 0;
v0x5640b1279a20_0 .net "RDaddr_i", 4 0, v0x5640b127c400_0;  1 drivers
v0x5640b1279b00_0 .var "RDaddr_o", 4 0;
v0x5640b1279be0_0 .net "RegWrite_i", 0 0, v0x5640b127c820_0;  1 drivers
v0x5640b1279ca0_0 .var "RegWrite_o", 0 0;
v0x5640b1279d60_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  alias, 1 drivers
E_0x5640b1262670 .event posedge, v0x5640b1279d60_0;
S_0x5640b127a0b0 .scope module, "Forward_Unit" "Forward_Unit" 3 176, 9 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i"
    .port_info 1 /INPUT 5 "MemRd_i"
    .port_info 2 /INPUT 1 "WBRegWrite_i"
    .port_info 3 /INPUT 5 "WBRd_i"
    .port_info 4 /INPUT 5 "EXRs1_i"
    .port_info 5 /INPUT 5 "EXRs2_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x5640b127a3b0_0 .net "EXRs1_i", 4 0, v0x5640b127c540_0;  1 drivers
v0x5640b127a4b0_0 .net "EXRs2_i", 4 0, v0x5640b127c680_0;  1 drivers
v0x5640b127a590_0 .var "ForwardA_o", 1 0;
v0x5640b127a650_0 .var "ForwardB_o", 1 0;
v0x5640b127a730_0 .net "MemRd_i", 4 0, v0x5640b1279b00_0;  1 drivers
v0x5640b127a840_0 .net "MemRegWrite_i", 0 0, v0x5640b1279ca0_0;  1 drivers
v0x5640b127a910_0 .net "WBRd_i", 4 0, v0x5640b1280be0_0;  1 drivers
v0x5640b127a9b0_0 .net "WBRegWrite_i", 0 0, v0x5640b1280ee0_0;  1 drivers
E_0x5640b1262880/0 .event edge, v0x5640b1279ca0_0, v0x5640b1279b00_0, v0x5640b127a3b0_0, v0x5640b127a4b0_0;
E_0x5640b1262880/1 .event edge, v0x5640b127a9b0_0, v0x5640b127a910_0;
E_0x5640b1262880 .event/or E_0x5640b1262880/0, E_0x5640b1262880/1;
S_0x5640b127abc0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 166, 10 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 5 "data3_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "NoOp_o"
v0x5640b127ae80_0 .net "MemRead_i", 0 0, v0x5640b127be00_0;  alias, 1 drivers
v0x5640b127af70_0 .var "NoOp_o", 0 0;
v0x5640b127b040_0 .var "PCWrite_o", 0 0;
v0x5640b127b110_0 .var "Stall_o", 0 0;
v0x5640b127b1b0_0 .net "data1_i", 4 0, L_0x5640b12a2b60;  1 drivers
v0x5640b127b2c0_0 .net "data2_i", 4 0, L_0x5640b12a2c30;  1 drivers
v0x5640b127b3a0_0 .net "data3_i", 4 0, v0x5640b127c400_0;  alias, 1 drivers
E_0x5640b127adf0 .event edge, v0x5640b1279490_0, v0x5640b127b1b0_0, v0x5640b1279a20_0, v0x5640b127b2c0_0;
S_0x5640b127b560 .scope module, "IDEX" "IDEX" 3 198, 11 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /INPUT 1 "ALUSrc_i"
    .port_info 3 /INPUT 1 "RegWrite_i"
    .port_info 4 /INPUT 1 "MemtoReg_i"
    .port_info 5 /INPUT 1 "MemRead_i"
    .port_info 6 /INPUT 1 "MemWrite_i"
    .port_info 7 /INPUT 32 "data1_i"
    .port_info 8 /INPUT 32 "data2_i"
    .port_info 9 /INPUT 32 "imm_i"
    .port_info 10 /INPUT 10 "funct_i"
    .port_info 11 /INPUT 5 "RS1addr_i"
    .port_info 12 /INPUT 5 "RS2addr_i"
    .port_info 13 /INPUT 5 "RDaddr_i"
    .port_info 14 /INPUT 1 "MemStall_i"
    .port_info 15 /OUTPUT 2 "ALUOp_o"
    .port_info 16 /OUTPUT 1 "ALUSrc_o"
    .port_info 17 /OUTPUT 1 "RegWrite_o"
    .port_info 18 /OUTPUT 1 "MemtoReg_o"
    .port_info 19 /OUTPUT 1 "MemRead_o"
    .port_info 20 /OUTPUT 1 "MemWrite_o"
    .port_info 21 /OUTPUT 32 "data1_o"
    .port_info 22 /OUTPUT 32 "data2_o"
    .port_info 23 /OUTPUT 32 "imm_o"
    .port_info 24 /OUTPUT 10 "funct_o"
    .port_info 25 /OUTPUT 5 "RS1addr_o"
    .port_info 26 /OUTPUT 5 "RS2addr_o"
    .port_info 27 /OUTPUT 5 "RDaddr_o"
v0x5640b127b9e0_0 .net "ALUOp_i", 1 0, v0x5640b1278560_0;  1 drivers
v0x5640b127baf0_0 .var "ALUOp_o", 1 0;
v0x5640b127bbc0_0 .net "ALUSrc_i", 0 0, v0x5640b1278660_0;  1 drivers
v0x5640b127bcc0_0 .var "ALUSrc_o", 0 0;
v0x5640b127bd60_0 .net "MemRead_i", 0 0, v0x5640b12787c0_0;  1 drivers
v0x5640b127be00_0 .var "MemRead_o", 0 0;
v0x5640b127bef0_0 .net "MemStall_i", 0 0, L_0x5640b12a1730;  alias, 1 drivers
v0x5640b127bf90_0 .net "MemWrite_i", 0 0, v0x5640b1278880_0;  1 drivers
v0x5640b127c060_0 .var "MemWrite_o", 0 0;
v0x5640b127c1c0_0 .net "MemtoReg_i", 0 0, v0x5640b1278990_0;  1 drivers
v0x5640b127c290_0 .var "MemtoReg_o", 0 0;
v0x5640b127c360_0 .net "RDaddr_i", 4 0, L_0x5640b12a3120;  1 drivers
v0x5640b127c400_0 .var "RDaddr_o", 4 0;
v0x5640b127c4a0_0 .net "RS1addr_i", 4 0, L_0x5640b12a2f90;  1 drivers
v0x5640b127c540_0 .var "RS1addr_o", 4 0;
v0x5640b127c5e0_0 .net "RS2addr_i", 4 0, L_0x5640b12a3080;  1 drivers
v0x5640b127c680_0 .var "RS2addr_o", 4 0;
v0x5640b127c750_0 .net "RegWrite_i", 0 0, v0x5640b1278bf0_0;  1 drivers
v0x5640b127c820_0 .var "RegWrite_o", 0 0;
v0x5640b127c8f0_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  alias, 1 drivers
v0x5640b127c9c0_0 .net/s "data1_i", 31 0, L_0x5640b129ed10;  1 drivers
v0x5640b127ca60_0 .var/s "data1_o", 31 0;
v0x5640b127cb00_0 .net/s "data2_i", 31 0, L_0x5640b129f710;  1 drivers
v0x5640b127cbe0_0 .var/s "data2_o", 31 0;
v0x5640b127ccc0_0 .net "funct_i", 9 0, L_0x5640b12a2e50;  1 drivers
v0x5640b127cda0_0 .var "funct_o", 9 0;
v0x5640b127ce90_0 .net/s "imm_i", 31 0, L_0x5640b12a0e10;  1 drivers
v0x5640b127cf50_0 .var/s "imm_o", 31 0;
S_0x5640b127d3b0 .scope module, "IFID" "IFID" 3 187, 12 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 32 "PC_i"
    .port_info 4 /INPUT 32 "instr_i"
    .port_info 5 /INPUT 1 "MemStall_i"
    .port_info 6 /OUTPUT 32 "PC_o"
    .port_info 7 /OUTPUT 32 "instr_o"
v0x5640b127d6a0_0 .net "Flush_i", 0 0, v0x5640b127e3f0_0;  1 drivers
v0x5640b127d780_0 .net "MemStall_i", 0 0, L_0x5640b12a1730;  alias, 1 drivers
v0x5640b127d890_0 .net "PC_i", 31 0, v0x5640b1283a90_0;  alias, 1 drivers
v0x5640b127d960_0 .var "PC_o", 31 0;
v0x5640b127da30_0 .net "Stall_i", 0 0, v0x5640b127b110_0;  1 drivers
v0x5640b127db20_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  alias, 1 drivers
v0x5640b127dc10_0 .net "instr_i", 31 0, L_0x5640b1261140;  1 drivers
v0x5640b127dcb0_0 .var "instr_o", 31 0;
L_0x5640b128dc70 .part v0x5640b127dcb0_0, 0, 7;
L_0x5640b129f870 .part v0x5640b127dcb0_0, 15, 5;
L_0x5640b129f9a0 .part v0x5640b127dcb0_0, 20, 5;
L_0x5640b12a2b60 .part v0x5640b127dcb0_0, 15, 5;
L_0x5640b12a2c30 .part v0x5640b127dcb0_0, 20, 5;
L_0x5640b12a2cd0 .part v0x5640b127dcb0_0, 25, 7;
L_0x5640b12a2db0 .part v0x5640b127dcb0_0, 12, 3;
L_0x5640b12a2f90 .part v0x5640b127dcb0_0, 15, 5;
L_0x5640b12a3080 .part v0x5640b127dcb0_0, 20, 5;
L_0x5640b12a3120 .part v0x5640b127dcb0_0, 7, 5;
S_0x5640b127dec0 .scope module, "If_Branch" "If_Branch" 3 267, 13 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "Branch_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x5640b127e090_0 .net "Branch_i", 0 0, v0x5640b1278720_0;  1 drivers
v0x5640b127e180_0 .var "compare", 0 0;
v0x5640b127e220_0 .net/s "data1_i", 31 0, L_0x5640b129ed10;  alias, 1 drivers
v0x5640b127e320_0 .net/s "data2_i", 31 0, L_0x5640b129f710;  alias, 1 drivers
v0x5640b127e3f0_0 .var "data_o", 0 0;
E_0x5640b1264000 .event edge, v0x5640b127c9c0_0, v0x5640b127cb00_0, v0x5640b127e180_0, v0x5640b1278720_0;
S_0x5640b127e550 .scope module, "Imm_Gen" "Imm_Gen" 3 111, 14 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x5640b127e780_0 .net *"_s11", 0 0, L_0x5640b129fd40;  1 drivers
v0x5640b127e860_0 .net *"_s14", 11 0, L_0x5640b129fde0;  1 drivers
L_0x7f3bbb829330 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x5640b127e940_0 .net/2u *"_s15", 6 0, L_0x7f3bbb829330;  1 drivers
v0x5640b127ea00_0 .net *"_s17", 0 0, L_0x5640b129fec0;  1 drivers
v0x5640b127eac0_0 .net *"_s20", 6 0, L_0x5640b129fff0;  1 drivers
v0x5640b127ebf0_0 .net *"_s22", 4 0, L_0x5640b12a01f0;  1 drivers
v0x5640b127ecd0_0 .net *"_s23", 11 0, L_0x5640b12a0290;  1 drivers
v0x5640b127edb0_0 .net *"_s26", 0 0, L_0x5640b12a0430;  1 drivers
v0x5640b127ee90_0 .net *"_s28", 0 0, L_0x5640b12a04d0;  1 drivers
L_0x7f3bbb8292a0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x5640b127ef70_0 .net/2u *"_s3", 6 0, L_0x7f3bbb8292a0;  1 drivers
v0x5640b127f050_0 .net *"_s30", 5 0, L_0x5640b12a05e0;  1 drivers
v0x5640b127f130_0 .net *"_s32", 3 0, L_0x5640b12a0680;  1 drivers
v0x5640b127f210_0 .net *"_s33", 11 0, L_0x5640b12a07d0;  1 drivers
v0x5640b127f2f0_0 .net *"_s35", 11 0, L_0x5640b12a09c0;  1 drivers
v0x5640b127f3d0_0 .net *"_s37", 11 0, L_0x5640b12a0be0;  1 drivers
v0x5640b127f4b0_0 .net *"_s42", 0 0, L_0x5640b12a0fa0;  1 drivers
v0x5640b127f590_0 .net *"_s43", 19 0, L_0x5640b12a1090;  1 drivers
v0x5640b127f670_0 .net *"_s5", 0 0, L_0x5640b129fc00;  1 drivers
v0x5640b127f730_0 .net *"_s8", 11 0, L_0x5640b129fca0;  1 drivers
L_0x7f3bbb8292e8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x5640b127f810_0 .net/2u *"_s9", 6 0, L_0x7f3bbb8292e8;  1 drivers
v0x5640b127f8f0_0 .net/s "data_i", 31 0, v0x5640b127dcb0_0;  1 drivers
v0x5640b127f9b0_0 .net/s "data_o", 31 0, L_0x5640b12a0e10;  alias, 1 drivers
v0x5640b127fa80_0 .net "imme", 11 0, L_0x5640b12a0d70;  1 drivers
v0x5640b127fb40_0 .net "opcode", 6 0, L_0x5640b129fb60;  1 drivers
L_0x5640b129dfc0 .part L_0x5640b12a0e10, 0, 31;
L_0x5640b129fb60 .part v0x5640b127dcb0_0, 0, 7;
L_0x5640b129fc00 .cmp/eq 7, L_0x5640b129fb60, L_0x7f3bbb8292a0;
L_0x5640b129fca0 .part v0x5640b127dcb0_0, 20, 12;
L_0x5640b129fd40 .cmp/eq 7, L_0x5640b129fb60, L_0x7f3bbb8292e8;
L_0x5640b129fde0 .part v0x5640b127dcb0_0, 20, 12;
L_0x5640b129fec0 .cmp/eq 7, L_0x5640b129fb60, L_0x7f3bbb829330;
L_0x5640b129fff0 .part v0x5640b127dcb0_0, 25, 7;
L_0x5640b12a01f0 .part v0x5640b127dcb0_0, 7, 5;
L_0x5640b12a0290 .concat [ 5 7 0 0], L_0x5640b12a01f0, L_0x5640b129fff0;
L_0x5640b12a0430 .part v0x5640b127dcb0_0, 31, 1;
L_0x5640b12a04d0 .part v0x5640b127dcb0_0, 7, 1;
L_0x5640b12a05e0 .part v0x5640b127dcb0_0, 25, 6;
L_0x5640b12a0680 .part v0x5640b127dcb0_0, 8, 4;
L_0x5640b12a07d0 .concat [ 4 6 1 1], L_0x5640b12a0680, L_0x5640b12a05e0, L_0x5640b12a04d0, L_0x5640b12a0430;
L_0x5640b12a09c0 .functor MUXZ 12, L_0x5640b12a07d0, L_0x5640b12a0290, L_0x5640b129fec0, C4<>;
L_0x5640b12a0be0 .functor MUXZ 12, L_0x5640b12a09c0, L_0x5640b129fde0, L_0x5640b129fd40, C4<>;
L_0x5640b12a0d70 .functor MUXZ 12, L_0x5640b12a0be0, L_0x5640b129fca0, L_0x5640b129fc00, C4<>;
L_0x5640b12a0fa0 .part L_0x5640b12a0d70, 11, 1;
LS_0x5640b12a1090_0_0 .concat [ 1 1 1 1], L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0;
LS_0x5640b12a1090_0_4 .concat [ 1 1 1 1], L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0;
LS_0x5640b12a1090_0_8 .concat [ 1 1 1 1], L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0;
LS_0x5640b12a1090_0_12 .concat [ 1 1 1 1], L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0;
LS_0x5640b12a1090_0_16 .concat [ 1 1 1 1], L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0, L_0x5640b12a0fa0;
LS_0x5640b12a1090_1_0 .concat [ 4 4 4 4], LS_0x5640b12a1090_0_0, LS_0x5640b12a1090_0_4, LS_0x5640b12a1090_0_8, LS_0x5640b12a1090_0_12;
LS_0x5640b12a1090_1_4 .concat [ 4 0 0 0], LS_0x5640b12a1090_0_16;
L_0x5640b12a1090 .concat [ 16 4 0 0], LS_0x5640b12a1090_1_0, LS_0x5640b12a1090_1_4;
L_0x5640b12a0e10 .concat [ 12 20 0 0], L_0x5640b12a0d70, L_0x5640b12a1090;
S_0x5640b127fc80 .scope module, "Instruction_Memory" "Instruction_Memory" 3 58, 15 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x5640b1261140 .functor BUFZ 32, L_0x5640b129e260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5640b127fe40_0 .net *"_s0", 31 0, L_0x5640b129e260;  1 drivers
v0x5640b127ff40_0 .net *"_s2", 31 0, L_0x5640b129e3c0;  1 drivers
v0x5640b1280020_0 .net *"_s4", 29 0, L_0x5640b129e320;  1 drivers
L_0x7f3bbb8290a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5640b1280110_0 .net *"_s6", 1 0, L_0x7f3bbb8290a8;  1 drivers
v0x5640b12801f0_0 .net "addr_i", 31 0, v0x5640b1283a90_0;  alias, 1 drivers
v0x5640b1280350_0 .net "instr_o", 31 0, L_0x5640b1261140;  alias, 1 drivers
v0x5640b1280410 .array "memory", 255 0, 31 0;
L_0x5640b129e260 .array/port v0x5640b1280410, L_0x5640b129e3c0;
L_0x5640b129e320 .part v0x5640b1283a90_0, 2, 30;
L_0x5640b129e3c0 .concat [ 30 2 0 0], L_0x5640b129e320, L_0x7f3bbb8290a8;
S_0x5640b1280510 .scope module, "MEMWB" "MEMWB" 3 252, 16 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 32 "ALUResult_i"
    .port_info 4 /INPUT 32 "ReadData_i"
    .port_info 5 /INPUT 5 "RDaddr_i"
    .port_info 6 /INPUT 1 "MemStall_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "ReadData_o"
    .port_info 11 /OUTPUT 5 "RDaddr_o"
v0x5640b12806e0_0 .net/s "ALUResult_i", 31 0, v0x5640b1279200_0;  1 drivers
v0x5640b12807a0_0 .var/s "ALUResult_o", 31 0;
v0x5640b1280860_0 .net "MemStall_i", 0 0, L_0x5640b12a1730;  alias, 1 drivers
v0x5640b1280930_0 .net "MemtoReg_i", 0 0, v0x5640b1279960_0;  1 drivers
v0x5640b1280a00_0 .var "MemtoReg_o", 0 0;
v0x5640b1280af0_0 .net "RDaddr_i", 4 0, v0x5640b1279b00_0;  alias, 1 drivers
v0x5640b1280be0_0 .var "RDaddr_o", 4 0;
v0x5640b1280ca0_0 .net/s "ReadData_i", 31 0, L_0x5640b12a1840;  1 drivers
v0x5640b1280d60_0 .var/s "ReadData_o", 31 0;
v0x5640b1280e40_0 .net "RegWrite_i", 0 0, v0x5640b1279ca0_0;  alias, 1 drivers
v0x5640b1280ee0_0 .var "RegWrite_o", 0 0;
v0x5640b1280f80_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  alias, 1 drivers
S_0x5640b1281180 .scope module, "MUX_A" "MUX2" 3 95, 17 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5640b12813e0_0 .net/s "data0_i", 31 0, v0x5640b127ca60_0;  1 drivers
v0x5640b12814f0_0 .net/s "data1_i", 31 0, v0x5640b1282c50_0;  1 drivers
v0x5640b12815b0_0 .net/s "data2_i", 31 0, v0x5640b1279200_0;  alias, 1 drivers
v0x5640b12816d0_0 .var/s "data_o", 31 0;
v0x5640b1281790_0 .net "forward_i", 1 0, v0x5640b127a590_0;  1 drivers
E_0x5640b1281350 .event edge, v0x5640b127a590_0, v0x5640b127ca60_0, v0x5640b12814f0_0, v0x5640b1279200_0;
S_0x5640b1281930 .scope module, "MUX_ALUSrc" "MUX32" 3 74, 18 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5640b1281b80_0 .net/s "data1_i", 31 0, v0x5640b12825a0_0;  alias, 1 drivers
v0x5640b1281c90_0 .net/s "data2_i", 31 0, v0x5640b127cf50_0;  1 drivers
v0x5640b1281d60_0 .var "data_o", 31 0;
v0x5640b1281e60_0 .net "select_i", 0 0, v0x5640b127bcc0_0;  1 drivers
E_0x5640b1281b00 .event edge, v0x5640b127bcc0_0, v0x5640b127cf50_0, v0x5640b12792c0_0;
S_0x5640b1281f80 .scope module, "MUX_B" "MUX2" 3 103, 17 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5640b12822f0_0 .net/s "data0_i", 31 0, v0x5640b127cbe0_0;  1 drivers
v0x5640b1282400_0 .net/s "data1_i", 31 0, v0x5640b1282c50_0;  alias, 1 drivers
v0x5640b12824d0_0 .net/s "data2_i", 31 0, v0x5640b1279200_0;  alias, 1 drivers
v0x5640b12825a0_0 .var/s "data_o", 31 0;
v0x5640b1282690_0 .net "forward_i", 1 0, v0x5640b127a650_0;  1 drivers
E_0x5640b1282260 .event edge, v0x5640b127a650_0, v0x5640b127cbe0_0, v0x5640b12814f0_0, v0x5640b1279200_0;
S_0x5640b1282820 .scope module, "MUX_Mem2Reg" "MUX32" 3 81, 18 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5640b1282a70_0 .net/s "data1_i", 31 0, v0x5640b12807a0_0;  1 drivers
v0x5640b1282b80_0 .net/s "data2_i", 31 0, v0x5640b1280d60_0;  1 drivers
v0x5640b1282c50_0 .var "data_o", 31 0;
v0x5640b1282d70_0 .net "select_i", 0 0, v0x5640b1280a00_0;  1 drivers
E_0x5640b12829f0 .event edge, v0x5640b1280a00_0, v0x5640b1280d60_0, v0x5640b12807a0_0;
S_0x5640b1282e80 .scope module, "MUX_PCSource" "MUX32" 3 88, 18 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5640b12830d0_0 .net/s "data1_i", 31 0, L_0x5640b128dd60;  alias, 1 drivers
v0x5640b12831e0_0 .net/s "data2_i", 31 0, L_0x5640b129de80;  alias, 1 drivers
v0x5640b12832b0_0 .var "data_o", 31 0;
v0x5640b1283380_0 .net "select_i", 0 0, v0x5640b127e3f0_0;  alias, 1 drivers
E_0x5640b1283050 .event edge, v0x5640b127d6a0_0, v0x5640b1278080_0, v0x5640b1277b10_0;
S_0x5640b12834f0 .scope module, "PC" "PC" 3 49, 19 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "PCWrite_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x5640b1283830_0 .net "PCWrite_i", 0 0, v0x5640b127b040_0;  1 drivers
v0x5640b12838f0_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  alias, 1 drivers
v0x5640b1283990_0 .net "pc_i", 31 0, v0x5640b12832b0_0;  1 drivers
v0x5640b1283a90_0 .var "pc_o", 31 0;
v0x5640b1283b30_0 .net "rst_i", 0 0, v0x5640b128cc60_0;  alias, 1 drivers
o0x7f3bbb874a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5640b1283bd0_0 .net "stall_i", 0 0, o0x7f3bbb874a48;  0 drivers
v0x5640b1283c90_0 .net "start_i", 0 0, v0x5640b128cd20_0;  alias, 1 drivers
E_0x5640b12837b0 .event posedge, v0x5640b1283b30_0, v0x5640b1279d60_0;
S_0x5640b1283e70 .scope module, "Registers" "Registers" 3 63, 20 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x5640b129e690 .functor AND 1, L_0x5640b129e5f0, v0x5640b1280ee0_0, C4<1>, C4<1>;
L_0x5640b129ea20 .functor AND 1, L_0x5640b129e690, L_0x5640b129e8e0, C4<1>, C4<1>;
L_0x5640b129f050 .functor AND 1, L_0x5640b129ef20, v0x5640b1280ee0_0, C4<1>, C4<1>;
L_0x5640b129f380 .functor AND 1, L_0x5640b129f050, L_0x5640b129f240, C4<1>, C4<1>;
v0x5640b1284160_0 .net "RDaddr_i", 4 0, v0x5640b1280be0_0;  alias, 1 drivers
v0x5640b1284290_0 .net "RDdata_i", 31 0, v0x5640b1282c50_0;  alias, 1 drivers
v0x5640b1284350_0 .net "RS1addr_i", 4 0, L_0x5640b129f870;  1 drivers
v0x5640b1284410_0 .net "RS1data_o", 31 0, L_0x5640b129ed10;  alias, 1 drivers
v0x5640b1284520_0 .net "RS2addr_i", 4 0, L_0x5640b129f9a0;  1 drivers
v0x5640b1284650_0 .net "RS2data_o", 31 0, L_0x5640b129f710;  alias, 1 drivers
v0x5640b1284760_0 .net "RegWrite_i", 0 0, v0x5640b1280ee0_0;  alias, 1 drivers
v0x5640b1284850_0 .net *"_s0", 0 0, L_0x5640b129e5f0;  1 drivers
v0x5640b1284910_0 .net *"_s10", 0 0, L_0x5640b129e8e0;  1 drivers
v0x5640b1284a60_0 .net *"_s12", 0 0, L_0x5640b129ea20;  1 drivers
v0x5640b1284b20_0 .net *"_s14", 31 0, L_0x5640b129eb30;  1 drivers
v0x5640b1284c00_0 .net *"_s16", 6 0, L_0x5640b129ebd0;  1 drivers
L_0x7f3bbb829180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5640b1284ce0_0 .net *"_s19", 1 0, L_0x7f3bbb829180;  1 drivers
v0x5640b1284dc0_0 .net *"_s2", 0 0, L_0x5640b129e690;  1 drivers
v0x5640b1284e80_0 .net *"_s22", 0 0, L_0x5640b129ef20;  1 drivers
v0x5640b1284f40_0 .net *"_s24", 0 0, L_0x5640b129f050;  1 drivers
v0x5640b1285000_0 .net *"_s26", 31 0, L_0x5640b129f150;  1 drivers
L_0x7f3bbb8291c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5640b12851f0_0 .net *"_s29", 26 0, L_0x7f3bbb8291c8;  1 drivers
L_0x7f3bbb829210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5640b12852d0_0 .net/2u *"_s30", 31 0, L_0x7f3bbb829210;  1 drivers
v0x5640b12853b0_0 .net *"_s32", 0 0, L_0x5640b129f240;  1 drivers
v0x5640b1285470_0 .net *"_s34", 0 0, L_0x5640b129f380;  1 drivers
v0x5640b1285530_0 .net *"_s36", 31 0, L_0x5640b129f490;  1 drivers
v0x5640b1285610_0 .net *"_s38", 6 0, L_0x5640b129f590;  1 drivers
v0x5640b12856f0_0 .net *"_s4", 31 0, L_0x5640b129e750;  1 drivers
L_0x7f3bbb829258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5640b12857d0_0 .net *"_s41", 1 0, L_0x7f3bbb829258;  1 drivers
L_0x7f3bbb8290f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5640b12858b0_0 .net *"_s7", 26 0, L_0x7f3bbb8290f0;  1 drivers
L_0x7f3bbb829138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5640b1285990_0 .net/2u *"_s8", 31 0, L_0x7f3bbb829138;  1 drivers
v0x5640b1285a70_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  alias, 1 drivers
v0x5640b1285b10 .array/s "register", 31 0, 31 0;
L_0x5640b129e5f0 .cmp/eq 5, L_0x5640b129f870, v0x5640b1280be0_0;
L_0x5640b129e750 .concat [ 5 27 0 0], L_0x5640b129f870, L_0x7f3bbb8290f0;
L_0x5640b129e8e0 .cmp/ne 32, L_0x5640b129e750, L_0x7f3bbb829138;
L_0x5640b129eb30 .array/port v0x5640b1285b10, L_0x5640b129ebd0;
L_0x5640b129ebd0 .concat [ 5 2 0 0], L_0x5640b129f870, L_0x7f3bbb829180;
L_0x5640b129ed10 .functor MUXZ 32, L_0x5640b129eb30, v0x5640b1282c50_0, L_0x5640b129ea20, C4<>;
L_0x5640b129ef20 .cmp/eq 5, L_0x5640b129f9a0, v0x5640b1280be0_0;
L_0x5640b129f150 .concat [ 5 27 0 0], L_0x5640b129f9a0, L_0x7f3bbb8291c8;
L_0x5640b129f240 .cmp/ne 32, L_0x5640b129f150, L_0x7f3bbb829210;
L_0x5640b129f490 .array/port v0x5640b1285b10, L_0x5640b129f590;
L_0x5640b129f590 .concat [ 5 2 0 0], L_0x5640b129f9a0, L_0x7f3bbb829258;
L_0x5640b129f710 .functor MUXZ 32, L_0x5640b129f490, v0x5640b1282c50_0, L_0x5640b129f380, C4<>;
S_0x5640b1285cd0 .scope module, "dcache" "dcache_controller" 3 142, 21 1 0, S_0x5640b12102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "cpu_data_i"
    .port_info 9 /INPUT 32 "cpu_addr_i"
    .port_info 10 /INPUT 1 "cpu_MemRead_i"
    .port_info 11 /INPUT 1 "cpu_MemWrite_i"
    .port_info 12 /OUTPUT 32 "cpu_data_o"
    .port_info 13 /OUTPUT 1 "cpu_stall_o"
P_0x5640b12510f0 .param/l "STATE_IDLE" 0 21 69, C4<000>;
P_0x5640b1251130 .param/l "STATE_MISS" 0 21 73, C4<100>;
P_0x5640b1251170 .param/l "STATE_READMISS" 0 21 70, C4<001>;
P_0x5640b12511b0 .param/l "STATE_READMISSOK" 0 21 71, C4<010>;
P_0x5640b12511f0 .param/l "STATE_WRITEBACK" 0 21 72, C4<011>;
L_0x5640b12a0570 .functor OR 1, v0x5640b12795a0_0, v0x5640b12797e0_0, C4<0>, C4<0>;
L_0x5640b12a1670 .functor NOT 1, v0x5640b12872c0_0, C4<0>, C4<0>, C4<0>;
L_0x5640b12a1730 .functor AND 1, L_0x5640b12a1670, L_0x5640b12a0570, C4<1>, C4<1>;
L_0x5640b12a1840 .functor BUFZ 32, v0x5640b1289080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5640b12a1c10 .functor BUFZ 4, L_0x5640b12a1530, C4<0000>, C4<0000>, C4<0000>;
L_0x5640b12a1d20 .functor BUFZ 1, L_0x5640b12a0570, C4<0>, C4<0>, C4<0>;
L_0x5640b12a1e20 .functor OR 1, v0x5640b1288bf0_0, L_0x5640b12a2860, C4<0>, C4<0>;
L_0x5640b12a21b0 .functor BUFZ 1, v0x5640b1289b40_0, C4<0>, C4<0>, C4<0>;
L_0x5640b12a2730 .functor BUFZ 256, v0x5640b1287120_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5640b12a27f0 .functor BUFZ 1, v0x5640b1289cc0_0, C4<0>, C4<0>, C4<0>;
L_0x5640b12a2860 .functor AND 1, v0x5640b12872c0_0, v0x5640b12797e0_0, C4<1>, C4<1>;
L_0x5640b12a2960 .functor BUFZ 1, L_0x5640b12a2860, C4<0>, C4<0>, C4<0>;
v0x5640b1287f50_0 .net *"_s19", 22 0, L_0x5640b12a1a90;  1 drivers
L_0x7f3bbb829378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5640b1288050_0 .net/2u *"_s28", 0 0, L_0x7f3bbb829378;  1 drivers
L_0x7f3bbb8293c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5640b1288130_0 .net/2u *"_s36", 4 0, L_0x7f3bbb8293c0;  1 drivers
v0x5640b12881f0_0 .net *"_s38", 30 0, L_0x5640b12a2270;  1 drivers
v0x5640b12882d0_0 .net *"_s40", 31 0, L_0x5640b12a2360;  1 drivers
L_0x7f3bbb829408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5640b12883b0_0 .net *"_s43", 0 0, L_0x7f3bbb829408;  1 drivers
L_0x7f3bbb829450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5640b1288490_0 .net/2u *"_s44", 4 0, L_0x7f3bbb829450;  1 drivers
v0x5640b1288570_0 .net *"_s46", 31 0, L_0x5640b12a2450;  1 drivers
v0x5640b1288650_0 .net *"_s8", 0 0, L_0x5640b12a1670;  1 drivers
v0x5640b12887c0_0 .net "cache_dirty", 0 0, L_0x5640b12a2960;  1 drivers
v0x5640b1288880_0 .net "cache_sram_data", 255 0, L_0x5640b12a20c0;  1 drivers
v0x5640b1288940_0 .net "cache_sram_enable", 0 0, L_0x5640b12a1d20;  1 drivers
v0x5640b12889e0_0 .net "cache_sram_index", 3 0, L_0x5640b12a1c10;  1 drivers
v0x5640b1288a80_0 .net "cache_sram_tag", 24 0, L_0x5640b12a1ee0;  1 drivers
v0x5640b1288b20_0 .net "cache_sram_write", 0 0, L_0x5640b12a1e20;  1 drivers
v0x5640b1288bf0_0 .var "cache_write", 0 0;
v0x5640b1288c90_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  alias, 1 drivers
v0x5640b1288e40_0 .net "cpu_MemRead_i", 0 0, v0x5640b12795a0_0;  1 drivers
v0x5640b1288f10_0 .net "cpu_MemWrite_i", 0 0, v0x5640b12797e0_0;  1 drivers
v0x5640b1288fe0_0 .net "cpu_addr_i", 31 0, v0x5640b1279200_0;  alias, 1 drivers
v0x5640b1289080_0 .var "cpu_data", 31 0;
v0x5640b1289120_0 .net "cpu_data_i", 31 0, v0x5640b12793b0_0;  1 drivers
v0x5640b12891f0_0 .net "cpu_data_o", 31 0, L_0x5640b12a1840;  alias, 1 drivers
v0x5640b12892c0_0 .net "cpu_index", 3 0, L_0x5640b12a1530;  1 drivers
v0x5640b1289380_0 .net "cpu_offset", 4 0, L_0x5640b12a15d0;  1 drivers
v0x5640b1289460_0 .net "cpu_req", 0 0, L_0x5640b12a0570;  1 drivers
v0x5640b1289520_0 .net "cpu_stall_o", 0 0, L_0x5640b12a1730;  alias, 1 drivers
v0x5640b1289650_0 .net "cpu_tag", 22 0, L_0x5640b12a1490;  1 drivers
v0x5640b1289730_0 .net "hit", 0 0, v0x5640b12872c0_0;  1 drivers
v0x5640b1289800_0 .net "mem_ack_i", 0 0, L_0x5640b12a25d0;  alias, 1 drivers
v0x5640b12898a0_0 .net "mem_addr_o", 31 0, L_0x5640b12a2640;  1 drivers
v0x5640b1289980_0 .net "mem_data_i", 255 0, v0x5640b128c3e0_0;  alias, 1 drivers
v0x5640b1289a60_0 .net "mem_data_o", 255 0, L_0x5640b12a2730;  1 drivers
v0x5640b1289b40_0 .var "mem_enable", 0 0;
v0x5640b1289c00_0 .net "mem_enable_o", 0 0, L_0x5640b12a21b0;  1 drivers
v0x5640b1289cc0_0 .var "mem_write", 0 0;
v0x5640b1289d80_0 .net "mem_write_o", 0 0, L_0x5640b12a27f0;  1 drivers
v0x5640b1289e40_0 .net "r_hit_data", 255 0, L_0x5640b12a2a40;  1 drivers
v0x5640b1289f20_0 .net "rst_i", 0 0, v0x5640b128cc60_0;  alias, 1 drivers
v0x5640b1289fc0_0 .net "sram_cache_data", 255 0, v0x5640b1287120_0;  1 drivers
v0x5640b128a080_0 .net "sram_cache_tag", 24 0, v0x5640b1287c70_0;  1 drivers
v0x5640b128a150_0 .net "sram_dirty", 0 0, L_0x5640b12a19f0;  1 drivers
v0x5640b128a1f0_0 .net "sram_tag", 21 0, L_0x5640b12a1b70;  1 drivers
v0x5640b128a2d0_0 .net "sram_valid", 0 0, L_0x5640b12a1900;  1 drivers
v0x5640b128a390_0 .var/i "start", 31 0;
v0x5640b128a470_0 .var "state", 2 0;
v0x5640b128a550_0 .var "w_hit_data", 255 0;
v0x5640b128a630_0 .var "write_back", 0 0;
v0x5640b128a6f0_0 .net "write_hit", 0 0, L_0x5640b12a2860;  1 drivers
E_0x5640b12836c0 .event edge, v0x5640b12793b0_0, v0x5640b1289e40_0, v0x5640b1289380_0;
E_0x5640b1286220 .event edge, v0x5640b1289e40_0, v0x5640b1289380_0;
L_0x5640b12a1490 .part v0x5640b1279200_0, 9, 23;
L_0x5640b12a1530 .part v0x5640b1279200_0, 5, 4;
L_0x5640b12a15d0 .part v0x5640b1279200_0, 0, 5;
L_0x5640b12a1900 .part v0x5640b1287c70_0, 24, 1;
L_0x5640b12a19f0 .part v0x5640b1287c70_0, 23, 1;
L_0x5640b12a1a90 .part v0x5640b1287c70_0, 0, 23;
L_0x5640b12a1b70 .part L_0x5640b12a1a90, 0, 22;
L_0x5640b12a1ee0 .concat [ 23 1 1 0], L_0x5640b12a1490, L_0x5640b12a2960, L_0x7f3bbb829378;
L_0x5640b12a20c0 .functor MUXZ 256, v0x5640b128c3e0_0, v0x5640b128a550_0, v0x5640b12872c0_0, C4<>;
L_0x5640b12a2270 .concat [ 5 4 22 0], L_0x7f3bbb8293c0, L_0x5640b12a1530, L_0x5640b12a1b70;
L_0x5640b12a2360 .concat [ 31 1 0 0], L_0x5640b12a2270, L_0x7f3bbb829408;
L_0x5640b12a2450 .concat [ 5 4 23 0], L_0x7f3bbb829450, L_0x5640b12a1530, L_0x5640b12a1490;
L_0x5640b12a2640 .functor MUXZ 32, L_0x5640b12a2450, L_0x5640b12a2360, v0x5640b128a630_0, C4<>;
L_0x5640b12a2a40 .functor MUXZ 256, v0x5640b128c3e0_0, v0x5640b1287120_0, v0x5640b12872c0_0, C4<>;
S_0x5640b1286280 .scope module, "dcache_sram" "dcache_sram" 21 214, 22 1 0, S_0x5640b1285cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 4 "addr_i"
    .port_info 3 /INPUT 25 "tag_i"
    .port_info 4 /INPUT 256 "data_i"
    .port_info 5 /INPUT 1 "enable_i"
    .port_info 6 /INPUT 1 "write_i"
    .port_info 7 /OUTPUT 25 "tag_o"
    .port_info 8 /OUTPUT 256 "data_o"
    .port_info 9 /OUTPUT 1 "hit_o"
v0x5640b1286800 .array "LRU", 31 0, 0 0;
v0x5640b12868c0_0 .net "addr_i", 3 0, L_0x5640b12a1c10;  alias, 1 drivers
v0x5640b12869a0_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  alias, 1 drivers
v0x5640b1286a40 .array "data", 31 0, 255 0;
v0x5640b1286ff0_0 .net "data_i", 255 0, L_0x5640b12a20c0;  alias, 1 drivers
v0x5640b1287120_0 .var "data_o", 255 0;
v0x5640b1287200_0 .net "enable_i", 0 0, L_0x5640b12a1d20;  alias, 1 drivers
v0x5640b12872c0_0 .var "hit_o", 0 0;
v0x5640b1287380_0 .var/i "i", 31 0;
v0x5640b1287460_0 .var/i "j", 31 0;
v0x5640b1287540_0 .net "rst_i", 0 0, v0x5640b128cc60_0;  alias, 1 drivers
v0x5640b12875e0 .array "tag", 31 0, 24 0;
v0x5640b1287b90_0 .net "tag_i", 24 0, L_0x5640b12a1ee0;  alias, 1 drivers
v0x5640b1287c70_0 .var "tag_o", 24 0;
v0x5640b1287d50_0 .net "write_i", 0 0, L_0x5640b12a1e20;  alias, 1 drivers
v0x5640b12875e0_0 .array/port v0x5640b12875e0, 0;
E_0x5640b1286570/0 .event edge, v0x5640b1287200_0, v0x5640b1287b90_0, v0x5640b12868c0_0, v0x5640b12875e0_0;
v0x5640b12875e0_1 .array/port v0x5640b12875e0, 1;
v0x5640b12875e0_2 .array/port v0x5640b12875e0, 2;
v0x5640b12875e0_3 .array/port v0x5640b12875e0, 3;
v0x5640b12875e0_4 .array/port v0x5640b12875e0, 4;
E_0x5640b1286570/1 .event edge, v0x5640b12875e0_1, v0x5640b12875e0_2, v0x5640b12875e0_3, v0x5640b12875e0_4;
v0x5640b12875e0_5 .array/port v0x5640b12875e0, 5;
v0x5640b12875e0_6 .array/port v0x5640b12875e0, 6;
v0x5640b12875e0_7 .array/port v0x5640b12875e0, 7;
v0x5640b12875e0_8 .array/port v0x5640b12875e0, 8;
E_0x5640b1286570/2 .event edge, v0x5640b12875e0_5, v0x5640b12875e0_6, v0x5640b12875e0_7, v0x5640b12875e0_8;
v0x5640b12875e0_9 .array/port v0x5640b12875e0, 9;
v0x5640b12875e0_10 .array/port v0x5640b12875e0, 10;
v0x5640b12875e0_11 .array/port v0x5640b12875e0, 11;
v0x5640b12875e0_12 .array/port v0x5640b12875e0, 12;
E_0x5640b1286570/3 .event edge, v0x5640b12875e0_9, v0x5640b12875e0_10, v0x5640b12875e0_11, v0x5640b12875e0_12;
v0x5640b12875e0_13 .array/port v0x5640b12875e0, 13;
v0x5640b12875e0_14 .array/port v0x5640b12875e0, 14;
v0x5640b12875e0_15 .array/port v0x5640b12875e0, 15;
v0x5640b12875e0_16 .array/port v0x5640b12875e0, 16;
E_0x5640b1286570/4 .event edge, v0x5640b12875e0_13, v0x5640b12875e0_14, v0x5640b12875e0_15, v0x5640b12875e0_16;
v0x5640b12875e0_17 .array/port v0x5640b12875e0, 17;
v0x5640b12875e0_18 .array/port v0x5640b12875e0, 18;
v0x5640b12875e0_19 .array/port v0x5640b12875e0, 19;
v0x5640b12875e0_20 .array/port v0x5640b12875e0, 20;
E_0x5640b1286570/5 .event edge, v0x5640b12875e0_17, v0x5640b12875e0_18, v0x5640b12875e0_19, v0x5640b12875e0_20;
v0x5640b12875e0_21 .array/port v0x5640b12875e0, 21;
v0x5640b12875e0_22 .array/port v0x5640b12875e0, 22;
v0x5640b12875e0_23 .array/port v0x5640b12875e0, 23;
v0x5640b12875e0_24 .array/port v0x5640b12875e0, 24;
E_0x5640b1286570/6 .event edge, v0x5640b12875e0_21, v0x5640b12875e0_22, v0x5640b12875e0_23, v0x5640b12875e0_24;
v0x5640b12875e0_25 .array/port v0x5640b12875e0, 25;
v0x5640b12875e0_26 .array/port v0x5640b12875e0, 26;
v0x5640b12875e0_27 .array/port v0x5640b12875e0, 27;
v0x5640b12875e0_28 .array/port v0x5640b12875e0, 28;
E_0x5640b1286570/7 .event edge, v0x5640b12875e0_25, v0x5640b12875e0_26, v0x5640b12875e0_27, v0x5640b12875e0_28;
v0x5640b12875e0_29 .array/port v0x5640b12875e0, 29;
v0x5640b12875e0_30 .array/port v0x5640b12875e0, 30;
v0x5640b12875e0_31 .array/port v0x5640b12875e0, 31;
v0x5640b1286a40_0 .array/port v0x5640b1286a40, 0;
E_0x5640b1286570/8 .event edge, v0x5640b12875e0_29, v0x5640b12875e0_30, v0x5640b12875e0_31, v0x5640b1286a40_0;
v0x5640b1286a40_1 .array/port v0x5640b1286a40, 1;
v0x5640b1286a40_2 .array/port v0x5640b1286a40, 2;
v0x5640b1286a40_3 .array/port v0x5640b1286a40, 3;
v0x5640b1286a40_4 .array/port v0x5640b1286a40, 4;
E_0x5640b1286570/9 .event edge, v0x5640b1286a40_1, v0x5640b1286a40_2, v0x5640b1286a40_3, v0x5640b1286a40_4;
v0x5640b1286a40_5 .array/port v0x5640b1286a40, 5;
v0x5640b1286a40_6 .array/port v0x5640b1286a40, 6;
v0x5640b1286a40_7 .array/port v0x5640b1286a40, 7;
v0x5640b1286a40_8 .array/port v0x5640b1286a40, 8;
E_0x5640b1286570/10 .event edge, v0x5640b1286a40_5, v0x5640b1286a40_6, v0x5640b1286a40_7, v0x5640b1286a40_8;
v0x5640b1286a40_9 .array/port v0x5640b1286a40, 9;
v0x5640b1286a40_10 .array/port v0x5640b1286a40, 10;
v0x5640b1286a40_11 .array/port v0x5640b1286a40, 11;
v0x5640b1286a40_12 .array/port v0x5640b1286a40, 12;
E_0x5640b1286570/11 .event edge, v0x5640b1286a40_9, v0x5640b1286a40_10, v0x5640b1286a40_11, v0x5640b1286a40_12;
v0x5640b1286a40_13 .array/port v0x5640b1286a40, 13;
v0x5640b1286a40_14 .array/port v0x5640b1286a40, 14;
v0x5640b1286a40_15 .array/port v0x5640b1286a40, 15;
v0x5640b1286a40_16 .array/port v0x5640b1286a40, 16;
E_0x5640b1286570/12 .event edge, v0x5640b1286a40_13, v0x5640b1286a40_14, v0x5640b1286a40_15, v0x5640b1286a40_16;
v0x5640b1286a40_17 .array/port v0x5640b1286a40, 17;
v0x5640b1286a40_18 .array/port v0x5640b1286a40, 18;
v0x5640b1286a40_19 .array/port v0x5640b1286a40, 19;
v0x5640b1286a40_20 .array/port v0x5640b1286a40, 20;
E_0x5640b1286570/13 .event edge, v0x5640b1286a40_17, v0x5640b1286a40_18, v0x5640b1286a40_19, v0x5640b1286a40_20;
v0x5640b1286a40_21 .array/port v0x5640b1286a40, 21;
v0x5640b1286a40_22 .array/port v0x5640b1286a40, 22;
v0x5640b1286a40_23 .array/port v0x5640b1286a40, 23;
v0x5640b1286a40_24 .array/port v0x5640b1286a40, 24;
E_0x5640b1286570/14 .event edge, v0x5640b1286a40_21, v0x5640b1286a40_22, v0x5640b1286a40_23, v0x5640b1286a40_24;
v0x5640b1286a40_25 .array/port v0x5640b1286a40, 25;
v0x5640b1286a40_26 .array/port v0x5640b1286a40, 26;
v0x5640b1286a40_27 .array/port v0x5640b1286a40, 27;
v0x5640b1286a40_28 .array/port v0x5640b1286a40, 28;
E_0x5640b1286570/15 .event edge, v0x5640b1286a40_25, v0x5640b1286a40_26, v0x5640b1286a40_27, v0x5640b1286a40_28;
v0x5640b1286a40_29 .array/port v0x5640b1286a40, 29;
v0x5640b1286a40_30 .array/port v0x5640b1286a40, 30;
v0x5640b1286a40_31 .array/port v0x5640b1286a40, 31;
E_0x5640b1286570/16 .event edge, v0x5640b1286a40_29, v0x5640b1286a40_30, v0x5640b1286a40_31, v0x5640b1286ff0_0;
E_0x5640b1286570 .event/or E_0x5640b1286570/0, E_0x5640b1286570/1, E_0x5640b1286570/2, E_0x5640b1286570/3, E_0x5640b1286570/4, E_0x5640b1286570/5, E_0x5640b1286570/6, E_0x5640b1286570/7, E_0x5640b1286570/8, E_0x5640b1286570/9, E_0x5640b1286570/10, E_0x5640b1286570/11, E_0x5640b1286570/12, E_0x5640b1286570/13, E_0x5640b1286570/14, E_0x5640b1286570/15, E_0x5640b1286570/16;
S_0x5640b128b540 .scope module, "Data_Memory" "Data_Memory" 2 37, 23 1 0, S_0x5640b1247d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x5640b128b6e0 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x5640b128b720 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x5640b12a25d0 .functor AND 1, L_0x5640b12a31f0, L_0x5640b12a32f0, C4<1>, C4<1>;
L_0x7f3bbb829498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5640b128b920_0 .net/2u *"_s0", 1 0, L_0x7f3bbb829498;  1 drivers
v0x5640b128ba00_0 .net *"_s10", 31 0, L_0x5640b12a3530;  1 drivers
v0x5640b128bae0_0 .net *"_s12", 26 0, L_0x5640b12a3490;  1 drivers
L_0x7f3bbb829528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5640b128bbd0_0 .net *"_s14", 4 0, L_0x7f3bbb829528;  1 drivers
v0x5640b128bcb0_0 .net *"_s2", 0 0, L_0x5640b12a31f0;  1 drivers
L_0x7f3bbb8294e0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5640b128bdc0_0 .net/2u *"_s4", 3 0, L_0x7f3bbb8294e0;  1 drivers
v0x5640b128bea0_0 .net *"_s6", 0 0, L_0x5640b12a32f0;  1 drivers
v0x5640b128bf60_0 .net "ack_o", 0 0, L_0x5640b12a25d0;  alias, 1 drivers
v0x5640b128c050_0 .net "addr", 26 0, L_0x5640b12a36a0;  1 drivers
v0x5640b128c1c0_0 .net "addr_i", 31 0, o0x7f3bbb876ae8;  alias, 0 drivers
v0x5640b128c280_0 .net "clk_i", 0 0, v0x5640b128cba0_0;  alias, 1 drivers
v0x5640b128c320_0 .var "count", 3 0;
v0x5640b128c3e0_0 .var "data", 255 0;
v0x5640b128c4c0_0 .net "data_i", 255 0, o0x7f3bbb876b18;  alias, 0 drivers
v0x5640b128c580_0 .net "data_o", 255 0, v0x5640b128c3e0_0;  alias, 1 drivers
v0x5640b128c620_0 .net "enable_i", 0 0, o0x7f3bbb876b48;  alias, 0 drivers
v0x5640b128c6c0 .array "memory", 511 0, 255 0;
v0x5640b128c870_0 .net "rst_i", 0 0, v0x5640b128cc60_0;  alias, 1 drivers
v0x5640b128c910_0 .var "state", 1 0;
v0x5640b128c9f0_0 .net "write_i", 0 0, o0x7f3bbb876b78;  alias, 0 drivers
L_0x5640b12a31f0 .cmp/eq 2, v0x5640b128c910_0, L_0x7f3bbb829498;
L_0x5640b12a32f0 .cmp/eq 4, v0x5640b128c320_0, L_0x7f3bbb8294e0;
L_0x5640b12a3490 .part o0x7f3bbb876ae8, 5, 27;
L_0x5640b12a3530 .concat [ 27 5 0 0], L_0x5640b12a3490, L_0x7f3bbb829528;
L_0x5640b12a36a0 .part L_0x5640b12a3530, 0, 27;
    .scope S_0x5640b12781f0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b1278560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12787c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278720_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5640b12781f0;
T_1 ;
    %wait E_0x5640b1262630;
    %load/vec4 v0x5640b1278a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b1278560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12787c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278720_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5640b1278b10_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b1278560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12787c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278720_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5640b1278560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12787c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278720_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b1278560_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12787c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278720_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b1278560_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b12787c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278720_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b1278560_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12787c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278720_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5640b1278560_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12787c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1278880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1278720_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5640b12834f0;
T_2 ;
    %wait E_0x5640b12837b0;
    %load/vec4 v0x5640b1283b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5640b1283a90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5640b1283bd0_0;
    %inv;
    %load/vec4 v0x5640b1283830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5640b1283c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5640b1283990_0;
    %assign/vec4 v0x5640b1283a90_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5640b1283a90_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5640b1283e70;
T_3 ;
    %wait E_0x5640b1262670;
    %load/vec4 v0x5640b1284760_0;
    %load/vec4 v0x5640b1284160_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5640b1284290_0;
    %load/vec4 v0x5640b1284160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b1285b10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5640b1281930;
T_4 ;
    %wait E_0x5640b1281b00;
    %load/vec4 v0x5640b1281e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5640b1281b80_0;
    %store/vec4 v0x5640b1281d60_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5640b1281c90_0;
    %store/vec4 v0x5640b1281d60_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5640b1282820;
T_5 ;
    %wait E_0x5640b12829f0;
    %load/vec4 v0x5640b1282d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5640b1282a70_0;
    %store/vec4 v0x5640b1282c50_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5640b1282b80_0;
    %store/vec4 v0x5640b1282c50_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5640b1282e80;
T_6 ;
    %wait E_0x5640b1283050;
    %load/vec4 v0x5640b1283380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5640b12830d0_0;
    %store/vec4 v0x5640b12832b0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5640b12831e0_0;
    %store/vec4 v0x5640b12832b0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5640b1281180;
T_7 ;
    %wait E_0x5640b1281350;
    %load/vec4 v0x5640b1281790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x5640b12813e0_0;
    %store/vec4 v0x5640b12816d0_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x5640b12814f0_0;
    %store/vec4 v0x5640b12816d0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5640b12815b0_0;
    %store/vec4 v0x5640b12816d0_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5640b1281f80;
T_8 ;
    %wait E_0x5640b1282260;
    %load/vec4 v0x5640b1282690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x5640b12822f0_0;
    %store/vec4 v0x5640b12825a0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x5640b1282400_0;
    %store/vec4 v0x5640b12825a0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5640b12824d0_0;
    %store/vec4 v0x5640b12825a0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5640b122d900;
T_9 ;
    %wait E_0x5640b116f430;
    %load/vec4 v0x5640b123c730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x5640b122e640_0;
    %load/vec4 v0x5640b1232600_0;
    %and;
    %store/vec4 v0x5640b1219750_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x5640b122e640_0;
    %load/vec4 v0x5640b1232600_0;
    %xor;
    %store/vec4 v0x5640b1219750_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x5640b122e640_0;
    %load/vec4 v0x5640b1232600_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5640b1219750_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x5640b122e640_0;
    %load/vec4 v0x5640b1232600_0;
    %add;
    %store/vec4 v0x5640b1219750_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x5640b122e640_0;
    %load/vec4 v0x5640b1232600_0;
    %sub;
    %store/vec4 v0x5640b1219750_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x5640b122e640_0;
    %load/vec4 v0x5640b1232600_0;
    %mul;
    %store/vec4 v0x5640b1219750_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x5640b122e640_0;
    %load/vec4 v0x5640b1232600_0;
    %add;
    %store/vec4 v0x5640b1219750_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x5640b122e640_0;
    %load/vec4 v0x5640b1232600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5640b1219750_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5640b12774c0;
T_10 ;
    %wait E_0x5640b116f8b0;
    %load/vec4 v0x5640b1240aa0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5640b1242ad0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5640b1240aa0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.9, 4;
    %load/vec4 v0x5640b1242ad0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5640b1240aa0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5640b12461d0_0, 0, 3;
T_10.15 ;
T_10.10 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5640b1286280;
T_11 ;
    %wait E_0x5640b12837b0;
    %load/vec4 v0x5640b1287540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b1287380_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5640b1287380_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b1287460_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x5640b1287460_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x5640b1287380_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5640b1287460_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b12875e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5640b1287380_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5640b1287460_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b1286a40, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5640b1287380_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5640b1287460_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b1286800, 0, 4;
    %load/vec4 v0x5640b1287460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b1287460_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x5640b1287380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b1287380_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %load/vec4 v0x5640b1287200_0;
    %load/vec4 v0x5640b1287d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5640b1286800, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x5640b1287b90_0;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b12875e0, 0, 4;
    %load/vec4 v0x5640b1286ff0_0;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b1286a40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b1286800, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b1286800, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5640b1287b90_0;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b12875e0, 0, 4;
    %load/vec4 v0x5640b1286ff0_0;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b1286a40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b1286800, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b1286800, 0, 4;
T_11.9 ;
T_11.6 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5640b1286280;
T_12 ;
    %wait E_0x5640b1286570;
    %load/vec4 v0x5640b1287200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5640b1287b90_0;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5640b12875e0, 4;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5640b1286a40, 4;
    %assign/vec4 v0x5640b1287120_0, 0;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5640b12875e0, 4;
    %assign/vec4 v0x5640b1287c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5640b12872c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5640b1287b90_0;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5640b12875e0, 4;
    %cmp/e;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5640b1286a40, 4;
    %assign/vec4 v0x5640b1287120_0, 0;
    %load/vec4 v0x5640b12868c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5640b12875e0, 4;
    %assign/vec4 v0x5640b1287c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5640b12872c0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5640b1286ff0_0;
    %assign/vec4 v0x5640b1287120_0, 0;
    %load/vec4 v0x5640b1287b90_0;
    %assign/vec4 v0x5640b1287c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b12872c0_0, 0;
T_12.5 ;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5640b1287120_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5640b1287c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b12872c0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5640b1285cd0;
T_13 ;
    %wait E_0x5640b1286220;
    %load/vec4 v0x5640b1289380_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x5640b128a390_0, 0, 32;
    %load/vec4 v0x5640b1289e40_0;
    %load/vec4 v0x5640b128a390_0;
    %part/s 32;
    %assign/vec4 v0x5640b1289080_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5640b1285cd0;
T_14 ;
    %wait E_0x5640b12836c0;
    %load/vec4 v0x5640b1288f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5640b1289380_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x5640b128a390_0, 0, 32;
    %load/vec4 v0x5640b1289e40_0;
    %assign/vec4 v0x5640b128a550_0, 0;
    %load/vec4 v0x5640b1289120_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5640b128a390_0;
    %assign/vec4/off/d v0x5640b128a550_0, 4, 5;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5640b1285cd0;
T_15 ;
    %wait E_0x5640b12837b0;
    %load/vec4 v0x5640b1289f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b1289b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b1289cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b1288bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b128a630_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5640b128a470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x5640b1289460_0;
    %load/vec4 v0x5640b1289730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
T_15.9 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x5640b128a150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1289b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1289cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b128a630_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1289b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1289cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b128a630_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x5640b1289800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b1289b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5640b1288bf0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
T_15.13 ;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b1288bf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x5640b1289800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b1289b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1289cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b128a630_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5640b128a470_0, 0;
T_15.15 ;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5640b127abc0;
T_16 ;
    %wait E_0x5640b127adf0;
    %load/vec4 v0x5640b127ae80_0;
    %load/vec4 v0x5640b127b1b0_0;
    %load/vec4 v0x5640b127b3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5640b127b2c0_0;
    %load/vec4 v0x5640b127b3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b127b040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5640b127b110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5640b127af70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5640b127b040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b127b110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b127af70_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5640b127a0b0;
T_17 ;
    %wait E_0x5640b1262880;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b127a590_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b127a650_0, 0, 2;
    %load/vec4 v0x5640b127a840_0;
    %load/vec4 v0x5640b127a730_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5640b127a730_0;
    %load/vec4 v0x5640b127a3b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5640b127a590_0, 0, 2;
T_17.0 ;
    %load/vec4 v0x5640b127a840_0;
    %load/vec4 v0x5640b127a730_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5640b127a730_0;
    %load/vec4 v0x5640b127a4b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5640b127a650_0, 0, 2;
T_17.2 ;
    %load/vec4 v0x5640b127a9b0_0;
    %load/vec4 v0x5640b127a9b0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5640b127a840_0;
    %load/vec4 v0x5640b127a730_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5640b127a730_0;
    %load/vec4 v0x5640b127a3b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5640b127a910_0;
    %load/vec4 v0x5640b127a3b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5640b127a590_0, 0, 2;
T_17.4 ;
    %load/vec4 v0x5640b127a9b0_0;
    %load/vec4 v0x5640b127a9b0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5640b127a840_0;
    %load/vec4 v0x5640b127a730_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5640b127a730_0;
    %load/vec4 v0x5640b127a4b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5640b127a910_0;
    %load/vec4 v0x5640b127a4b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5640b127a650_0, 0, 2;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5640b127d3b0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127d960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127dcb0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x5640b127d3b0;
T_19 ;
    %wait E_0x5640b1262670;
    %load/vec4 v0x5640b127d780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5640b127da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5640b127d960_0, 0;
    %load/vec4 v0x5640b127dcb0_0;
    %assign/vec4 v0x5640b127dcb0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5640b127d890_0;
    %assign/vec4 v0x5640b127d960_0, 0;
    %load/vec4 v0x5640b127d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5640b127dcb0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x5640b127dc10_0;
    %assign/vec4 v0x5640b127dcb0_0, 0;
T_19.5 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5640b127b560;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b127baf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127bcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127c290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127be00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127c060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127cbe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127cf50_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5640b127cda0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b127c540_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b127c680_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b127c400_0, 0, 5;
    %end;
    .thread T_20;
    .scope S_0x5640b127b560;
T_21 ;
    %wait E_0x5640b1262670;
    %load/vec4 v0x5640b127bef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5640b127b9e0_0;
    %assign/vec4 v0x5640b127baf0_0, 0;
    %load/vec4 v0x5640b127bbc0_0;
    %assign/vec4 v0x5640b127bcc0_0, 0;
    %load/vec4 v0x5640b127c750_0;
    %assign/vec4 v0x5640b127c820_0, 0;
    %load/vec4 v0x5640b127c1c0_0;
    %assign/vec4 v0x5640b127c290_0, 0;
    %load/vec4 v0x5640b127bd60_0;
    %assign/vec4 v0x5640b127be00_0, 0;
    %load/vec4 v0x5640b127bf90_0;
    %assign/vec4 v0x5640b127c060_0, 0;
    %load/vec4 v0x5640b127c9c0_0;
    %assign/vec4 v0x5640b127ca60_0, 0;
    %load/vec4 v0x5640b127cb00_0;
    %assign/vec4 v0x5640b127cbe0_0, 0;
    %load/vec4 v0x5640b127ce90_0;
    %assign/vec4 v0x5640b127cf50_0, 0;
    %load/vec4 v0x5640b127ccc0_0;
    %assign/vec4 v0x5640b127cda0_0, 0;
    %load/vec4 v0x5640b127c4a0_0;
    %assign/vec4 v0x5640b127c540_0, 0;
    %load/vec4 v0x5640b127c5e0_0;
    %assign/vec4 v0x5640b127c680_0, 0;
    %load/vec4 v0x5640b127c360_0;
    %assign/vec4 v0x5640b127c400_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5640b1278dd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1279ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1279960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12795a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12797e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b1279200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b12793b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b1279b00_0, 0, 5;
    %end;
    .thread T_22;
    .scope S_0x5640b1278dd0;
T_23 ;
    %wait E_0x5640b1262670;
    %load/vec4 v0x5640b1279660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5640b1279be0_0;
    %assign/vec4 v0x5640b1279ca0_0, 0;
    %load/vec4 v0x5640b12798a0_0;
    %assign/vec4 v0x5640b1279960_0, 0;
    %load/vec4 v0x5640b1279490_0;
    %assign/vec4 v0x5640b12795a0_0, 0;
    %load/vec4 v0x5640b1279720_0;
    %assign/vec4 v0x5640b12797e0_0, 0;
    %load/vec4 v0x5640b1279120_0;
    %assign/vec4 v0x5640b1279200_0, 0;
    %load/vec4 v0x5640b12792c0_0;
    %assign/vec4 v0x5640b12793b0_0, 0;
    %load/vec4 v0x5640b1279a20_0;
    %assign/vec4 v0x5640b1279b00_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5640b1280510;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1280ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1280a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b12807a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b1280d60_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b1280be0_0, 0, 5;
    %end;
    .thread T_24;
    .scope S_0x5640b1280510;
T_25 ;
    %wait E_0x5640b1262670;
    %load/vec4 v0x5640b1280860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5640b1280e40_0;
    %assign/vec4 v0x5640b1280ee0_0, 0;
    %load/vec4 v0x5640b1280930_0;
    %assign/vec4 v0x5640b1280a00_0, 0;
    %load/vec4 v0x5640b12806e0_0;
    %assign/vec4 v0x5640b12807a0_0, 0;
    %load/vec4 v0x5640b1280ca0_0;
    %assign/vec4 v0x5640b1280d60_0, 0;
    %load/vec4 v0x5640b1280af0_0;
    %assign/vec4 v0x5640b1280be0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5640b127dec0;
T_26 ;
    %wait E_0x5640b1264000;
    %load/vec4 v0x5640b127e220_0;
    %load/vec4 v0x5640b127e320_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5640b127e180_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5640b127e180_0, 0;
T_26.1 ;
    %load/vec4 v0x5640b127e180_0;
    %load/vec4 v0x5640b127e090_0;
    %and;
    %assign/vec4 v0x5640b127e3f0_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5640b128b540;
T_27 ;
    %wait E_0x5640b12837b0;
    %load/vec4 v0x5640b128c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5640b128c910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5640b128c320_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5640b128c910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x5640b128c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5640b128c910_0, 0;
    %load/vec4 v0x5640b128c320_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5640b128c320_0, 0;
T_27.5 ;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0x5640b128c320_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_27.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5640b128c910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5640b128c320_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x5640b128c320_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5640b128c320_0, 0;
T_27.8 ;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5640b128b540;
T_28 ;
    %wait E_0x5640b1262670;
    %load/vec4 v0x5640b128bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5640b128c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5640b128c4c0_0;
    %ix/getv 3, v0x5640b128c050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5640b128c6c0, 0, 4;
    %load/vec4 v0x5640b128c4c0_0;
    %assign/vec4 v0x5640b128c3e0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %ix/getv 4, v0x5640b128c050_0;
    %load/vec4a v0x5640b128c6c0, 4;
    %store/vec4 v0x5640b128c3e0_0, 0, 256;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5640b1247d10;
T_29 ;
    %delay 25, 0;
    %load/vec4 v0x5640b128cba0_0;
    %inv;
    %store/vec4 v0x5640b128cba0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5640b1247d10;
T_30 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b128ce90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b128cba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b128cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b128cd20_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b128cc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b128cd20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x5640b128d4c0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5640b128d4c0_0;
    %store/vec4a v0x5640b1280410, 4, 0;
    %load/vec4 v0x5640b128d4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b128d680_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x5640b128d680_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x5640b128d4c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x5640b128d4c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5640b128d680_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5640b12875e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5640b128d4c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5640b128d680_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5640b1286a40, 4, 0;
    %load/vec4 v0x5640b128d4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %load/vec4 v0x5640b128d680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b128d680_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x5640b128d4c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5640b128d4c0_0;
    %store/vec4a v0x5640b1285b10, 4, 0;
    %load/vec4 v0x5640b128d4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127d960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127dcb0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5640b127baf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127bcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127c290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127be00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b127c060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127cbe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b127cf50_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5640b127cda0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b127c540_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b127c680_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b127c400_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1279ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1279960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12795a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b12797e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b1279200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b12793b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b1279b00_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1280ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b1280a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b12807a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b1280d60_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5640b1280be0_0, 0, 5;
    %vpi_call 2 117 "$readmemb", "testdata_public/instruction_1.txt", v0x5640b1280410 {0 0 0};
    %vpi_func 2 121 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5640b128d8c0_0, 0, 32;
    %vpi_func 2 123 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5640b128d9a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
T_30.8 ;
    %load/vec4 v0x5640b128d4c0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_30.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x5640b128d4c0_0;
    %store/vec4a v0x5640b128c6c0, 4, 0;
    %load/vec4 v0x5640b128d4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
    %jmp T_30.8;
T_30.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5640b128c6c0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5640b128c6c0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5640b128c6c0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5640b128c6c0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5640b128c6c0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5640b128c6c0, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x5640b1247d10;
T_31 ;
    %wait E_0x5640b1262670;
    %load/vec4 v0x5640b128ce90_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 142 "$fdisplay", v0x5640b128d8c0_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b128d680_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x5640b128d680_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
T_31.4 ;
    %load/vec4 v0x5640b128d4c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0x5640b128d4c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5640b128d680_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5640b12875e0, 4;
    %store/vec4 v0x5640b128db90_0, 0, 25;
    %load/vec4 v0x5640b128d4c0_0;
    %pad/s 4;
    %store/vec4 v0x5640b128d5a0_0, 0, 4;
    %load/vec4 v0x5640b128db90_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5640b128d5a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5640b128cdf0_0, 0, 27;
    %load/vec4 v0x5640b128db90_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x5640b128d4c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5640b128d680_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5640b1286a40, 4;
    %ix/getv 4, v0x5640b128cdf0_0;
    %store/vec4a v0x5640b128c6c0, 4, 0;
T_31.6 ;
    %load/vec4 v0x5640b128d4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b128d4c0_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %load/vec4 v0x5640b128d680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b128d680_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %pushi/vec4 200, 0, 32;
    %load/vec4 v0x5640b128ce90_0;
    %cmp/s;
    %jmp/0xz  T_31.8, 5;
    %vpi_call 2 154 "$finish" {0 0 0};
T_31.8 ;
    %vpi_call 2 158 "$fdisplay", v0x5640b128d8c0_0, "cycle = %0d, Start = %b\012PC = %d", v0x5640b128ce90_0, v0x5640b128cd20_0, v0x5640b1283a90_0 {0 0 0};
    %vpi_call 2 162 "$fdisplay", v0x5640b128d8c0_0, "Registers" {0 0 0};
    %vpi_call 2 163 "$fdisplay", v0x5640b128d8c0_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x5640b1285b10, 0>, &A<v0x5640b1285b10, 8>, &A<v0x5640b1285b10, 16>, &A<v0x5640b1285b10, 24> {0 0 0};
    %vpi_call 2 164 "$fdisplay", v0x5640b128d8c0_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x5640b1285b10, 1>, &A<v0x5640b1285b10, 9>, &A<v0x5640b1285b10, 17>, &A<v0x5640b1285b10, 25> {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x5640b128d8c0_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x5640b1285b10, 2>, &A<v0x5640b1285b10, 10>, &A<v0x5640b1285b10, 18>, &A<v0x5640b1285b10, 26> {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x5640b128d8c0_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x5640b1285b10, 3>, &A<v0x5640b1285b10, 11>, &A<v0x5640b1285b10, 19>, &A<v0x5640b1285b10, 27> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x5640b128d8c0_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x5640b1285b10, 4>, &A<v0x5640b1285b10, 12>, &A<v0x5640b1285b10, 20>, &A<v0x5640b1285b10, 28> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x5640b128d8c0_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x5640b1285b10, 5>, &A<v0x5640b1285b10, 13>, &A<v0x5640b1285b10, 21>, &A<v0x5640b1285b10, 29> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x5640b128d8c0_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x5640b1285b10, 6>, &A<v0x5640b1285b10, 14>, &A<v0x5640b1285b10, 22>, &A<v0x5640b1285b10, 30> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x5640b128d8c0_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x5640b1285b10, 7>, &A<v0x5640b1285b10, 15>, &A<v0x5640b1285b10, 23>, &A<v0x5640b1285b10, 31> {0 0 0};
    %vpi_call 2 174 "$fdisplay", v0x5640b128d8c0_0, "Data Memory: 0x0000 = %h", &A<v0x5640b128c6c0, 0> {0 0 0};
    %vpi_call 2 175 "$fdisplay", v0x5640b128d8c0_0, "Data Memory: 0x0020 = %h", &A<v0x5640b128c6c0, 1> {0 0 0};
    %vpi_call 2 176 "$fdisplay", v0x5640b128d8c0_0, "Data Memory: 0x0040 = %h", &A<v0x5640b128c6c0, 2> {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x5640b128d8c0_0, "Data Memory: 0x0200 = %h", &A<v0x5640b128c6c0, 16> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x5640b128d8c0_0, "Data Memory: 0x0220 = %h", &A<v0x5640b128c6c0, 17> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x5640b128d8c0_0, "Data Memory: 0x0240 = %h", &A<v0x5640b128c6c0, 18> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x5640b128d8c0_0, "Data Memory: 0x0400 = %h", &A<v0x5640b128c6c0, 32> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x5640b128d8c0_0, "Data Memory: 0x0420 = %h", &A<v0x5640b128c6c0, 33> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x5640b128d8c0_0, "Data Memory: 0x0440 = %h", &A<v0x5640b128c6c0, 34> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0x5640b128d8c0_0, "\012" {0 0 0};
    %load/vec4 v0x5640b1289520_0;
    %load/vec4 v0x5640b128a470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x5640b128a150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x5640b1288f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %vpi_call 2 191 "$fdisplay", v0x5640b128d9a0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x5640b128ce90_0, v0x5640b1288fe0_0, v0x5640b1289120_0 {0 0 0};
    %jmp T_31.15;
T_31.14 ;
    %load/vec4 v0x5640b1288e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 2 193 "$fdisplay", v0x5640b128d9a0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x5640b128ce90_0, v0x5640b1288fe0_0, v0x5640b12891f0_0 {0 0 0};
T_31.16 ;
T_31.15 ;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0x5640b1288f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %vpi_call 2 197 "$fdisplay", v0x5640b128d9a0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x5640b128ce90_0, v0x5640b1288fe0_0, v0x5640b1289120_0 {0 0 0};
    %jmp T_31.19;
T_31.18 ;
    %load/vec4 v0x5640b1288e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %vpi_call 2 199 "$fdisplay", v0x5640b128d9a0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x5640b128ce90_0, v0x5640b1288fe0_0, v0x5640b12891f0_0 {0 0 0};
T_31.20 ;
T_31.19 ;
T_31.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5640b128d400_0, 0, 1;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x5640b1289520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %load/vec4 v0x5640b128d400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %load/vec4 v0x5640b1288f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.26, 8;
    %vpi_call 2 206 "$fdisplay", v0x5640b128d9a0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x5640b128ce90_0, v0x5640b1288fe0_0, v0x5640b1289120_0 {0 0 0};
    %jmp T_31.27;
T_31.26 ;
    %load/vec4 v0x5640b1288e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.28, 8;
    %vpi_call 2 208 "$fdisplay", v0x5640b128d9a0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x5640b128ce90_0, v0x5640b1288fe0_0, v0x5640b12891f0_0 {0 0 0};
T_31.28 ;
T_31.27 ;
T_31.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5640b128d400_0, 0, 1;
T_31.22 ;
T_31.11 ;
    %load/vec4 v0x5640b128ce90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5640b128ce90_0, 0, 32;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
