

Implementation tool: Xilinx Vivado v.2024.2
Project:             train_step
Solution:            hls
Device target:       xc7a100t-csg324-1
Report date:         Wed May 14 10:02:17 -0600 2025

#=== Post-Implementation Resource usage ===
SLICE:          596
LUT:           1449
FF:            1620
DSP:             36
BRAM:             0
URAM:             0
LATCH:            0
SRL:             32
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.690
CP achieved post-implementation: 6.993
Timing met
