#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 27 13:59:33 2025
# Process ID: 13292
# Current directory: E:/VIVADO_Projects/flow_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18260 E:\VIVADO_Projects\flow_led\flow_led.xpr
# Log file: E:/VIVADO_Projects/flow_led/vivado.log
# Journal file: E:/VIVADO_Projects/flow_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VIVADO_Projects/flow_led/flow_led.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim/xsim.dir/flow_led_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 27 14:01:46 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 838.695 ; gain = 27.777
run all
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 858.742 ; gain = 8.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 858.742 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 858.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 862.484 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 869.012 ; gain = 1.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 911.535 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 911.555 ; gain = 0.020
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-2
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VIVADO_Projects/flow_led/flow_led.srcs/constrs_1/new/flow_led.xdc]
Finished Parsing XDC File [E:/VIVADO_Projects/flow_led/flow_led.srcs/constrs_1/new/flow_led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1372.469 ; gain = 460.914
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/synth/func/xsim/flow_led_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/synth/func/xsim/flow_led_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/synth/func/xsim/flow_led_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot flow_led_tb_func_synth xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_func_synth

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/synth/func/xsim/xsim.dir/flow_led_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1388.742 ; gain = 477.188
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 1831.957 ; gain = 1.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.957 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 1833.625 ; gain = 1.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1833.625 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1833.625 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1833.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1833.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1835.492 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1837.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.445 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1837.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.445 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1837.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.445 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1837.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.445 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1837.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1840.500 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1842.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1842.754 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1844.008 ; gain = 1.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.301 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1847.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flow_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flow_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Projects/flow_led/flow_led.srcs/sim_1/new/flow_led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 198026b6d0614272bc5e73d152527a81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Projects/flow_led/flow_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flow_led_tb_behav -key {Behavioral:sim_1:Functional:flow_led_tb} -tclbatch {flow_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source flow_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flow_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1851.043 ; gain = 1.422
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIVADO_Projects/flow_led/flow_led.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Oct 27 14:43:06 2025] Launched synth_1...
Run output will be captured here: E:/VIVADO_Projects/flow_led/flow_led.runs/synth_1/runme.log
[Mon Oct 27 14:43:06 2025] Launched impl_1...
Run output will be captured here: E:/VIVADO_Projects/flow_led/flow_led.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
set_property PROGRAM.FILE {E:/VIVADO_Projects/flow_led/flow_led.runs/impl_1/flow_led.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIVADO_Projects/flow_led/flow_led.runs/impl_1/flow_led.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 27 14:51:15 2025...
