// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_HH_
#define _dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_325_16_1_1.h"
#include "myproject_mul_mul_16s_16s_26_1_1.h"
#include "myproject_mul_mul_16s_11s_26_1_1.h"
#include "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.h"

namespace ap_rtl {

struct dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s : public sc_module {
    // Port declarations 48
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_in< sc_lv<16> > data_10_V_read;
    sc_in< sc_lv<16> > data_11_V_read;
    sc_in< sc_lv<16> > data_12_V_read;
    sc_in< sc_lv<16> > data_13_V_read;
    sc_in< sc_lv<16> > data_14_V_read;
    sc_in< sc_lv<16> > data_15_V_read;
    sc_in< sc_lv<16> > data_16_V_read;
    sc_in< sc_lv<16> > data_17_V_read;
    sc_in< sc_lv<16> > data_18_V_read;
    sc_in< sc_lv<16> > data_19_V_read;
    sc_in< sc_lv<16> > data_20_V_read;
    sc_in< sc_lv<16> > data_21_V_read;
    sc_in< sc_lv<16> > data_22_V_read;
    sc_in< sc_lv<16> > data_23_V_read;
    sc_in< sc_lv<16> > data_24_V_read;
    sc_in< sc_lv<16> > data_25_V_read;
    sc_in< sc_lv<16> > data_26_V_read;
    sc_in< sc_lv<16> > data_27_V_read;
    sc_in< sc_lv<16> > data_28_V_read;
    sc_in< sc_lv<16> > data_29_V_read;
    sc_in< sc_lv<16> > data_30_V_read;
    sc_in< sc_lv<16> > data_31_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_out< sc_lv<16> > ap_return_8;
    sc_out< sc_lv<16> > ap_return_9;


    // Module declarations
    dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s(sc_module_name name);
    SC_HAS_PROCESS(dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s);

    ~dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V* w9_V_U;
    myproject_mux_325_16_1_1<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,5,16>* myproject_mux_325_16_1_1_U130;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U131;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U132;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U133;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U134;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U135;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U136;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U137;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U138;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U139;
    myproject_mul_mul_16s_11s_26_1_1<1,1,16,11,26>* myproject_mul_mul_16s_11s_26_1_1_U140;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln43_fu_1391_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > w9_V_address0;
    sc_signal< sc_logic > w9_V_ce0;
    sc_signal< sc_lv<155> > w9_V_q0;
    sc_signal< sc_lv<1> > do_init_reg_377;
    sc_signal< sc_lv<5> > w_index25_reg_393;
    sc_signal< sc_lv<16> > data_0_V_read26_rewind_reg_408;
    sc_signal< sc_lv<16> > data_1_V_read27_rewind_reg_422;
    sc_signal< sc_lv<16> > data_2_V_read28_rewind_reg_436;
    sc_signal< sc_lv<16> > data_3_V_read29_rewind_reg_450;
    sc_signal< sc_lv<16> > data_4_V_read30_rewind_reg_464;
    sc_signal< sc_lv<16> > data_5_V_read31_rewind_reg_478;
    sc_signal< sc_lv<16> > data_6_V_read32_rewind_reg_492;
    sc_signal< sc_lv<16> > data_7_V_read33_rewind_reg_506;
    sc_signal< sc_lv<16> > data_8_V_read34_rewind_reg_520;
    sc_signal< sc_lv<16> > data_9_V_read35_rewind_reg_534;
    sc_signal< sc_lv<16> > data_10_V_read36_rewind_reg_548;
    sc_signal< sc_lv<16> > data_11_V_read37_rewind_reg_562;
    sc_signal< sc_lv<16> > data_12_V_read38_rewind_reg_576;
    sc_signal< sc_lv<16> > data_13_V_read39_rewind_reg_590;
    sc_signal< sc_lv<16> > data_14_V_read40_rewind_reg_604;
    sc_signal< sc_lv<16> > data_15_V_read41_rewind_reg_618;
    sc_signal< sc_lv<16> > data_16_V_read42_rewind_reg_632;
    sc_signal< sc_lv<16> > data_17_V_read43_rewind_reg_646;
    sc_signal< sc_lv<16> > data_18_V_read44_rewind_reg_660;
    sc_signal< sc_lv<16> > data_19_V_read45_rewind_reg_674;
    sc_signal< sc_lv<16> > data_20_V_read46_rewind_reg_688;
    sc_signal< sc_lv<16> > data_21_V_read47_rewind_reg_702;
    sc_signal< sc_lv<16> > data_22_V_read48_rewind_reg_716;
    sc_signal< sc_lv<16> > data_23_V_read49_rewind_reg_730;
    sc_signal< sc_lv<16> > data_24_V_read50_rewind_reg_744;
    sc_signal< sc_lv<16> > data_25_V_read51_rewind_reg_758;
    sc_signal< sc_lv<16> > data_26_V_read52_rewind_reg_772;
    sc_signal< sc_lv<16> > data_27_V_read53_rewind_reg_786;
    sc_signal< sc_lv<16> > data_28_V_read54_rewind_reg_800;
    sc_signal< sc_lv<16> > data_29_V_read55_rewind_reg_814;
    sc_signal< sc_lv<16> > data_30_V_read56_rewind_reg_828;
    sc_signal< sc_lv<16> > data_31_V_read57_rewind_reg_842;
    sc_signal< sc_lv<16> > res_9_V_write_assign23_reg_856;
    sc_signal< sc_lv<16> > res_8_V_write_assign21_reg_870;
    sc_signal< sc_lv<16> > res_7_V_write_assign19_reg_884;
    sc_signal< sc_lv<16> > res_6_V_write_assign17_reg_898;
    sc_signal< sc_lv<16> > res_5_V_write_assign15_reg_912;
    sc_signal< sc_lv<16> > res_4_V_write_assign13_reg_926;
    sc_signal< sc_lv<16> > res_3_V_write_assign11_reg_940;
    sc_signal< sc_lv<16> > res_2_V_write_assign9_reg_954;
    sc_signal< sc_lv<16> > res_1_V_write_assign7_reg_968;
    sc_signal< sc_lv<16> > res_0_V_write_assign5_reg_982;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_381_p6;
    sc_signal< sc_lv<5> > w_index_fu_1385_p2;
    sc_signal< sc_lv<5> > w_index_reg_2054;
    sc_signal< sc_lv<1> > icmp_ln43_reg_2059;
    sc_signal< sc_lv<16> > acc_0_V_fu_1488_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<16> > acc_1_V_fu_1517_p2;
    sc_signal< sc_lv<16> > acc_2_V_fu_1546_p2;
    sc_signal< sc_lv<16> > acc_3_V_fu_1575_p2;
    sc_signal< sc_lv<16> > acc_4_V_fu_1604_p2;
    sc_signal< sc_lv<16> > acc_5_V_fu_1633_p2;
    sc_signal< sc_lv<16> > acc_6_V_fu_1662_p2;
    sc_signal< sc_lv<16> > acc_7_V_fu_1691_p2;
    sc_signal< sc_lv<16> > acc_8_V_fu_1720_p2;
    sc_signal< sc_lv<16> > acc_9_V_fu_1749_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_w_index25_phi_fu_397_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_0_V_read26_phi_phi_fu_1000_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_1_V_read27_phi_phi_fu_1012_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_2_V_read28_phi_phi_fu_1024_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_3_V_read29_phi_phi_fu_1036_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_4_V_read30_phi_phi_fu_1048_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_5_V_read31_phi_phi_fu_1060_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_6_V_read32_phi_phi_fu_1072_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_7_V_read33_phi_phi_fu_1084_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_8_V_read34_phi_phi_fu_1096_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_9_V_read35_phi_phi_fu_1108_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_10_V_read36_phi_phi_fu_1120_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_11_V_read37_phi_phi_fu_1132_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_12_V_read38_phi_phi_fu_1144_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_13_V_read39_phi_phi_fu_1156_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_14_V_read40_phi_phi_fu_1168_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_15_V_read41_phi_phi_fu_1180_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_16_V_read42_phi_phi_fu_1192_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_17_V_read43_phi_phi_fu_1204_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_18_V_read44_phi_phi_fu_1216_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_19_V_read45_phi_phi_fu_1228_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_20_V_read46_phi_phi_fu_1240_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_21_V_read47_phi_phi_fu_1252_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_22_V_read48_phi_phi_fu_1264_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_23_V_read49_phi_phi_fu_1276_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_24_V_read50_phi_phi_fu_1288_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_25_V_read51_phi_phi_fu_1300_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_26_V_read52_phi_phi_fu_1312_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_27_V_read53_phi_phi_fu_1324_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_28_V_read54_phi_phi_fu_1336_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_29_V_read55_phi_phi_fu_1348_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_30_V_read56_phi_phi_fu_1360_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_data_31_V_read57_phi_phi_fu_1372_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_0_V_read26_phi_reg_996;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_0_V_read26_phi_reg_996;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_1_V_read27_phi_reg_1008;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_1_V_read27_phi_reg_1008;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_2_V_read28_phi_reg_1020;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_2_V_read28_phi_reg_1020;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_3_V_read29_phi_reg_1032;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_3_V_read29_phi_reg_1032;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_4_V_read30_phi_reg_1044;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_4_V_read30_phi_reg_1044;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_5_V_read31_phi_reg_1056;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_5_V_read31_phi_reg_1056;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_6_V_read32_phi_reg_1068;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_6_V_read32_phi_reg_1068;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_7_V_read33_phi_reg_1080;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_7_V_read33_phi_reg_1080;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_8_V_read34_phi_reg_1092;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_8_V_read34_phi_reg_1092;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_9_V_read35_phi_reg_1104;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_9_V_read35_phi_reg_1104;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_10_V_read36_phi_reg_1116;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_10_V_read36_phi_reg_1116;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_11_V_read37_phi_reg_1128;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_11_V_read37_phi_reg_1128;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_12_V_read38_phi_reg_1140;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_12_V_read38_phi_reg_1140;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_13_V_read39_phi_reg_1152;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_13_V_read39_phi_reg_1152;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_14_V_read40_phi_reg_1164;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_14_V_read40_phi_reg_1164;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_15_V_read41_phi_reg_1176;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_15_V_read41_phi_reg_1176;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_16_V_read42_phi_reg_1188;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_16_V_read42_phi_reg_1188;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_17_V_read43_phi_reg_1200;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_17_V_read43_phi_reg_1200;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_18_V_read44_phi_reg_1212;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_18_V_read44_phi_reg_1212;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_19_V_read45_phi_reg_1224;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_19_V_read45_phi_reg_1224;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_20_V_read46_phi_reg_1236;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_20_V_read46_phi_reg_1236;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_21_V_read47_phi_reg_1248;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_21_V_read47_phi_reg_1248;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_22_V_read48_phi_reg_1260;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_22_V_read48_phi_reg_1260;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_23_V_read49_phi_reg_1272;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_23_V_read49_phi_reg_1272;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_24_V_read50_phi_reg_1284;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_24_V_read50_phi_reg_1284;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_25_V_read51_phi_reg_1296;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_25_V_read51_phi_reg_1296;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_26_V_read52_phi_reg_1308;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_26_V_read52_phi_reg_1308;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_27_V_read53_phi_reg_1320;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_27_V_read53_phi_reg_1320;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_28_V_read54_phi_reg_1332;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_28_V_read54_phi_reg_1332;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_29_V_read55_phi_reg_1344;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_29_V_read55_phi_reg_1344;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_30_V_read56_phi_reg_1356;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_30_V_read56_phi_reg_1356;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_31_V_read57_phi_reg_1368;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_31_V_read57_phi_reg_1368;
    sc_signal< sc_lv<64> > zext_ln56_fu_1380_p1;
    sc_signal< sc_lv<16> > tmp_9_fu_1397_p34;
    sc_signal< sc_lv<16> > trunc_ln56_fu_1467_p1;
    sc_signal< sc_lv<26> > mul_ln1118_fu_1819_p2;
    sc_signal< sc_lv<16> > trunc_ln1_fu_1479_p4;
    sc_signal< sc_lv<16> > tmp_1_fu_1494_p4;
    sc_signal< sc_lv<26> > mul_ln1118_1_fu_1826_p2;
    sc_signal< sc_lv<16> > trunc_ln708_1_fu_1508_p4;
    sc_signal< sc_lv<16> > tmp_2_fu_1523_p4;
    sc_signal< sc_lv<26> > mul_ln1118_2_fu_1833_p2;
    sc_signal< sc_lv<16> > trunc_ln708_2_fu_1537_p4;
    sc_signal< sc_lv<16> > tmp_3_fu_1552_p4;
    sc_signal< sc_lv<26> > mul_ln1118_3_fu_1840_p2;
    sc_signal< sc_lv<16> > trunc_ln708_3_fu_1566_p4;
    sc_signal< sc_lv<16> > tmp_4_fu_1581_p4;
    sc_signal< sc_lv<26> > mul_ln1118_4_fu_1847_p2;
    sc_signal< sc_lv<16> > trunc_ln708_4_fu_1595_p4;
    sc_signal< sc_lv<16> > tmp_5_fu_1610_p4;
    sc_signal< sc_lv<26> > mul_ln1118_5_fu_1854_p2;
    sc_signal< sc_lv<16> > trunc_ln708_5_fu_1624_p4;
    sc_signal< sc_lv<16> > tmp_6_fu_1639_p4;
    sc_signal< sc_lv<26> > mul_ln1118_6_fu_1861_p2;
    sc_signal< sc_lv<16> > trunc_ln708_6_fu_1653_p4;
    sc_signal< sc_lv<16> > tmp_7_fu_1668_p4;
    sc_signal< sc_lv<26> > mul_ln1118_7_fu_1868_p2;
    sc_signal< sc_lv<16> > trunc_ln708_7_fu_1682_p4;
    sc_signal< sc_lv<16> > tmp_8_fu_1697_p4;
    sc_signal< sc_lv<26> > mul_ln1118_8_fu_1875_p2;
    sc_signal< sc_lv<16> > trunc_ln708_8_fu_1711_p4;
    sc_signal< sc_lv<11> > tmp_s_fu_1726_p4;
    sc_signal< sc_lv<26> > mul_ln1118_9_fu_1882_p2;
    sc_signal< sc_lv<16> > trunc_ln708_9_fu_1740_p4;
    sc_signal< sc_lv<16> > mul_ln1118_fu_1819_p1;
    sc_signal< sc_lv<26> > sext_ln1116_cast_fu_1471_p1;
    sc_signal< sc_lv<16> > mul_ln1118_1_fu_1826_p1;
    sc_signal< sc_lv<16> > mul_ln1118_2_fu_1833_p1;
    sc_signal< sc_lv<16> > mul_ln1118_3_fu_1840_p1;
    sc_signal< sc_lv<16> > mul_ln1118_4_fu_1847_p1;
    sc_signal< sc_lv<16> > mul_ln1118_5_fu_1854_p1;
    sc_signal< sc_lv<16> > mul_ln1118_6_fu_1861_p1;
    sc_signal< sc_lv<16> > mul_ln1118_7_fu_1868_p1;
    sc_signal< sc_lv<16> > mul_ln1118_8_fu_1875_p1;
    sc_signal< sc_lv<16> > mul_ln1118_9_fu_1882_p0;
    sc_signal< sc_lv<16> > ap_return_0_preg;
    sc_signal< sc_lv<16> > ap_return_1_preg;
    sc_signal< sc_lv<16> > ap_return_2_preg;
    sc_signal< sc_lv<16> > ap_return_3_preg;
    sc_signal< sc_lv<16> > ap_return_4_preg;
    sc_signal< sc_lv<16> > ap_return_5_preg;
    sc_signal< sc_lv<16> > ap_return_6_preg;
    sc_signal< sc_lv<16> > ap_return_7_preg;
    sc_signal< sc_lv<16> > ap_return_8_preg;
    sc_signal< sc_lv<16> > ap_return_9_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_352;
    sc_signal< bool > ap_condition_39;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<16> ap_const_lv16_FF6B;
    static const sc_lv<16> ap_const_lv16_FE77;
    static const sc_lv<16> ap_const_lv16_93;
    static const sc_lv<16> ap_const_lv16_FFC1;
    static const sc_lv<16> ap_const_lv16_13C;
    static const sc_lv<16> ap_const_lv16_FF75;
    static const sc_lv<16> ap_const_lv16_96;
    static const sc_lv<16> ap_const_lv16_60;
    static const sc_lv<16> ap_const_lv16_106;
    static const sc_lv<16> ap_const_lv16_FF92;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_9A;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1488_p2();
    void thread_acc_1_V_fu_1517_p2();
    void thread_acc_2_V_fu_1546_p2();
    void thread_acc_3_V_fu_1575_p2();
    void thread_acc_4_V_fu_1604_p2();
    void thread_acc_5_V_fu_1633_p2();
    void thread_acc_6_V_fu_1662_p2();
    void thread_acc_7_V_fu_1691_p2();
    void thread_acc_8_V_fu_1720_p2();
    void thread_acc_9_V_fu_1749_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_352();
    void thread_ap_condition_39();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_mux_data_0_V_read26_phi_phi_fu_1000_p4();
    void thread_ap_phi_mux_data_10_V_read36_phi_phi_fu_1120_p4();
    void thread_ap_phi_mux_data_11_V_read37_phi_phi_fu_1132_p4();
    void thread_ap_phi_mux_data_12_V_read38_phi_phi_fu_1144_p4();
    void thread_ap_phi_mux_data_13_V_read39_phi_phi_fu_1156_p4();
    void thread_ap_phi_mux_data_14_V_read40_phi_phi_fu_1168_p4();
    void thread_ap_phi_mux_data_15_V_read41_phi_phi_fu_1180_p4();
    void thread_ap_phi_mux_data_16_V_read42_phi_phi_fu_1192_p4();
    void thread_ap_phi_mux_data_17_V_read43_phi_phi_fu_1204_p4();
    void thread_ap_phi_mux_data_18_V_read44_phi_phi_fu_1216_p4();
    void thread_ap_phi_mux_data_19_V_read45_phi_phi_fu_1228_p4();
    void thread_ap_phi_mux_data_1_V_read27_phi_phi_fu_1012_p4();
    void thread_ap_phi_mux_data_20_V_read46_phi_phi_fu_1240_p4();
    void thread_ap_phi_mux_data_21_V_read47_phi_phi_fu_1252_p4();
    void thread_ap_phi_mux_data_22_V_read48_phi_phi_fu_1264_p4();
    void thread_ap_phi_mux_data_23_V_read49_phi_phi_fu_1276_p4();
    void thread_ap_phi_mux_data_24_V_read50_phi_phi_fu_1288_p4();
    void thread_ap_phi_mux_data_25_V_read51_phi_phi_fu_1300_p4();
    void thread_ap_phi_mux_data_26_V_read52_phi_phi_fu_1312_p4();
    void thread_ap_phi_mux_data_27_V_read53_phi_phi_fu_1324_p4();
    void thread_ap_phi_mux_data_28_V_read54_phi_phi_fu_1336_p4();
    void thread_ap_phi_mux_data_29_V_read55_phi_phi_fu_1348_p4();
    void thread_ap_phi_mux_data_2_V_read28_phi_phi_fu_1024_p4();
    void thread_ap_phi_mux_data_30_V_read56_phi_phi_fu_1360_p4();
    void thread_ap_phi_mux_data_31_V_read57_phi_phi_fu_1372_p4();
    void thread_ap_phi_mux_data_3_V_read29_phi_phi_fu_1036_p4();
    void thread_ap_phi_mux_data_4_V_read30_phi_phi_fu_1048_p4();
    void thread_ap_phi_mux_data_5_V_read31_phi_phi_fu_1060_p4();
    void thread_ap_phi_mux_data_6_V_read32_phi_phi_fu_1072_p4();
    void thread_ap_phi_mux_data_7_V_read33_phi_phi_fu_1084_p4();
    void thread_ap_phi_mux_data_8_V_read34_phi_phi_fu_1096_p4();
    void thread_ap_phi_mux_data_9_V_read35_phi_phi_fu_1108_p4();
    void thread_ap_phi_mux_do_init_phi_fu_381_p6();
    void thread_ap_phi_mux_w_index25_phi_fu_397_p6();
    void thread_ap_phi_reg_pp0_iter0_data_0_V_read26_phi_reg_996();
    void thread_ap_phi_reg_pp0_iter0_data_10_V_read36_phi_reg_1116();
    void thread_ap_phi_reg_pp0_iter0_data_11_V_read37_phi_reg_1128();
    void thread_ap_phi_reg_pp0_iter0_data_12_V_read38_phi_reg_1140();
    void thread_ap_phi_reg_pp0_iter0_data_13_V_read39_phi_reg_1152();
    void thread_ap_phi_reg_pp0_iter0_data_14_V_read40_phi_reg_1164();
    void thread_ap_phi_reg_pp0_iter0_data_15_V_read41_phi_reg_1176();
    void thread_ap_phi_reg_pp0_iter0_data_16_V_read42_phi_reg_1188();
    void thread_ap_phi_reg_pp0_iter0_data_17_V_read43_phi_reg_1200();
    void thread_ap_phi_reg_pp0_iter0_data_18_V_read44_phi_reg_1212();
    void thread_ap_phi_reg_pp0_iter0_data_19_V_read45_phi_reg_1224();
    void thread_ap_phi_reg_pp0_iter0_data_1_V_read27_phi_reg_1008();
    void thread_ap_phi_reg_pp0_iter0_data_20_V_read46_phi_reg_1236();
    void thread_ap_phi_reg_pp0_iter0_data_21_V_read47_phi_reg_1248();
    void thread_ap_phi_reg_pp0_iter0_data_22_V_read48_phi_reg_1260();
    void thread_ap_phi_reg_pp0_iter0_data_23_V_read49_phi_reg_1272();
    void thread_ap_phi_reg_pp0_iter0_data_24_V_read50_phi_reg_1284();
    void thread_ap_phi_reg_pp0_iter0_data_25_V_read51_phi_reg_1296();
    void thread_ap_phi_reg_pp0_iter0_data_26_V_read52_phi_reg_1308();
    void thread_ap_phi_reg_pp0_iter0_data_27_V_read53_phi_reg_1320();
    void thread_ap_phi_reg_pp0_iter0_data_28_V_read54_phi_reg_1332();
    void thread_ap_phi_reg_pp0_iter0_data_29_V_read55_phi_reg_1344();
    void thread_ap_phi_reg_pp0_iter0_data_2_V_read28_phi_reg_1020();
    void thread_ap_phi_reg_pp0_iter0_data_30_V_read56_phi_reg_1356();
    void thread_ap_phi_reg_pp0_iter0_data_31_V_read57_phi_reg_1368();
    void thread_ap_phi_reg_pp0_iter0_data_3_V_read29_phi_reg_1032();
    void thread_ap_phi_reg_pp0_iter0_data_4_V_read30_phi_reg_1044();
    void thread_ap_phi_reg_pp0_iter0_data_5_V_read31_phi_reg_1056();
    void thread_ap_phi_reg_pp0_iter0_data_6_V_read32_phi_reg_1068();
    void thread_ap_phi_reg_pp0_iter0_data_7_V_read33_phi_reg_1080();
    void thread_ap_phi_reg_pp0_iter0_data_8_V_read34_phi_reg_1092();
    void thread_ap_phi_reg_pp0_iter0_data_9_V_read35_phi_reg_1104();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_icmp_ln43_fu_1391_p2();
    void thread_mul_ln1118_1_fu_1826_p1();
    void thread_mul_ln1118_2_fu_1833_p1();
    void thread_mul_ln1118_3_fu_1840_p1();
    void thread_mul_ln1118_4_fu_1847_p1();
    void thread_mul_ln1118_5_fu_1854_p1();
    void thread_mul_ln1118_6_fu_1861_p1();
    void thread_mul_ln1118_7_fu_1868_p1();
    void thread_mul_ln1118_8_fu_1875_p1();
    void thread_mul_ln1118_9_fu_1882_p0();
    void thread_mul_ln1118_fu_1819_p1();
    void thread_sext_ln1116_cast_fu_1471_p1();
    void thread_tmp_1_fu_1494_p4();
    void thread_tmp_2_fu_1523_p4();
    void thread_tmp_3_fu_1552_p4();
    void thread_tmp_4_fu_1581_p4();
    void thread_tmp_5_fu_1610_p4();
    void thread_tmp_6_fu_1639_p4();
    void thread_tmp_7_fu_1668_p4();
    void thread_tmp_8_fu_1697_p4();
    void thread_tmp_s_fu_1726_p4();
    void thread_trunc_ln1_fu_1479_p4();
    void thread_trunc_ln56_fu_1467_p1();
    void thread_trunc_ln708_1_fu_1508_p4();
    void thread_trunc_ln708_2_fu_1537_p4();
    void thread_trunc_ln708_3_fu_1566_p4();
    void thread_trunc_ln708_4_fu_1595_p4();
    void thread_trunc_ln708_5_fu_1624_p4();
    void thread_trunc_ln708_6_fu_1653_p4();
    void thread_trunc_ln708_7_fu_1682_p4();
    void thread_trunc_ln708_8_fu_1711_p4();
    void thread_trunc_ln708_9_fu_1740_p4();
    void thread_w9_V_address0();
    void thread_w9_V_ce0();
    void thread_w_index_fu_1385_p2();
    void thread_zext_ln56_fu_1380_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
