<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="top::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="pll_core::work"/><component name="delay::work"/><component name="delay_five_ns::work"/><component name="input_buffer::work"/><component name="ccc_core::work"/><device die="UM4X4M1NLPLV" family="IGLOO" package="vq100"/><SmartGen version="8.0"/></workspace>