\include{00newheader}

\subtitle{Circuitos Sequenciais: Latches e Flip-flops} % 

\begin{document}

\begin{frame}
	\titlepage
\end{frame} 

\section{Circuitos Sequenciais}

\begin{frame}{Objetivos}   %\centering
    Nesta aula vamos aprender sobre:
    \begin{itemize}
        \item Circuitos lógicos que podem armazenar informações;
        \item Latches e Flip-flops, os quais armazenam um único bit.
    \end{itemize}
\end{frame}

\begin{frame}{Necessidade}   \centering
    \includegraphics[width=.75\textwidth]{VerilogFig5_1_2} \\
\end{frame}

\begin{frame}{Latch básico}   \centering
    \includegraphics[width=.6\textwidth]{VerilogFig5_4} \\
\end{frame}

\begin{frame}{Latch com habilita \textit{(gated latch)}}   \centering
    \includegraphics[width=.6\textwidth]{VerilogFig5_5abc} \\
\end{frame}

\begin{frame}{Latch com habilita \textit{(gated latch)}}   \centering
    \includegraphics[width=.6\textwidth]{VerilogFig5_5cd} \\
\end{frame}

\begin{frame}{Latch construído com portas NAND}   \centering
    \includegraphics[width=.5\textwidth]{VerilogFig5_6} \\
\end{frame}

\begin{frame}{Latch D}   \centering
    \includegraphics[width=.6\textwidth]{VerilogFig5_7abc} \\
\end{frame}

\begin{frame}{Latch D}   \centering
    \includegraphics[width=\textwidth]{VerilogFig5_7d} \\
\end{frame}

\begin{frame}{Flip-flop D Mestre/Escravo}   \centering
    \includegraphics[width=.6\textwidth]{VerilogFig5_9ab} \\
\end{frame}

\begin{frame}{Flip-flop D Mestre/Escravo}   \centering
    \includegraphics[width=.6\textwidth]{VerilogFig5_9bc} \\
\end{frame}

\begin{frame}{Flip-flop D com borda positiva (subida)}   \centering
    \includegraphics[width=.4\textwidth]{VerilogFig5_11} \\
\end{frame}

\begin{frame}{Flip-flop D Mestre/Escravo com Clear e Preset}   \centering
    \includegraphics[width=.55\textwidth]{VerilogFig5_12} \\
\end{frame}

\begin{frame}{Flip-flop D Mestre/Escravo com borda positiva}   \centering
    \includegraphics[width=.45\textwidth]{VerilogFig5_13} \\
\end{frame}

\begin{frame}{Flip-flop T}   \centering
    \includegraphics[width=.48\textwidth]{VerilogFig5_15} \\
\end{frame}

\begin{frame}{Flip-flop JK}   \centering
    \includegraphics[width=.65\textwidth]{VerilogFig5_16} \\
\end{frame}

\begin{frame}{Bibliografia} 
	\begin{itemize}
		\item \href{https://www.google.com.br/search?q=filetype\%3Apdf+Fundamentals+of+Digital+Logic+with+Verilog+Design+&oq=filetype\%3Apdf}{Brown, S. \& Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009}
		\item \href{https://www.falstad.com/circuit/e-nandff.html}{https://www.falstad.com/circuit/e-nandff.html}
	\end{itemize}
\end{frame}

\begin{frame}
	\titlepage
\end{frame} 

\end{document}