5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd static1.vcd -o static1.cdd -v static1.v
3 0 $root $root NA 0 0
3 0 main main static1.v 1 17
2 1 6 200023 1 0 20004 0 0 1 8 0
2 2 6 19001c 1 0 20004 0 0 1 12 0
2 3 6 120015 1 0 20004 0 0 1 0 0
2 4 6 b000e 1 0 20004 0 0 1 4 0
2 5 6 b0015 1 6 20044 3 4 1 2 102
2 6 6 b001c 1 6 20044 2 5 1 2 102
2 7 6 b0023 1 6 20044 1 6 1 2 102
2 8 6 70007 0 1 400 0 0 a
2 9 6 70023 1 35 f006 7 8
1 a 3 30009 1 0 0 0 1 1 2
1 b 4 30009 1 0 0 0 1 1 2
4 9 9 9
