{"Source Block": ["hdl/library/util_var_fifo/util_var_fifo.v@106:132@HdlStmProcess", "      data_in_d1 <= data_in;\n      data_in_d2 <= data_in_d1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(reset == 1'b1 || fifo_active == 1'b0) begin\n      addra <= 0;\n      addrb <= 0;\n      data_active <= 1'b0;\n    end else begin\n      if (data_in_valid == 1'b1) begin\n        addra <= addra + 1;\n        if (data_active == 1'b1) begin\n          addrb <= addrb + 1;\n        end\n      end\n      if (addra >= depth || addra > MAX_DEPTH - 2) begin\n        data_active <= 1'b1;\n      end\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[123, "      if (addra >= depth || addra > MAX_DEPTH - 2) begin\n"]], "Add": [[123, "      if (addra > depth || addra > MAX_DEPTH - 2) begin\n"]]}}