$date
	Sat May 13 18:08:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_mem_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ data_in [31:0] $end
$var reg 1 % mem_read $end
$var reg 1 & mem_write $end
$scope module uut $end
$var wire 32 ' address [31:0] $end
$var wire 1 # clk $end
$var wire 32 ( data_in [31:0] $end
$var wire 1 % mem_read $end
$var wire 1 & mem_write $end
$var reg 32 ) data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
x&
x%
bx $
0#
bx "
bx !
$end
#5000
1#
#10000
0#
b1001 $
b1001 (
b1 "
b1 '
1&
#15000
1#
#20000
0#
b1010 $
b1010 (
1%
#25000
b1010 !
b1010 )
1#
#30000
0#
