#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jul 19 23:08:07 2023
# Process ID: 18647
# Current directory: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
# Command line: vivado servant_1.2.1.xpr
# Log file: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/vivado.log
# Journal file: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/vivado.jou
# Running On: binhkieudo-asus, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
open_project servant_1.2.1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 7352.844 ; gain = 265.695 ; free physical = 18465 ; free virtual = 28170
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/opt/Questa/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 00:28:49 on Jul 20,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
-- Skipping module serv_alu
-- Skipping module serv_bufreg
-- Skipping module serv_bufreg2
-- Compiling module serv_csr
-- Skipping module serv_ctrl
-- Skipping module serv_decode
-- Skipping module serv_immdec
-- Skipping module serv_mem_if
-- Skipping module serv_rf_if
-- Skipping module serv_rf_ram
-- Skipping module serv_rf_ram_if
-- Compiling module serv_rf_top
-- Compiling module serv_state
-- Compiling module serv_top
-- Skipping module servant
-- Skipping module servant_arbiter
-- Skipping module servant_gpio
-- Skipping module servant_mux
-- Skipping module servant_ram
-- Skipping module servant_timer

Top level modules:
	servant
End time: 00:28:49 on Jul 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 00:28:49 on Jul 20,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
-- Skipping module tb

Top level modules:
	tb
End time: 00:28:49 on Jul 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 00:28:49 on Jul 20,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 00:28:49 on Jul 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '0' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 00:28:49 on Jul 20,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 

Top level modules:
	tb
	glbl

Analyzing design...
-- Loading module tb
-- Loading module glbl
-- Loading module servant
-- Loading module servant_arbiter
-- Loading module servant_mux
-- Loading module servant_ram
-- Loading module servant_gpio
-- Loading module serv_rf_top
-- Loading module serv_top
-- Loading module serv_state
-- Loading module serv_decode
-- Loading module serv_immdec
-- Loading module serv_bufreg
-- Loading module serv_bufreg2
-- Loading module serv_ctrl
-- Loading module serv_alu
-- Loading module serv_rf_if
-- Loading module serv_mem_if
-- Loading module serv_csr
-- Loading module serv_rf_ram_if
-- Loading module serv_rf_ram
-- Loading module servant_timer
Incremental compilation check found 18 design-units (out of 22) may be reused.
Optimizing 4 design-units (inlining 0/22 module instances):
-- Optimizing module serv_top(fast)
** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(215): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 52, found 51.
** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(215): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(460): (vopt-2685) [TFMPC] - Too few port connections for 'csr'.  Expected 37, found 36.
** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(460): (vopt-2718) [TFMPC] - Missing connection for port 'i_dbg_halt'.
-- Optimizing module serv_state(fast)
-- Optimizing module serv_csr(fast)
-- Optimizing module serv_rf_top(fast)
Optimized design name is tb_opt
End time: 00:28:50 on Jul 20,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 4
INFO: [USF-Questa-69] 'elaborate' step finished in '1' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
Program launched (PID=28664)
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 02:42:38 2023...
