INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/adv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/and_or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/stimulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/tb_adv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adv_module
