

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Sun Dec 24 01:15:12 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  37098703|  37098703|  0.447 sec|  0.447 sec|  37098704|  37098704|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- get_input            |     3604|     3604|         6|          1|          1|    3600|       yes|
        |- rescale1_rescale1_2  |     3611|     3611|        13|          1|          1|    3600|       yes|
        |- Loop 3               |   107648|   107648|         1|          1|          1|  107648|       yes|
        |- Loop 4               |    26912|    26912|         1|          1|          1|   26912|       yes|
        |- Loop 5               |    23328|    23328|         1|          1|          1|   23328|       yes|
        |- Loop 6               |     5408|     5408|         1|          1|          1|    5408|       yes|
        |- Loop 7               |     3872|     3872|         1|          1|          1|    3872|       yes|
        |- Loop 8               |      800|      800|         1|          1|          1|     800|       yes|
        |- Loop 9               |       64|       64|         1|          1|          1|      64|       yes|
        |- Loop 10              |       32|       32|         1|          1|          1|      32|       yes|
        |- Loop 11              |       16|       16|         1|          1|          1|      16|       yes|
        |- Loop 12              |        4|        4|         1|          1|          1|       4|       yes|
        |- dense1               |      346|      346|        90|         84|          1|       4|       yes|
        |- send_result          |        5|        5|         3|          1|          1|       4|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 13
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 1
  * Pipeline-9: initiation interval (II) = 1, depth = 1
  * Pipeline-10: initiation interval (II) = 1, depth = 1
  * Pipeline-11: initiation interval (II) = 1, depth = 1
  * Pipeline-12: initiation interval (II) = 84, depth = 90
  * Pipeline-13: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 154
* Pipeline : 14
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 13, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 1, States = { 23 }
  Pipeline-3 : II = 1, D = 1, States = { 26 }
  Pipeline-4 : II = 1, D = 1, States = { 29 }
  Pipeline-5 : II = 1, D = 1, States = { 32 }
  Pipeline-6 : II = 1, D = 1, States = { 35 }
  Pipeline-7 : II = 1, D = 1, States = { 38 }
  Pipeline-8 : II = 1, D = 1, States = { 41 }
  Pipeline-9 : II = 1, D = 1, States = { 44 }
  Pipeline-10 : II = 1, D = 1, States = { 47 }
  Pipeline-11 : II = 1, D = 1, States = { 50 }
  Pipeline-12 : II = 84, D = 90, States = { 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 }
  Pipeline-13 : II = 1, D = 3, States = { 151 152 153 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 22 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 9 
22 --> 23 
23 --> 24 23 
24 --> 25 
25 --> 26 
26 --> 27 26 
27 --> 28 
28 --> 29 
29 --> 30 29 
30 --> 31 
31 --> 32 
32 --> 33 32 
33 --> 34 
34 --> 35 
35 --> 36 35 
36 --> 37 
37 --> 38 
38 --> 39 38 
39 --> 40 
40 --> 41 
41 --> 42 41 
42 --> 43 
43 --> 44 
44 --> 45 44 
45 --> 46 
46 --> 47 
47 --> 48 47 
48 --> 49 
49 --> 50 
50 --> 51 50 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 150 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 60 
150 --> 151 
151 --> 154 152 
152 --> 153 
153 --> 151 
154 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 155 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V, void @empty_9, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V, void @empty_9, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%image_input = alloca i64 1" [../src/hls/cnn.cpp:197]   --->   Operation 161 'alloca' 'image_input' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%layer_2_output = alloca i64 1" [../src/hls/cnn.cpp:212]   --->   Operation 162 'alloca' 'layer_2_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%layer_3_output = alloca i64 1" [../src/hls/cnn.cpp:221]   --->   Operation 163 'alloca' 'layer_3_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26912> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%layer_4_output = alloca i64 1" [../src/hls/cnn.cpp:228]   --->   Operation 164 'alloca' 'layer_4_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%layer_5_output = alloca i64 1" [../src/hls/cnn.cpp:237]   --->   Operation 165 'alloca' 'layer_5_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%layer_6_output = alloca i64 1" [../src/hls/cnn.cpp:244]   --->   Operation 166 'alloca' 'layer_6_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%layer_7_output = alloca i64 1" [../src/hls/cnn.cpp:253]   --->   Operation 167 'alloca' 'layer_7_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%layer_9_output = alloca i64 1" [../src/hls/cnn.cpp:263]   --->   Operation 168 'alloca' 'layer_9_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%layer_10_output = alloca i64 1" [../src/hls/cnn.cpp:271]   --->   Operation 169 'alloca' 'layer_10_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%layer_11_output = alloca i64 1" [../src/hls/cnn.cpp:280]   --->   Operation 170 'alloca' 'layer_11_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 171 [1/1] (0.48ns)   --->   "%br_ln200 = br void" [../src/hls/cnn.cpp:200]   --->   Operation 171 'br' 'br_ln200' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%i = phi i12 %add_ln200, void %.split20, i12 0, void" [../src/hls/cnn.cpp:200]   --->   Operation 172 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.96ns)   --->   "%add_ln200 = add i12 %i, i12 1" [../src/hls/cnn.cpp:200]   --->   Operation 173 'add' 'add_ln200' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 174 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.86ns)   --->   "%icmp_ln200 = icmp_eq  i12 %i, i12 3600" [../src/hls/cnn.cpp:200]   --->   Operation 175 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600"   --->   Operation 176 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %.split20, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:200]   --->   Operation 177 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%single_pixel = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %infer_input_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 178 'read' 'single_pixel' <Predicate = (!icmp_ln200)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 179 [4/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:203]   --->   Operation 179 'sitofp' 'conv' <Predicate = (!icmp_ln200)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 180 [3/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:203]   --->   Operation 180 'sitofp' 'conv' <Predicate = (!icmp_ln200)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 181 [2/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:203]   --->   Operation 181 'sitofp' 'conv' <Predicate = (!icmp_ln200)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 182 [1/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:203]   --->   Operation 182 'sitofp' 'conv' <Predicate = (!icmp_ln200)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i" [../src/hls/cnn.cpp:200]   --->   Operation 183 'zext' 'i_cast' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%image_input_addr = getelementptr i32 %image_input, i64 0, i64 %i_cast" [../src/hls/cnn.cpp:203]   --->   Operation 185 'getelementptr' 'image_input_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (1.35ns)   --->   "%store_ln203 = store i32 %conv, i12 %image_input_addr" [../src/hls/cnn.cpp:203]   --->   Operation 186 'store' 'store_ln203' <Predicate = (!icmp_ln200)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln200)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.48>
ST_8 : Operation 188 [1/1] (0.48ns)   --->   "%br_ln31 = br void %.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 188 'br' 'br_ln31' <Predicate = true> <Delay = 0.48>

State 9 <SV = 3> <Delay = 4.16>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 %add_ln31, void %.preheader, i12 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 189 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %select_ln31_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 190 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%ii = phi i6 %add_ln33, void %.preheader, i6 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:33]   --->   Operation 191 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.96ns)   --->   "%add_ln31 = add i12 %indvar_flatten, i12 1" [../src/hls/cnn.cpp:31]   --->   Operation 192 'add' 'add_ln31' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_1, i6 0" [../src/hls/cnn.cpp:31]   --->   Operation 193 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0" [../src/hls/cnn.cpp:31]   --->   Operation 194 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1" [../src/hls/cnn.cpp:31]   --->   Operation 195 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.96ns)   --->   "%empty_40 = sub i12 %p_shl, i12 %p_shl1_cast" [../src/hls/cnn.cpp:31]   --->   Operation 196 'sub' 'empty_40' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp_eq  i12 %indvar_flatten, i12 3600" [../src/hls/cnn.cpp:31]   --->   Operation 198 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.preheader, void %memset.loop29.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 199 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp_eq  i6 %ii, i6 60" [../src/hls/cnn.cpp:33]   --->   Operation 200 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.44ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i6 0, i6 %ii" [../src/hls/cnn.cpp:31]   --->   Operation 201 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.88ns)   --->   "%add_ln31_1 = add i6 %i_1, i6 1" [../src/hls/cnn.cpp:31]   --->   Operation 202 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln31_1, i6 0" [../src/hls/cnn.cpp:31]   --->   Operation 203 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln31_1, i2 0" [../src/hls/cnn.cpp:31]   --->   Operation 204 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i8 %p_shl1_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 205 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.96ns)   --->   "%p_mid1 = sub i12 %p_shl_mid1, i12 %p_shl1_cast_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 206 'sub' 'p_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i12 %p_mid1, i12 %empty_40" [../src/hls/cnn.cpp:31]   --->   Operation 207 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.44ns)   --->   "%select_ln31_2 = select i1 %icmp_ln33, i6 %add_ln31_1, i6 %i_1" [../src/hls/cnn.cpp:31]   --->   Operation 208 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%ii_cast = zext i6 %select_ln31" [../src/hls/cnn.cpp:31]   --->   Operation 209 'zext' 'ii_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.96ns) (out node of the LUT)   --->   "%empty_42 = add i12 %ii_cast, i12 %select_ln31_1" [../src/hls/cnn.cpp:31]   --->   Operation 210 'add' 'empty_42' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i12 %empty_42" [../src/hls/cnn.cpp:37]   --->   Operation 211 'zext' 'zext_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%image_input_addr_1 = getelementptr i32 %image_input, i64 0, i64 %zext_ln37" [../src/hls/cnn.cpp:37]   --->   Operation 212 'getelementptr' 'image_input_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 213 [2/2] (1.35ns)   --->   "%image_input_load = load i12 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 213 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_9 : Operation 214 [1/1] (0.88ns)   --->   "%add_ln33 = add i6 %select_ln31, i6 1" [../src/hls/cnn.cpp:33]   --->   Operation 214 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 4> <Delay = 1.35>
ST_10 : Operation 215 [1/2] (1.35ns)   --->   "%image_input_load = load i12 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 215 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>

State 11 <SV = 5> <Delay = 6.70>
ST_11 : Operation 216 [10/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 216 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 6.70>
ST_12 : Operation 217 [9/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 217 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 6.70>
ST_13 : Operation 218 [8/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 218 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 6.70>
ST_14 : Operation 219 [7/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 219 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 6.70>
ST_15 : Operation 220 [6/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 220 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 6.70>
ST_16 : Operation 221 [5/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 221 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 6.70>
ST_17 : Operation 222 [4/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 222 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 6.70>
ST_18 : Operation 223 [3/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 223 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 6.70>
ST_19 : Operation 224 [2/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 224 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 6.70>
ST_20 : Operation 225 [1/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 225 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 1.35>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @rescale1_rescale1_2_str"   --->   Operation 226 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600"   --->   Operation 227 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 228 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/hls/cnn.cpp:33]   --->   Operation 229 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %conv12_i, i12 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 230 'store' 'store_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.48>
ST_22 : Operation 232 [1/1] (0.48ns)   --->   "%br_ln0 = br void %memset.loop29"   --->   Operation 232 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 23 <SV = 5> <Delay = 2.23>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%empty_43 = phi i17 %empty_44, void %memset.loop29.split, i17 0, void %memset.loop29.preheader"   --->   Operation 233 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (1.02ns)   --->   "%empty_44 = add i17 %empty_43, i17 1"   --->   Operation 234 'add' 'empty_44' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 235 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.88ns)   --->   "%exitcond4715 = icmp_eq  i17 %empty_43, i17 107648"   --->   Operation 236 'icmp' 'exitcond4715' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 107648, i64 107648, i64 107648"   --->   Operation 237 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4715, void %memset.loop29.split, void %split28"   --->   Operation 238 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%p_cast = zext i17 %empty_43"   --->   Operation 239 'zext' 'p_cast' <Predicate = (!exitcond4715)> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%layer_2_output_addr = getelementptr i32 %layer_2_output, i64 0, i64 %p_cast"   --->   Operation 240 'getelementptr' 'layer_2_output_addr' <Predicate = (!exitcond4715)> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i17 %layer_2_output_addr"   --->   Operation 241 'store' 'store_ln0' <Predicate = (!exitcond4715)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop29"   --->   Operation 242 'br' 'br_ln0' <Predicate = (!exitcond4715)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 0.00>
ST_24 : Operation 243 [2/2] (0.00ns)   --->   "%call_ln214 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:214]   --->   Operation 243 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 7> <Delay = 0.48>
ST_25 : Operation 244 [1/2] (0.00ns)   --->   "%call_ln214 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:214]   --->   Operation 244 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 245 [1/1] (0.48ns)   --->   "%br_ln221 = br void %memset.loop27" [../src/hls/cnn.cpp:221]   --->   Operation 245 'br' 'br_ln221' <Predicate = true> <Delay = 0.48>

State 26 <SV = 8> <Delay = 2.21>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%empty_46 = phi i15 0, void %split28, i15 %empty_47, void %memset.loop27.split"   --->   Operation 246 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (1.00ns)   --->   "%empty_47 = add i15 %empty_46, i15 1"   --->   Operation 247 'add' 'empty_47' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 248 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.86ns)   --->   "%exitcond4614 = icmp_eq  i15 %empty_46, i15 26912"   --->   Operation 249 'icmp' 'exitcond4614' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26912, i64 26912, i64 26912"   --->   Operation 250 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4614, void %memset.loop27.split, void %split26"   --->   Operation 251 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%p_cast5 = zext i15 %empty_46"   --->   Operation 252 'zext' 'p_cast5' <Predicate = (!exitcond4614)> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%layer_3_output_addr = getelementptr i32 %layer_3_output, i64 0, i64 %p_cast5"   --->   Operation 253 'getelementptr' 'layer_3_output_addr' <Predicate = (!exitcond4614)> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i15 %layer_3_output_addr"   --->   Operation 254 'store' 'store_ln0' <Predicate = (!exitcond4614)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26912> <RAM>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop27"   --->   Operation 255 'br' 'br_ln0' <Predicate = (!exitcond4614)> <Delay = 0.00>

State 27 <SV = 9> <Delay = 0.00>
ST_27 : Operation 256 [2/2] (0.00ns)   --->   "%call_ln223 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output" [../src/hls/cnn.cpp:223]   --->   Operation 256 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 10> <Delay = 0.48>
ST_28 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln223 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output" [../src/hls/cnn.cpp:223]   --->   Operation 257 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 258 [1/1] (0.48ns)   --->   "%br_ln228 = br void %memset.loop25" [../src/hls/cnn.cpp:228]   --->   Operation 258 'br' 'br_ln228' <Predicate = true> <Delay = 0.48>

State 29 <SV = 11> <Delay = 2.21>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%empty_49 = phi i15 0, void %split26, i15 %empty_50, void %memset.loop25.split"   --->   Operation 259 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (1.00ns)   --->   "%empty_50 = add i15 %empty_49, i15 1"   --->   Operation 260 'add' 'empty_50' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 261 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (0.86ns)   --->   "%exitcond4513 = icmp_eq  i15 %empty_49, i15 23328"   --->   Operation 262 'icmp' 'exitcond4513' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 23328, i64 23328, i64 23328"   --->   Operation 263 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4513, void %memset.loop25.split, void %split24"   --->   Operation 264 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%p_cast7 = zext i15 %empty_49"   --->   Operation 265 'zext' 'p_cast7' <Predicate = (!exitcond4513)> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%layer_4_output_addr = getelementptr i32 %layer_4_output, i64 0, i64 %p_cast7"   --->   Operation 266 'getelementptr' 'layer_4_output_addr' <Predicate = (!exitcond4513)> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i15 %layer_4_output_addr"   --->   Operation 267 'store' 'store_ln0' <Predicate = (!exitcond4513)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 268 'br' 'br_ln0' <Predicate = (!exitcond4513)> <Delay = 0.00>

State 30 <SV = 12> <Delay = 0.00>
ST_30 : Operation 269 [2/2] (0.00ns)   --->   "%call_ln230 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:230]   --->   Operation 269 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 13> <Delay = 0.48>
ST_31 : Operation 270 [1/2] (0.00ns)   --->   "%call_ln230 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:230]   --->   Operation 270 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 271 [1/1] (0.48ns)   --->   "%br_ln237 = br void %memset.loop23" [../src/hls/cnn.cpp:237]   --->   Operation 271 'br' 'br_ln237' <Predicate = true> <Delay = 0.48>

State 32 <SV = 14> <Delay = 2.21>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%empty_52 = phi i13 0, void %split24, i13 %empty_53, void %memset.loop23.split"   --->   Operation 272 'phi' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.97ns)   --->   "%empty_53 = add i13 %empty_52, i13 1"   --->   Operation 273 'add' 'empty_53' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 274 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (0.86ns)   --->   "%exitcond4412 = icmp_eq  i13 %empty_52, i13 5408"   --->   Operation 275 'icmp' 'exitcond4412' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 276 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408"   --->   Operation 276 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4412, void %memset.loop23.split, void %split22"   --->   Operation 277 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 278 [1/1] (0.00ns)   --->   "%p_cast8 = zext i13 %empty_52"   --->   Operation 278 'zext' 'p_cast8' <Predicate = (!exitcond4412)> <Delay = 0.00>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%layer_5_output_addr = getelementptr i32 %layer_5_output, i64 0, i64 %p_cast8"   --->   Operation 279 'getelementptr' 'layer_5_output_addr' <Predicate = (!exitcond4412)> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i13 %layer_5_output_addr"   --->   Operation 280 'store' 'store_ln0' <Predicate = (!exitcond4412)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_32 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop23"   --->   Operation 281 'br' 'br_ln0' <Predicate = (!exitcond4412)> <Delay = 0.00>

State 33 <SV = 15> <Delay = 0.00>
ST_33 : Operation 282 [2/2] (0.00ns)   --->   "%call_ln239 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output" [../src/hls/cnn.cpp:239]   --->   Operation 282 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 16> <Delay = 0.48>
ST_34 : Operation 283 [1/2] (0.00ns)   --->   "%call_ln239 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output" [../src/hls/cnn.cpp:239]   --->   Operation 283 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 284 [1/1] (0.48ns)   --->   "%br_ln244 = br void %memset.loop21" [../src/hls/cnn.cpp:244]   --->   Operation 284 'br' 'br_ln244' <Predicate = true> <Delay = 0.48>

State 35 <SV = 17> <Delay = 2.21>
ST_35 : Operation 285 [1/1] (0.00ns)   --->   "%empty_55 = phi i12 0, void %split22, i12 %empty_56, void %memset.loop21.split"   --->   Operation 285 'phi' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 286 [1/1] (0.96ns)   --->   "%empty_56 = add i12 %empty_55, i12 1"   --->   Operation 286 'add' 'empty_56' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 287 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 288 [1/1] (0.86ns)   --->   "%exitcond4311 = icmp_eq  i12 %empty_55, i12 3872"   --->   Operation 288 'icmp' 'exitcond4311' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 289 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872"   --->   Operation 289 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4311, void %memset.loop21.split, void %split20"   --->   Operation 290 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 291 [1/1] (0.00ns)   --->   "%p_cast9 = zext i12 %empty_55"   --->   Operation 291 'zext' 'p_cast9' <Predicate = (!exitcond4311)> <Delay = 0.00>
ST_35 : Operation 292 [1/1] (0.00ns)   --->   "%layer_6_output_addr = getelementptr i32 %layer_6_output, i64 0, i64 %p_cast9"   --->   Operation 292 'getelementptr' 'layer_6_output_addr' <Predicate = (!exitcond4311)> <Delay = 0.00>
ST_35 : Operation 293 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i12 %layer_6_output_addr"   --->   Operation 293 'store' 'store_ln0' <Predicate = (!exitcond4311)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_35 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop21"   --->   Operation 294 'br' 'br_ln0' <Predicate = (!exitcond4311)> <Delay = 0.00>

State 36 <SV = 18> <Delay = 0.00>
ST_36 : Operation 295 [2/2] (0.00ns)   --->   "%call_ln246 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:246]   --->   Operation 295 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 19> <Delay = 0.48>
ST_37 : Operation 296 [1/2] (0.00ns)   --->   "%call_ln246 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:246]   --->   Operation 296 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 297 [1/1] (0.48ns)   --->   "%br_ln253 = br void %memset.loop19" [../src/hls/cnn.cpp:253]   --->   Operation 297 'br' 'br_ln253' <Predicate = true> <Delay = 0.48>

State 38 <SV = 20> <Delay = 2.21>
ST_38 : Operation 298 [1/1] (0.00ns)   --->   "%empty_58 = phi i10 0, void %split20, i10 %empty_59, void %memset.loop19.split"   --->   Operation 298 'phi' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 299 [1/1] (0.93ns)   --->   "%empty_59 = add i10 %empty_58, i10 1"   --->   Operation 299 'add' 'empty_59' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 300 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 300 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 301 [1/1] (0.85ns)   --->   "%exitcond4210 = icmp_eq  i10 %empty_58, i10 800"   --->   Operation 301 'icmp' 'exitcond4210' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 302 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 302 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4210, void %memset.loop19.split, void %split18"   --->   Operation 303 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 304 [1/1] (0.00ns)   --->   "%p_cast10 = zext i10 %empty_58"   --->   Operation 304 'zext' 'p_cast10' <Predicate = (!exitcond4210)> <Delay = 0.00>
ST_38 : Operation 305 [1/1] (0.00ns)   --->   "%layer_7_output_addr = getelementptr i32 %layer_7_output, i64 0, i64 %p_cast10"   --->   Operation 305 'getelementptr' 'layer_7_output_addr' <Predicate = (!exitcond4210)> <Delay = 0.00>
ST_38 : Operation 306 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i10 %layer_7_output_addr"   --->   Operation 306 'store' 'store_ln0' <Predicate = (!exitcond4210)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_38 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop19"   --->   Operation 307 'br' 'br_ln0' <Predicate = (!exitcond4210)> <Delay = 0.00>

State 39 <SV = 21> <Delay = 0.00>
ST_39 : Operation 308 [2/2] (0.00ns)   --->   "%call_ln255 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output" [../src/hls/cnn.cpp:255]   --->   Operation 308 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 22> <Delay = 0.48>
ST_40 : Operation 309 [1/2] (0.00ns)   --->   "%call_ln255 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output" [../src/hls/cnn.cpp:255]   --->   Operation 309 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 310 [1/1] (0.48ns)   --->   "%br_ln263 = br void %memset.loop17" [../src/hls/cnn.cpp:263]   --->   Operation 310 'br' 'br_ln263' <Predicate = true> <Delay = 0.48>

State 41 <SV = 23> <Delay = 2.21>
ST_41 : Operation 311 [1/1] (0.00ns)   --->   "%empty_61 = phi i7 0, void %split18, i7 %empty_62, void %memset.loop17.split"   --->   Operation 311 'phi' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 312 [1/1] (0.89ns)   --->   "%empty_62 = add i7 %empty_61, i7 1"   --->   Operation 312 'add' 'empty_62' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 313 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 313 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 314 [1/1] (0.86ns)   --->   "%exitcond419 = icmp_eq  i7 %empty_61, i7 64"   --->   Operation 314 'icmp' 'exitcond419' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 315 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 315 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond419, void %memset.loop17.split, void %split16"   --->   Operation 316 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 317 [1/1] (0.00ns)   --->   "%p_cast11 = zext i7 %empty_61"   --->   Operation 317 'zext' 'p_cast11' <Predicate = (!exitcond419)> <Delay = 0.00>
ST_41 : Operation 318 [1/1] (0.00ns)   --->   "%layer_9_output_addr = getelementptr i32 %layer_9_output, i64 0, i64 %p_cast11"   --->   Operation 318 'getelementptr' 'layer_9_output_addr' <Predicate = (!exitcond419)> <Delay = 0.00>
ST_41 : Operation 319 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i6 %layer_9_output_addr"   --->   Operation 319 'store' 'store_ln0' <Predicate = (!exitcond419)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop17"   --->   Operation 320 'br' 'br_ln0' <Predicate = (!exitcond419)> <Delay = 0.00>

State 42 <SV = 24> <Delay = 0.00>
ST_42 : Operation 321 [2/2] (0.00ns)   --->   "%call_ln265 = call void @dense_relu.2, i32 %layer_7_output, i32 %layer_9_output, i32 %layer_9_weights, i32 %layer_9_bias" [../src/hls/cnn.cpp:265]   --->   Operation 321 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 25> <Delay = 0.48>
ST_43 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln265 = call void @dense_relu.2, i32 %layer_7_output, i32 %layer_9_output, i32 %layer_9_weights, i32 %layer_9_bias" [../src/hls/cnn.cpp:265]   --->   Operation 322 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 323 [1/1] (0.48ns)   --->   "%br_ln271 = br void %memset.loop15" [../src/hls/cnn.cpp:271]   --->   Operation 323 'br' 'br_ln271' <Predicate = true> <Delay = 0.48>

State 44 <SV = 26> <Delay = 2.22>
ST_44 : Operation 324 [1/1] (0.00ns)   --->   "%empty_64 = phi i6 0, void %split16, i6 %empty_65, void %memset.loop15.split"   --->   Operation 324 'phi' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 325 [1/1] (0.88ns)   --->   "%empty_65 = add i6 %empty_64, i6 1"   --->   Operation 325 'add' 'empty_65' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 326 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 326 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 327 [1/1] (0.87ns)   --->   "%exitcond408 = icmp_eq  i6 %empty_64, i6 32"   --->   Operation 327 'icmp' 'exitcond408' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 328 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 328 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond408, void %memset.loop15.split, void %split14"   --->   Operation 329 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 330 [1/1] (0.00ns)   --->   "%p_cast12 = zext i6 %empty_64"   --->   Operation 330 'zext' 'p_cast12' <Predicate = (!exitcond408)> <Delay = 0.00>
ST_44 : Operation 331 [1/1] (0.00ns)   --->   "%layer_10_output_addr = getelementptr i32 %layer_10_output, i64 0, i64 %p_cast12"   --->   Operation 331 'getelementptr' 'layer_10_output_addr' <Predicate = (!exitcond408)> <Delay = 0.00>
ST_44 : Operation 332 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i5 %layer_10_output_addr"   --->   Operation 332 'store' 'store_ln0' <Predicate = (!exitcond408)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop15"   --->   Operation 333 'br' 'br_ln0' <Predicate = (!exitcond408)> <Delay = 0.00>

State 45 <SV = 27> <Delay = 0.00>
ST_45 : Operation 334 [2/2] (0.00ns)   --->   "%call_ln273 = call void @dense_relu.1, i32 %layer_9_output, i32 %layer_10_output, i32 %layer_10_weights, i32 %layer_10_bias" [../src/hls/cnn.cpp:273]   --->   Operation 334 'call' 'call_ln273' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 28> <Delay = 0.48>
ST_46 : Operation 335 [1/2] (0.00ns)   --->   "%call_ln273 = call void @dense_relu.1, i32 %layer_9_output, i32 %layer_10_output, i32 %layer_10_weights, i32 %layer_10_bias" [../src/hls/cnn.cpp:273]   --->   Operation 335 'call' 'call_ln273' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 336 [1/1] (0.48ns)   --->   "%br_ln280 = br void %memset.loop13" [../src/hls/cnn.cpp:280]   --->   Operation 336 'br' 'br_ln280' <Predicate = true> <Delay = 0.48>

State 47 <SV = 29> <Delay = 1.66>
ST_47 : Operation 337 [1/1] (0.00ns)   --->   "%empty_67 = phi i5 0, void %split14, i5 %empty_68, void %memset.loop13.split"   --->   Operation 337 'phi' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 338 [1/1] (0.87ns)   --->   "%empty_68 = add i5 %empty_67, i5 1"   --->   Operation 338 'add' 'empty_68' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 339 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 339 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 340 [1/1] (0.87ns)   --->   "%exitcond397 = icmp_eq  i5 %empty_67, i5 16"   --->   Operation 340 'icmp' 'exitcond397' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 341 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 341 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond397, void %memset.loop13.split, void %split12"   --->   Operation 342 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 343 [1/1] (0.00ns)   --->   "%p_cast13 = zext i5 %empty_67"   --->   Operation 343 'zext' 'p_cast13' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_47 : Operation 344 [1/1] (0.00ns)   --->   "%layer_11_output_addr = getelementptr i32 %layer_11_output, i64 0, i64 %p_cast13"   --->   Operation 344 'getelementptr' 'layer_11_output_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_47 : Operation 345 [1/1] (0.79ns)   --->   "%store_ln0 = store i32 0, i4 %layer_11_output_addr"   --->   Operation 345 'store' 'store_ln0' <Predicate = (!exitcond397)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop13"   --->   Operation 346 'br' 'br_ln0' <Predicate = (!exitcond397)> <Delay = 0.00>

State 48 <SV = 30> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (0.00ns)   --->   "%layer_12_output_0_0 = alloca i32 1"   --->   Operation 347 'alloca' 'layer_12_output_0_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 348 [1/1] (0.00ns)   --->   "%layer_12_output_1_0 = alloca i32 1"   --->   Operation 348 'alloca' 'layer_12_output_1_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 349 [1/1] (0.00ns)   --->   "%layer_12_output_2_0 = alloca i32 1"   --->   Operation 349 'alloca' 'layer_12_output_2_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 350 [1/1] (0.00ns)   --->   "%layer_12_output_3_0 = alloca i32 1"   --->   Operation 350 'alloca' 'layer_12_output_3_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 351 [2/2] (0.00ns)   --->   "%call_ln282 = call void @dense_relu, i32 %layer_10_output, i32 %layer_11_output, i32 %layer_11_weights, i32 %layer_11_bias" [../src/hls/cnn.cpp:282]   --->   Operation 351 'call' 'call_ln282' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 31> <Delay = 0.48>
ST_49 : Operation 352 [1/2] (0.00ns)   --->   "%call_ln282 = call void @dense_relu, i32 %layer_10_output, i32 %layer_11_output, i32 %layer_11_weights, i32 %layer_11_bias" [../src/hls/cnn.cpp:282]   --->   Operation 352 'call' 'call_ln282' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 353 [1/1] (0.48ns)   --->   "%br_ln289 = br void %memset.loop" [../src/hls/cnn.cpp:289]   --->   Operation 353 'br' 'br_ln289' <Predicate = true> <Delay = 0.48>

State 50 <SV = 32> <Delay = 0.88>
ST_50 : Operation 354 [1/1] (0.00ns)   --->   "%empty_70 = phi i3 0, void %split12, i3 %empty_71, void %memset.loop.split29"   --->   Operation 354 'phi' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 355 [1/1] (0.74ns)   --->   "%empty_71 = add i3 %empty_70, i3 1"   --->   Operation 355 'add' 'empty_71' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 356 [1/1] (0.00ns)   --->   "%layer_12_output_0_0_load = load i32 %layer_12_output_0_0"   --->   Operation 356 'load' 'layer_12_output_0_0_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 357 [1/1] (0.00ns)   --->   "%layer_12_output_1_0_load = load i32 %layer_12_output_1_0"   --->   Operation 357 'load' 'layer_12_output_1_0_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 358 [1/1] (0.00ns)   --->   "%layer_12_output_2_0_load = load i32 %layer_12_output_2_0"   --->   Operation 358 'load' 'layer_12_output_2_0_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 359 [1/1] (0.00ns)   --->   "%layer_12_output_3_0_load = load i32 %layer_12_output_3_0"   --->   Operation 359 'load' 'layer_12_output_3_0_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 360 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 360 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 361 [1/1] (0.69ns)   --->   "%exitcond386 = icmp_eq  i3 %empty_70, i3 4"   --->   Operation 361 'icmp' 'exitcond386' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 362 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 362 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond386, void %memset.loop.split, void %split.preheader"   --->   Operation 363 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 364 [1/1] (0.00ns)   --->   "%empty_73 = trunc i3 %empty_70"   --->   Operation 364 'trunc' 'empty_73' <Predicate = (!exitcond386)> <Delay = 0.00>
ST_50 : Operation 365 [1/1] (0.88ns)   --->   "%switch_ln0 = switch i2 %empty_73, void %branch7, i2 0, void %memset.loop.split.memset.loop.split29_crit_edge, i2 1, void %branch5, i2 2, void %branch6"   --->   Operation 365 'switch' 'switch_ln0' <Predicate = (!exitcond386)> <Delay = 0.88>
ST_50 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %layer_12_output_2_0"   --->   Operation 366 'store' 'store_ln0' <Predicate = (!exitcond386 & empty_73 == 2)> <Delay = 0.00>
ST_50 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split29"   --->   Operation 367 'br' 'br_ln0' <Predicate = (!exitcond386 & empty_73 == 2)> <Delay = 0.00>
ST_50 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %layer_12_output_1_0"   --->   Operation 368 'store' 'store_ln0' <Predicate = (!exitcond386 & empty_73 == 1)> <Delay = 0.00>
ST_50 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split29"   --->   Operation 369 'br' 'br_ln0' <Predicate = (!exitcond386 & empty_73 == 1)> <Delay = 0.00>
ST_50 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %layer_12_output_0_0"   --->   Operation 370 'store' 'store_ln0' <Predicate = (!exitcond386 & empty_73 == 0)> <Delay = 0.00>
ST_50 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split29"   --->   Operation 371 'br' 'br_ln0' <Predicate = (!exitcond386 & empty_73 == 0)> <Delay = 0.00>
ST_50 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %layer_12_output_3_0"   --->   Operation 372 'store' 'store_ln0' <Predicate = (!exitcond386 & empty_73 == 3)> <Delay = 0.00>
ST_50 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split29"   --->   Operation 373 'br' 'br_ln0' <Predicate = (!exitcond386 & empty_73 == 3)> <Delay = 0.00>
ST_50 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 374 'br' 'br_ln0' <Predicate = (!exitcond386)> <Delay = 0.00>

State 51 <SV = 33> <Delay = 0.79>
ST_51 : Operation 375 [1/1] (0.00ns)   --->   "%layer_12_output_3 = alloca i32 1"   --->   Operation 375 'alloca' 'layer_12_output_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 376 [1/1] (0.00ns)   --->   "%layer_12_output_3_1 = alloca i32 1"   --->   Operation 376 'alloca' 'layer_12_output_3_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 377 [1/1] (0.00ns)   --->   "%layer_12_output_3_3 = alloca i32 1"   --->   Operation 377 'alloca' 'layer_12_output_3_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 378 [1/1] (0.00ns)   --->   "%layer_12_output_3_2 = alloca i32 1"   --->   Operation 378 'alloca' 'layer_12_output_3_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 379 [1/1] (0.00ns)   --->   "%layer_11_output_addr_1 = getelementptr i32 %layer_11_output, i64 0, i64 0" [../src/hls/cnn.cpp:180]   --->   Operation 379 'getelementptr' 'layer_11_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 380 [2/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:180]   --->   Operation 380 'load' 'layer_11_output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 381 [1/1] (0.00ns)   --->   "%layer_11_output_addr_2 = getelementptr i32 %layer_11_output, i64 0, i64 1" [../src/hls/cnn.cpp:180]   --->   Operation 381 'getelementptr' 'layer_11_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 382 [2/2] (0.79ns)   --->   "%layer_11_output_load_1 = load i4 %layer_11_output_addr_2" [../src/hls/cnn.cpp:180]   --->   Operation 382 'load' 'layer_11_output_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 383 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_3_0_load, i32 %layer_12_output_3_2"   --->   Operation 383 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_51 : Operation 384 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_2_0_load, i32 %layer_12_output_3_3"   --->   Operation 384 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_51 : Operation 385 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_1_0_load, i32 %layer_12_output_3_1"   --->   Operation 385 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_51 : Operation 386 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_0_0_load, i32 %layer_12_output_3"   --->   Operation 386 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>

State 52 <SV = 34> <Delay = 0.79>
ST_52 : Operation 387 [1/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:180]   --->   Operation 387 'load' 'layer_11_output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 388 [1/2] (0.79ns)   --->   "%layer_11_output_load_1 = load i4 %layer_11_output_addr_2" [../src/hls/cnn.cpp:180]   --->   Operation 388 'load' 'layer_11_output_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 389 [1/1] (0.00ns)   --->   "%layer_11_output_addr_3 = getelementptr i32 %layer_11_output, i64 0, i64 2" [../src/hls/cnn.cpp:180]   --->   Operation 389 'getelementptr' 'layer_11_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 390 [2/2] (0.79ns)   --->   "%layer_11_output_load_2 = load i4 %layer_11_output_addr_3" [../src/hls/cnn.cpp:180]   --->   Operation 390 'load' 'layer_11_output_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 391 [1/1] (0.00ns)   --->   "%layer_11_output_addr_4 = getelementptr i32 %layer_11_output, i64 0, i64 3" [../src/hls/cnn.cpp:180]   --->   Operation 391 'getelementptr' 'layer_11_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 392 [2/2] (0.79ns)   --->   "%layer_11_output_load_3 = load i4 %layer_11_output_addr_4" [../src/hls/cnn.cpp:180]   --->   Operation 392 'load' 'layer_11_output_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 53 <SV = 35> <Delay = 0.79>
ST_53 : Operation 393 [1/2] (0.79ns)   --->   "%layer_11_output_load_2 = load i4 %layer_11_output_addr_3" [../src/hls/cnn.cpp:180]   --->   Operation 393 'load' 'layer_11_output_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 394 [1/2] (0.79ns)   --->   "%layer_11_output_load_3 = load i4 %layer_11_output_addr_4" [../src/hls/cnn.cpp:180]   --->   Operation 394 'load' 'layer_11_output_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 395 [1/1] (0.00ns)   --->   "%layer_11_output_addr_5 = getelementptr i32 %layer_11_output, i64 0, i64 4" [../src/hls/cnn.cpp:180]   --->   Operation 395 'getelementptr' 'layer_11_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 396 [2/2] (0.79ns)   --->   "%layer_11_output_load_4 = load i4 %layer_11_output_addr_5" [../src/hls/cnn.cpp:180]   --->   Operation 396 'load' 'layer_11_output_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 397 [1/1] (0.00ns)   --->   "%layer_11_output_addr_6 = getelementptr i32 %layer_11_output, i64 0, i64 5" [../src/hls/cnn.cpp:180]   --->   Operation 397 'getelementptr' 'layer_11_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 398 [2/2] (0.79ns)   --->   "%layer_11_output_load_5 = load i4 %layer_11_output_addr_6" [../src/hls/cnn.cpp:180]   --->   Operation 398 'load' 'layer_11_output_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 54 <SV = 36> <Delay = 0.79>
ST_54 : Operation 399 [1/2] (0.79ns)   --->   "%layer_11_output_load_4 = load i4 %layer_11_output_addr_5" [../src/hls/cnn.cpp:180]   --->   Operation 399 'load' 'layer_11_output_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 400 [1/2] (0.79ns)   --->   "%layer_11_output_load_5 = load i4 %layer_11_output_addr_6" [../src/hls/cnn.cpp:180]   --->   Operation 400 'load' 'layer_11_output_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 401 [1/1] (0.00ns)   --->   "%layer_11_output_addr_7 = getelementptr i32 %layer_11_output, i64 0, i64 6" [../src/hls/cnn.cpp:180]   --->   Operation 401 'getelementptr' 'layer_11_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 402 [2/2] (0.79ns)   --->   "%layer_11_output_load_6 = load i4 %layer_11_output_addr_7" [../src/hls/cnn.cpp:180]   --->   Operation 402 'load' 'layer_11_output_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 403 [1/1] (0.00ns)   --->   "%layer_11_output_addr_8 = getelementptr i32 %layer_11_output, i64 0, i64 7" [../src/hls/cnn.cpp:180]   --->   Operation 403 'getelementptr' 'layer_11_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 404 [2/2] (0.79ns)   --->   "%layer_11_output_load_7 = load i4 %layer_11_output_addr_8" [../src/hls/cnn.cpp:180]   --->   Operation 404 'load' 'layer_11_output_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 55 <SV = 37> <Delay = 0.79>
ST_55 : Operation 405 [1/2] (0.79ns)   --->   "%layer_11_output_load_6 = load i4 %layer_11_output_addr_7" [../src/hls/cnn.cpp:180]   --->   Operation 405 'load' 'layer_11_output_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 406 [1/2] (0.79ns)   --->   "%layer_11_output_load_7 = load i4 %layer_11_output_addr_8" [../src/hls/cnn.cpp:180]   --->   Operation 406 'load' 'layer_11_output_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 407 [1/1] (0.00ns)   --->   "%layer_11_output_addr_9 = getelementptr i32 %layer_11_output, i64 0, i64 8" [../src/hls/cnn.cpp:180]   --->   Operation 407 'getelementptr' 'layer_11_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 408 [2/2] (0.79ns)   --->   "%layer_11_output_load_8 = load i4 %layer_11_output_addr_9" [../src/hls/cnn.cpp:180]   --->   Operation 408 'load' 'layer_11_output_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 409 [1/1] (0.00ns)   --->   "%layer_11_output_addr_10 = getelementptr i32 %layer_11_output, i64 0, i64 9" [../src/hls/cnn.cpp:180]   --->   Operation 409 'getelementptr' 'layer_11_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 410 [2/2] (0.79ns)   --->   "%layer_11_output_load_9 = load i4 %layer_11_output_addr_10" [../src/hls/cnn.cpp:180]   --->   Operation 410 'load' 'layer_11_output_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 56 <SV = 38> <Delay = 0.79>
ST_56 : Operation 411 [1/2] (0.79ns)   --->   "%layer_11_output_load_8 = load i4 %layer_11_output_addr_9" [../src/hls/cnn.cpp:180]   --->   Operation 411 'load' 'layer_11_output_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 412 [1/2] (0.79ns)   --->   "%layer_11_output_load_9 = load i4 %layer_11_output_addr_10" [../src/hls/cnn.cpp:180]   --->   Operation 412 'load' 'layer_11_output_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 413 [1/1] (0.00ns)   --->   "%layer_11_output_addr_11 = getelementptr i32 %layer_11_output, i64 0, i64 10" [../src/hls/cnn.cpp:180]   --->   Operation 413 'getelementptr' 'layer_11_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 414 [2/2] (0.79ns)   --->   "%layer_11_output_load_10 = load i4 %layer_11_output_addr_11" [../src/hls/cnn.cpp:180]   --->   Operation 414 'load' 'layer_11_output_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 415 [1/1] (0.00ns)   --->   "%layer_11_output_addr_12 = getelementptr i32 %layer_11_output, i64 0, i64 11" [../src/hls/cnn.cpp:180]   --->   Operation 415 'getelementptr' 'layer_11_output_addr_12' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 416 [2/2] (0.79ns)   --->   "%layer_11_output_load_11 = load i4 %layer_11_output_addr_12" [../src/hls/cnn.cpp:180]   --->   Operation 416 'load' 'layer_11_output_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 57 <SV = 39> <Delay = 0.79>
ST_57 : Operation 417 [1/2] (0.79ns)   --->   "%layer_11_output_load_10 = load i4 %layer_11_output_addr_11" [../src/hls/cnn.cpp:180]   --->   Operation 417 'load' 'layer_11_output_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 418 [1/2] (0.79ns)   --->   "%layer_11_output_load_11 = load i4 %layer_11_output_addr_12" [../src/hls/cnn.cpp:180]   --->   Operation 418 'load' 'layer_11_output_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 419 [1/1] (0.00ns)   --->   "%layer_11_output_addr_13 = getelementptr i32 %layer_11_output, i64 0, i64 12" [../src/hls/cnn.cpp:180]   --->   Operation 419 'getelementptr' 'layer_11_output_addr_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 420 [2/2] (0.79ns)   --->   "%layer_11_output_load_12 = load i4 %layer_11_output_addr_13" [../src/hls/cnn.cpp:180]   --->   Operation 420 'load' 'layer_11_output_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 421 [1/1] (0.00ns)   --->   "%layer_11_output_addr_14 = getelementptr i32 %layer_11_output, i64 0, i64 13" [../src/hls/cnn.cpp:180]   --->   Operation 421 'getelementptr' 'layer_11_output_addr_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 422 [2/2] (0.79ns)   --->   "%layer_11_output_load_13 = load i4 %layer_11_output_addr_14" [../src/hls/cnn.cpp:180]   --->   Operation 422 'load' 'layer_11_output_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 58 <SV = 40> <Delay = 0.79>
ST_58 : Operation 423 [1/2] (0.79ns)   --->   "%layer_11_output_load_12 = load i4 %layer_11_output_addr_13" [../src/hls/cnn.cpp:180]   --->   Operation 423 'load' 'layer_11_output_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 424 [1/2] (0.79ns)   --->   "%layer_11_output_load_13 = load i4 %layer_11_output_addr_14" [../src/hls/cnn.cpp:180]   --->   Operation 424 'load' 'layer_11_output_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 425 [1/1] (0.00ns)   --->   "%layer_11_output_addr_15 = getelementptr i32 %layer_11_output, i64 0, i64 14" [../src/hls/cnn.cpp:180]   --->   Operation 425 'getelementptr' 'layer_11_output_addr_15' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 426 [2/2] (0.79ns)   --->   "%layer_11_output_load_14 = load i4 %layer_11_output_addr_15" [../src/hls/cnn.cpp:180]   --->   Operation 426 'load' 'layer_11_output_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 427 [1/1] (0.00ns)   --->   "%layer_11_output_addr_16 = getelementptr i32 %layer_11_output, i64 0, i64 15" [../src/hls/cnn.cpp:180]   --->   Operation 427 'getelementptr' 'layer_11_output_addr_16' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 428 [2/2] (0.79ns)   --->   "%layer_11_output_load_15 = load i4 %layer_11_output_addr_16" [../src/hls/cnn.cpp:180]   --->   Operation 428 'load' 'layer_11_output_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 59 <SV = 41> <Delay = 0.79>
ST_59 : Operation 429 [1/2] (0.79ns)   --->   "%layer_11_output_load_14 = load i4 %layer_11_output_addr_15" [../src/hls/cnn.cpp:180]   --->   Operation 429 'load' 'layer_11_output_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 430 [1/2] (0.79ns)   --->   "%layer_11_output_load_15 = load i4 %layer_11_output_addr_16" [../src/hls/cnn.cpp:180]   --->   Operation 430 'load' 'layer_11_output_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 431 [1/1] (0.48ns)   --->   "%br_ln0 = br void %split"   --->   Operation 431 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 60 <SV = 42> <Delay = 1.35>
ST_60 : Operation 432 [1/1] (0.00ns)   --->   "%i_2 = phi i3 0, void %split.preheader, i3 %add_ln176, void %.split424" [../src/hls/cnn.cpp:176]   --->   Operation 432 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 433 [1/1] (0.69ns)   --->   "%icmp_ln176 = icmp_eq  i3 %i_2, i3 4" [../src/hls/cnn.cpp:176]   --->   Operation 433 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %.split4, void %_Z5densePfPKiPKfS3_S_.exit.preheader" [../src/hls/cnn.cpp:176]   --->   Operation 434 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 435 [1/1] (0.00ns)   --->   "%i_2_cast14 = zext i3 %i_2" [../src/hls/cnn.cpp:176]   --->   Operation 435 'zext' 'i_2_cast14' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 436 [1/1] (0.00ns)   --->   "%layer_12_weights_addr = getelementptr i32 %layer_12_weights, i64 0, i64 %i_2_cast14" [../src/hls/cnn.cpp:180]   --->   Operation 436 'getelementptr' 'layer_12_weights_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 437 [2/2] (1.35ns)   --->   "%layer_12_weights_load = load i6 %layer_12_weights_addr" [../src/hls/cnn.cpp:180]   --->   Operation 437 'load' 'layer_12_weights_load' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_60 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 438 'br' 'br_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 61 <SV = 43> <Delay = 6.02>
ST_61 : Operation 439 [1/2] (1.35ns)   --->   "%layer_12_weights_load = load i6 %layer_12_weights_addr" [../src/hls/cnn.cpp:180]   --->   Operation 439 'load' 'layer_12_weights_load' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_61 : Operation 440 [4/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:180]   --->   Operation 440 'fmul' 'mul7_i' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 441 [1/1] (0.19ns)   --->   "%xor_ln180 = xor i3 %i_2, i3 4" [../src/hls/cnn.cpp:180]   --->   Operation 441 'xor' 'xor_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %xor_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 442 'zext' 'zext_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_61 : Operation 443 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_1 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 443 'getelementptr' 'layer_12_weights_addr_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_61 : Operation 444 [2/2] (1.35ns)   --->   "%layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1" [../src/hls/cnn.cpp:180]   --->   Operation 444 'load' 'layer_12_weights_load_1' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 62 <SV = 44> <Delay = 6.02>
ST_62 : Operation 445 [3/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:180]   --->   Operation 445 'fmul' 'mul7_i' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 446 [1/2] (1.35ns)   --->   "%layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1" [../src/hls/cnn.cpp:180]   --->   Operation 446 'load' 'layer_12_weights_load_1' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_62 : Operation 447 [4/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:180]   --->   Operation 447 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_2" [../src/hls/cnn.cpp:180]   --->   Operation 448 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_62 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i4 %or_ln" [../src/hls/cnn.cpp:180]   --->   Operation 449 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_62 : Operation 450 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_2 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 450 'getelementptr' 'layer_12_weights_addr_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_62 : Operation 451 [2/2] (1.35ns)   --->   "%layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2" [../src/hls/cnn.cpp:180]   --->   Operation 451 'load' 'layer_12_weights_load_2' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 63 <SV = 45> <Delay = 6.02>
ST_63 : Operation 452 [2/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:180]   --->   Operation 452 'fmul' 'mul7_i' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 453 [3/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:180]   --->   Operation 453 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 454 [1/2] (1.35ns)   --->   "%layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2" [../src/hls/cnn.cpp:180]   --->   Operation 454 'load' 'layer_12_weights_load_2' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_63 : Operation 455 [4/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:180]   --->   Operation 455 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i3 %xor_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 456 'sext' 'sext_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_63 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i4 %sext_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 457 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_63 : Operation 458 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_3 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_2" [../src/hls/cnn.cpp:180]   --->   Operation 458 'getelementptr' 'layer_12_weights_addr_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_63 : Operation 459 [2/2] (1.35ns)   --->   "%layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3" [../src/hls/cnn.cpp:180]   --->   Operation 459 'load' 'layer_12_weights_load_3' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 64 <SV = 46> <Delay = 6.02>
ST_64 : Operation 460 [1/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:180]   --->   Operation 460 'fmul' 'mul7_i' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 461 [2/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:180]   --->   Operation 461 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 462 [3/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:180]   --->   Operation 462 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 463 [1/2] (1.35ns)   --->   "%layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3" [../src/hls/cnn.cpp:180]   --->   Operation 463 'load' 'layer_12_weights_load_3' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_64 : Operation 464 [4/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:180]   --->   Operation 464 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln180_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %i_2" [../src/hls/cnn.cpp:180]   --->   Operation 465 'bitconcatenate' 'or_ln180_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_64 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i5 %or_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 466 'zext' 'zext_ln180_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_64 : Operation 467 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_4 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_3" [../src/hls/cnn.cpp:180]   --->   Operation 467 'getelementptr' 'layer_12_weights_addr_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_64 : Operation 468 [2/2] (1.35ns)   --->   "%layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4" [../src/hls/cnn.cpp:180]   --->   Operation 468 'load' 'layer_12_weights_load_4' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 65 <SV = 47> <Delay = 6.62>
ST_65 : Operation 469 [1/1] (0.00ns)   --->   "%layer_12_output_3_load = load i32 %layer_12_output_3" [../src/hls/cnn.cpp:180]   --->   Operation 469 'load' 'layer_12_output_3_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 470 [1/1] (0.00ns)   --->   "%layer_12_output_3_1_load = load i32 %layer_12_output_3_1" [../src/hls/cnn.cpp:180]   --->   Operation 470 'load' 'layer_12_output_3_1_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 471 [1/1] (0.00ns)   --->   "%layer_12_output_3_3_load = load i32 %layer_12_output_3_3" [../src/hls/cnn.cpp:180]   --->   Operation 471 'load' 'layer_12_output_3_3_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 472 [1/1] (0.00ns)   --->   "%layer_12_output_3_2_load_1 = load i32 %layer_12_output_3_2" [../src/hls/cnn.cpp:180]   --->   Operation 472 'load' 'layer_12_output_3_2_load_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 473 [1/1] (0.00ns)   --->   "%i_2_cast21 = zext i3 %i_2" [../src/hls/cnn.cpp:176]   --->   Operation 473 'zext' 'i_2_cast21' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 474 [1/1] (0.00ns)   --->   "%empty_75 = trunc i3 %i_2" [../src/hls/cnn.cpp:176]   --->   Operation 474 'trunc' 'empty_75' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 475 [1/1] (0.60ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load, i32 %layer_12_output_3_1_load, i32 %layer_12_output_3_3_load, i32 %layer_12_output_3_2_load_1, i2 %empty_75" [../src/hls/cnn.cpp:180]   --->   Operation 475 'mux' 'tmp' <Predicate = (!icmp_ln176)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 476 [5/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 476 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 477 [1/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:180]   --->   Operation 477 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 478 [2/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:180]   --->   Operation 478 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 479 [3/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:180]   --->   Operation 479 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 480 [1/2] (1.35ns)   --->   "%layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4" [../src/hls/cnn.cpp:180]   --->   Operation 480 'load' 'layer_12_weights_load_4' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_65 : Operation 481 [4/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:180]   --->   Operation 481 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 482 [1/1] (0.87ns)   --->   "%add_ln180 = add i5 %i_2_cast21, i5 20" [../src/hls/cnn.cpp:180]   --->   Operation 482 'add' 'add_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i5 %add_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 483 'zext' 'zext_ln180_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 484 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_5 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_4" [../src/hls/cnn.cpp:180]   --->   Operation 484 'getelementptr' 'layer_12_weights_addr_5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 485 [2/2] (1.35ns)   --->   "%layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5" [../src/hls/cnn.cpp:180]   --->   Operation 485 'load' 'layer_12_weights_load_5' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_65 : Operation 486 [1/1] (0.88ns)   --->   "%switch_ln183 = switch i2 %empty_75, void %branch3, i2 0, void %.split4..split424_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [../src/hls/cnn.cpp:183]   --->   Operation 486 'switch' 'switch_ln183' <Predicate = (!icmp_ln176)> <Delay = 0.88>

State 66 <SV = 48> <Delay = 6.02>
ST_66 : Operation 487 [4/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 487 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 488 [1/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:180]   --->   Operation 488 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 489 [2/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:180]   --->   Operation 489 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 490 [3/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:180]   --->   Operation 490 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 491 [1/2] (1.35ns)   --->   "%layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5" [../src/hls/cnn.cpp:180]   --->   Operation 491 'load' 'layer_12_weights_load_5' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_66 : Operation 492 [4/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:180]   --->   Operation 492 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i4 %or_ln" [../src/hls/cnn.cpp:180]   --->   Operation 493 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_66 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i5 %sext_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 494 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_66 : Operation 495 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_6 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_5" [../src/hls/cnn.cpp:180]   --->   Operation 495 'getelementptr' 'layer_12_weights_addr_6' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_66 : Operation 496 [2/2] (1.35ns)   --->   "%layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6" [../src/hls/cnn.cpp:180]   --->   Operation 496 'load' 'layer_12_weights_load_6' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 67 <SV = 49> <Delay = 6.02>
ST_67 : Operation 497 [3/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 497 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 498 [1/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:180]   --->   Operation 498 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 499 [2/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:180]   --->   Operation 499 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 500 [3/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:180]   --->   Operation 500 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 501 [1/2] (1.35ns)   --->   "%layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6" [../src/hls/cnn.cpp:180]   --->   Operation 501 'load' 'layer_12_weights_load_6' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_67 : Operation 502 [4/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:180]   --->   Operation 502 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln180_2 = sext i3 %xor_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 503 'sext' 'sext_ln180_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_67 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i5 %sext_ln180_2" [../src/hls/cnn.cpp:180]   --->   Operation 504 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_67 : Operation 505 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_7 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_6" [../src/hls/cnn.cpp:180]   --->   Operation 505 'getelementptr' 'layer_12_weights_addr_7' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_67 : Operation 506 [2/2] (1.35ns)   --->   "%layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7" [../src/hls/cnn.cpp:180]   --->   Operation 506 'load' 'layer_12_weights_load_7' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 68 <SV = 50> <Delay = 6.02>
ST_68 : Operation 507 [2/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 507 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 508 [1/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:180]   --->   Operation 508 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 509 [2/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:180]   --->   Operation 509 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 510 [3/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:180]   --->   Operation 510 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 511 [1/2] (1.35ns)   --->   "%layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7" [../src/hls/cnn.cpp:180]   --->   Operation 511 'load' 'layer_12_weights_load_7' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_68 : Operation 512 [4/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:180]   --->   Operation 512 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 513 [1/1] (0.00ns)   --->   "%or_ln180_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 4, i3 %i_2" [../src/hls/cnn.cpp:180]   --->   Operation 513 'bitconcatenate' 'or_ln180_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_68 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln180_7 = zext i6 %or_ln180_3" [../src/hls/cnn.cpp:180]   --->   Operation 514 'zext' 'zext_ln180_7' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_68 : Operation 515 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_8 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_7" [../src/hls/cnn.cpp:180]   --->   Operation 515 'getelementptr' 'layer_12_weights_addr_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_68 : Operation 516 [2/2] (1.35ns)   --->   "%layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8" [../src/hls/cnn.cpp:180]   --->   Operation 516 'load' 'layer_12_weights_load_8' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 69 <SV = 51> <Delay = 6.02>
ST_69 : Operation 517 [1/1] (0.00ns)   --->   "%i_2_cast4 = zext i3 %i_2" [../src/hls/cnn.cpp:176]   --->   Operation 517 'zext' 'i_2_cast4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_69 : Operation 518 [1/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 518 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 519 [1/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:180]   --->   Operation 519 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 520 [2/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:180]   --->   Operation 520 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 521 [3/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:180]   --->   Operation 521 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 522 [1/2] (1.35ns)   --->   "%layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8" [../src/hls/cnn.cpp:180]   --->   Operation 522 'load' 'layer_12_weights_load_8' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_69 : Operation 523 [4/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:180]   --->   Operation 523 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 524 [1/1] (0.88ns)   --->   "%add_ln180_1 = add i6 %i_2_cast4, i6 36" [../src/hls/cnn.cpp:180]   --->   Operation 524 'add' 'add_ln180_1' <Predicate = (!icmp_ln176)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln180_8 = zext i6 %add_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 525 'zext' 'zext_ln180_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_69 : Operation 526 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_9 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_8" [../src/hls/cnn.cpp:180]   --->   Operation 526 'getelementptr' 'layer_12_weights_addr_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_69 : Operation 527 [2/2] (1.35ns)   --->   "%layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9" [../src/hls/cnn.cpp:180]   --->   Operation 527 'load' 'layer_12_weights_load_9' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 70 <SV = 52> <Delay = 6.02>
ST_70 : Operation 528 [1/1] (0.74ns)   --->   "%add_ln176 = add i3 %i_2, i3 1" [../src/hls/cnn.cpp:176]   --->   Operation 528 'add' 'add_ln176' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 529 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 529 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 530 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 530 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 531 [5/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 531 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 532 [1/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:180]   --->   Operation 532 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 533 [2/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:180]   --->   Operation 533 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 534 [3/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:180]   --->   Operation 534 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 535 [1/2] (1.35ns)   --->   "%layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9" [../src/hls/cnn.cpp:180]   --->   Operation 535 'load' 'layer_12_weights_load_9' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_70 : Operation 536 [4/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:180]   --->   Operation 536 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln180_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %i_2" [../src/hls/cnn.cpp:180]   --->   Operation 537 'bitconcatenate' 'or_ln180_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_70 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln180_9 = zext i6 %or_ln180_4" [../src/hls/cnn.cpp:180]   --->   Operation 538 'zext' 'zext_ln180_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_70 : Operation 539 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_10 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_9" [../src/hls/cnn.cpp:180]   --->   Operation 539 'getelementptr' 'layer_12_weights_addr_10' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_70 : Operation 540 [2/2] (1.35ns)   --->   "%layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10" [../src/hls/cnn.cpp:180]   --->   Operation 540 'load' 'layer_12_weights_load_10' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 71 <SV = 53> <Delay = 6.02>
ST_71 : Operation 541 [4/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 541 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 542 [1/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:180]   --->   Operation 542 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 543 [2/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:180]   --->   Operation 543 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 544 [3/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:180]   --->   Operation 544 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 545 [1/2] (1.35ns)   --->   "%layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10" [../src/hls/cnn.cpp:180]   --->   Operation 545 'load' 'layer_12_weights_load_10' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_71 : Operation 546 [4/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:180]   --->   Operation 546 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 547 [1/1] (0.88ns)   --->   "%add_ln180_2 = add i6 %i_2_cast4, i6 44" [../src/hls/cnn.cpp:180]   --->   Operation 547 'add' 'add_ln180_2' <Predicate = (!icmp_ln176)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln180_10 = zext i6 %add_ln180_2" [../src/hls/cnn.cpp:180]   --->   Operation 548 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_71 : Operation 549 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_11 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_10" [../src/hls/cnn.cpp:180]   --->   Operation 549 'getelementptr' 'layer_12_weights_addr_11' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_71 : Operation 550 [2/2] (1.35ns)   --->   "%layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11" [../src/hls/cnn.cpp:180]   --->   Operation 550 'load' 'layer_12_weights_load_11' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 72 <SV = 54> <Delay = 6.02>
ST_72 : Operation 551 [3/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 551 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 552 [1/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:180]   --->   Operation 552 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 553 [2/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:180]   --->   Operation 553 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 554 [3/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:180]   --->   Operation 554 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 555 [1/2] (1.35ns)   --->   "%layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11" [../src/hls/cnn.cpp:180]   --->   Operation 555 'load' 'layer_12_weights_load_11' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_72 : Operation 556 [4/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:180]   --->   Operation 556 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln180_3 = sext i5 %or_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 557 'sext' 'sext_ln180_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_72 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln180_11 = zext i6 %sext_ln180_3" [../src/hls/cnn.cpp:180]   --->   Operation 558 'zext' 'zext_ln180_11' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_72 : Operation 559 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_12 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_11" [../src/hls/cnn.cpp:180]   --->   Operation 559 'getelementptr' 'layer_12_weights_addr_12' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_72 : Operation 560 [2/2] (1.35ns)   --->   "%layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12" [../src/hls/cnn.cpp:180]   --->   Operation 560 'load' 'layer_12_weights_load_12' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 73 <SV = 55> <Delay = 6.02>
ST_73 : Operation 561 [2/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 561 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 562 [1/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:180]   --->   Operation 562 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 563 [2/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:180]   --->   Operation 563 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 564 [3/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:180]   --->   Operation 564 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 565 [1/2] (1.35ns)   --->   "%layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12" [../src/hls/cnn.cpp:180]   --->   Operation 565 'load' 'layer_12_weights_load_12' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_73 : Operation 566 [4/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:180]   --->   Operation 566 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln180_4 = sext i5 %add_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 567 'sext' 'sext_ln180_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_73 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln180_12 = zext i6 %sext_ln180_4" [../src/hls/cnn.cpp:180]   --->   Operation 568 'zext' 'zext_ln180_12' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_73 : Operation 569 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_13 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_12" [../src/hls/cnn.cpp:180]   --->   Operation 569 'getelementptr' 'layer_12_weights_addr_13' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_73 : Operation 570 [2/2] (1.35ns)   --->   "%layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13" [../src/hls/cnn.cpp:180]   --->   Operation 570 'load' 'layer_12_weights_load_13' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 74 <SV = 56> <Delay = 6.02>
ST_74 : Operation 571 [1/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 571 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 572 [1/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:180]   --->   Operation 572 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 573 [2/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:180]   --->   Operation 573 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 574 [3/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:180]   --->   Operation 574 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 575 [1/2] (1.35ns)   --->   "%layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13" [../src/hls/cnn.cpp:180]   --->   Operation 575 'load' 'layer_12_weights_load_13' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_74 : Operation 576 [4/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:180]   --->   Operation 576 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln180_5 = sext i4 %or_ln" [../src/hls/cnn.cpp:180]   --->   Operation 577 'sext' 'sext_ln180_5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_74 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln180_13 = zext i6 %sext_ln180_5" [../src/hls/cnn.cpp:180]   --->   Operation 578 'zext' 'zext_ln180_13' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_74 : Operation 579 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_14 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_13" [../src/hls/cnn.cpp:180]   --->   Operation 579 'getelementptr' 'layer_12_weights_addr_14' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_74 : Operation 580 [2/2] (1.35ns)   --->   "%layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14" [../src/hls/cnn.cpp:180]   --->   Operation 580 'load' 'layer_12_weights_load_14' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 75 <SV = 57> <Delay = 6.02>
ST_75 : Operation 581 [5/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 581 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 582 [1/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:180]   --->   Operation 582 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 583 [2/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:180]   --->   Operation 583 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 584 [3/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:180]   --->   Operation 584 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 585 [1/2] (1.35ns)   --->   "%layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14" [../src/hls/cnn.cpp:180]   --->   Operation 585 'load' 'layer_12_weights_load_14' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_75 : Operation 586 [4/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:180]   --->   Operation 586 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln180_6 = sext i3 %xor_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 587 'sext' 'sext_ln180_6' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_75 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln180_14 = zext i6 %sext_ln180_6" [../src/hls/cnn.cpp:180]   --->   Operation 588 'zext' 'zext_ln180_14' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_75 : Operation 589 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_15 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_14" [../src/hls/cnn.cpp:180]   --->   Operation 589 'getelementptr' 'layer_12_weights_addr_15' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_75 : Operation 590 [2/2] (1.35ns)   --->   "%layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15" [../src/hls/cnn.cpp:180]   --->   Operation 590 'load' 'layer_12_weights_load_15' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 76 <SV = 58> <Delay = 6.02>
ST_76 : Operation 591 [4/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 591 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 592 [1/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:180]   --->   Operation 592 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 593 [2/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:180]   --->   Operation 593 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 594 [3/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:180]   --->   Operation 594 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 595 [1/2] (1.35ns)   --->   "%layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15" [../src/hls/cnn.cpp:180]   --->   Operation 595 'load' 'layer_12_weights_load_15' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_76 : Operation 596 [4/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:180]   --->   Operation 596 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 59> <Delay = 6.01>
ST_77 : Operation 597 [3/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 597 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 598 [1/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:180]   --->   Operation 598 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 599 [2/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:180]   --->   Operation 599 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 600 [3/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:180]   --->   Operation 600 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 60> <Delay = 6.01>
ST_78 : Operation 601 [2/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 601 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 602 [1/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:180]   --->   Operation 602 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 603 [2/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:180]   --->   Operation 603 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 61> <Delay = 6.01>
ST_79 : Operation 604 [1/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 604 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 605 [1/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:180]   --->   Operation 605 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 62> <Delay = 6.01>
ST_80 : Operation 606 [5/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 606 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 63> <Delay = 6.01>
ST_81 : Operation 607 [4/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 607 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 64> <Delay = 6.01>
ST_82 : Operation 608 [3/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 608 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 65> <Delay = 6.01>
ST_83 : Operation 609 [2/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 609 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 66> <Delay = 6.01>
ST_84 : Operation 610 [1/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 610 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 67> <Delay = 6.01>
ST_85 : Operation 611 [5/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 611 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 68> <Delay = 6.01>
ST_86 : Operation 612 [4/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 612 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 69> <Delay = 6.01>
ST_87 : Operation 613 [3/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 613 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 70> <Delay = 6.01>
ST_88 : Operation 614 [2/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 614 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 71> <Delay = 6.01>
ST_89 : Operation 615 [1/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 615 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 72> <Delay = 6.01>
ST_90 : Operation 616 [5/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 616 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 73> <Delay = 6.01>
ST_91 : Operation 617 [4/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 617 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 74> <Delay = 6.01>
ST_92 : Operation 618 [3/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 618 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 75> <Delay = 6.01>
ST_93 : Operation 619 [2/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 619 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 76> <Delay = 6.01>
ST_94 : Operation 620 [1/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 620 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 77> <Delay = 6.01>
ST_95 : Operation 621 [5/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 621 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 78> <Delay = 6.01>
ST_96 : Operation 622 [4/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 622 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 79> <Delay = 6.01>
ST_97 : Operation 623 [3/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 623 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 80> <Delay = 6.01>
ST_98 : Operation 624 [2/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 624 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 81> <Delay = 6.01>
ST_99 : Operation 625 [1/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 625 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 82> <Delay = 6.01>
ST_100 : Operation 626 [5/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 626 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 83> <Delay = 6.01>
ST_101 : Operation 627 [4/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 627 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 84> <Delay = 6.01>
ST_102 : Operation 628 [3/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 628 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 85> <Delay = 6.01>
ST_103 : Operation 629 [2/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 629 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 86> <Delay = 6.01>
ST_104 : Operation 630 [1/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 630 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 87> <Delay = 6.01>
ST_105 : Operation 631 [5/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 631 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 88> <Delay = 6.01>
ST_106 : Operation 632 [4/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 632 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 89> <Delay = 6.01>
ST_107 : Operation 633 [3/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 633 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 90> <Delay = 6.01>
ST_108 : Operation 634 [2/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 634 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 91> <Delay = 6.01>
ST_109 : Operation 635 [1/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 635 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 92> <Delay = 6.01>
ST_110 : Operation 636 [5/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 636 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 93> <Delay = 6.01>
ST_111 : Operation 637 [4/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 637 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 94> <Delay = 6.01>
ST_112 : Operation 638 [3/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 638 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 95> <Delay = 6.01>
ST_113 : Operation 639 [2/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 639 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 96> <Delay = 6.01>
ST_114 : Operation 640 [1/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 640 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 97> <Delay = 6.01>
ST_115 : Operation 641 [5/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 641 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 98> <Delay = 6.01>
ST_116 : Operation 642 [4/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 642 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 99> <Delay = 6.01>
ST_117 : Operation 643 [3/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 643 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 100> <Delay = 6.01>
ST_118 : Operation 644 [2/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 644 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 101> <Delay = 6.01>
ST_119 : Operation 645 [1/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 645 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 102> <Delay = 6.01>
ST_120 : Operation 646 [5/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 646 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 103> <Delay = 6.01>
ST_121 : Operation 647 [4/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 647 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 104> <Delay = 6.01>
ST_122 : Operation 648 [3/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 648 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 105> <Delay = 6.01>
ST_123 : Operation 649 [2/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 649 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 106> <Delay = 6.01>
ST_124 : Operation 650 [1/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 650 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 107> <Delay = 6.01>
ST_125 : Operation 651 [5/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 651 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 108> <Delay = 6.01>
ST_126 : Operation 652 [4/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 652 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 109> <Delay = 6.01>
ST_127 : Operation 653 [3/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 653 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 110> <Delay = 6.01>
ST_128 : Operation 654 [2/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 654 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 111> <Delay = 6.01>
ST_129 : Operation 655 [1/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 655 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 112> <Delay = 6.01>
ST_130 : Operation 656 [5/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 656 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 113> <Delay = 6.01>
ST_131 : Operation 657 [4/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 657 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 114> <Delay = 6.01>
ST_132 : Operation 658 [3/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 658 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 115> <Delay = 6.01>
ST_133 : Operation 659 [2/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 659 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 116> <Delay = 6.01>
ST_134 : Operation 660 [1/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 660 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 117> <Delay = 6.01>
ST_135 : Operation 661 [5/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 661 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 118> <Delay = 6.01>
ST_136 : Operation 662 [4/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 662 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 119> <Delay = 6.01>
ST_137 : Operation 663 [3/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 663 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 120> <Delay = 6.01>
ST_138 : Operation 664 [2/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 664 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 121> <Delay = 6.01>
ST_139 : Operation 665 [1/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 665 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 122> <Delay = 6.01>
ST_140 : Operation 666 [5/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 666 'fadd' 'add10_i_14' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 123> <Delay = 6.01>
ST_141 : Operation 667 [4/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 667 'fadd' 'add10_i_14' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 124> <Delay = 6.01>
ST_142 : Operation 668 [3/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 668 'fadd' 'add10_i_14' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 125> <Delay = 6.01>
ST_143 : Operation 669 [2/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 669 'fadd' 'add10_i_14' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 126> <Delay = 6.01>
ST_144 : Operation 670 [1/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 670 'fadd' 'add10_i_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 127> <Delay = 6.62>
ST_145 : Operation 671 [1/1] (0.60ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0151929, i32 0.00234322, i32 -0.0215879, i32 0.0331804, i2 %empty_75" [../src/hls/cnn.cpp:183]   --->   Operation 671 'mux' 'tmp_s' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 672 [5/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 672 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 128> <Delay = 6.01>
ST_146 : Operation 673 [4/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 673 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 129> <Delay = 6.01>
ST_147 : Operation 674 [3/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 674 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 130> <Delay = 6.01>
ST_148 : Operation 675 [2/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 675 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 131> <Delay = 6.50>
ST_149 : Operation 676 [1/1] (0.00ns)   --->   "%specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/hls/cnn.cpp:176]   --->   Operation 676 'specloopname' 'specloopname_ln176' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 677 [1/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 677 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 678 [1/1] (0.48ns)   --->   "%store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3_3" [../src/hls/cnn.cpp:183]   --->   Operation 678 'store' 'store_ln183' <Predicate = (empty_75 == 2)> <Delay = 0.48>
ST_149 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.split424" [../src/hls/cnn.cpp:183]   --->   Operation 679 'br' 'br_ln183' <Predicate = (empty_75 == 2)> <Delay = 0.00>
ST_149 : Operation 680 [1/1] (0.48ns)   --->   "%store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3_1" [../src/hls/cnn.cpp:183]   --->   Operation 680 'store' 'store_ln183' <Predicate = (empty_75 == 1)> <Delay = 0.48>
ST_149 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.split424" [../src/hls/cnn.cpp:183]   --->   Operation 681 'br' 'br_ln183' <Predicate = (empty_75 == 1)> <Delay = 0.00>
ST_149 : Operation 682 [1/1] (0.48ns)   --->   "%store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3" [../src/hls/cnn.cpp:183]   --->   Operation 682 'store' 'store_ln183' <Predicate = (empty_75 == 0)> <Delay = 0.48>
ST_149 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.split424" [../src/hls/cnn.cpp:183]   --->   Operation 683 'br' 'br_ln183' <Predicate = (empty_75 == 0)> <Delay = 0.00>
ST_149 : Operation 684 [1/1] (0.48ns)   --->   "%store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3_2" [../src/hls/cnn.cpp:183]   --->   Operation 684 'store' 'store_ln183' <Predicate = (empty_75 == 3)> <Delay = 0.48>
ST_149 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.split424" [../src/hls/cnn.cpp:183]   --->   Operation 685 'br' 'br_ln183' <Predicate = (empty_75 == 3)> <Delay = 0.00>

State 150 <SV = 53> <Delay = 0.48>
ST_150 : Operation 686 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit"   --->   Operation 686 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 151 <SV = 54> <Delay = 0.74>
ST_151 : Operation 687 [1/1] (0.00ns)   --->   "%i_3 = phi i3 %add_ln299, void %.split, i3 0, void %_Z5densePfPKiPKfS3_S_.exit.preheader" [../src/hls/cnn.cpp:299]   --->   Operation 687 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 688 [1/1] (0.74ns)   --->   "%add_ln299 = add i3 %i_3, i3 1" [../src/hls/cnn.cpp:299]   --->   Operation 688 'add' 'add_ln299' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 689 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 689 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 690 [1/1] (0.69ns)   --->   "%icmp_ln299 = icmp_eq  i3 %i_3, i3 4" [../src/hls/cnn.cpp:299]   --->   Operation 690 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 691 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 691 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 692 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299, void %.split, void" [../src/hls/cnn.cpp:299]   --->   Operation 692 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i3 %i_3" [../src/hls/cnn.cpp:301]   --->   Operation 693 'trunc' 'trunc_ln301' <Predicate = (!icmp_ln299)> <Delay = 0.00>

State 152 <SV = 55> <Delay = 0.60>
ST_152 : Operation 694 [1/1] (0.00ns)   --->   "%layer_12_output_3_load_1 = load i32 %layer_12_output_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 694 'load' 'layer_12_output_3_load_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_152 : Operation 695 [1/1] (0.00ns)   --->   "%layer_12_output_3_1_load_1 = load i32 %layer_12_output_3_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 695 'load' 'layer_12_output_3_1_load_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_152 : Operation 696 [1/1] (0.00ns)   --->   "%layer_12_output_3_3_load_1 = load i32 %layer_12_output_3_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 696 'load' 'layer_12_output_3_3_load_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_152 : Operation 697 [1/1] (0.00ns)   --->   "%layer_12_output_3_2_load = load i32 %layer_12_output_3_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 697 'load' 'layer_12_output_3_2_load' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_152 : Operation 698 [1/1] (0.60ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load_1, i32 %layer_12_output_3_1_load_1, i32 %layer_12_output_3_3_load_1, i32 %layer_12_output_3_2_load, i2 %trunc_ln301" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 698 'mux' 'tmp_33' <Predicate = (!icmp_ln299)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 699 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %tmp_33" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 699 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_152 : Operation 700 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 700 'write' 'write_ln174' <Predicate = (!icmp_ln299)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 153 <SV = 56> <Delay = 0.00>
ST_153 : Operation 701 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/hls/cnn.cpp:299]   --->   Operation 701 'specloopname' 'specloopname_ln299' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_153 : Operation 702 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 702 'write' 'write_ln174' <Predicate = (!icmp_ln299)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_153 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit"   --->   Operation 703 'br' 'br_ln0' <Predicate = (!icmp_ln299)> <Delay = 0.00>

State 154 <SV = 55> <Delay = 0.00>
ST_154 : Operation 704 [1/1] (0.00ns)   --->   "%ret_ln304 = ret" [../src/hls/cnn.cpp:304]   --->   Operation 704 'ret' 'ret_ln304' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:200) with incoming values : ('add_ln200', ../src/hls/cnn.cpp:200) [47]  (0.489 ns)

 <State 2>: 0.962ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:200) with incoming values : ('add_ln200', ../src/hls/cnn.cpp:200) [47]  (0 ns)
	'add' operation ('add_ln200', ../src/hls/cnn.cpp:200) [48]  (0.962 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:203) [57]  (6.67 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:203) [57]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:203) [57]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:203) [57]  (6.67 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('image_input_addr', ../src/hls/cnn.cpp:203) [58]  (0 ns)
	'store' operation ('store_ln203', ../src/hls/cnn.cpp:203) of variable 'conv', ../src/hls/cnn.cpp:203 on array 'image_input', ../src/hls/cnn.cpp:197 [59]  (1.35 ns)

 <State 8>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:31) with incoming values : ('add_ln31', ../src/hls/cnn.cpp:31) [64]  (0.489 ns)

 <State 9>: 4.16ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:31) with incoming values : ('select_ln31_2', ../src/hls/cnn.cpp:31) [65]  (0 ns)
	'add' operation ('add_ln31_1', ../src/hls/cnn.cpp:31) [80]  (0.887 ns)
	'sub' operation ('p_mid1', ../src/hls/cnn.cpp:31) [84]  (0.962 ns)
	'select' operation ('select_ln31_1', ../src/hls/cnn.cpp:31) [85]  (0 ns)
	'add' operation ('empty_42', ../src/hls/cnn.cpp:31) [90]  (0.962 ns)
	'getelementptr' operation ('image_input_addr_1', ../src/hls/cnn.cpp:37) [92]  (0 ns)
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:197 [93]  (1.35 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:197 [93]  (1.35 ns)

 <State 11>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 13>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 14>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 15>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 16>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 17>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 18>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 19>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 20>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln37', ../src/hls/cnn.cpp:37) of variable 'conv12_i', ../src/hls/cnn.cpp:37 on array 'image_input', ../src/hls/cnn.cpp:197 [95]  (1.35 ns)

 <State 22>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_43') with incoming values : ('empty_44') [101]  (0.489 ns)

 <State 23>: 2.23ns
The critical path consists of the following:
	'phi' operation ('empty_43') with incoming values : ('empty_44') [101]  (0 ns)
	'getelementptr' operation ('layer_2_output_addr') [109]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'layer_2_output', ../src/hls/cnn.cpp:212 [110]  (1.35 ns)
	blocking operation 0.881 ns on control path)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_46') with incoming values : ('empty_47') [116]  (0.489 ns)

 <State 26>: 2.22ns
The critical path consists of the following:
	'phi' operation ('empty_46') with incoming values : ('empty_47') [116]  (0 ns)
	'getelementptr' operation ('layer_3_output_addr') [124]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'layer_3_output', ../src/hls/cnn.cpp:221 [125]  (1.35 ns)
	blocking operation 0.865 ns on control path)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_49') with incoming values : ('empty_50') [131]  (0.489 ns)

 <State 29>: 2.22ns
The critical path consists of the following:
	'phi' operation ('empty_49') with incoming values : ('empty_50') [131]  (0 ns)
	'getelementptr' operation ('layer_4_output_addr') [139]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'layer_4_output', ../src/hls/cnn.cpp:228 [140]  (1.35 ns)
	blocking operation 0.865 ns on control path)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_52') with incoming values : ('empty_53') [146]  (0.489 ns)

 <State 32>: 2.21ns
The critical path consists of the following:
	'phi' operation ('empty_52') with incoming values : ('empty_53') [146]  (0 ns)
	'getelementptr' operation ('layer_5_output_addr') [154]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'layer_5_output', ../src/hls/cnn.cpp:237 [155]  (1.35 ns)
	blocking operation 0.862 ns on control path)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_55') with incoming values : ('empty_56') [161]  (0.489 ns)

 <State 35>: 2.21ns
The critical path consists of the following:
	'phi' operation ('empty_55') with incoming values : ('empty_56') [161]  (0 ns)
	'getelementptr' operation ('layer_6_output_addr') [169]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'layer_6_output', ../src/hls/cnn.cpp:244 [170]  (1.35 ns)
	blocking operation 0.861 ns on control path)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_58') with incoming values : ('empty_59') [176]  (0.489 ns)

 <State 38>: 2.21ns
The critical path consists of the following:
	'phi' operation ('empty_58') with incoming values : ('empty_59') [176]  (0 ns)
	'getelementptr' operation ('layer_7_output_addr') [184]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'layer_7_output', ../src/hls/cnn.cpp:253 [185]  (1.35 ns)
	blocking operation 0.859 ns on control path)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_61') with incoming values : ('empty_62') [191]  (0.489 ns)

 <State 41>: 2.21ns
The critical path consists of the following:
	'phi' operation ('empty_61') with incoming values : ('empty_62') [191]  (0 ns)
	'getelementptr' operation ('layer_9_output_addr') [199]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'layer_9_output', ../src/hls/cnn.cpp:263 [200]  (1.35 ns)
	blocking operation 0.863 ns on control path)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_64') with incoming values : ('empty_65') [206]  (0.489 ns)

 <State 44>: 2.22ns
The critical path consists of the following:
	'phi' operation ('empty_64') with incoming values : ('empty_65') [206]  (0 ns)
	'getelementptr' operation ('layer_10_output_addr') [214]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'layer_10_output', ../src/hls/cnn.cpp:271 [215]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_67') with incoming values : ('empty_68') [221]  (0.489 ns)

 <State 47>: 1.67ns
The critical path consists of the following:
	'phi' operation ('empty_67') with incoming values : ('empty_68') [221]  (0 ns)
	'add' operation ('empty_68') [222]  (0.878 ns)
	blocking operation 0.789 ns on control path)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_70') with incoming values : ('empty_71') [240]  (0.489 ns)

 <State 50>: 0.884ns
The critical path consists of the following:
	'phi' operation ('empty_70') with incoming values : ('empty_71') [240]  (0 ns)
	blocking operation 0.884 ns on control path)

 <State 51>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('layer_11_output_addr_1', ../src/hls/cnn.cpp:180) [272]  (0 ns)
	'load' operation ('layer_11_output_load', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:280 [273]  (0.79 ns)

 <State 52>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:280 [273]  (0.79 ns)

 <State 53>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_2', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:280 [277]  (0.79 ns)

 <State 54>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_4', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:280 [281]  (0.79 ns)

 <State 55>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_6', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:280 [285]  (0.79 ns)

 <State 56>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_8', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:280 [289]  (0.79 ns)

 <State 57>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_10', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:280 [293]  (0.79 ns)

 <State 58>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_12', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:280 [297]  (0.79 ns)

 <State 59>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_14', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:280 [301]  (0.79 ns)

 <State 60>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:176) with incoming values : ('add_ln176', ../src/hls/cnn.cpp:176) [310]  (0 ns)
	'getelementptr' operation ('layer_12_weights_addr', ../src/hls/cnn.cpp:180) [327]  (0 ns)
	'load' operation ('layer_12_weights_load', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [328]  (1.35 ns)

 <State 61>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [328]  (1.35 ns)
	'fmul' operation ('mul7_i', ../src/hls/cnn.cpp:180) [329]  (4.67 ns)

 <State 62>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_1', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [334]  (1.35 ns)
	'fmul' operation ('mul7_i_1', ../src/hls/cnn.cpp:180) [335]  (4.67 ns)

 <State 63>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_2', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [340]  (1.35 ns)
	'fmul' operation ('mul7_i_2', ../src/hls/cnn.cpp:180) [341]  (4.67 ns)

 <State 64>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_3', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [346]  (1.35 ns)
	'fmul' operation ('mul7_i_3', ../src/hls/cnn.cpp:180) [347]  (4.67 ns)

 <State 65>: 6.62ns
The critical path consists of the following:
	'load' operation ('layer_12_output_3_load', ../src/hls/cnn.cpp:180) on local variable 'layer_12_output[3]' [317]  (0 ns)
	'mux' operation ('tmp', ../src/hls/cnn.cpp:180) [326]  (0.605 ns)
	'fadd' operation ('add10_i', ../src/hls/cnn.cpp:180) [330]  (6.02 ns)

 <State 66>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_5', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [358]  (1.35 ns)
	'fmul' operation ('mul7_i_5', ../src/hls/cnn.cpp:180) [359]  (4.67 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_6', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [364]  (1.35 ns)
	'fmul' operation ('mul7_i_6', ../src/hls/cnn.cpp:180) [365]  (4.67 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_7', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [370]  (1.35 ns)
	'fmul' operation ('mul7_i_7', ../src/hls/cnn.cpp:180) [371]  (4.67 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_8', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [376]  (1.35 ns)
	'fmul' operation ('mul7_i_8', ../src/hls/cnn.cpp:180) [377]  (4.67 ns)

 <State 70>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_9', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [382]  (1.35 ns)
	'fmul' operation ('mul7_i_9', ../src/hls/cnn.cpp:180) [383]  (4.67 ns)

 <State 71>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_10', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [388]  (1.35 ns)
	'fmul' operation ('mul7_i_s', ../src/hls/cnn.cpp:180) [389]  (4.67 ns)

 <State 72>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_11', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [394]  (1.35 ns)
	'fmul' operation ('mul7_i_10', ../src/hls/cnn.cpp:180) [395]  (4.67 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_12', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [400]  (1.35 ns)
	'fmul' operation ('mul7_i_11', ../src/hls/cnn.cpp:180) [401]  (4.67 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_13', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [406]  (1.35 ns)
	'fmul' operation ('mul7_i_12', ../src/hls/cnn.cpp:180) [407]  (4.67 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_14', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [412]  (1.35 ns)
	'fmul' operation ('mul7_i_13', ../src/hls/cnn.cpp:180) [413]  (4.67 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_15', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [418]  (1.35 ns)
	'fmul' operation ('mul7_i_14', ../src/hls/cnn.cpp:180) [419]  (4.67 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:180) [342]  (6.02 ns)

 <State 78>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:180) [342]  (6.02 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:180) [342]  (6.02 ns)

 <State 80>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [348]  (6.02 ns)

 <State 81>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [348]  (6.02 ns)

 <State 82>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [348]  (6.02 ns)

 <State 83>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [348]  (6.02 ns)

 <State 84>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [348]  (6.02 ns)

 <State 85>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [354]  (6.02 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [354]  (6.02 ns)

 <State 87>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [354]  (6.02 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [354]  (6.02 ns)

 <State 89>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [354]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [360]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [360]  (6.02 ns)

 <State 92>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [360]  (6.02 ns)

 <State 93>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [360]  (6.02 ns)

 <State 94>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [360]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [366]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [366]  (6.02 ns)

 <State 97>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [366]  (6.02 ns)

 <State 98>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [366]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [366]  (6.02 ns)

 <State 100>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [372]  (6.02 ns)

 <State 101>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [372]  (6.02 ns)

 <State 102>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [372]  (6.02 ns)

 <State 103>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [372]  (6.02 ns)

 <State 104>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [372]  (6.02 ns)

 <State 105>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [378]  (6.02 ns)

 <State 106>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [378]  (6.02 ns)

 <State 107>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [378]  (6.02 ns)

 <State 108>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [378]  (6.02 ns)

 <State 109>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [378]  (6.02 ns)

 <State 110>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [384]  (6.02 ns)

 <State 111>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [384]  (6.02 ns)

 <State 112>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [384]  (6.02 ns)

 <State 113>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [384]  (6.02 ns)

 <State 114>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [384]  (6.02 ns)

 <State 115>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [390]  (6.02 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [390]  (6.02 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [390]  (6.02 ns)

 <State 118>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [390]  (6.02 ns)

 <State 119>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [390]  (6.02 ns)

 <State 120>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [396]  (6.02 ns)

 <State 121>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [396]  (6.02 ns)

 <State 122>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [396]  (6.02 ns)

 <State 123>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [396]  (6.02 ns)

 <State 124>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [396]  (6.02 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [402]  (6.02 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [402]  (6.02 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [402]  (6.02 ns)

 <State 128>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [402]  (6.02 ns)

 <State 129>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [402]  (6.02 ns)

 <State 130>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [408]  (6.02 ns)

 <State 131>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [408]  (6.02 ns)

 <State 132>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [408]  (6.02 ns)

 <State 133>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [408]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [408]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [414]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [414]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [414]  (6.02 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [414]  (6.02 ns)

 <State 139>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [414]  (6.02 ns)

 <State 140>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [420]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [420]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [420]  (6.02 ns)

 <State 143>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [420]  (6.02 ns)

 <State 144>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [420]  (6.02 ns)

 <State 145>: 6.62ns
The critical path consists of the following:
	'mux' operation ('tmp_s', ../src/hls/cnn.cpp:183) [421]  (0.605 ns)
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [422]  (6.02 ns)

 <State 146>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [422]  (6.02 ns)

 <State 147>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [422]  (6.02 ns)

 <State 148>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [422]  (6.02 ns)

 <State 149>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [422]  (6.02 ns)
	'store' operation ('store_ln183', ../src/hls/cnn.cpp:183) of variable 'layer_12_output[0]', ../src/hls/cnn.cpp:183 on local variable 'layer_12_output[3]' [425]  (0.489 ns)

 <State 150>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:299) with incoming values : ('add_ln299', ../src/hls/cnn.cpp:299) [441]  (0.489 ns)

 <State 151>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:299) with incoming values : ('add_ln299', ../src/hls/cnn.cpp:299) [441]  (0 ns)
	'add' operation ('add_ln299', ../src/hls/cnn.cpp:299) [442]  (0.746 ns)

 <State 152>: 0.605ns
The critical path consists of the following:
	'load' operation ('layer_12_output_3_load_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on local variable 'layer_12_output[3]' [448]  (0 ns)
	'mux' operation ('tmp_33', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [454]  (0.605 ns)

 <State 153>: 0ns
The critical path consists of the following:

 <State 154>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
