# RISC-V-Eklavya'23
---
##### The RISC-V CPU will be implemented with IMAF instruction extensions, and also verified using custom verification methods.

---
## Contributors
- [Saish Karole](https://github.com/saishock1504)
- [Atharva Kashalkar](https://github.com/RapidRoger18)

--- 
## Mentors 
- [Zain Siddavatam](https://github.com/SuperChamp234)
- [Chanchal Bahrani](https://github.com/Chanchal1010)
