/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [9:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_5z;
  reg [8:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[35] & in_data[44]);
  assign celloutsig_0_24z = ~(celloutsig_0_21z[6] & celloutsig_0_21z[6]);
  assign celloutsig_0_25z = ~(celloutsig_0_5z[2] & celloutsig_0_23z);
  assign celloutsig_0_2z = ~(in_data[32] & celloutsig_0_1z);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_3z[7]) & (celloutsig_1_4z[5] | in_data[103]));
  assign celloutsig_1_19z = ~((celloutsig_1_4z[2] | celloutsig_1_1z) & (celloutsig_1_6z[0] | celloutsig_1_10z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z[1] | celloutsig_0_6z[6]) & (celloutsig_0_1z | celloutsig_0_2z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[76] | celloutsig_0_0z));
  assign celloutsig_0_3z = in_data[24:20] & { in_data[77:74], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[133:130] & in_data[108:105];
  assign celloutsig_1_3z = { in_data[127:115], celloutsig_1_0z } & in_data[174:158];
  assign celloutsig_1_4z = in_data[188:182] & { celloutsig_1_3z[8:7], celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_3z } & celloutsig_0_6z[7:2];
  assign celloutsig_0_12z = { celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } & { celloutsig_0_11z[8:4], celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } & { celloutsig_0_7z[4:0], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z } & { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_21z = celloutsig_0_6z[7:0] & { celloutsig_0_11z[6:0], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_3z[1], celloutsig_0_12z } & { celloutsig_0_12z[3], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_40z = { celloutsig_0_13z[8], celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } > { celloutsig_0_6z[7:1], celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_39z };
  assign celloutsig_1_1z = { celloutsig_1_0z[3], celloutsig_1_0z } > in_data[104:100];
  assign celloutsig_1_8z = { celloutsig_1_3z[14:4], celloutsig_1_5z } > { celloutsig_1_4z[4:2], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z } > celloutsig_1_2z[4:2];
  assign celloutsig_0_9z = { in_data[78:69], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z } > { in_data[86:70], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_15z = { in_data[58:43], celloutsig_0_2z, celloutsig_0_4z } > { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_16z = { celloutsig_0_6z[4:0], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z } > { in_data[44:38], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_11z[15:6], celloutsig_0_9z } > { celloutsig_0_21z[6:5], celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_13z[8:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_16z } > { celloutsig_0_11z[18:5], celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_0_37z = celloutsig_0_12z % { 1'h1, celloutsig_0_3z };
  assign celloutsig_1_6z = celloutsig_1_3z[3:1] % { 1'h1, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_11z = { in_data[82:66], celloutsig_0_0z, celloutsig_0_8z } % { 1'h1, in_data[90:74], in_data[0] };
  assign celloutsig_0_39z = ~^ { celloutsig_0_37z[2:0], celloutsig_0_6z };
  assign celloutsig_0_4z = ~^ celloutsig_0_3z[3:1];
  assign celloutsig_1_5z = ~^ { celloutsig_1_2z[2], celloutsig_1_2z };
  assign celloutsig_1_14z = ~^ { in_data[179:166], celloutsig_1_3z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_6z[6:3], celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_41z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_41z = celloutsig_0_11z[16:7];
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_5z = in_data[12:9];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_6z = in_data[51:43];
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
