# RTL

# Simulation

# Verification
   1. Coverage Analysis - Code Coverage
   2.  System Verilog Methodology
   
      
   

# Linting

# Generate .lib file of flat design

# Generate a .db file of flat design

# Logic Synthesis
    inputs
    Process
    Optimizations
    Outputs
    Checks

# Floorplan
    inputs
    Process
    Optimizations
    Outputs
    Checks
    
# Powerplan
    inputs
    Process
    Optimizations
    Outputs
    Checks
    
# Placement
    inputs
    Process
    Optimizations
    Outputs
    Checks
    
# Clock Tree Synthesis

    inputs
    Process
    Optimizations
    Outputs
    Checks

# Routing

    inputs
    Process
    Optimizations
    Outputs
    Checks

# Static Timing Analysis
    inputs
    Process
    Optimizations
    Outputs
    Checks
