INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/new/ca6_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ca6_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sim_1/new/ca6_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ca6_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sim_1/new/ca6_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ca6_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sim_1/new/ca6_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ca6_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/new/ca6_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ca6_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/new/ca6_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ca6_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/new/ca6_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ca6_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/new/ca6_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ca6_top
