PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1       OR   F_CE:	 IX0.0,		link count = 1
 _f2_1      ARN   F_CE:	IB1,		link count = 2
 IB1					link count = 2
 IX0					link count = 3
 IX0.0					link count = 3
 iClock					link count = 5
 link count = 5
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 _f2_1      1   1
 IB1       -1   1
 IX0        0   1
 IX0.0      0   1
 iClock    -1   2
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1       OR   F_CE:	0x0(),	:iClock,
 _f2_1      ARN   F_CE:	0x0()	0x0(),	:iClock,
 IB1       INPW  ARITH:	_f2_1,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	_f1_1,
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    |	_f1_1:	1 inputs
	    +	_f2_1:	1 inputs
	    [	IB1:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
== Pass 4:
IB1:	0	_f2_1 +1 ==>> +1
IX0.0:	+1	_f1_1 +1 ==>> +1
== Init complete =======
