#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Sep 20 20:26:26 2018
# Process ID: 4032
# Current directory: F:/ax7010/2017/course_s1/11_linux_base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8956 F:\ax7010\2017\course_s1\11_linux_base\linux_base.xpr
# Log file: F:/ax7010/2017/course_s1/11_linux_base/vivado.log
# Journal file: F:/ax7010/2017/course_s1/11_linux_base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ax7010/2017/course_s1/11_linux_base/linux_base.xpr
INFO: [Project 1-313] Project file moved from 'F:/ax7020/2017/course_s1/11_linux_base' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ax7010/2017/course_s1/11_linux_base/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 885.469 ; gain = 159.934
update_compile_order -fileset sources_1
set_property part xc7z010clg400-1 [current_project]
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_dynclk_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_dynclk_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_btn_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_gpio_btn_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_led_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_gpio_led_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_vdma_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_vdma_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_processing_system7_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_processing_system7_0_100M_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_rst_processing_system7_0_100M_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_processing_system7_0_150M_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_rst_processing_system7_0_150M_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_v_axi4s_vid_out_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_v_axi4s_vid_out_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_v_tc_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_v_tc_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xlconcat_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_xlconcat_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_rgb2dvi_0_1' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_rgb2dvi_0_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_smc_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_smc_0' do not match.
* IP 'design_1_axi_smc_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_2' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_xbar_2' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_auto_pc_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {*}] -log ip_upgrade.log
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_axi_dynclk_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/aRst_n(rst) and /axi_dynclk_0_upgraded_ipi/LOCKED_O(undef)
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_btn_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_led_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_smc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_vdma_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_ps7_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_rgb2dvi_0_1 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0_upgraded_ipi/aRst_n(rst)
INFO: [IP_Flow 19-3420] Updated design_1_rst_processing_system7_0_100M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_rst_processing_system7_0_150M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_v_axi4s_vid_out_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_v_tc_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_xlconcat_0_0 to use current project options
Wrote  : <F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/ax7010/2017/course_s1/11_linux_base/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1077.070 ; gain = 165.863
f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_btn_0/design_1_axi_gpio_btn_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_led_0/design_1_axi_gpio_led_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_1/design_1_rgb2dvi_0_1.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_150M_0/design_1_rst_processing_system7_0_150M_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.xci f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
startgroup
1
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J128M16 HA-125}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
Wrote  : <F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_btn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/ax7010/2017/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Sep 20 20:30:05 2018] Launched design_1_axi_dynclk_0_0_synth_1, design_1_axi_gpio_btn_0_synth_1, design_1_axi_gpio_led_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_processing_system7_0_100M_0_synth_1, design_1_rst_processing_system7_0_150M_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_xlconcat_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_rgb2dvi_0_1_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dynclk_0_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
design_1_axi_gpio_btn_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_axi_gpio_btn_0_synth_1/runme.log
design_1_axi_gpio_led_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_axi_gpio_led_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_processing_system7_0_100M_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_rst_processing_system7_0_100M_0_synth_1/runme.log
design_1_rst_processing_system7_0_150M_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_rst_processing_system7_0_150M_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_xlconcat_0_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_xlconcat_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_rgb2dvi_0_1_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_rgb2dvi_0_1_synth_1/runme.log
design_1_xbar_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/synth_1/runme.log
[Thu Sep 20 20:30:07 2018] Launched impl_1...
Run output will be captured here: F:/ax7010/2017/course_s1/11_linux_base/linux_base.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:01:07 . Memory (MB): peak = 1304.375 ; gain = 224.668
0
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 08:25:39 2018...
