<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="I2C Raw Interrupt Status Register"><title>rp2040_pac::i2c0::ic_raw_intr_stat - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module ic_<wbr>raw_<wbr>intr_<wbr>stat</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>i2c0</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">i2c0</a></div><h1>Module <span>ic_raw_intr_stat</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#1-677">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>I2C Raw Interrupt Status Register</p>
<p>Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.IC_RAW_INTR_STAT_SPEC.html" title="struct rp2040_pac::i2c0::ic_raw_intr_stat::IC_RAW_INTR_STAT_SPEC">IC_<wbr>RAW_<wbr>INTR_<wbr>STAT_<wbr>SPEC</a></dt><dd>I2C Raw Interrupt Status Register</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.ACTIVITY_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::ACTIVITY_A">ACTIVITY_<wbr>A</a></dt><dd>This bit captures DW_apb_i2c activity and stays set until it is cleared. There are four ways to clear it: - Disabling the DW_apb_i2c - Reading the IC_CLR_ACTIVITY register - Reading the IC_CLR_INTR register - System reset Once this bit is set, it stays set unless one of the four methods is used to clear it. Even if the DW_apb_i2c module is idle, this bit remains set until cleared, indicating that there was activity on the bus.</dd><dt><a class="enum" href="enum.GEN_CALL_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::GEN_CALL_A">GEN_<wbr>CALL_<wbr>A</a></dt><dd>Set only when a General Call address is received and it is acknowledged. It stays set until it is cleared either by disabling DW_apb_i2c or when the CPU reads bit 0 of the IC_CLR_GEN_CALL register. DW_apb_i2c stores the received data in the Rx buffer.</dd><dt><a class="enum" href="enum.RD_REQ_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::RD_REQ_A">RD_<wbr>REQ_<wbr>A</a></dt><dd>This bit is set to 1 when DW_apb_i2c is acting as a slave and another I2C master is attempting to read data from DW_apb_i2c. The DW_apb_i2c holds the I2C bus in a wait state (SCL=0) until this interrupt is serviced, which means that the slave has been addressed by a remote master that is asking for data to be transferred. The processor must respond to this interrupt and then write the requested data to the IC_DATA_CMD register. This bit is set to 0 just after the processor reads the IC_CLR_RD_REQ register.</dd><dt><a class="enum" href="enum.RESTART_DET_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::RESTART_DET_A">RESTART_<wbr>DET_<wbr>A</a></dt><dd>Indicates whether a RESTART condition has occurred on the I2C interface when DW_apb_i2c is operating in Slave mode and the slave is being addressed. Enabled only when IC_SLV_RESTART_DET_EN=1.</dd><dt><a class="enum" href="enum.RX_DONE_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::RX_DONE_A">RX_<wbr>DONE_<wbr>A</a></dt><dd>When the DW_apb_i2c is acting as a slave-transmitter, this bit is set to 1 if the master does not acknowledge a transmitted byte. This occurs on the last byte of the transmission, indicating that the transmission is done.</dd><dt><a class="enum" href="enum.RX_FULL_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::RX_FULL_A">RX_<wbr>FULL_<wbr>A</a></dt><dd>Set when the receive buffer reaches or goes above the RX_TL threshold in the IC_RX_TL register. It is automatically cleared by hardware when buffer level goes below the threshold. If the module is disabled (IC_ENABLE[0]=0), the RX FIFO is flushed and held in reset; therefore the RX FIFO is not full. So this bit is cleared once the IC_ENABLE bit 0 is programmed with a 0, regardless of the activity that continues.</dd><dt><a class="enum" href="enum.RX_OVER_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::RX_OVER_A">RX_<wbr>OVER_<wbr>A</a></dt><dd>Set if the receive buffer is completely filled to IC_RX_BUFFER_DEPTH and an additional byte is received from an external I2C device. The DW_apb_i2c acknowledges this, but any data bytes received after the FIFO is full are lost. If the module is disabled (IC_ENABLE[0]=0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</dd><dt><a class="enum" href="enum.RX_UNDER_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::RX_UNDER_A">RX_<wbr>UNDER_<wbr>A</a></dt><dd>Set if the processor attempts to read the receive buffer when it is empty by reading from the IC_DATA_CMD register. If the module is disabled (IC_ENABLE[0]=0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</dd><dt><a class="enum" href="enum.START_DET_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::START_DET_A">START_<wbr>DET_<wbr>A</a></dt><dd>Indicates whether a START or RESTART condition has occurred on the I2C interface regardless of whether DW_apb_i2c is operating in slave or master mode.</dd><dt><a class="enum" href="enum.STOP_DET_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::STOP_DET_A">STOP_<wbr>DET_<wbr>A</a></dt><dd>Indicates whether a STOP condition has occurred on the I2C interface regardless of whether DW_apb_i2c is operating in slave or master mode.</dd><dt><a class="enum" href="enum.TX_ABRT_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::TX_ABRT_A">TX_<wbr>ABRT_<wbr>A</a></dt><dd>This bit indicates if DW_apb_i2c, as an I2C transmitter, is unable to complete the intended actions on the contents of the transmit FIFO. This situation can occur both as an I2C master or an I2C slave, and is referred to as a ‘transmit abort’. When this bit is set to 1, the IC_TX_ABRT_SOURCE register indicates the reason why the transmit abort takes places.</dd><dt><a class="enum" href="enum.TX_EMPTY_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::TX_EMPTY_A">TX_<wbr>EMPTY_<wbr>A</a></dt><dd>The behavior of the TX_EMPTY interrupt status differs based on the TX_EMPTY_CTRL selection in the IC_CON register. - When TX_EMPTY_CTRL = 0: This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register. - When TX_EMPTY_CTRL = 1: This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register and the transmission of the address/data from the internal shift register for the most recently popped command is completed. It is automatically cleared by hardware when the buffer level goes above the threshold. When IC_ENABLE[0]
is set to 0, the TX FIFO is flushed and held in reset. There the TX FIFO looks like it has no data within it, so this bit is set to 1, provided there is activity in the master or slave state machines. When there is no longer any activity, then with ic_en=0, this bit is set to 0.</dd><dt><a class="enum" href="enum.TX_OVER_A.html" title="enum rp2040_pac::i2c0::ic_raw_intr_stat::TX_OVER_A">TX_<wbr>OVER_<wbr>A</a></dt><dd>Set during transmit if the transmit buffer is filled to IC_TX_BUFFER_DEPTH and the processor attempts to issue another I2C command by writing to the IC_DATA_CMD register. When the module is disabled, this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.ACTIVITY_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::ACTIVITY_R">ACTIVITY_<wbr>R</a></dt><dd>Field <code>ACTIVITY</code> reader - This bit captures DW_apb_i2c activity and stays set until it is cleared. There are four ways to clear it: - Disabling the DW_apb_i2c - Reading the IC_CLR_ACTIVITY register - Reading the IC_CLR_INTR register - System reset Once this bit is set, it stays set unless one of the four methods is used to clear it. Even if the DW_apb_i2c module is idle, this bit remains set until cleared, indicating that there was activity on the bus.</dd><dt><a class="type" href="type.GEN_CALL_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::GEN_CALL_R">GEN_<wbr>CALL_<wbr>R</a></dt><dd>Field <code>GEN_CALL</code> reader - Set only when a General Call address is received and it is acknowledged. It stays set until it is cleared either by disabling DW_apb_i2c or when the CPU reads bit 0 of the IC_CLR_GEN_CALL register. DW_apb_i2c stores the received data in the Rx buffer.</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::R">R</a></dt><dd>Register <code>IC_RAW_INTR_STAT</code> reader</dd><dt><a class="type" href="type.RD_REQ_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RD_REQ_R">RD_<wbr>REQ_<wbr>R</a></dt><dd>Field <code>RD_REQ</code> reader - This bit is set to 1 when DW_apb_i2c is acting as a slave and another I2C master is attempting to read data from DW_apb_i2c. The DW_apb_i2c holds the I2C bus in a wait state (SCL=0) until this interrupt is serviced, which means that the slave has been addressed by a remote master that is asking for data to be transferred. The processor must respond to this interrupt and then write the requested data to the IC_DATA_CMD register. This bit is set to 0 just after the processor reads the IC_CLR_RD_REQ register.</dd><dt><a class="type" href="type.RESTART_DET_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RESTART_DET_R">RESTART_<wbr>DET_<wbr>R</a></dt><dd>Field <code>RESTART_DET</code> reader - Indicates whether a RESTART condition has occurred on the I2C interface when DW_apb_i2c is operating in Slave mode and the slave is being addressed. Enabled only when IC_SLV_RESTART_DET_EN=1.</dd><dt><a class="type" href="type.RX_DONE_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RX_DONE_R">RX_<wbr>DONE_<wbr>R</a></dt><dd>Field <code>RX_DONE</code> reader - When the DW_apb_i2c is acting as a slave-transmitter, this bit is set to 1 if the master does not acknowledge a transmitted byte. This occurs on the last byte of the transmission, indicating that the transmission is done.</dd><dt><a class="type" href="type.RX_FULL_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RX_FULL_R">RX_<wbr>FULL_<wbr>R</a></dt><dd>Field <code>RX_FULL</code> reader - Set when the receive buffer reaches or goes above the RX_TL threshold in the IC_RX_TL register. It is automatically cleared by hardware when buffer level goes below the threshold. If the module is disabled (IC_ENABLE[0]=0), the RX FIFO is flushed and held in reset; therefore the RX FIFO is not full. So this bit is cleared once the IC_ENABLE bit 0 is programmed with a 0, regardless of the activity that continues.</dd><dt><a class="type" href="type.RX_OVER_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RX_OVER_R">RX_<wbr>OVER_<wbr>R</a></dt><dd>Field <code>RX_OVER</code> reader - Set if the receive buffer is completely filled to IC_RX_BUFFER_DEPTH and an additional byte is received from an external I2C device. The DW_apb_i2c acknowledges this, but any data bytes received after the FIFO is full are lost. If the module is disabled (IC_ENABLE[0]=0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</dd><dt><a class="type" href="type.RX_UNDER_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RX_UNDER_R">RX_<wbr>UNDER_<wbr>R</a></dt><dd>Field <code>RX_UNDER</code> reader - Set if the processor attempts to read the receive buffer when it is empty by reading from the IC_DATA_CMD register. If the module is disabled (IC_ENABLE[0]=0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</dd><dt><a class="type" href="type.START_DET_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::START_DET_R">START_<wbr>DET_<wbr>R</a></dt><dd>Field <code>START_DET</code> reader - Indicates whether a START or RESTART condition has occurred on the I2C interface regardless of whether DW_apb_i2c is operating in slave or master mode.</dd><dt><a class="type" href="type.STOP_DET_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::STOP_DET_R">STOP_<wbr>DET_<wbr>R</a></dt><dd>Field <code>STOP_DET</code> reader - Indicates whether a STOP condition has occurred on the I2C interface regardless of whether DW_apb_i2c is operating in slave or master mode.</dd><dt><a class="type" href="type.TX_ABRT_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::TX_ABRT_R">TX_<wbr>ABRT_<wbr>R</a></dt><dd>Field <code>TX_ABRT</code> reader - This bit indicates if DW_apb_i2c, as an I2C transmitter, is unable to complete the intended actions on the contents of the transmit FIFO. This situation can occur both as an I2C master or an I2C slave, and is referred to as a ‘transmit abort’. When this bit is set to 1, the IC_TX_ABRT_SOURCE register indicates the reason why the transmit abort takes places.</dd><dt><a class="type" href="type.TX_EMPTY_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::TX_EMPTY_R">TX_<wbr>EMPTY_<wbr>R</a></dt><dd>Field <code>TX_EMPTY</code> reader - The behavior of the TX_EMPTY interrupt status differs based on the TX_EMPTY_CTRL selection in the IC_CON register. - When TX_EMPTY_CTRL = 0: This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register. - When TX_EMPTY_CTRL = 1: This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register and the transmission of the address/data from the internal shift register for the most recently popped command is completed. It is automatically cleared by hardware when the buffer level goes above the threshold. When IC_ENABLE[0]
is set to 0, the TX FIFO is flushed and held in reset. There the TX FIFO looks like it has no data within it, so this bit is set to 1, provided there is activity in the master or slave state machines. When there is no longer any activity, then with ic_en=0, this bit is set to 0.</dd><dt><a class="type" href="type.TX_OVER_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::TX_OVER_R">TX_<wbr>OVER_<wbr>R</a></dt><dd>Field <code>TX_OVER</code> reader - Set during transmit if the transmit buffer is filled to IC_TX_BUFFER_DEPTH and the processor attempts to issue another I2C command by writing to the IC_DATA_CMD register. When the module is disabled, this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</dd></dl></section></div></main></body></html>