
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1

# Written on Mon Aug 28 13:24:11 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                 Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------
0 -       register_file|CLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     128  
======================================================================================================


Clock Load Summary
******************

                      Clock     Source        Clock Pin                       Non-clock Pin     Non-clock Pin
Clock                 Load      Pin           Seq Example                     Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------
register_file|CLK     128       CLK(port)     registers\[0\].DOUT[15:0].C     -                 -            
=============================================================================================================
