============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Fri Sep 26 18:13:36 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
RUN-1001 : Using default speed grade: NA
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "set_param flow ooc_flow on"
RUN-1002 : start command "read_verilog -file ChipWatcher_7244eeadc913_watcherInst.sv"
HDL-1007 : analyze verilog file ChipWatcher_7244eeadc913_watcherInst.sv
HDL-1007 : analyze verilog file D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(492)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(493)
HDL-1007 : back to file 'D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv' in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1)
HDL-1007 : port 'behavior_clr' remains unconnected for this instance in ChipWatcher_7244eeadc913_watcherInst.sv(57)
HDL-1007 : elaborate module ChipWatcher_7244eeadc913 in ChipWatcher_7244eeadc913_watcherInst.sv(1)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(3)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(212)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(573)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(788)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(995)
HDL-1007 : extracting RAM for identifier '**' in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1010)
HDL-1007 : elaborate module AL_LOGIC_DEBUGHUB(CTRL_LEN=394,STAT_LEN=24) in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/al_lmacro.v(381)
HDL-1200 : Current top model is ChipWatcher_7244eeadc913
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.002437s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 113, reserved = 101, peak = 113;

SYN-1079 : finish stage Check Design Sanity. Total instances: 5624, Total nets: 12468.

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 0.189378s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.8%); Memory(MB): used = 113, reserved = 101, peak = 113;

SYN-1079 : finish stage Initialize Design. Total instances: 2419, Total nets: 7687.

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model ChipWatcher_7244eeadc913
SYN-1050 : Instances selected by 'keep_hierarchy':
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :           instance           |  keep_hierarchy  |         down_module         |         file(line)          
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :   wrapper_cwc_top/U_cwc_ram  |       true       | anlogic05_cwc_ram(DATA_...  | D:\Anlogic\TD_6.2.1_Eng...  
RUN-1001 : ------------------------------------------------------------------------------------------------------------
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 0.024924s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 113, reserved = 101, peak = 113;

SYN-1079 : finish stage Flatten Module. Total instances: 3421, Total nets: 6005.

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 0.008377s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 109, reserved = 105, peak = 113;

SYN-1079 : finish stage Uniform Instance. Total instances: 3033, Total nets: 5617.

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1032 : 5608/2 useful/useless nets, 3031/2 useful/useless insts
SYN-1016 : Merged 158 instances.
SYN-1026 : Infer Logic BRAM(wrapper_cwc_top/U_cwc_ram/ramread0_syn_4)
	 port mode: single port
	 port a size: 1024 x 113	 write mode: READBEFOREWRITE
	 port b size: 1024 x 113	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 132 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 0.182339s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (42.8%); Memory(MB): used = 113, reserved = 109, peak = 114;

SYN-1079 : finish stage Optimize Design. Total instances: 4657, Total nets: 5213.

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1014 : Optimize round 1
SYN-1017 : Remove 3 const input seq instances
SYN-1020 : Optimized 16 distributor mux.
SYN-1015 : Optimize round 1, 120 better
SYN-1014 : Optimize round 2
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 16 better
SYN-3010 : Optimized 112 DFF(s)
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 0.712347s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (59.2%); Memory(MB): used = 134, reserved = 128, peak = 140;

SYN-1079 : finish stage Optimize Iteratively. Total instances: 4544, Total nets: 5100.

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.001179s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 134, reserved = 128, peak = 140;

SYN-1079 : finish stage Check Design. Total instances: 4544, Total nets: 5100.

SYN-1001 : End Stage 1 | Optimize RTL; Time: 1.121681s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (48.8%); Memory(MB): used = 134, reserved = 128, peak = 140;

SYN-1079 : finish stage Optimize RTL. Total instances: 4544, Total nets: 5100.

RUN-1003 : finish command "optimize_rtl" in  1.131066s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (48.4%)

RUN-1004 : used memory is 134 MB, reserved memory is 128 MB, peak memory is 140 MB
RUN-1002 : start command "map_macro"
SYN-1001 : Stage 2 | Map Reg
SYN-1001 : End Stage 2 | Map Reg; Time: 0.043366s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (36.0%); Memory(MB): used = 132, reserved = 125, peak = 140;

SYN-1079 : finish stage Map Reg. Total instances: 4544, Total nets: 5100.

SYN-1001 : Stage 3 | Map IO
SYN-2001 : Map 0 IOs to PADs of model 'ChipWatcher_7244eeadc913'
SYN-1001 : End Stage 3 | Map IO; Time: 0.002919s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 132, reserved = 125, peak = 140;

SYN-1001 : Stage 4 | Map Macro
RUN-1002 : start command "update_pll_param -module ChipWatcher_7244eeadc913"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-6562 WARNING: The init value of "wrapper_cwc_top/U_cwc_ram/ramread0_syn_4(D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0))" will be ignored since gate eram_init is set to off
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 128 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 26 macro adder(s)
SYN-1016 : Merged 11 instances.
SYN-1001 : End Stage 4 | Map Macro; Time: 0.149972s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (31.3%); Memory(MB): used = 137, reserved = 130, peak = 140;

SYN-1079 : finish stage Map Macro. Total instances: 5392, Total nets: 5950.

RUN-1002 : start command "map"
SYN-1001 : Stage 5 | Map Gate
SYN-2581 : Mapping with K=5, #lut = 633 (3.26), #lev = 5 (1.26), #crit_level = 0
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 626 (3.30), #lev = 5 (1.25), #crit_level = 0
SYN-3001 : Logic optimization opt = 0.12 sec, map = 0.04 sec, post map opt = 0.12 sec.
SYN-1001 : End Stage 5 | Map Gate; Time: 0.318293s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (49.1%); Memory(MB): used = 150, reserved = 133, peak = 150;

RUN-1002 : start command "pack"
SYN-1001 : Packing model "ChipWatcher_7244eeadc913" ...
SYN-4010 : Pack lib has 59 rtl pack models with 26 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1715 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 296 adder to BLE ...
SYN-4008 : Packed 296 adder and 28 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        14065                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |          694                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |         1687                |
|     #luts                 |          626                |
|     #lut1                 |           18                |
|     #lut1(~A)             |           18                |
|     #slices               |          172                |
|     slices percentage     |        1.76%                |
|     #RAMs                 |           13                |
|     #DSPs                 |            0                |
|     #f7mux                |        0.00%                |
|     #MACROs               |           23                |
|     #insts in MACRO       |          172                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |          644                |
|     #keep_hier            |          126                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |         8.73                |
| dff(single fanout)->dff   |          466                |
| dff(single fanout)->dram  |            0                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     Total                 |            0                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Logic Level Distribution
-------------------------------------------------------------------------------
  Clock        |  Period            |  0    |  1    |  2   |  3   |  4   |  5
-------------------------------------------------------------------------------
  DeriveClock  |  20.000ns (50MHz)  |  821  |  446  |  82  |  54  |  13  |  2
-------------------------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(1418 paths analyzed)

Hierarchical Rent Exponent Report
+-----------------------------------------------------------------------------------+
|Inst              |Model                    |Rent     |Cell     |Pin     |Term     |
+-----------------------------------------------------------------------------------+
|top               |ChipWatcher_7244eeadc913 |0.18     |3913     |10687   |12       |
|  wrapper_cwc_top |top_cwc_hub_1            |0.64     |3912     |10268   |532      |
+-----------------------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

SYN-1001 : The design has 119 dangling syn_keep insts.
RUN-1002 : start command "report_area -file ChipWatcher_7244eeadc913_gate.area"
RUN-1001 : standard
***Report Model: ChipWatcher_7244eeadc913 Device: EG4S20BG256***

IO Statistics
#IO                       114   out of    188   60.64%
  #input                  114
  #output                   0
  #inout                    0

LUT Statistics
#Total_luts               626
  #lut4                   457
  #lut5                   169
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                      970   out of  19600    4.95%
#reg                     1715   out of  19600    8.75%
#bram                      13   out of     64   20.31%
  #bram9k                  13
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dsp                        0   out of     29    0.00%
#pad                        0   out of    188    0.00%
#pll                        0   out of      4    0.00%
#gclk                       0   out of     16    0.00%

RUN-1002 : start command "export_db -mode ooc ChipWatcher_7244eeadc913_ooc.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
