TimeQuest Timing Analyzer report for vgadisplay_demo
Sun Sep 01 20:26:00 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; vgadisplay_demo                                         ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE15F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
;     Processors 3-6         ;   0.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 158.65 MHz ; 158.65 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 18.697 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.931  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.197 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 18.697 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.225      ;
; 18.716 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.206      ;
; 18.883 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.039      ;
; 18.902 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.020      ;
; 18.914 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.008      ;
; 19.051 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.871      ;
; 19.121 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.801      ;
; 19.265 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.657      ;
; 19.402 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.520      ;
; 19.421 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.501      ;
; 19.423 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.491      ;
; 19.500 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.422      ;
; 19.511 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.411      ;
; 19.555 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.367      ;
; 19.574 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.348      ;
; 19.604 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.318      ;
; 19.614 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.308      ;
; 19.623 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.299      ;
; 19.691 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.219      ;
; 19.691 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 5.202      ;
; 19.696 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.226      ;
; 19.715 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.199      ;
; 19.740 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.174      ;
; 19.751 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.171      ;
; 19.778 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.144      ;
; 19.781 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 5.112      ;
; 19.792 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 5.101      ;
; 19.793 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 5.100      ;
; 19.819 ; sync_module:U2|Count_V[5]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 5.081      ;
; 19.821 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.093      ;
; 19.833 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.089      ;
; 19.833 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.089      ;
; 19.915 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.007      ;
; 19.924 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.969      ;
; 19.938 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.984      ;
; 19.944 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 4.957      ;
; 19.957 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.965      ;
; 19.970 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.952      ;
; 19.983 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 4.927      ;
; 19.995 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 4.919      ;
; 20.005 ; sync_module:U2|Count_V[7]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 4.887      ;
; 20.007 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.886      ;
; 20.008 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 4.902      ;
; 20.020 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 4.881      ;
; 20.046 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 4.855      ;
; 20.049 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.868      ;
; 20.050 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.867      ;
; 20.053 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 4.848      ;
; 20.054 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.863      ;
; 20.054 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.863      ;
; 20.054 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.863      ;
; 20.055 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.867      ;
; 20.064 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.853      ;
; 20.066 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.851      ;
; 20.067 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.850      ;
; 20.067 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.855      ;
; 20.089 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 4.821      ;
; 20.095 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 4.819      ;
; 20.097 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.796      ;
; 20.108 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.785      ;
; 20.109 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.784      ;
; 20.109 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.784      ;
; 20.115 ; sync_module:U2|isReady     ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.807      ;
; 20.116 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.777      ;
; 20.126 ; sync_module:U2|isReady     ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.796      ;
; 20.148 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.774      ;
; 20.160 ; sync_module:U2|Count_V[8]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 4.732      ;
; 20.163 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 4.751      ;
; 20.199 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.694      ;
; 20.201 ; sync_module:U2|Count_H[9]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.721      ;
; 20.206 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.687      ;
; 20.210 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.683      ;
; 20.211 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.682      ;
; 20.213 ; sync_module:U2|Count_H[9]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.709      ;
; 20.217 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.676      ;
; 20.218 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.675      ;
; 20.233 ; sync_module:U2|Count_H[8]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.689      ;
; 20.240 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.653      ;
; 20.244 ; sync_module:U2|Count_H[8]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.678      ;
; 20.252 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.670      ;
; 20.263 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 4.647      ;
; 20.285 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.637      ;
; 20.290 ; sync_module:U2|Count_V[4]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 4.602      ;
; 20.311 ; sync_module:U2|isReady     ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.611      ;
; 20.341 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.576      ;
; 20.342 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.575      ;
; 20.342 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.551      ;
; 20.346 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.571      ;
; 20.346 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.571      ;
; 20.346 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.571      ;
; 20.349 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 4.544      ;
; 20.356 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.561      ;
; 20.358 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.559      ;
; 20.359 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.558      ;
; 20.363 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.554      ;
; 20.363 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 4.547      ;
; 20.366 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.551      ;
; 20.367 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.550      ;
; 20.371 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.546      ;
; 20.371 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.546      ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.454 ; sync_module:U2|Count_V[10]           ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.486 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.777      ;
; 0.495 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.786      ;
; 0.496 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.787      ;
; 0.510 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.512 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.529 ; sync_module:U2|Count_H[1]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.661 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.952      ;
; 0.664 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.955      ;
; 0.680 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.971      ;
; 0.691 ; sync_module:U2|isReady               ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.982      ;
; 0.694 ; sync_module:U2|isReady               ; vga_control_module:U4|n[3]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.985      ;
; 0.703 ; vga_control_module:U4|m[3]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.425      ;
; 0.710 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.001      ;
; 0.752 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.043      ;
; 0.753 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.044      ;
; 0.764 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.770 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.061      ;
; 0.772 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.775 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.779 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.070      ;
; 0.779 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.070      ;
; 0.786 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.077      ;
; 0.811 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.102      ;
; 0.851 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.142      ;
; 0.906 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.197      ;
; 0.934 ; vga_control_module:U4|m[2]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.656      ;
; 0.978 ; vga_control_module:U4|m[0]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.700      ;
; 1.006 ; sync_module:U2|isReady               ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.297      ;
; 1.049 ; vga_control_module:U4|m[1]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.771      ;
; 1.108 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.119 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.126 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.134 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.135 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.143 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.434      ;
; 1.145 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.436      ;
; 1.145 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.436      ;
; 1.209 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.500      ;
; 1.215 ; vga_control_module:U4|rAddr[5]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.937      ;
; 1.247 ; sync_module:U2|isReady               ; vga_control_module:U4|n[2]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.538      ;
; 1.250 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.265 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.556      ;
; 1.267 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.558      ;
; 1.274 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.565      ;
; 1.275 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.566      ;
; 1.276 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.567      ;
; 1.276 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.567      ;
; 1.285 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.576      ;
; 1.341 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[2]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.632      ;
; 1.361 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.652      ;
; 1.383 ; sync_module:U2|Count_H[0]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.674      ;
; 1.398 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.689      ;
; 1.406 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.697      ;
; 1.407 ; vga_control_module:U4|rAddr[4]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 2.129      ;
; 1.407 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.698      ;
; 1.414 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.705      ;
; 1.415 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.706      ;
; 1.416 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.707      ;
; 1.432 ; sync_module:U2|Count_H[0]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.723      ;
; 1.452 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.743      ;
; 1.452 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.743      ;
; 1.459 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.750      ;
; 1.467 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.758      ;
; 1.467 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.758      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 170.53 MHz ; 170.53 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 19.136 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.943  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.197 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 19.136 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.796      ;
; 19.144 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.788      ;
; 19.321 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.611      ;
; 19.417 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.515      ;
; 19.425 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.507      ;
; 19.443 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.489      ;
; 19.602 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.330      ;
; 19.724 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.208      ;
; 19.740 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.183      ;
; 19.884 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.048      ;
; 19.887 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.045      ;
; 19.892 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.040      ;
; 19.895 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.037      ;
; 19.903 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.029      ;
; 19.911 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.021      ;
; 19.942 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.990      ;
; 19.950 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.982      ;
; 19.992 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.926      ;
; 20.035 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.888      ;
; 20.051 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.872      ;
; 20.053 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.870      ;
; 20.069 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.863      ;
; 20.072 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.860      ;
; 20.084 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.820      ;
; 20.088 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.844      ;
; 20.127 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.805      ;
; 20.154 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.750      ;
; 20.166 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.738      ;
; 20.185 ; sync_module:U2|Count_V[5]  ; sync_module:U2|isReady               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 4.731      ;
; 20.191 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.741      ;
; 20.194 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.738      ;
; 20.203 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.720      ;
; 20.210 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.722      ;
; 20.213 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.691      ;
; 20.249 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.683      ;
; 20.252 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.680      ;
; 20.260 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.672      ;
; 20.285 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 4.628      ;
; 20.287 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.631      ;
; 20.303 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.615      ;
; 20.305 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.613      ;
; 20.315 ; sync_module:U2|Count_V[7]  ; sync_module:U2|isReady               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.592      ;
; 20.321 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.583      ;
; 20.342 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 4.571      ;
; 20.344 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.583      ;
; 20.345 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.582      ;
; 20.349 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.578      ;
; 20.350 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.577      ;
; 20.350 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.577      ;
; 20.359 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.568      ;
; 20.361 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.566      ;
; 20.362 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[0]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.565      ;
; 20.371 ; sync_module:U2|isReady     ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.561      ;
; 20.377 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.527      ;
; 20.379 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 4.534      ;
; 20.379 ; sync_module:U2|isReady     ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.553      ;
; 20.386 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 4.527      ;
; 20.391 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.532      ;
; 20.403 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.529      ;
; 20.411 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.521      ;
; 20.437 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.495      ;
; 20.441 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.482      ;
; 20.444 ; sync_module:U2|Count_V[8]  ; sync_module:U2|isReady               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.463      ;
; 20.447 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.457      ;
; 20.455 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.463      ;
; 20.459 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.445      ;
; 20.471 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.433      ;
; 20.478 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.426      ;
; 20.506 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.398      ;
; 20.530 ; sync_module:U2|Count_H[9]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.402      ;
; 20.538 ; sync_module:U2|Count_H[9]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.394      ;
; 20.541 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.363      ;
; 20.548 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.356      ;
; 20.553 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.351      ;
; 20.556 ; sync_module:U2|isReady     ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.376      ;
; 20.559 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.373      ;
; 20.560 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.344      ;
; 20.588 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.344      ;
; 20.600 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.304      ;
; 20.607 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.297      ;
; 20.612 ; sync_module:U2|Count_H[8]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.320      ;
; 20.614 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 4.290      ;
; 20.617 ; sync_module:U2|Count_V[4]  ; sync_module:U2|isReady               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.290      ;
; 20.620 ; sync_module:U2|Count_H[8]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.312      ;
; 20.628 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.299      ;
; 20.634 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.289      ;
; 20.635 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.288      ;
; 20.635 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.288      ;
; 20.636 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.287      ;
; 20.639 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.288      ;
; 20.640 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.287      ;
; 20.643 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 4.275      ;
; 20.644 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.283      ;
; 20.645 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.282      ;
; 20.645 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.282      ;
; 20.654 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.273      ;
; 20.655 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.272      ;
; 20.656 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.271      ;
; 20.656 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.271      ;
; 20.657 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.270      ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.403 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[10]           ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.451 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.716      ;
; 0.459 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.724      ;
; 0.462 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.727      ;
; 0.481 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.746      ;
; 0.481 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.746      ;
; 0.491 ; sync_module:U2|Count_H[1]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.756      ;
; 0.614 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.879      ;
; 0.619 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.884      ;
; 0.633 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.898      ;
; 0.638 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.903      ;
; 0.640 ; sync_module:U2|isReady               ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.644 ; sync_module:U2|isReady               ; vga_control_module:U4|n[3]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.909      ;
; 0.651 ; vga_control_module:U4|m[3]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.293      ;
; 0.699 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.964      ;
; 0.702 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.967      ;
; 0.708 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.710 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.714 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.719 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.984      ;
; 0.720 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.985      ;
; 0.720 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.985      ;
; 0.721 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.986      ;
; 0.723 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.988      ;
; 0.725 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.990      ;
; 0.732 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.997      ;
; 0.736 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.001      ;
; 0.753 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.018      ;
; 0.792 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.057      ;
; 0.846 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.111      ;
; 0.855 ; vga_control_module:U4|m[2]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.497      ;
; 0.895 ; vga_control_module:U4|m[0]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.537      ;
; 0.896 ; sync_module:U2|isReady               ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.161      ;
; 0.960 ; vga_control_module:U4|m[1]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.602      ;
; 0.992 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.257      ;
; 1.029 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.295      ;
; 1.032 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.297      ;
; 1.039 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.304      ;
; 1.039 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.304      ;
; 1.043 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.308      ;
; 1.044 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.310      ;
; 1.054 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.319      ;
; 1.055 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.320      ;
; 1.078 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.343      ;
; 1.102 ; vga_control_module:U4|rAddr[5]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.744      ;
; 1.124 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.389      ;
; 1.145 ; sync_module:U2|isReady               ; vga_control_module:U4|n[2]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.410      ;
; 1.145 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.410      ;
; 1.161 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.426      ;
; 1.162 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.427      ;
; 1.165 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.430      ;
; 1.166 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.431      ;
; 1.167 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.432      ;
; 1.177 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.442      ;
; 1.234 ; sync_module:U2|Count_H[0]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.499      ;
; 1.254 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[2]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.519      ;
; 1.262 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.527      ;
; 1.273 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.538      ;
; 1.277 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.542      ;
; 1.279 ; vga_control_module:U4|rAddr[4]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.921      ;
; 1.284 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.549      ;
; 1.287 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.552      ;
; 1.288 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.553      ;
; 1.289 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.554      ;
; 1.305 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.570      ;
; 1.313 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.578      ;
; 1.314 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.579      ;
; 1.332 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.597      ;
; 1.332 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.597      ;
; 1.341 ; sync_module:U2|Count_H[0]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.606      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 22.270 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.188 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.589  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.248 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 22.270 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.681      ;
; 22.274 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.677      ;
; 22.274 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.677      ;
; 22.278 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.673      ;
; 22.379 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.573      ;
; 22.383 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.569      ;
; 22.434 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.517      ;
; 22.438 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.513      ;
; 22.487 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.464      ;
; 22.491 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.460      ;
; 22.548 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.404      ;
; 22.552 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.400      ;
; 22.555 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.396      ;
; 22.559 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.392      ;
; 22.589 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.363      ;
; 22.591 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.352      ;
; 22.593 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.359      ;
; 22.596 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.356      ;
; 22.631 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.305      ;
; 22.651 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.300      ;
; 22.657 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.296      ;
; 22.664 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.288      ;
; 22.681 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.255      ;
; 22.687 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.255      ;
; 22.695 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.247      ;
; 22.698 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.255      ;
; 22.712 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.240      ;
; 22.717 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 2.223      ;
; 22.719 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.232      ;
; 22.724 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.218      ;
; 22.727 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.224      ;
; 22.731 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.220      ;
; 22.753 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.199      ;
; 22.761 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.182      ;
; 22.769 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.167      ;
; 22.770 ; sync_module:U2|isReady     ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.182      ;
; 22.774 ; sync_module:U2|isReady     ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.178      ;
; 22.783 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.160      ;
; 22.788 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.154      ;
; 22.791 ; sync_module:U2|Count_V[5]  ; sync_module:U2|isReady               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.153      ;
; 22.797 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.139      ;
; 22.800 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.151      ;
; 22.804 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.147      ;
; 22.806 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.137      ;
; 22.812 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.131      ;
; 22.813 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 2.126      ;
; 22.821 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 2.118      ;
; 22.822 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.114      ;
; 22.831 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.105      ;
; 22.836 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.116      ;
; 22.845 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.091      ;
; 22.850 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 2.089      ;
; 22.850 ; sync_module:U2|Count_V[7]  ; sync_module:U2|isReady               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.087      ;
; 22.851 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.085      ;
; 22.852 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.090      ;
; 22.857 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.090      ;
; 22.859 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[0]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.088      ;
; 22.859 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.088      ;
; 22.860 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.087      ;
; 22.861 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.086      ;
; 22.862 ; sync_module:U2|Count_H[8]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.089      ;
; 22.865 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.082      ;
; 22.866 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.081      ;
; 22.866 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.081      ;
; 22.866 ; sync_module:U2|Count_H[8]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.085      ;
; 22.872 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.064      ;
; 22.879 ; sync_module:U2|isReady     ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.074      ;
; 22.888 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|m[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 2.052      ;
; 22.891 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.060      ;
; 22.894 ; sync_module:U2|Count_V[8]  ; sync_module:U2|isReady               ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.043      ;
; 22.895 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.041      ;
; 22.901 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.035      ;
; 22.909 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.043      ;
; 22.914 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 2.025      ;
; 22.922 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.021      ;
; 22.928 ; sync_module:U2|Count_H[9]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.023      ;
; 22.932 ; sync_module:U2|Count_H[9]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.019      ;
; 22.934 ; sync_module:U2|isReady     ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.018      ;
; 22.936 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.009      ;
; 22.937 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.008      ;
; 22.937 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.008      ;
; 22.937 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.008      ;
; 22.938 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.007      ;
; 22.938 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.007      ;
; 22.938 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.007      ;
; 22.939 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.006      ;
; 22.945 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 1.991      ;
; 22.950 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 1.995      ;
; 22.953 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.993      ;
; 22.955 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[0]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.991      ;
; 22.955 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.991      ;
; 22.956 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.990      ;
; 22.957 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.989      ;
; 22.961 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.985      ;
; 22.961 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.985      ;
; 22.962 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.984      ;
; 22.962 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.984      ;
; 22.963 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[0]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.983      ;
; 22.963 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.983      ;
; 22.964 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.987      ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.188 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[10]           ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.199 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.218 ; sync_module:U2|Count_H[1]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.262 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.271 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.272 ; vga_control_module:U4|m[3]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.589      ;
; 0.272 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.285 ; sync_module:U2|isReady               ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.286 ; sync_module:U2|isReady               ; vga_control_module:U4|n[3]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.302 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.421      ;
; 0.302 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.421      ;
; 0.306 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.315 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.318 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.328 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.447      ;
; 0.352 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.471      ;
; 0.374 ; vga_control_module:U4|m[2]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.691      ;
; 0.375 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.494      ;
; 0.393 ; sync_module:U2|isReady               ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.513      ;
; 0.402 ; vga_control_module:U4|m[0]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.719      ;
; 0.431 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.432 ; vga_control_module:U4|m[1]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.749      ;
; 0.455 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.460 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.464 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.468 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.587      ;
; 0.470 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.472 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.481 ; vga_control_module:U4|rAddr[5]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.798      ;
; 0.518 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.522 ; sync_module:U2|isReady               ; vga_control_module:U4|n[2]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.526 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.527 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.530 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.534 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.538 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.540 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[2]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.659      ;
; 0.544 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.664      ;
; 0.545 ; vga_control_module:U4|rAddr[4]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_cqb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.862      ;
; 0.573 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.691      ;
; 0.573 ; sync_module:U2|Count_H[0]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.691      ;
; 0.576 ; sync_module:U2|Count_H[0]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.583 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.702      ;
; 0.589 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.708      ;
; 0.592 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.711      ;
; 0.596 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.597 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.600 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.601 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.607 ; sync_module:U2|Count_H[5]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.607 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.726      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 18.697 ; 0.188 ; N/A      ; N/A     ; 9.589               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.589               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 18.697 ; 0.188 ; N/A      ; N/A     ; 12.197              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RSTn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1295     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1295     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 85    ; 85   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLK                                            ; CLK                                            ; Base      ; Constrained ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Sep 01 20:25:58 2019
Info: Command: quartus_sta vgadisplay_demo -c vgadisplay_demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgadisplay_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 18.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.697               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.931               0.000 CLK 
    Info (332119):    12.197               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 19.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.136               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 CLK 
    Info (332119):    12.197               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 22.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.270               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.589               0.000 CLK 
    Info (332119):    12.248               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4786 megabytes
    Info: Processing ended: Sun Sep 01 20:26:00 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


