VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 100 ;
DIEAREA ( 0 0 ) ( 100000 100000 ) ;

ROW ROW_0 site1 0 0 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_1 site1 0 2000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_2 site1 0 4000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_3 site1 0 6000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_4 site1 0 8000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_5 site1 0 10000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_6 site1 0 12000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_7 site1 0 14000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_8 site1 0 16000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_9 site1 0 18000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_10 site1 0 20000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_11 site1 0 22000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_12 site1 0 24000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_13 site1 0 26000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_14 site1 0 28000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_15 site1 0 30000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_16 site1 0 32000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_17 site1 0 34000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_18 site1 0 36000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_19 site1 0 38000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_20 site1 0 40000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_21 site1 0 42000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_22 site1 0 44000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_23 site1 0 46000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_24 site1 0 48000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_25 site1 0 50000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_26 site1 0 52000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_27 site1 0 54000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_28 site1 0 56000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_29 site1 0 58000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_30 site1 0 60000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_31 site1 0 62000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_32 site1 0 64000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_33 site1 0 66000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_34 site1 0 68000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_35 site1 0 70000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_36 site1 0 72000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_37 site1 0 74000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_38 site1 0 76000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_39 site1 0 78000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_40 site1 0 80000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_41 site1 0 82000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_42 site1 0 84000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_43 site1 0 86000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_44 site1 0 88000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_45 site1 0 90000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_46 site1 0 92000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_47 site1 0 94000 N DO 20 by 1 STEP 5000 0 ;
ROW ROW_48 site1 0 96000 FS DO 20 by 1 STEP 5000 0 ;
ROW ROW_49 site1 0 98000 N DO 20 by 1 STEP 5000 0 ;

COMPONENTS 5 ;
- r1 snl_ffqx1 ;
- r2 snl_ffqx1 ;
- r3 snl_ffqx1 ;
- u1 snl_bufx1 ;
- u2 snl_and02x1 ;
END COMPONENTS

PINS 6 ;
- in1 + NET in1 + DIRECTION INPUT + FIXED ( 0 0 ) S ;
- in2 + NET in2 + DIRECTION INPUT + FIXED ( 66667 0 ) S ;
- clk1 + NET clk1 + DIRECTION INPUT + FIXED ( 100000 33333 ) E ;
- clk2 + NET clk2 + DIRECTION INPUT + FIXED ( 100000 100000 ) N ;
- clk3 + NET clk3 + DIRECTION INPUT + FIXED ( 33333 100000 ) N ;
- out + NET out + DIRECTION OUTPUT + FIXED ( 0 66667 ) W ;
END PINS

NETS 10 ;
- clk1 ( PIN clk1 ) ( r1 CP ) ;
- clk2 ( PIN clk2 ) ( r2 CP ) ;
- clk3 ( PIN clk3 ) ( r3 CP ) ;
- in1 ( PIN in1 ) ( r1 D ) ;
- in2 ( PIN in2 ) ( r2 D ) ;
- out ( PIN out ) ( r3 Q ) ;
- r1q ( r1 Q ) ( u2 A ) ;
- r2q ( r2 Q ) ( u1 A ) ;
- u1z ( u1 Z ) ( u2 B ) ;
- u2z ( u2 Z ) ( r3 D ) ;
END NETS

END DESIGN
