{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554847601787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554847601795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 01:06:40 2019 " "Processing started: Wed Apr 10 01:06:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554847601795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847601795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombDigitalDevices -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombDigitalDevices -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847601795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554847603543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554847603544 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Main.v(58) " "Verilog HDL Module Instantiation warning at Main.v(58): ignored dangling comma in List of Port Connections" {  } { { "Main.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1554847652487 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Main.v(66) " "Verilog HDL Module Instantiation warning at Main.v(66): ignored dangling comma in List of Port Connections" {  } { { "Main.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1554847652490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847652504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847652504 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX src/MUX.v " "Entity \"MUX\" obtained from \"src/MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "src/MUX.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/MUX.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1554847652553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "src/MUX.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/MUX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847652556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847652556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dmx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dmx.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMX " "Found entity 1: DMX" {  } { { "src/DMX.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/DMX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847652600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847652600 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DC.v " "Can't analyze file -- file DC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1554847652702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CD " "Found entity 1: CD" {  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847652751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847652751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC " "Found entity 1: DC" {  } { { "src/DC.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/DC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847652865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847652865 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FullAdder.v " "Can't analyze file -- file FullAdder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1554847652958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "src/FullAdder.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/FullAdder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847653068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847653068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554847653349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux\"" {  } { { "Main.v" "mux" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554847653365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMX DMX:dmx " "Elaborating entity \"DMX\" for hierarchy \"DMX:dmx\"" {  } { { "Main.v" "dmx" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554847653365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD CD:cd " "Elaborating entity \"CD\" for hierarchy \"CD:cd\"" {  } { { "Main.v" "cd" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554847653380 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CD.v(18) " "Verilog HDL Case Statement warning at CD.v(18): incomplete case statement has no default case item" {  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1554847653396 "|Main|CD:cd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CD.v(18) " "Verilog HDL Case Statement information at CD.v(18): all case item expressions in this case statement are onehot" {  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554847653396 "|Main|CD:cd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outData CD.v(17) " "Verilog HDL Always Construct warning at CD.v(17): inferring latch(es) for variable \"outData\", which holds its previous value in one or more paths through the always construct" {  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554847653396 "|Main|CD:cd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outData\[0\] CD.v(17) " "Inferred latch for \"outData\[0\]\" at CD.v(17)" {  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847653396 "|Main|CD:cd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outData\[1\] CD.v(17) " "Inferred latch for \"outData\[1\]\" at CD.v(17)" {  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847653396 "|Main|CD:cd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outData\[2\] CD.v(17) " "Inferred latch for \"outData\[2\]\" at CD.v(17)" {  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847653396 "|Main|CD:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC DC:dc " "Elaborating entity \"DC\" for hierarchy \"DC:dc\"" {  } { { "Main.v" "dc" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554847653427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:adder_bit0 " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:adder_bit0\"" {  } { { "Main.v" "adder_bit0" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554847653569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CD:cd\|outData\[0\] " "Latch CD:cd\|outData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CD_inData\[1\] " "Ports D and ENA on the latch are fed by the same signal CD_inData\[1\]" {  } { { "Main.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554847655052 ""}  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554847655052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CD:cd\|outData\[1\] " "Latch CD:cd\|outData\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CD_inData\[2\] " "Ports D and ENA on the latch are fed by the same signal CD_inData\[2\]" {  } { { "Main.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554847655052 ""}  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554847655052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CD:cd\|outData\[2\] " "Latch CD:cd\|outData\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CD_inData\[4\] " "Ports D and ENA on the latch are fed by the same signal CD_inData\[4\]" {  } { { "Main.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554847655052 ""}  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554847655052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554847655644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554847657173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554847657173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554847657236 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554847657236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554847657236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554847657236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554847657267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 01:07:37 2019 " "Processing ended: Wed Apr 10 01:07:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554847657267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554847657267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554847657267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847657267 ""}
