
---------- Begin Simulation Statistics ----------
final_tick                                21550923500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60023                       # Simulator instruction rate (inst/s)
host_mem_usage                                 950368                       # Number of bytes of host memory used
host_op_rate                                   119892                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   499.81                       # Real time elapsed on the host
host_tick_rate                               43118365                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021551                       # Number of seconds simulated
sim_ticks                                 21550923500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  31131118                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 18518277                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.436728                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.436728                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1767126                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   862154                       # number of floating regfile writes
system.cpu.idleCycles                         2340902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               377419                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6767206                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.562208                       # Inst execution rate
system.cpu.iew.exec_refs                     14184771                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5279217                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1915361                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9346613                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1383                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             21023                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5640688                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            71033384                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8905554                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            549137                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              67334041                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17761                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1036464                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 335325                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1059482                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5143                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       280750                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          96669                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  76075770                       # num instructions consuming a value
system.cpu.iew.wb_count                      66976666                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621310                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47266607                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.553916                       # insts written-back per cycle
system.cpu.iew.wb_sent                       67151370                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                102337259                       # number of integer regfile reads
system.cpu.int_regfile_writes                53598881                       # number of integer regfile writes
system.cpu.ipc                               0.696026                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.696026                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1014167      1.49%      1.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              51706687     76.17%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               119629      0.18%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 77148      0.11%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               51588      0.08%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                20680      0.03%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               251377      0.37%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                99850      0.15%     78.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              171705      0.25%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10941      0.02%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8703052     12.82%     91.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4748759      7.00%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          318644      0.47%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         588611      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               67883178                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1638147                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3193112                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1502901                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2202179                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1104013                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016263                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  927454     84.01%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20345      1.84%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    475      0.04%     85.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   905      0.08%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  290      0.03%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  51669      4.68%     90.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 36257      3.28%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30545      2.77%     96.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            36065      3.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               66334877                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          174515592                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     65473765                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          79946265                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   71021143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  67883178                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12241                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11110099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             77389                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9064                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12759872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      40760946                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.665398                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.275285                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22455233     55.09%     55.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2927925      7.18%     62.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3172153      7.78%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3059580      7.51%     77.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2798062      6.86%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2237378      5.49%     89.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2305484      5.66%     95.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1220883      3.00%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              584248      1.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        40760946                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.574948                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            300325                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           497504                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9346613                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5640688                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                28324681                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         43101848                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          321960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2786                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       973116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1947354                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1495                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7962564                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5655130                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            404614                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3302679                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3104179                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.989728                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  699356                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5530                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          353641                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             217909                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           135732                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        58907                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10792896                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            321273                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39189844                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.529051                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.504852                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23695091     60.46%     60.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3520853      8.98%     69.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2367525      6.04%     75.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3497734      8.93%     84.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1024158      2.61%     87.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          669279      1.71%     88.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          604610      1.54%     90.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          381282      0.97%     91.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3429312      8.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39189844                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3429312                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12255643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12255643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12280570                       # number of overall hits
system.cpu.dcache.overall_hits::total        12280570                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       394667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         394667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       396008                       # number of overall misses
system.cpu.dcache.overall_misses::total        396008                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14957388490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14957388490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14957388490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14957388490                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12650310                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12650310                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12676578                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12676578                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031198                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031198                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031239                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031239                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37898.756395                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37898.756395                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37770.420017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37770.420017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       152498                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3561                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.824488                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       135102                       # number of writebacks
system.cpu.dcache.writebacks::total            135102                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       170890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       170890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       170890                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       170890                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       223777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       223777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       224492                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       224492                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7858504491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7858504491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7880047491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7880047491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017709                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017709                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35117.570130                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35117.570130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35101.685098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35101.685098                       # average overall mshr miss latency
system.cpu.dcache.replacements                 223920                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7598327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7598327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       318872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10740568000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10740568000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7917199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7917199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33683.007602                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33683.007602                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       170386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       170386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3732066000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3732066000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25134.127123                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25134.127123                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4657316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4657316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        75795                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        75795                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4216820490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4216820490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55634.547002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55634.547002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          504                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          504                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4126438491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4126438491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54806.530541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54806.530541                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        24927                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         24927                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1341                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1341                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        26268                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        26268                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.051051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          715                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          715                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     21543000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     21543000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027219                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027219                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 30130.069930                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30130.069930                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.211959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12505080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            224432                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.718792                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.211959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25577588                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25577588                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19909150                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9165515                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10730508                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                620448                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 335325                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3087014                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 85923                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               73925239                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                449384                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8908017                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5283638                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         64663                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15321                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20991472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       38462386                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7962564                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4021444                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      19332455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  840388                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1807                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         14423                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          500                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5780159                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                213401                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           40760946                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.878907                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.147791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 28640899     70.27%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   638947      1.57%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   705253      1.73%     73.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   621366      1.52%     75.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   865108      2.12%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   869332      2.13%     79.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   847908      2.08%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   799139      1.96%     83.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6772994     16.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             40760946                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.184738                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.892360                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      4991816                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4991816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4991816                       # number of overall hits
system.cpu.icache.overall_hits::total         4991816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       788339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         788339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       788339                       # number of overall misses
system.cpu.icache.overall_misses::total        788339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11368221983                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11368221983                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11368221983                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11368221983                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5780155                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5780155                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5780155                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5780155                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136387                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136387                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136387                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136387                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14420.473912                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14420.473912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14420.473912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14420.473912                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8523                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               244                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.930328                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       749184                       # number of writebacks
system.cpu.icache.writebacks::total            749184                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        38581                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38581                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        38581                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38581                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       749758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       749758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       749758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       749758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10135788487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10135788487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10135788487                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10135788487                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.129712                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.129712                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.129712                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.129712                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13518.746698                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13518.746698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13518.746698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13518.746698                       # average overall mshr miss latency
system.cpu.icache.replacements                 749184                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4991816                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4991816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       788339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        788339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11368221983                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11368221983                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5780155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5780155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14420.473912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14420.473912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        38581                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38581                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       749758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       749758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10135788487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10135788487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.129712                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.129712                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13518.746698                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13518.746698                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.681214                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5741574                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            749758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.657903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.681214                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12310068                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12310068                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5782609                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         71262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      948114                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1478736                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4668                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5143                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 911760                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                12289                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2691                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  21550923500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 335325                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20297534                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3707158                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3656                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  10920736                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5496537                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               72903459                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 46010                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 410433                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  97810                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4869890                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            79672635                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   180387500                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                112368233                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2062298                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 14151237                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     107                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  69                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2593467                       # count of insts added to the skid buffer
system.cpu.rob.reads                        106348835                       # The number of ROB reads
system.cpu.rob.writes                       143014773                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               733806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               144717                       # number of demand (read+write) hits
system.l2.demand_hits::total                   878523                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              733806                       # number of overall hits
system.l2.overall_hits::.cpu.data              144717                       # number of overall hits
system.l2.overall_hits::total                  878523                       # number of overall hits
system.l2.demand_misses::.cpu.inst              15824                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              79715                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95539                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             15824                       # number of overall misses
system.l2.overall_misses::.cpu.data             79715                       # number of overall misses
system.l2.overall_misses::total                 95539                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1232815000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5995671000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7228486000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1232815000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5995671000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7228486000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           749630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           224432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               974062                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          749630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          224432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              974062                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.021109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.355186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098083                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.021109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.355186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098083                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77907.924671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75213.836794                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75660.055056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77907.924671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75213.836794                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75660.055056                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53592                       # number of writebacks
system.l2.writebacks::total                     53592                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         15811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         79715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        15811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        79715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1070487500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5182857750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6253345250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1070487500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5182857750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6253345250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.021092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.355186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.021092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.355186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098070                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67705.236860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65017.346171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65462.232795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67705.236860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65017.346171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65462.232795                       # average overall mshr miss latency
system.l2.replacements                          88729                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       135102                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           135102                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       135102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       135102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       748457                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           748457                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       748457                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       748457                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           73                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            73                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               59                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   59                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.016667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.016667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.016667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             23850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23850                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51501                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51501                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3755046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3755046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.683481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.683481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72912.108503                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72912.108503                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3229439000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3229439000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.683481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.683481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62706.335799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62706.335799                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         733806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             733806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        15824                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15824                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1232815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1232815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       749630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         749630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.021109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77907.924671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77907.924671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        15811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1070487500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1070487500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.021092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67705.236860                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67705.236860                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        120867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            120867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2240624500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2240624500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       149081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        149081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.189253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79415.343447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79415.343447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1953418750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1953418750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.189253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.189253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69235.796059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69235.796059                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8121.286192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1945702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     96921                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.075133                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     216.492378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2330.088940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5574.704873                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.284435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.680506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991368                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          967                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15663233                       # Number of tag accesses
system.l2.tags.data_accesses                 15663233                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     15811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     79673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000568247500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3222                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3222                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              244039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53592                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95526                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53592                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     42                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53592                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   73746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.629423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.669919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.527422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3220     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3222                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.624457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.596866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.977168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2249     69.80%     69.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      1.24%     71.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              841     26.10%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               79      2.45%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.37%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3222                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6113664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3429888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    283.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   21549252500                       # Total gap between requests
system.mem_ctrls.avgGap                     144511.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1011904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5099072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3428096                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46954089.925659105182                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 236605730.608249813318                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 159069563.770666271448                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        15811                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        79715                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53592                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    548693750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2552607250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 508743619750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34703.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32021.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9492902.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1011904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5101760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6113664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1011904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1011904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3429888                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3429888                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        15811                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        79715                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          95526                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53592                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53592                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46954090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    236730458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        283684548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46954090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46954090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    159152716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       159152716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    159152716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46954090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    236730458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       442837264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                95484                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53564                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3631                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3499                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1310976000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             477420000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3101301000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13729.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32479.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66040                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31694                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        51311                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   185.903218                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.665867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   224.341302                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        25887     50.45%     50.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14553     28.36%     78.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4605      8.97%     87.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1876      3.66%     91.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1042      2.03%     93.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          599      1.17%     94.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          409      0.80%     95.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          276      0.54%     95.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2064      4.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        51311                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6110976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3428096                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              283.559821                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              159.069564                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       188674500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       100279080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      348274920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     141602940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1700708880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7587980220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1885676640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11953197180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   554.648954                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4825651750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    719420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16005851750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       177707460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        94446165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      333480840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138001140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1700708880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7495994760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1963138080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11903477325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.341867                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5024290000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    719420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15807213500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              44025                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53592                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33735                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51501                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51501                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44025                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       278380                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       278380                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 278380                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9543552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9543552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9543552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95527                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95527    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95527                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            99305500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119407500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            898839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       188694                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       749184                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          123955                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             60                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75351                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        749758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       149081                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2248572                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       672904                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2921476                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     95924096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23010176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              118934272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           88857                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3438080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1062979                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063415                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1058690     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4288      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1062979                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  21550923500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1857963000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1124825622                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         336886582                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
