Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sun Jul 28 14:23:30 2024
| Host             : DESKTOP-IOGF5IK running 64-bit major release  (build 9200)
| Command          : report_power -file ComputeModule_power_routed.rpt -pb ComputeModule_power_summary_routed.pb -rpx ComputeModule_power_routed.rpx
| Design           : ComputeModule
| Device           : xc7s25csga225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.224        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.162        |
| Device Static (W)        | 0.061        |
| Effective TJA (C/W)      | 3.7          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        8 |       --- |             --- |
| Slice Logic    |     0.025 |     6214 |       --- |             --- |
|   LUT as Logic |     0.020 |     3937 |     14600 |           26.97 |
|   CARRY4       |     0.005 |     1004 |      3650 |           27.51 |
|   Register     |    <0.001 |      209 |     29200 |            0.72 |
|   Others       |     0.000 |     1003 |       --- |             --- |
| Signals        |     0.030 |     5028 |       --- |             --- |
| MMCM           |     0.105 |        1 |         3 |           33.33 |
| DSPs           |    <0.001 |        1 |        80 |            1.25 |
| I/O            |    <0.001 |       33 |       150 |           22.00 |
| Static Power   |     0.061 |          |           |                 |
| Total          |     0.224 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.062 |       0.057 |      0.005 |
| Vccaux    |       1.800 |     0.068 |       0.058 |      0.009 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 46.2                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+--------------------------------------------+-----------------+
| Clock                | Domain                                     | Constraint (ns) |
+----------------------+--------------------------------------------+-----------------+
| clk_in               | clk_in                                     |            83.3 |
| clk_out_clk_wiz_0    | your_instance_name/inst/clk_out_clk_wiz_0  |            16.7 |
| clk_out_clk_wiz_0_1  | your_instance_name/inst/clk_out_clk_wiz_0  |            16.7 |
| clkfbout_clk_wiz_0   | your_instance_name/inst/clkfbout_clk_wiz_0 |            83.3 |
| clkfbout_clk_wiz_0_1 | your_instance_name/inst/clkfbout_clk_wiz_0 |            83.3 |
| sys_clk_pin          | clk_in                                     |            83.3 |
+----------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| ComputeModule         |     0.162 |
|   divider_ip_instance |     0.055 |
|     U0                |     0.055 |
|       i_synth         |     0.055 |
|   your_instance_name  |     0.105 |
|     inst              |     0.105 |
+-----------------------+-----------+


