# CA-Projects
## Language: Verilog & System Verilog
## 01_ Restoring Divider
This is the design of a hardware component for restoring dividers.

## 02, 03_ MIPS
These two projects have the same goal in both cases, which is to build a MIPS processor, which is done in two phases.

## 04_ CPU stack based
This project aims to design a stack-based CPU that has a limited set of ISAs.
