<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb  8 20:44:58 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>46903</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>38976</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk4x</td>
<td>Base</td>
<td>3.367</td>
<td>297.000
<td>0.000</td>
<td>1.684</td>
<td></td>
<td></td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk1x</td>
<td>Base</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>clk_g</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_d </td>
</tr>
<tr>
<td>5</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>6</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>7</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.195
<td>0.000</td>
<td>1.347</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
<td>clk1x</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>8</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.735</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
<td>clk1x</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk4x</td>
<td>297.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk1x</td>
<td>74.239(MHz)</td>
<td>79.514(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_g</td>
<td>50.000(MHz)</td>
<td>226.212(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>1154.397(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>63.874(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.894</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.256</td>
</tr>
<tr>
<td>2</td>
<td>0.894</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.256</td>
</tr>
<tr>
<td>3</td>
<td>0.896</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.263</td>
</tr>
<tr>
<td>4</td>
<td>0.896</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.263</td>
</tr>
<tr>
<td>5</td>
<td>0.896</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.263</td>
</tr>
<tr>
<td>6</td>
<td>0.896</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.253</td>
</tr>
<tr>
<td>7</td>
<td>0.898</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.251</td>
</tr>
<tr>
<td>8</td>
<td>0.898</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.251</td>
</tr>
<tr>
<td>9</td>
<td>0.898</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.251</td>
</tr>
<tr>
<td>10</td>
<td>0.900</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.259</td>
</tr>
<tr>
<td>11</td>
<td>0.900</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_12_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.259</td>
</tr>
<tr>
<td>12</td>
<td>0.902</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.257</td>
</tr>
<tr>
<td>13</td>
<td>0.902</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.248</td>
</tr>
<tr>
<td>14</td>
<td>0.903</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_11_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.256</td>
</tr>
<tr>
<td>15</td>
<td>0.903</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_11_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.256</td>
</tr>
<tr>
<td>16</td>
<td>0.903</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_11_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.256</td>
</tr>
<tr>
<td>17</td>
<td>0.903</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_11_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.256</td>
</tr>
<tr>
<td>18</td>
<td>0.904</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.255</td>
</tr>
<tr>
<td>19</td>
<td>0.904</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.255</td>
</tr>
<tr>
<td>20</td>
<td>0.904</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.246</td>
</tr>
<tr>
<td>21</td>
<td>0.905</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.244</td>
</tr>
<tr>
<td>22</td>
<td>0.905</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.244</td>
</tr>
<tr>
<td>23</td>
<td>0.905</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.244</td>
</tr>
<tr>
<td>24</td>
<td>0.905</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.244</td>
</tr>
<tr>
<td>25</td>
<td>0.905</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/Q</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_8_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.244</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>2</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_30_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>3</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_26_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>4</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_7_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/D6</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>5</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>6</td>
<td>0.141</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_72_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/D0</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.240</td>
</tr>
<tr>
<td>7</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>8</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_30_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>9</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_26_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>10</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_7_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/D7</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>11</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>12</td>
<td>0.152</td>
<td>esp32_ospi/proto/mem_wr_addr_1_s0/Q</td>
<td>esp32_ospi/mem0_mem0_0_0_s/ADA[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.390</td>
</tr>
<tr>
<td>13</td>
<td>0.153</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_72_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/D1</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.240</td>
</tr>
<tr>
<td>14</td>
<td>0.224</td>
<td>u_ddr3_fb/rgb_12_s0/Q</td>
<td>u_ddr3_fb/hdmi/video_data_12_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.430</td>
</tr>
<tr>
<td>15</td>
<td>0.226</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/Q</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_52_G[11]_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.226</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/Q</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_8_G[11]_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.226</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/Q</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_0_G[11]_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.228</td>
<td>u_ddr3_fb/rgb_15_s0/Q</td>
<td>u_ddr3_fb/hdmi/video_data_15_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.189</td>
<td>0.430</td>
</tr>
<tr>
<td>19</td>
<td>0.233</td>
<td>esp32_ospi/proto/mem_wr_data_3_s0/Q</td>
<td>esp32_ospi/text_vram0_text_vram0_0_0_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.471</td>
</tr>
<tr>
<td>20</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_66_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>21</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_60_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/D0</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>22</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_55_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/D6</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>23</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_52_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/D0</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>24</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_43_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/D6</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>25</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_41_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/D2</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.401</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.789</td>
</tr>
<tr>
<td>2</td>
<td>9.401</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.789</td>
</tr>
<tr>
<td>3</td>
<td>9.401</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.789</td>
</tr>
<tr>
<td>4</td>
<td>9.401</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.789</td>
</tr>
<tr>
<td>5</td>
<td>9.580</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.610</td>
</tr>
<tr>
<td>6</td>
<td>9.580</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.610</td>
</tr>
<tr>
<td>7</td>
<td>9.580</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.610</td>
</tr>
<tr>
<td>8</td>
<td>9.580</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.610</td>
</tr>
<tr>
<td>9</td>
<td>9.580</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.610</td>
</tr>
<tr>
<td>10</td>
<td>9.580</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>8.610</td>
</tr>
<tr>
<td>11</td>
<td>9.738</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.433</td>
</tr>
<tr>
<td>12</td>
<td>9.738</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.433</td>
</tr>
<tr>
<td>13</td>
<td>9.738</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_3_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.433</td>
</tr>
<tr>
<td>14</td>
<td>9.738</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_4_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.433</td>
</tr>
<tr>
<td>15</td>
<td>9.738</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_5_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.433</td>
</tr>
<tr>
<td>16</td>
<td>9.747</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.434</td>
</tr>
<tr>
<td>17</td>
<td>9.747</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.434</td>
</tr>
<tr>
<td>18</td>
<td>9.747</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.434</td>
</tr>
<tr>
<td>19</td>
<td>9.747</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.434</td>
</tr>
<tr>
<td>20</td>
<td>9.747</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RDRF_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.433</td>
</tr>
<tr>
<td>21</td>
<td>9.747</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.433</td>
</tr>
<tr>
<td>22</td>
<td>9.747</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_6_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.433</td>
</tr>
<tr>
<td>23</td>
<td>9.747</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_7_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.433</td>
</tr>
<tr>
<td>24</td>
<td>9.773</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.408</td>
</tr>
<tr>
<td>25</td>
<td>9.777</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s3/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.404</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.360</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.307</td>
</tr>
<tr>
<td>2</td>
<td>1.360</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.303</td>
</tr>
<tr>
<td>3</td>
<td>1.360</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.303</td>
</tr>
<tr>
<td>4</td>
<td>1.360</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.303</td>
</tr>
<tr>
<td>5</td>
<td>1.360</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.303</td>
</tr>
<tr>
<td>6</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/data_out_7_s1/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>7</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_4_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>8</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_5_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>9</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_19_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>10</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_20_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>11</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/sclk_q1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>12</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_addr_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>13</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_addr_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>14</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_addr_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>15</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_req_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>16</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>17</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>18</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_addr_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>19</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_addr_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>20</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_addr_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>21</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_addr_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>22</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_addr_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>23</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_addr_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>24</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_addr_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
<tr>
<td>25</td>
<td>1.361</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_addr_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.316</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.355</td>
<td>5.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C63[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C63[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.142%; route: 8.914, 72.737%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.355</td>
<td>5.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C63[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C63[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C63[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.142%; route: 8.914, 72.737%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.363</td>
<td>5.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C60[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C60[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C60[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.127%; route: 8.922, 72.754%; tC2Q: 0.382, 3.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.363</td>
<td>5.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C60[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C60[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C60[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.127%; route: 8.922, 72.754%; tC2Q: 0.382, 3.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.363</td>
<td>5.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C60[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C60[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C60[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.127%; route: 8.922, 72.754%; tC2Q: 0.382, 3.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.353</td>
<td>5.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C59[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C59[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C59[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.147%; route: 8.912, 72.731%; tC2Q: 0.382, 3.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.351</td>
<td>5.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C59[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C59[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C59[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.151%; route: 8.910, 72.727%; tC2Q: 0.382, 3.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.351</td>
<td>5.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C63[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C63[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.151%; route: 8.910, 72.727%; tC2Q: 0.382, 3.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.351</td>
<td>5.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C63[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C63[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C63[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.151%; route: 8.910, 72.727%; tC2Q: 0.382, 3.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>5.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C64[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C64[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C64[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.136%; route: 8.918, 72.744%; tC2Q: 0.382, 3.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>5.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C64[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C64[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_12_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C64[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.136%; route: 8.918, 72.744%; tC2Q: 0.382, 3.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.356</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C64[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C64[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C64[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.140%; route: 8.916, 72.740%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.347</td>
<td>5.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C59[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C59[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C59[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.158%; route: 8.906, 72.719%; tC2Q: 0.382, 3.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.356</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_11_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C60[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.141%; route: 8.915, 72.738%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.356</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_11_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C60[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.141%; route: 8.915, 72.738%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.356</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_11_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C60[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.141%; route: 8.915, 72.738%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.356</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_11_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C60[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.141%; route: 8.915, 72.738%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.354</td>
<td>5.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C60[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C60[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C60[2][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.143%; route: 8.914, 72.736%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.354</td>
<td>5.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C64[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C64[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C64[1][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.143%; route: 8.914, 72.736%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.345</td>
<td>5.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C59[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C59[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C59[1][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.162%; route: 8.904, 72.715%; tC2Q: 0.382, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.344</td>
<td>5.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C63[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C63[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C63[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.164%; route: 8.903, 72.712%; tC2Q: 0.382, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.344</td>
<td>5.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C59[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C59[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C59[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.164%; route: 8.903, 72.712%; tC2Q: 0.382, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.344</td>
<td>5.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C59[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C59[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C59[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.164%; route: 8.903, 72.712%; tC2Q: 0.382, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.344</td>
<td>5.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C63[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C63[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.164%; route: 8.903, 72.712%; tC2Q: 0.382, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[3][A]</td>
<td>u_ddr3_fb/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C70[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[1][A]</td>
<td>u_ddr3_fb/hdmi/n361_s4/I2</td>
</tr>
<tr>
<td>4.478</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R37C58[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n361_s4/F</td>
</tr>
<tr>
<td>4.944</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/I3</td>
</tr>
<tr>
<td>5.442</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s3/F</td>
</tr>
<tr>
<td>5.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/I3</td>
</tr>
<tr>
<td>5.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C58[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C58[0][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C58[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n1966_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[2][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/I0</td>
</tr>
<tr>
<td>8.499</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C63[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4468_s1/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C63[3][A]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R43C63[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/n4077_s1/F</td>
</tr>
<tr>
<td>14.344</td>
<td>5.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C59[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C59[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_8_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C59[0][B]</td>
<td>u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.959, 24.164%; route: 8.903, 72.712%; tC2Q: 0.382, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_30_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C2[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_30_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL39[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_26_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_26_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_7_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_7_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL59[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_72_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_72_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_72_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL48[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.000%; tC2Q: 0.144, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_30_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C2[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_30_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL39[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_26_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_26_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_7_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_7_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL59[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/mem_wr_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C78[1][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C78[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.059</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">esp32_ospi/mem0_mem0_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>esp32_ospi/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>esp32_ospi/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 63.077%; tC2Q: 0.144, 36.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_72_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_72_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_72_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL48[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.000%; tC2Q: 0.144, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/rgb_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/video_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>u_ddr3_fb/rgb_12_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_12_s0/Q</td>
</tr>
<tr>
<td>1.103</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C51[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/video_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C51[1][B]</td>
<td>u_ddr3_fb/hdmi/video_data_12_s0/CLK</td>
</tr>
<tr>
<td>0.879</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C51[1][B]</td>
<td>u_ddr3_fb/hdmi/video_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 66.512%; tC2Q: 0.144, 33.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_52_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R41C38[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/pixels_pixels_RAMREG_52_G[11]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_52_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.883</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_52_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.292, 66.972%; tC2Q: 0.144, 33.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_8_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R41C38[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/pixels_pixels_RAMREG_8_G[11]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_8_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.883</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_8_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.292, 66.972%; tC2Q: 0.144, 33.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_0_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R41C38[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/pixels_pixels_RAMREG_0_G[11]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[1][B]</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_0_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.883</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C40[1][B]</td>
<td>u_ddr3_fb/pixels_pixels_RAMREG_0_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.292, 66.972%; tC2Q: 0.144, 33.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/rgb_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/hdmi/video_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][A]</td>
<td>u_ddr3_fb/rgb_15_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_15_s0/Q</td>
</tr>
<tr>
<td>1.107</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C51[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/video_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C51[0][A]</td>
<td>u_ddr3_fb/hdmi/video_data_15_s0/CLK</td>
</tr>
<tr>
<td>0.879</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C51[0][A]</td>
<td>u_ddr3_fb/hdmi/video_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 66.512%; tC2Q: 0.144, 33.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/mem_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/text_vram0_text_vram0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[2][B]</td>
<td>esp32_ospi/proto/mem_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R37C79[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_3_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td style=" font-weight:bold;">esp32_ospi/text_vram0_text_vram0_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>esp32_ospi/text_vram0_text_vram0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.911</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>esp32_ospi/text_vram0_text_vram0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 69.427%; tC2Q: 0.144, 30.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_66_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_66_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_66_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_60_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_60_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL41[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL41[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL41[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C2[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_55_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C2[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_55_s0/Q</td>
</tr>
<tr>
<td>1.205</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_52_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_52_s0/Q</td>
</tr>
<tr>
<td>1.205</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_43_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_43_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_43_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL39[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_41_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C2[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_41_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL39[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL39[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.879</td>
<td>4.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C88[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C88[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C88[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.437%; route: 8.016, 91.210%; tC2Q: 0.382, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.879</td>
<td>4.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C88[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C88[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C88[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.437%; route: 8.016, 91.210%; tC2Q: 0.382, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.879</td>
<td>4.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C88[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C88[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C88[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.437%; route: 8.016, 91.210%; tC2Q: 0.382, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.879</td>
<td>4.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C88[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C88[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C88[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.437%; route: 8.016, 91.210%; tC2Q: 0.382, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.700</td>
<td>4.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.530%; route: 7.838, 91.028%; tC2Q: 0.382, 4.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.700</td>
<td>4.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C88[3][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[3][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C88[3][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.530%; route: 7.838, 91.028%; tC2Q: 0.382, 4.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.700</td>
<td>4.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C88[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C88[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.530%; route: 7.838, 91.028%; tC2Q: 0.382, 4.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.700</td>
<td>4.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C88[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C88[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.530%; route: 7.838, 91.028%; tC2Q: 0.382, 4.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.700</td>
<td>4.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C88[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C88[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.530%; route: 7.838, 91.028%; tC2Q: 0.382, 4.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.700</td>
<td>4.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C88[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C88[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.530%; route: 7.838, 91.028%; tC2Q: 0.382, 4.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.523</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C94[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C94[0][B]</td>
<td>superserial/COM2/RX_REG_0_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C94[0][B]</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.625%; route: 7.661, 90.840%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.523</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C94[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C94[0][A]</td>
<td>superserial/COM2/RX_REG_1_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C94[0][A]</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.625%; route: 7.661, 90.840%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.523</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C94[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C94[1][B]</td>
<td>superserial/COM2/RX_REG_3_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C94[1][B]</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.625%; route: 7.661, 90.840%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.523</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C94[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C94[1][A]</td>
<td>superserial/COM2/RX_REG_4_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C94[1][A]</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.625%; route: 7.661, 90.840%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.523</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C94[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C94[2][A]</td>
<td>superserial/COM2/RX_REG_5_s1/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C94[2][A]</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.625%; route: 7.661, 90.840%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.524</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C89[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C89[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C89[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.624%; route: 7.661, 90.840%; tC2Q: 0.382, 4.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.524</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C89[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C89[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C89[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.624%; route: 7.661, 90.840%; tC2Q: 0.382, 4.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.524</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C89[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C89[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C89[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.624%; route: 7.661, 90.840%; tC2Q: 0.382, 4.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.524</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C89[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C89[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C89[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.624%; route: 7.661, 90.840%; tC2Q: 0.382, 4.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.523</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C93[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RDRF_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C93[2][A]</td>
<td>superserial/COM2/RDRF_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C93[2][A]</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.625%; route: 7.661, 90.840%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.523</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C93[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C93[1][A]</td>
<td>superserial/COM2/RX_REG_2_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C93[1][A]</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.625%; route: 7.661, 90.840%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.523</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C93[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C93[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C93[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.625%; route: 7.661, 90.840%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.523</td>
<td>4.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C93[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C93[0][B]</td>
<td>superserial/COM2/RX_REG_7_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C93[0][B]</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.625%; route: 7.661, 90.840%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.498</td>
<td>4.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C89[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C89[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C89[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.639%; route: 7.635, 90.812%; tC2Q: 0.382, 4.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.881</td>
<td>3.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R35C92[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.494</td>
<td>4.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C87[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C87[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.641%; route: 7.631, 90.808%; tC2Q: 0.382, 4.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C35[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.280</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R58C35[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.984</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C53[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C53[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C53[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 20.658%; route: 0.893, 68.324%; tC2Q: 0.144, 11.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C35[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.280</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R58C35[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.980</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C50[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 20.721%; route: 0.889, 68.227%; tC2Q: 0.144, 11.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C35[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.280</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R58C35[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.980</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C50[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 20.721%; route: 0.889, 68.227%; tC2Q: 0.144, 11.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C35[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.280</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R58C35[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.980</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C50[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 20.721%; route: 0.889, 68.227%; tC2Q: 0.144, 11.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C33[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C35[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.280</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R58C35[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.980</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5510</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C50[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 20.721%; route: 0.889, 68.227%; tC2Q: 0.144, 11.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/data_out_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT95[B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/data_out_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT95[B]</td>
<td>esp32_ospi/proto/data_out_7_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT95[B]</td>
<td>esp32_ospi/proto/data_out_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_4_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C76[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_5_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C76[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_19_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C76[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_20_s1/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C76[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/sclk_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/sclk_q1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[1][A]</td>
<td>esp32_ospi/proto/sclk_q1_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C76[1][A]</td>
<td>esp32_ospi/proto/sclk_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C80[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_addr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C80[2][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C80[2][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C76[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_addr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C76[0][B]</td>
<td>esp32_ospi/proto/mem_rd_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C76[0][B]</td>
<td>esp32_ospi/proto/mem_rd_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C76[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_addr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C76[0][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_10_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C76[0][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C84[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_req_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C84[0][B]</td>
<td>esp32_ospi/proto/mem_rd_req_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C84[0][B]</td>
<td>esp32_ospi/proto/mem_rd_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[0][A]</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C76[0][A]</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C80[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C80[2][A]</td>
<td>esp32_ospi/proto/mem_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C80[2][A]</td>
<td>esp32_ospi/proto/mem_wr_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[1][A]</td>
<td>esp32_ospi/proto/mem_wr_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C76[1][A]</td>
<td>esp32_ospi/proto/mem_wr_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C76[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C76[1][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C76[1][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[0][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C76[0][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C76[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C76[0][A]</td>
<td>esp32_ospi/proto/mem_wr_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C76[0][A]</td>
<td>esp32_ospi/proto/mem_wr_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C76[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C76[1][A]</td>
<td>esp32_ospi/proto/mem_wr_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C76[1][A]</td>
<td>esp32_ospi/proto/mem_wr_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[2][A]</td>
<td>esp32_ospi/proto/mem_wr_addr_8_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C76[2][A]</td>
<td>esp32_ospi/proto/mem_wr_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C76[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C76[0][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C76[0][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C94[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>406</td>
<td>R31C94[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5963</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C76[2][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_10_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C76[2][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 89.058%; tC2Q: 0.144, 10.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s0/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5963</td>
<td>a2bus_if.clk_logic</td>
<td>2.863</td>
<td>2.604</td>
</tr>
<tr>
<td>5510</td>
<td>u_ddr3_fb/clk_x1</td>
<td>0.894</td>
<td>2.604</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[7]</td>
<td>7.702</td>
<td>6.625</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[8]</td>
<td>10.573</td>
<td>3.980</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[9]</td>
<td>10.659</td>
<td>4.037</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[10]</td>
<td>11.677</td>
<td>3.691</td>
</tr>
<tr>
<td>876</td>
<td>n29_13</td>
<td>10.302</td>
<td>3.865</td>
</tr>
<tr>
<td>610</td>
<td>u_ddr3_fb/n1348_3</td>
<td>3.199</td>
<td>2.917</td>
</tr>
<tr>
<td>577</td>
<td>u_ddr3_fb/ox[5]</td>
<td>6.376</td>
<td>4.585</td>
</tr>
<tr>
<td>449</td>
<td>apple_video_fb/viderom_a_r[6]</td>
<td>11.891</td>
<td>3.466</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C77</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C78</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C79</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C108</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C109</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C83</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C84</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C123</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C96</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk4x -period 3.367 -waveform {0 1.684} [get_pins {u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk1x -period 13.47 -waveform {0 6.734} [get_pins {u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_g -period 20 -waveform {0 10} [get_nets {clk_d}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 27 [get_pins {clocks_pll/PLLA_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 [get_pins {clocks_pll/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk4x}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_pixel}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk4x}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
