

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc1c3a008..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc1c3a000..

GPGPU-Sim PTX: cudaLaunch for 0x0x404b6b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z32performStreamCollide_kernel_nvm4PfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z32performStreamCollide_kernel_nvm4PfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32performStreamCollide_kernel_nvm4PfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32performStreamCollide_kernel_nvm4PfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32performStreamCollide_kernel_nvm4PfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32performStreamCollide_kernel_nvm4PfS_'...
GPGPU-Sim PTX: reconvergence points for _Z32performStreamCollide_kernel_nvm4PfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2248 (lbm.2.sm_70.ptx:1471) @%p2 bra BB3_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e0 (lbm.2.sm_70.ptx:1656) shl.b64 %rd47, %rd1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2250 (lbm.2.sm_70.ptx:1472) bra.uni BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a8 (lbm.2.sm_70.ptx:1487) add.f32 %f58, %f242, %f240;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x22a0 (lbm.2.sm_70.ptx:1484) bra.uni BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e0 (lbm.2.sm_70.ptx:1656) shl.b64 %rd47, %rd1, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2a50 (lbm.2.sm_70.ptx:1816) @%p4 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad0 (lbm.2.sm_70.ptx:1845) setp.eq.s32%p1, %r7, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2ce8 (lbm.2.sm_70.ptx:1956) @!%p1 bra BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d70 (lbm.2.sm_70.ptx:1987) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2cf0 (lbm.2.sm_70.ptx:1957) bra.uni BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf8 (lbm.2.sm_70.ptx:1960) mov.u32 %r70, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32performStreamCollide_kernel_nvm4PfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32performStreamCollide_kernel_nvm4PfS_'.
GPGPU-Sim PTX: pushing kernel '_Z32performStreamCollide_kernel_nvm4PfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: CTA/core = 9, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm4PfS_'
kernel_name = _Z32performStreamCollide_kernel_nvm4PfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 124988
gpu_sim_insn = 60978230
gpu_ipc =     487.8727
gpu_tot_sim_cycle = 124988
gpu_tot_sim_insn = 60978230
gpu_tot_ipc =     487.8727
gpu_tot_issued_cta = 1720
gpu_occupancy = 51.3130% 
gpu_tot_occupancy = 51.3130% 
max_total_param_size = 0
gpu_stall_dramfull = 2914994
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      25.7239
partiton_level_parallism_total  =      25.7239
partiton_level_parallism_util =      27.9916
partiton_level_parallism_util_total  =      27.9916
L2_BW  =     926.8652 GB/Sec
L2_BW_total  =     926.8652 GB/Sec
gpu_total_sim_rate=67980
############## bottleneck_stats #############
cycles: core 124988, icnt 124988, l2 124988, dram 93851
gpu_ipc	487.873
gpu_tot_issued_cta = 1720, average cycles = 73
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 496767 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 217260 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.053	80
L1D data util	0.569	80	0.610	12
L1D tag util	0.349	80	0.403	36
L2 data util	0.437	64	0.458	8
L2 tag util	0.298	64	0.306	8
n_l2_access	 2385813
icnt s2m util	0.000	0	0.000	8	flits per packet: -nan
icnt m2s util	0.000	0	0.000	8	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.417	32	0.429	2

latency_l2_hit:	1915985370, num_l2_reqs:	954351
L2 hit latency:	2007
latency_dram:	-550773979, num_dram_reqs:	1428475
DRAM latency:	2621

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.562
TB slot    	0.281
L1I tag util	0.108	80	0.119	65

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.062	80	0.066	12
sp pipe util	0.034	80	0.039	65
sfu pipe util	0.002	80	0.002	61
ldst mem cycle	0.184	80	0.199	69

smem port	0.000	0

n_reg_bank	16
reg port	0.032	16	0.039	0
L1D tag util	0.349	80	0.403	36
L1D fill util	0.050	80	0.055	65
n_l1d_mshr	4096
L1D mshr util	0.043	80
n_l1d_missq	16
L1D missq util	0.316	80
L1D hit rate	0.000
L1D miss rate	0.408
L1D rsfail rate	0.592
L2 tag util	0.298	64	0.306	8
L2 fill util	0.062	64	0.067	4
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.276	64	0.303	4
L2 missq util	0.004	64	0.004	4
L2 hit rate	0.400
L2 miss rate	0.600
L2 rsfail rate	0.000

dram activity	0.863	32	0.884	4

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 16295936, load_transaction_bytes 16295936, icnt_m2s_bytes 0
n_gmem_load_insns 135818, n_gmem_load_accesses 509248
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.435

run 0.010, fetch 0.001, sync 0.630, control 0.000, data 0.283, struct 0.077
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18114, Miss = 18114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23757
	L1D_cache_core[1]: Access = 18850, Miss = 18850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26578
	L1D_cache_core[2]: Access = 17305, Miss = 17305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25945
	L1D_cache_core[3]: Access = 18032, Miss = 18032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26912
	L1D_cache_core[4]: Access = 18554, Miss = 18554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24891
	L1D_cache_core[5]: Access = 16981, Miss = 16981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26615
	L1D_cache_core[6]: Access = 17895, Miss = 17895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23871
	L1D_cache_core[7]: Access = 17540, Miss = 17540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22094
	L1D_cache_core[8]: Access = 17300, Miss = 17300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24606
	L1D_cache_core[9]: Access = 17081, Miss = 17081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21190
	L1D_cache_core[10]: Access = 18365, Miss = 18365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23652
	L1D_cache_core[11]: Access = 17958, Miss = 17958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24663
	L1D_cache_core[12]: Access = 19068, Miss = 19068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22810
	L1D_cache_core[13]: Access = 17080, Miss = 17080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23328
	L1D_cache_core[14]: Access = 17195, Miss = 17195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24749
	L1D_cache_core[15]: Access = 18562, Miss = 18562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27893
	L1D_cache_core[16]: Access = 17929, Miss = 17929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25274
	L1D_cache_core[17]: Access = 17708, Miss = 17708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26954
	L1D_cache_core[18]: Access = 18495, Miss = 18495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25042
	L1D_cache_core[19]: Access = 17646, Miss = 17646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26369
	L1D_cache_core[20]: Access = 18084, Miss = 18084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24261
	L1D_cache_core[21]: Access = 17511, Miss = 17511, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27911
	L1D_cache_core[22]: Access = 17989, Miss = 17989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25704
	L1D_cache_core[23]: Access = 17565, Miss = 17565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21977
	L1D_cache_core[24]: Access = 17679, Miss = 17679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23708
	L1D_cache_core[25]: Access = 17814, Miss = 17814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23462
	L1D_cache_core[26]: Access = 17289, Miss = 17289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24744
	L1D_cache_core[27]: Access = 17055, Miss = 17055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27372
	L1D_cache_core[28]: Access = 17255, Miss = 17255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25116
	L1D_cache_core[29]: Access = 18146, Miss = 18146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21950
	L1D_cache_core[30]: Access = 16654, Miss = 16654, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26037
	L1D_cache_core[31]: Access = 18667, Miss = 18667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31489
	L1D_cache_core[32]: Access = 18007, Miss = 18007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24763
	L1D_cache_core[33]: Access = 18031, Miss = 18031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27111
	L1D_cache_core[34]: Access = 17304, Miss = 17304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27452
	L1D_cache_core[35]: Access = 17327, Miss = 17327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28155
	L1D_cache_core[36]: Access = 18509, Miss = 18509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31921
	L1D_cache_core[37]: Access = 18465, Miss = 18465, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28005
	L1D_cache_core[38]: Access = 17941, Miss = 17941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28048
	L1D_cache_core[39]: Access = 18425, Miss = 18425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27692
	L1D_cache_core[40]: Access = 17276, Miss = 17276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26601
	L1D_cache_core[41]: Access = 16995, Miss = 16995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26969
	L1D_cache_core[42]: Access = 16965, Miss = 16965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25445
	L1D_cache_core[43]: Access = 16764, Miss = 16764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25957
	L1D_cache_core[44]: Access = 17625, Miss = 17625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26701
	L1D_cache_core[45]: Access = 17731, Miss = 17731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27335
	L1D_cache_core[46]: Access = 18103, Miss = 18103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24901
	L1D_cache_core[47]: Access = 17080, Miss = 17080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25938
	L1D_cache_core[48]: Access = 18188, Miss = 18188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25247
	L1D_cache_core[49]: Access = 17528, Miss = 17528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28946
	L1D_cache_core[50]: Access = 17250, Miss = 17250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26130
	L1D_cache_core[51]: Access = 18096, Miss = 18096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28357
	L1D_cache_core[52]: Access = 17962, Miss = 17962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28690
	L1D_cache_core[53]: Access = 17362, Miss = 17362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24741
	L1D_cache_core[54]: Access = 18216, Miss = 18216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23857
	L1D_cache_core[55]: Access = 18032, Miss = 18032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23515
	L1D_cache_core[56]: Access = 18327, Miss = 18327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29456
	L1D_cache_core[57]: Access = 17495, Miss = 17495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26642
	L1D_cache_core[58]: Access = 18376, Miss = 18376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28482
	L1D_cache_core[59]: Access = 17543, Miss = 17543, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29397
	L1D_cache_core[60]: Access = 17607, Miss = 17607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26180
	L1D_cache_core[61]: Access = 18284, Miss = 18284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23947
	L1D_cache_core[62]: Access = 17987, Miss = 17987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24015
	L1D_cache_core[63]: Access = 17225, Miss = 17225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27006
	L1D_cache_core[64]: Access = 17503, Miss = 17503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23065
	L1D_cache_core[65]: Access = 18877, Miss = 18877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22881
	L1D_cache_core[66]: Access = 17870, Miss = 17870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27366
	L1D_cache_core[67]: Access = 18560, Miss = 18560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27250
	L1D_cache_core[68]: Access = 17903, Miss = 17903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22386
	L1D_cache_core[69]: Access = 18762, Miss = 18762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26639
	L1D_cache_core[70]: Access = 17693, Miss = 17693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24999
	L1D_cache_core[71]: Access = 17657, Miss = 17657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28800
	L1D_cache_core[72]: Access = 17680, Miss = 17680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24695
	L1D_cache_core[73]: Access = 17607, Miss = 17607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29000
	L1D_cache_core[74]: Access = 17595, Miss = 17595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26485
	L1D_cache_core[75]: Access = 17813, Miss = 17813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23833
	L1D_cache_core[76]: Access = 17593, Miss = 17593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23723
	L1D_cache_core[77]: Access = 17225, Miss = 17225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24299
	L1D_cache_core[78]: Access = 16589, Miss = 16589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25511
	L1D_cache_core[79]: Access = 19025, Miss = 19025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24000
	L1D_total_cache_accesses = 1423344
	L1D_total_cache_misses = 1423344
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2063458
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 508384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 971118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 914960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1092340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 914960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 971118
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1092340
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
901, 831, 831, 851, 812, 790, 815, 835, 785, 704, 704, 724, 808, 787, 787, 801, 767, 701, 699, 721, 767, 701, 699, 721, 631, 558, 568, 568, 701, 637, 637, 657, 701, 637, 637, 657, 
gpgpu_n_tot_thrd_icount = 67869024
gpgpu_n_tot_w_icount = 2120907
gpgpu_n_stall_shd_mem = 8773110
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 508244
gpgpu_n_mem_write_global = 2754502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4068448
gpgpu_n_store_insn = 13044668
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 411424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2842319
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1613790
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31858495	W0_Idle:431267	W0_Scoreboard:3980428	W1:68130	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:245500	W24:269855	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:242103	W32:1300062
single_issue_nums: WS0:561003	WS1:516420	WS2:517860	WS3:530367	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4065952 {8:508244,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51308304 {8:1839743,40:914759,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19861120 {40:496528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21609200 {8:2701150,}
maxmflatency = 9630 
max_icnt2mem_latency = 8302 
maxmrqlatency = 1132 
max_icnt2sh_latency = 688 
averagemflatency = 2543 
avg_icnt2mem_latency = 1900 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 25 
mrq_lat_table:85420 	53325 	16325 	25963 	62505 	121626 	157253 	151294 	36814 	3251 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97 	1477 	57851 	1237007 	1553954 	346819 	447 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	30 	14 	5 	523 	1435 	6192 	15834 	3434 	440440 	1689090 	933053 	125121 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1585927 	439402 	315844 	265976 	233093 	179960 	127789 	47086 	2575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	39 	182 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        14        24        24        24        24        24        36        57        58        27        22        42        32        16        13 
dram[1]:        48        14        21        21        21        21        21        22        55        50        23        18        24        32        13        14 
dram[2]:        42        16        24        24        24        24        24        35        59        58        29        26        27        49        12        12 
dram[3]:        57        14        21        21        21        21        37        40        76        71        21        24        50        49        13        14 
dram[4]:        55        18        24        24        24        24        29        36        66        72        16        24        45        53        17        16 
dram[5]:        57        16        21        21        21        21        33        35        76        80        21        18        50        48        17        14 
dram[6]:        46        16        24        24        24        24        29        36        65        70        33        20        51        46        16        16 
dram[7]:        22        14        21        21        21        21        33        40        72        71        40        55        51        47        14        14 
dram[8]:        43        24        24        24        24        24        37        36        62        70        32        50        70        43        14        17 
dram[9]:        48        21        21        21        21        21        48        39        68        71        22        18        66        41        14        15 
dram[10]:        25        20        24        24        24        24        43        36        67        66        17        24        60        45        17        16 
dram[11]:        22        21        21        21        21        21        28        40        75        75        21        31        59        43        14        14 
dram[12]:        16        24        24        24        24        24        33        36        69        69        18        32        60        58        12        18 
dram[13]:        10        21        21        22        21        21        44        40        71        71        21        38        55        47        13        15 
dram[14]:        24        12        24        24        24        24        41        35        66        66        25        20        46        61        12        12 
dram[15]:        21        17        21        21        21        21        42        29        80        71        21        18        42        57        17        14 
dram[16]:        16        16        24        24        24        24        35        28        71        69        41        26        42        51        16        16 
dram[17]:        21        15        21        21        21        21        31        42        76        72        42        18        41        51        14        22 
dram[18]:        16        24        24        24        24        24        41        39        67        69        37        37        48        59        16        12 
dram[19]:        14        21        21        21        21        21        39        49        76        61        24        22        45        57        13        11 
dram[20]:        12        24        24        24        24        24        45        41        65        71        26        42        52        43        16        16 
dram[21]:        10        21        21        21        21        21        40        39        76        75        36        38        49        43        15        15 
dram[22]:        15        20        24        24        24        24        46        45        66        71        43        44        57        31        12        12 
dram[23]:        15        21        21        21        21        21        40        39        70        74        44        23        57        30        14        14 
dram[24]:        20        16        24        24        24        24        41        54        61        71        22        27        62        42        16        12 
dram[25]:        21        14        21        21        21        21        43        49        70        79        21        26        60        39        17        14 
dram[26]:        20        20        24        24        24        24        37        36        69        70        44        26        49        50        16        18 
dram[27]:        18        14        21        21        21        21        44        40        72        71        21        34        34        50        17        15 
dram[28]:        16        17        24        24        24        24        35        37        63        69        50        41        50        60        17        12 
dram[29]:        14        16        21        21        21        21        39        45        74        66        37        23        49        41        13        23 
dram[30]:        12        24        24        24        24        24        36        39        66        70        26        20        51        46        16        16 
dram[31]:        15        21        21        21        21        21        24        21        66        74        21        18        34        45        17        13 
maximum service time to same row:
dram[0]:     21816     22322     25687     27486     19482     29233     25013      6358      6909      8812      8403      8439     13797     15434     24741     26796 
dram[1]:     22538     19156     30460     28087     22928     29304      6120      6131      6444      8409      7946      7975     11848     13098     25591     26956 
dram[2]:     21255     21222     32274     32627     23965     32631      6302      6358      7492     11124      8403      8439     15939     16633     27613     25989 
dram[3]:     21719     19237     21133     25772     20731     24143      6120      6131      8187      9559      7946      7975     15015     15090     27066     27521 
dram[4]:     20968     20658     28057     24900     27014     19649      8073      6358      8337     10061      8811      8439     14985     14278     26017     28358 
dram[5]:     22779     18927     16393     27866     21150     27042     14770      6460      8264      9285      7946      7975     14160     14616     26786     28278 
dram[6]:     22024     19412     20673     26581     26159     28830      7261      6391      8555     10627      8403      8439     15561     17198     26660     26255 
dram[7]:     22798     17002     17703     27119     17050     26066     10468      6131      9317      9354      7946      7975     15257     16163     27228     25583 
dram[8]:     22337     16418     23183     24651     17435     25273      8325      6622      8967     10258      8403      8439     17637     17661     27330     27197 
dram[9]:     22349     16016     24199     25065     17342     22906      6120      6268      8338      9665      7946      8072     13437     15606     27485     27652 
dram[10]:     21061     19587     28777     23054     17553     23460      8787      6468      7863      8897      8984      9211     15102     16261     26740     26548 
dram[11]:     21880     19147     26210     23350     19686     22698      7928      6131      8797     10020      7946      7975     12769     14730     27731     25749 
dram[12]:     21084     17078     25159     32850     30622     22003      8264      7350      8524     10260      8721      8439     17362     17556     26232     25474 
dram[13]:     21817     18331     25435     25385     27201     26454     22791      6131      8991      9073      7946      7975     12172     16591     26261     26983 
dram[14]:     20931     18114     22177     24391     21027     27041      6302      6358      9305      8711      8403      8439     13007     16322     28564     27323 
dram[15]:     22441     17216     19774     25329     27294     26851      6120      6131      9241      9872      7946      7975     11848     17205     28950     27992 
dram[16]:     24427     18293     21100     26585     17109     26130      6302      7076      9860     10445      8432      8439     15341     17663     26166     25952 
dram[17]:     22999     16065     21831     27904     23906     25997      6120      6857      8953      9104      7946      7975     14520     17067     27186     26283 
dram[18]:     22486     17093     21258     32961     26896     26292      7458      8282      8724      8249      8506      8975     15967     17933     26502     26755 
dram[19]:     22462     16523     21614     22164     24616     16539      8097      6876     10350      6500      8606      8601     15372     17494     27116     26751 
dram[20]:     22694     17802     23750     24859     28135     25063      7985      8872      8981      8342      8911      9396     17737     17278     27466     26522 
dram[21]:     21843     17888     20898     21466     20268     21878      6120      6415     10087      8283      7967      8386     17026     16230     27585     26602 
dram[22]:     22531     23338     29217     24626     25510     26943      8102      9039     10007      9291      9249      9481     17809     16713     26869     28196 
dram[23]:     22104     24112     22091     28769     18415     26391      6120      6475      9200      9326      8177      7975     14716     14956     28033     28069 
dram[24]:     22097     17898     27904     21299     32158     31604      8027      8596      9096      9556      9016      9988     16181     16336     28073     28316 
dram[25]:     21434     16675     19683     23272     22168     24414      6560      6517      9435      9049      8507      8689     15226     15317     28505     29414 
dram[26]:     21631     19698     24681     29768     28981     28188      6302      6969     10281      9526      8626      8522     14516     15209     27570     27341 
dram[27]:     20986     19446     27622     26714     23378     26723      6179      6340      8376      8486      8219      8768     14253     15100     28292     28174 
dram[28]:     20807     21781     27036     32430     26763     27198      7281      6760      8780      8425      9136     10464     17163     16506     27385     26653 
dram[29]:     21650     23181     25590     28694     26282     19124      6222      6131      9430      9206      8354      8236     16258     14437     28359     26674 
dram[30]:     21712     19409     24237     23401     16240     20104      6302      7082      9219      9630      8403      8439     15712     13845     26548     24311 
dram[31]:     22109     20526     22902     24964     25156     25033      6120      6131      8495      9709      7946      7975     13728     12819     27084     22769 
average row accesses per activate:
dram[0]:  3.423077  3.439759  3.593407  3.560886  3.335548  3.159021  2.952070  3.133787  2.871176  2.966942  2.796807  2.799127  2.876369  2.772037  3.083821  3.136821 
dram[1]:  3.353448  3.221539  3.584677  3.413127  3.118644  3.058252  2.875576  2.981308  2.722591  2.722314  2.564586  2.643609  2.630265  2.651200  2.973306  3.038298 
dram[2]:  3.441417  3.425595  3.596364  3.713740  3.272436  3.263323  2.962801  3.152968  2.919804  2.899838  2.765043  2.707042  2.761261  2.863208  3.147059  3.242236 
dram[3]:  3.300000  3.094675  3.332103  3.381679  3.086667  3.224490  2.853547  2.843750  2.803419  2.774030  2.551227  2.563135  2.640378  2.645570  2.915832  2.954071 
dram[4]:  3.477778  3.395833  3.543796  3.573529  3.171974  3.236593  3.084282  3.035088  2.996639  2.985025  2.813139  2.740371  2.837209  2.816641  3.083821  3.188524 
dram[5]:  3.260504  3.000000  3.193548  3.263736  3.143836  3.152824  2.918415  2.940092  2.800341  2.734660  2.675227  2.590909  2.591049  2.637520  2.970954  2.871227 
dram[6]:  3.530726  3.412121  3.609848  3.730769  3.382252  3.164596  3.072727  3.096197  2.938944  2.875000  2.815789  2.728571  2.766214  2.855346  3.128458  3.180328 
dram[7]:  3.277620  3.180982  3.679325  3.513834  3.148789  3.267123  2.875576  3.050239  2.819588  2.856153  2.642750  2.677370  2.761194  2.693182  3.031512  3.089130 
dram[8]:  3.419178  3.381381  3.711539  3.669202  3.360269  3.295820  3.093822  3.082405  2.950413  2.907618  2.756063  2.811765  2.855590  2.837246  3.310272  3.323974 
dram[9]:  3.112299  3.121951  3.398468  3.361217  3.100671  3.108197  2.904651  2.880090  2.760540  2.847751  2.680303  2.658094  2.708535  2.702128  3.025210  3.040860 
dram[10]:  3.215938  3.341390  3.639847  3.669231  3.370370  3.322368  3.117783  3.041758  3.035714  3.094828  2.772662  2.776488  2.915471  2.871272  3.186747  3.110220 
dram[11]:  3.058974  3.191951  3.561753  3.388462  3.188356  3.225694  2.922717  3.182045  2.853658  2.841379  2.593567  2.634587  2.649371  2.633333  2.983674  2.931818 
dram[12]:  3.354839  3.413897  3.494465  3.732558  3.331104  3.297735  3.058824  3.211137  2.945455  2.929739  2.714689  2.697055  2.832558  2.885714  3.116371  3.274059 
dram[13]:  2.828502  3.008621  3.531746  3.380228  3.073090  3.041667  2.955294  2.972093  2.715232  2.776094  2.547414  2.574561  2.608424  2.686591  2.959016  2.942149 
dram[14]:  3.232558  3.401786  3.882114  3.554744  3.236246  3.274448  2.967105  3.070953  2.868167  2.968595  2.859910  2.712271  2.867188  2.926400  3.219959  3.262605 
dram[15]:  2.899244  3.072675  3.296578  3.172043  2.955271  3.109635  2.959620  2.882353  2.779661  2.748333  2.630402  2.562319  2.574273  2.644550  2.977226  2.947917 
dram[16]:  3.285333  3.583333  3.563433  3.756757  3.281046  3.317460  3.029083  3.100671  2.939044  2.975166  2.731638  2.741160  2.901587  2.770393  3.204040  3.205285 
dram[17]:  2.916456  3.064897  3.369231  3.329545  3.068627  3.022293  3.019324  2.876126  2.721393  2.817717  2.629630  2.644444  2.601237  2.705314  2.941176  3.004219 
dram[18]:  3.241287  3.535825  3.807087  3.741313  3.210191  3.259375  3.070136  3.037199  3.034014  2.907916  2.838473  2.737659  2.887500  2.897152  3.276289  3.171717 
dram[19]:  3.201729  3.190625  3.268382  3.351145  3.105263  3.074675  2.873853  2.956221  2.762626  2.714286  2.575362  2.557307  2.598160  2.666137  3.014583  3.004228 
dram[20]:  3.340782  3.671010  3.788235  3.685824  3.325806  3.325806  2.969365  3.140271  2.951987  3.030303  2.821898  2.767806  2.872671  2.937400  3.294845  3.223140 
dram[21]:  2.983562  3.291262  3.316981  3.282528  3.009524  3.181208  2.918415  2.917995  2.848958  2.798646  2.658647  2.522663  2.675633  2.656101  2.989712  3.012766 
dram[22]:  3.380952  3.336391  3.603846  3.733068  3.357616  3.247588  2.952174  2.961539  2.858974  2.880000  2.733997  2.728814  2.733333  2.808049  3.058252  3.117172 
dram[23]:  3.123839  3.134796  3.275862  3.402390  3.169492  2.967949  2.822072  2.898190  2.853658  2.778151  2.656581  2.594436  2.596923  2.681745  2.938272  2.893224 
dram[24]:  3.331361  3.361194  3.393617  3.715953  3.380795  3.385382  2.978070  3.068584  2.937397  2.920455  2.793304  2.730226  2.794833  2.806748  3.227459  3.200828 
dram[25]:  3.218069  3.219745  3.305344  3.413386  3.124579  3.006452  2.826576  2.855234  2.820690  2.738411  2.676783  2.663664  2.735632  2.729508  3.014799  3.028078 
dram[26]:  3.477745  3.449231  3.615672  3.759690  3.338762  3.209375  2.971491  3.052863  2.956882  2.936378  2.772334  2.715287  2.850000  2.855799  3.245935  3.218557 
dram[27]:  3.140244  3.126126  3.439216  3.492000  2.955975  3.146179  2.936620  2.931350  2.817869  2.775168  2.618128  2.515581  2.656549  2.635647  3.018828  3.021277 
dram[28]:  3.413691  3.526646  3.785156  3.705426  3.327922  3.160494  2.893390  3.075388  3.044369  2.998333  2.816715  2.816058  2.875981  2.907348  3.275934  3.256303 
dram[29]:  3.272727  3.312903  3.520000  3.568548  3.055195  3.061290  2.938967  2.829646  2.766892  2.767169  2.607090  2.640835  2.631250  2.666134  2.942857  3.034335 
dram[30]:  3.401813  3.472050  3.670498  3.817460  3.243671  3.326861  3.102740  3.004320  2.896272  2.866242  2.722380  2.727401  2.840062  2.860720  3.331210  3.229814 
dram[31]:  3.121581  3.220126  3.415686  3.549180  3.055738  3.058824  2.990453  2.834437  2.759664  2.776471  2.706605  2.579562  2.672524  2.737705  3.108932  3.071895 
average row locality = 713788/240517 = 2.967724
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       888       876       764       748       748       760       900       920      1216      1224      1280      1280      1280      1280      1200      1192 
dram[1]:       784       784       679       665       665       672       784       805      1064      1071      1120      1120      1120      1120      1064      1064 
dram[2]:       896       880       768       768       768       768       896       920      1216      1224      1280      1280      1280      1280      1216      1200 
dram[3]:       784       770       672       672       672       672       784       805      1064      1071      1120      1120      1120      1120      1064      1050 
dram[4]:       872       864       752       744       744       744       896       920      1216      1224      1280      1280      1280      1280      1200      1184 
dram[5]:       784       777       676       665       659       672       788       805      1064      1071      1120      1120      1120      1120      1057      1050 
dram[6]:       872       856       744       752       742       736       896       920      1216      1224      1280      1280      1280      1280      1200      1184 
dram[7]:       772       770       664       672       660       672       784       805      1064      1071      1120      1120      1120      1120      1061      1050 
dram[8]:       872       860       748       748       748       748       896       920      1216      1224      1280      1280      1280      1280      1200      1180 
dram[9]:       784       770       672       672       672       672       784       805      1064      1071      1120      1120      1120      1120      1064      1050 
dram[10]:       864       860       740       740       732       736       896       920      1216      1224      1280      1280      1280      1280      1196      1184 
dram[11]:       793       777       679       669       664       655       784       805      1064      1071      1120      1120      1120      1120      1067      1056 
dram[12]:       872       868       752       744       744       744       896       920      1216      1224      1280      1280      1280      1280      1200      1200 
dram[13]:       784       777       679       665       665       672       791       805      1064      1071      1120      1120      1120      1120      1057      1050 
dram[14]:       876       872       748       756       744       756       896       920      1216      1224      1280      1280      1280      1280      1200      1192 
dram[15]:       775       764       666       663       663       663       784       805      1064      1071      1120      1120      1120      1120      1058      1044 
dram[16]:       884       881       760       768       749       768       896       920      1216      1224      1280      1280      1280      1280      1208      1208 
dram[17]:       789       773       672       672       672       672       784       805      1064      1071      1120      1120      1120      1120      1068      1058 
dram[18]:       884       880       756       768       744       768       896       920      1216      1224      1280      1280      1280      1280      1208      1200 
dram[19]:       784       770       672       672       672       672       784       805      1064      1071      1120      1120      1120      1120      1064      1050 
dram[20]:       884       872       760       756       756       756       896       920      1216      1224      1280      1280      1280      1280      1208      1192 
dram[21]:       784       770       672       672       672       672       784       805      1064      1071      1120      1120      1120      1120      1064      1050 
dram[22]:       864       844       732       740       740       736       896       920      1216      1224      1280      1280      1280      1280      1192      1176 
dram[23]:       763       749       651       658       658       651       784       805      1064      1071      1120      1120      1120      1120      1050      1036 
dram[24]:       872       864       752       744       744       744       896       920      1216      1224      1280      1280      1280      1280      1200      1184 
dram[25]:       763       756       658       651       651       651       784       805      1064      1071      1120      1120      1120      1120      1050      1036 
dram[26]:       896       868       768       756       756       753       896       920      1216      1224      1280      1280      1280      1280      1216      1192 
dram[27]:       784       770       672       672       672       672       784       805      1064      1071      1120      1120      1120      1120      1064      1050 
dram[28]:       884       868       760       744       756       748       896       920      1216      1224      1280      1280      1280      1280      1208      1192 
dram[29]:       784       770       672       672       672       672       784       805      1064      1071      1120      1120      1120      1120      1064      1050 
dram[30]:       872       864       752       744       744       744       896       920      1216      1224      1280      1280      1280      1280      1200      1184 
dram[31]:       763       756       658       651       651       651       784       805      1064      1071      1120      1120      1120      1120      1050      1036 
total dram reads = 496767
bank skew: 1280/651 = 1.97
chip skew: 16640/14420 = 1.15
number of total write accesses:
dram[0]:       853       822       717       727       955      1012      1606      1628      2050      2063      2292      2273      1947      1879      1255      1201 
dram[1]:      1223       835       717       759       994      1057      1676      1701      2104      2106      2268      2232      1934      1839      1238      1194 
dram[2]:      1150       849       745       694       955      1020      1617      1635      2059      2061      2295      2271      1932      1881      1285      1194 
dram[3]:      1184       860       790       744       998      1068      1674      1699      2100      2100      2257      2256      1891      1883      1245      1160 
dram[4]:      1218       868       739       759       984      1035      1617      1646      2054      2061      2294      2269      1899      1884      1263      1230 
dram[5]:      1264       893       758       782      1006      1078      1686      1706      2105      2103      2261      2247      1885      1830      1200      1210 
dram[6]:      1287       857       691       734       943      1042      1626      1640      2054      2064      2279      2220      1923      1854      1260      1210 
dram[7]:      1215       834       698       756       985      1081      1679      1701      2102      2108      2259      2196      1864      1828      1240      1175 
dram[8]:      1229       832       717       739       943      1028      1612      1643      2062      2062      2298      2238      1943      1851      1241      1181 
dram[9]:      1226       793       736       740       987      1069      1684      1701      2098      2093      2273      2223      1921      1805      1202      1141 
dram[10]:      1247       776       701       720       989      1021      1615      1642      2056      2063      2283      2238      1894      1905      1294      1193 
dram[11]:      1320       819       749       736      1025      1061      1681      1702      2097      2109      2299      2220      1928      1822      1274      1155 
dram[12]:      1186       844       676       732       951      1022      1608      1642      2044      2062      2275      2277      1896      1864      1248      1198 
dram[13]:      1259       839       733       762      1010      1069      1680      1709      2105      2112      2282      2247      1874      1866      1245      1191 
dram[14]:      1238       866       686       743       971      1035      1605      1636      2048      2071      2258      2279      1914      1922      1252      1183 
dram[15]:      1215       885       702       781      1021      1060      1680      1702      2100      2108      2259      2274      1913      1895      1219      1202 
dram[16]:      1128       862       658       700       966      1030      1616      1639      2054      2084      2306      2329      1906      1944      1254      1227 
dram[17]:      1182       825       707       729      1035      1074      1697      1712      2101      2124      2294      2315      1926      1918      1249      1167 
dram[18]:      1063       797       722       686       980      1022      1624      1654      2050      2085      2314      2339      1955      1922      1257      1214 
dram[19]:      1029       780       745       722      1051      1067      1690      1728      2096      2130      2296      2304      1951      1891      1228      1189 
dram[20]:       988       772       689       694      1010      1021      1627      1660      2052      2087      2318      2342      1977      1901      1289      1200 
dram[21]:       951       749       718       735      1056      1069      1682      1722      2101      2122      2260      2297      1948      1893      1248      1158 
dram[22]:       839       770       694       671      1009      1024      1633      1654      2059      2083      2275      2299      1986      1857      1256      1210 
dram[23]:       764       770       712       688      1057      1067      1700      1723      2102      2132      2227      2263      1949      1836      1195      1189 
dram[24]:       799       811       702       717      1018      1022      1633      1657      2055      2092      2249      2297      1943      1906      1227      1181 
dram[25]:       836       796       726       737      1062      1082      1699      1724      2089      2133      2242      2269      1855      1870      1200      1163 
dram[26]:       864       787       680       708       992      1021      1630      1656      2058      2087      2281      2298      1895      1880      1258      1216 
dram[27]:       772       836       717       702      1042      1067      1696      1717      2101      2127      2232      2268      1852      1864      1206      1169 
dram[28]:       831       817       704       719       998      1023      1630      1655      2056      2086      2269      2281      1914      1877      1219      1219 
dram[29]:       805       800       723       739      1038      1069      1696      1715      2097      2126      2246      2240      1926      1864      1214      1150 
dram[30]:       809       786       692       728      1034      1041      1637      1667      2068      2090      2268      2287      1908      1886      1207      1230 
dram[31]:       821       825       738       750      1072      1088      1691      1729      2105      2122      2240      2234      1886      1869      1197      1195 
total dram writes = 756609
bank skew: 2342/658 = 3.56
chip skew: 24055/23280 = 1.03
average mf latency per bank:
dram[0]:      30376     31064      5371      4465      2902      2785      3697      3642      3561      3576      4664      4709      5460      5927      6417      6665
dram[1]:      24929     28502      4353      3781      2474      2487      3205      3243      3470      3319      4652      4157      5421      4977      6075      5482
dram[2]:      27823     32085      5147      5583      2760      3010      3820      3707      3792      3545      5171      4449      6334      5719      6795      6965
dram[3]:      26004     29198      4369      4360      2492      2707      3589      3527      3470      3439      4902      4575      5875      5077      6447      5561
dram[4]:      31199     30484      7504      4900      2989      3182      3747      3851      3933      3701      5535      5005      7293      6052      8634      7100
dram[5]:      25737     28311      5083      4233      2632      2872      3717      3489      3690      3475      5221      4403      5782      5213      6889      5819
dram[6]:      25554     32863      5061      5210      2615      3248      3661      3721      3602      3616      4939      4907      6129      5849      6911      7543
dram[7]:      25364     26766      4185      3760      2426      2668      3567      3435      3621      3160      5032      4072      5796      4777      5950      5469
dram[8]:      27121     29197      5453      4574      2734      2833      3815      3866      3845      3526      5127      4587      6214      5796      7441      7107
dram[9]:      23883     28789      4374      3846      2422      2438      3560      3351      3244      3209      4358      4241      4932      5061      5971      6367
dram[10]:      25545     30431      4799      4294      3152      2884      3721      3771      3650      3488      4637      4547      5545      5474      6222      6477
dram[11]:      24152     27230      4149      3716      2856      2534      3557      3416      3360      3035      4359      3951      5198      4333      5506      5200
dram[12]:      29655     27354      5586      4547      2705      2855      3788      3676      3660      3412      5078      4285      6242      5004      7757      5564
dram[13]:      23953     28505      3922      3958      2406      2592      3396      3383      3296      3193      4317      4197      5062      4891      5709      5554
dram[14]:      24434     27329      5073      4424      2790      2927      3712      3834      3697      3441      4804      4309      5648      5182      6622      5725
dram[15]:      22253     28185      3958      3896      2380      2606      3164      3379      3055      3285      3841      4473      4686      4573      5631      5312
dram[16]:      24483     28726      4749      4016      2601      2867      3420      3896      3288      3588      4163      4659      5274      4984      5839      5642
dram[17]:      24315     27967      3894      3434      2535      2442      3263      3285      3289      3131      4294      4242      5116      4741      5733      5453
dram[18]:      27001     29407      4659      4419      2918      2849      3815      3681      3719      3473      4685      4391      5613      4958      6629      5786
dram[19]:      25710     29741      3980      3625      2485      2480      3220      3306      3105      3242      3991      4479      4650      4789      5662      5639
dram[20]:      29329     31973      5744      4947      3443      2820      3779      3626      3618      3494      4742      4833      5718      5639      7174      6484
dram[21]:      27101     30438      4707      3812      2935      2475      3299      3363      3174      3317      4060      4375      4775      5185      5999      5665
dram[22]:      32027     32712      4966      5099      3002      2793      3759      3543      3544      3587      4584      4824      5638      5829      7471      6689
dram[23]:      31116     28614      4025      3937      2650      2368      3385      3120      3295      3090      4386      4114      5258      4940      6105      5369
dram[24]:      32465     29726      4605      5075      2973      3021      3887      3673      3650      3504      4753      4575      6108      5317      7075      6597
dram[25]:      29601     30376      3911      4737      2499      2739      3255      3394      3126      3231      4016      4418      4646      4851      5937      5873
dram[26]:      27036     29508      4139      4343      2717      2780      3642      3695      3377      3550      4234      4680      4967      5178      5698      6143
dram[27]:      28597     27721      3581      3549      2408      2402      3349      3080      3074      3127      4092      4206      4787      4579      5358      5527
dram[28]:      28040     28846      4299      4111      2882      2748      3835      3640      3474      3378      4488      4696      5276      5216      5935      6274
dram[29]:      28727     27433      3983      3543      2582      2383      3405      3154      3195      3118      4102      3945      4593      4363      5746      5447
dram[30]:      29752     28792      5407      4223      3078      2911      3624      3644      3411      3619      4387      4633      5234      5195      6066      5362
dram[31]:      28336     28112      4093      3929      2617      2633      3257      3262      3143      3302      3976      4245      4623      4705      5479      5149
maximum mf latency per bank:
dram[0]:       7950      7769      5291      5478      5912      5886      6273      6120      6631      6631      6662      6756      6698      6674      6550      6047
dram[1]:       8861      7347      5014      5045      5145      5157      7175      5504      7513      6312      7166      6157      7699      5956      6710      6288
dram[2]:       8226      7611      5645      6737      5962      6316      6610      6102      7330      6457      7343      6980      7430      6938      6994      6545
dram[3]:       8486      7479      5126      5463      5666      5108      6712      5393      7011      6058      7159      6322      7543      6610      7049      6292
dram[4]:       8785      8433      6416      6158      6886      5892      6599      6512      7368      7028      7381      7642      7722      7992      7548      7756
dram[5]:       8694      7790      4987      5057      7134      5107      6496      5526      7755      6757      7864      6635      7950      6844      7889      6804
dram[6]:       9209      8901      5045      5181      6118      6384      6618      7863      8773      9159      8528      8483      8575      8543      8563      8560
dram[7]:       9214      7526      4898      4094      5472      4751      8275      6024      8662      6595      8218      6883      8142      6738      8183      6671
dram[8]:       9630      8739      6488      6654      5941      5890      8698      7186      8700      7196      8083      7152      8087      6999      9104      7809
dram[9]:       8462      8073      4745      4804      4857      4751      6506      5966      8399      6168      8393      7877      8510      8134      8081      7415
dram[10]:       8937      8289      5058      5096      5941      5890      7254      6606      7753      7194      7936      7392      7812      7209      7213      6441
dram[11]:       8317      7275      5285      4351      4857      4751      6352      6378      7513      6566      7555      6661      7518      6743      6713      5647
dram[12]:       8926      7764      5853      5022      5941      5890      7239      6093      7680      6249      7933      6596      7589      6631      7602      6528
dram[13]:       8001      7736      4684      4803      4857      4751      5921      5109      6423      5720      6452      5949      6222      6359      5978      6527
dram[14]:       8994      8808      5130      5207      5942      5890      6746      6479      6957      6831      7362      6720      6899      6563      6916      6753
dram[15]:       8218      8301      4104      4600      4857      4751      5919      4950      6303      6740      6477      6660      6221      6333      6024      6578
dram[16]:       7520      7991      4979      5075      5943      6099      6139      6427      6228      6423      6365      6256      6201      6189      5576      5540
dram[17]:       8241      7439      4836      3611      4857      4751      5301      5044      6123      5915      6399      6176      5942      6159      7089      5866
dram[18]:       8983      7436      5336      4779      5957      5921      7025      6100      7661      6795      7436      6715      6852      6248      8268      5707
dram[19]:       7567      7594      5102      4204      4929      4751      6397      5568      6402      6774      6950      6594      6513      6259      6467      5825
dram[20]:       9591      8588      5425      5899      7345      5921      7862      6847      7778      7109      8493      7555      8423      7245      8641      7207
dram[21]:       8329      8850      4707      4686      4857      4751      6691      8021      6960      7474      6959      7426      7417      7562      7295      7661
dram[22]:       7303      7745      5803      4844      5957      5921      6213      6542      6505      6418      6714      6681      7351      6782      7135      6673
dram[23]:       7127      7436      4725      3811      4857      6539      6547      6551      6037      6090      6449      6158      6984      6214      6338      6412
dram[24]:       7913      8627      5181      5094      5957      6995      6797      7326      6657      7339      6540      7176      6771      7178      6471      6842
dram[25]:       7519      7668      4011      4266      5093      4751      6538      6043      6279      6257      6127      5795      5851      5909      6320      6026
dram[26]:       7395      8269      4994      4834      5957      5921      6535      6097      6389      6663      7003      6957      6381      6613      5946      6173
dram[27]:       7352      7395      3756      4320      4857      4751      5364      4950      5927      6006      6734      6223      5750      6155      5440      5655
dram[28]:       8384      8270      5100      4783      5944      5891      6231      6109      7215      7088      7344      7175      6826      6613      6706      6654
dram[29]:       7754      7561      4670      4354      4857      4751      4950      5185      7144      6640      7539      6844      7511      6616      6593      6058
dram[30]:       8338      8568      6258      4817      5941      5900      6242      6100      6647      6301      6499      6481      6333      6230      5964      5586
dram[31]:       7679      7749      5454      4577      5492      4751      6065      4950      6221      5705      6037      5970      5992      5692      5170      4810
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 255): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45715 n_act=7651 n_pre=7635 n_ref_event=0 n_req=23250 n_rd=16556 n_rd_L2_A=0 n_write=0 n_wr_bk=23277 bw_util=0.4244
n_activity=84962 dram_eff=0.4688
bk0: 888a 78323i bk1: 876a 79586i bk2: 764a 82644i bk3: 748a 82077i bk4: 748a 81167i bk5: 760a 79830i bk6: 900a 72120i bk7: 920a 72254i bk8: 1216a 62716i bk9: 1224a 63698i bk10: 1280a 60069i bk11: 1280a 60658i bk12: 1280a 62618i bk13: 1280a 62778i bk14: 1200a 69675i bk15: 1192a 70509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670925
Row_Buffer_Locality_read = 0.807200
Row_Buffer_Locality_write = 0.333881
Bank_Level_Parallism = 4.685985
Bank_Level_Parallism_Col = 3.179938
Bank_Level_Parallism_Ready = 1.542942
write_to_read_ratio_blp_rw_average = 0.616720
GrpLevelPara = 2.336601 

BW Util details:
bwutil = 0.424428 
total_CMD = 93851 
util_bw = 39833 
Wasted_Col = 34990 
Wasted_Row = 7154 
Idle = 11874 

BW Util Bottlenecks: 
RCDc_limit = 18030 
RCDWRc_limit = 22166 
WTRc_limit = 12543 
RTWc_limit = 38654 
CCDLc_limit = 19167 
rwq = 0 
CCDLc_limit_alone = 15261 
WTRc_limit_alone = 11200 
RTWc_limit_alone = 36091 

Commands details: 
total_CMD = 93851 
n_nop = 45715 
Read = 16556 
Write = 0 
L2_Alloc = 0 
L2_WB = 23277 
n_act = 7651 
n_pre = 7635 
n_ref = 0 
n_req = 23250 
total_req = 39833 

Dual Bus Interface Util: 
issued_total_row = 15286 
issued_total_col = 39833 
Row_Bus_Util =  0.162875 
CoL_Bus_Util = 0.424428 
Either_Row_CoL_Bus_Util = 0.512898 
Issued_on_Two_Bus_Simul_Util = 0.074405 
issued_two_Eff = 0.145068 
queue_avg = 15.962035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.962
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 231): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47301 n_act=7428 n_pre=7414 n_ref_event=0 n_req=21425 n_rd=14564 n_rd_L2_A=0 n_write=0 n_wr_bk=23858 bw_util=0.4094
n_activity=84365 dram_eff=0.4554
bk0: 784a 77587i bk1: 777a 79012i bk2: 679a 82304i bk3: 665a 82741i bk4: 665a 81222i bk5: 672a 80690i bk6: 784a 73266i bk7: 805a 73645i bk8: 1064a 65609i bk9: 1071a 64708i bk10: 1120a 60854i bk11: 1120a 61987i bk12: 1120a 63278i bk13: 1120a 63024i bk14: 1064a 71446i bk15: 1054a 72291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652901
Row_Buffer_Locality_read = 0.803790
Row_Buffer_Locality_write = 0.331579
Bank_Level_Parallism = 4.584104
Bank_Level_Parallism_Col = 3.140035
Bank_Level_Parallism_Ready = 1.546250
write_to_read_ratio_blp_rw_average = 0.636743
GrpLevelPara = 2.316983 

BW Util details:
bwutil = 0.409394 
total_CMD = 93851 
util_bw = 38422 
Wasted_Col = 34327 
Wasted_Row = 7824 
Idle = 13278 

BW Util Bottlenecks: 
RCDc_limit = 16045 
RCDWRc_limit = 22839 
WTRc_limit = 13220 
RTWc_limit = 33803 
CCDLc_limit = 18372 
rwq = 0 
CCDLc_limit_alone = 14961 
WTRc_limit_alone = 11892 
RTWc_limit_alone = 31720 

Commands details: 
total_CMD = 93851 
n_nop = 47301 
Read = 14564 
Write = 0 
L2_Alloc = 0 
L2_WB = 23858 
n_act = 7428 
n_pre = 7414 
n_ref = 0 
n_req = 21425 
total_req = 38422 

Dual Bus Interface Util: 
issued_total_row = 14842 
issued_total_col = 38422 
Row_Bus_Util =  0.158144 
CoL_Bus_Util = 0.409394 
Either_Row_CoL_Bus_Util = 0.495999 
Issued_on_Two_Bus_Simul_Util = 0.071539 
issued_two_Eff = 0.144232 
queue_avg = 15.271622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2716
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 255): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45130 n_act=7699 n_pre=7683 n_ref_event=0 n_req=23435 n_rd=16640 n_rd_L2_A=0 n_write=0 n_wr_bk=23640 bw_util=0.4292
n_activity=85605 dram_eff=0.4705
bk0: 896a 76596i bk1: 880a 77977i bk2: 768a 81744i bk3: 768a 82426i bk4: 768a 80467i bk5: 768a 80099i bk6: 896a 73151i bk7: 920a 72843i bk8: 1216a 64009i bk9: 1224a 63781i bk10: 1280a 59253i bk11: 1280a 59298i bk12: 1280a 60707i bk13: 1280a 63522i bk14: 1216a 69637i bk15: 1200a 71357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671474
Row_Buffer_Locality_read = 0.808413
Row_Buffer_Locality_write = 0.336130
Bank_Level_Parallism = 4.694607
Bank_Level_Parallism_Col = 3.160949
Bank_Level_Parallism_Ready = 1.550770
write_to_read_ratio_blp_rw_average = 0.609558
GrpLevelPara = 2.326342 

BW Util details:
bwutil = 0.429191 
total_CMD = 93851 
util_bw = 40280 
Wasted_Col = 35579 
Wasted_Row = 6828 
Idle = 11164 

BW Util Bottlenecks: 
RCDc_limit = 17582 
RCDWRc_limit = 22746 
WTRc_limit = 13573 
RTWc_limit = 38018 
CCDLc_limit = 19104 
rwq = 0 
CCDLc_limit_alone = 15298 
WTRc_limit_alone = 12130 
RTWc_limit_alone = 35655 

Commands details: 
total_CMD = 93851 
n_nop = 45130 
Read = 16640 
Write = 0 
L2_Alloc = 0 
L2_WB = 23640 
n_act = 7699 
n_pre = 7683 
n_ref = 0 
n_req = 23435 
total_req = 40280 

Dual Bus Interface Util: 
issued_total_row = 15382 
issued_total_col = 40280 
Row_Bus_Util =  0.163898 
CoL_Bus_Util = 0.429191 
Either_Row_CoL_Bus_Util = 0.519131 
Issued_on_Two_Bus_Simul_Util = 0.073958 
issued_two_Eff = 0.142464 
queue_avg = 17.285027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.285
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 169): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47035 n_act=7504 n_pre=7488 n_ref_event=0 n_req=21421 n_rd=14560 n_rd_L2_A=0 n_write=0 n_wr_bk=23900 bw_util=0.4098
n_activity=83123 dram_eff=0.4627
bk0: 784a 77398i bk1: 770a 78269i bk2: 672a 81716i bk3: 672a 82902i bk4: 672a 81588i bk5: 672a 81207i bk6: 784a 74261i bk7: 805a 73119i bk8: 1064a 65718i bk9: 1071a 64845i bk10: 1120a 60744i bk11: 1120a 61089i bk12: 1120a 63302i bk13: 1120a 63547i bk14: 1064a 70194i bk15: 1050a 70743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649673
Row_Buffer_Locality_read = 0.798626
Row_Buffer_Locality_write = 0.333528
Bank_Level_Parallism = 4.664404
Bank_Level_Parallism_Col = 3.145953
Bank_Level_Parallism_Ready = 1.531487
write_to_read_ratio_blp_rw_average = 0.630687
GrpLevelPara = 2.330965 

BW Util details:
bwutil = 0.409799 
total_CMD = 93851 
util_bw = 38460 
Wasted_Col = 34115 
Wasted_Row = 7262 
Idle = 14014 

BW Util Bottlenecks: 
RCDc_limit = 16650 
RCDWRc_limit = 23029 
WTRc_limit = 12755 
RTWc_limit = 35701 
CCDLc_limit = 18770 
rwq = 0 
CCDLc_limit_alone = 15093 
WTRc_limit_alone = 11379 
RTWc_limit_alone = 33400 

Commands details: 
total_CMD = 93851 
n_nop = 47035 
Read = 14560 
Write = 0 
L2_Alloc = 0 
L2_WB = 23900 
n_act = 7504 
n_pre = 7488 
n_ref = 0 
n_req = 21421 
total_req = 38460 

Dual Bus Interface Util: 
issued_total_row = 14992 
issued_total_col = 38460 
Row_Bus_Util =  0.159743 
CoL_Bus_Util = 0.409799 
Either_Row_CoL_Bus_Util = 0.498833 
Issued_on_Two_Bus_Simul_Util = 0.070708 
issued_two_Eff = 0.141746 
queue_avg = 14.717264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7173
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 229): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45302 n_act=7641 n_pre=7627 n_ref_event=0 n_req=23335 n_rd=16468 n_rd_L2_A=0 n_write=0 n_wr_bk=23764 bw_util=0.4287
n_activity=85686 dram_eff=0.4695
bk0: 872a 76740i bk1: 864a 78665i bk2: 752a 82275i bk3: 744a 82297i bk4: 732a 80273i bk5: 744a 80526i bk6: 896a 72813i bk7: 920a 72217i bk8: 1216a 64573i bk9: 1224a 64913i bk10: 1280a 61751i bk11: 1280a 60998i bk12: 1280a 63384i bk13: 1280a 63135i bk14: 1200a 70384i bk15: 1184a 71426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672128
Row_Buffer_Locality_read = 0.808732
Row_Buffer_Locality_write = 0.343604
Bank_Level_Parallism = 4.560904
Bank_Level_Parallism_Col = 3.058414
Bank_Level_Parallism_Ready = 1.526645
write_to_read_ratio_blp_rw_average = 0.600623
GrpLevelPara = 2.301619 

BW Util details:
bwutil = 0.428679 
total_CMD = 93851 
util_bw = 40232 
Wasted_Col = 35826 
Wasted_Row = 6942 
Idle = 10851 

BW Util Bottlenecks: 
RCDc_limit = 17337 
RCDWRc_limit = 22473 
WTRc_limit = 13836 
RTWc_limit = 36110 
CCDLc_limit = 18762 
rwq = 0 
CCDLc_limit_alone = 15129 
WTRc_limit_alone = 12269 
RTWc_limit_alone = 34044 

Commands details: 
total_CMD = 93851 
n_nop = 45302 
Read = 16468 
Write = 0 
L2_Alloc = 0 
L2_WB = 23764 
n_act = 7641 
n_pre = 7627 
n_ref = 0 
n_req = 23335 
total_req = 40232 

Dual Bus Interface Util: 
issued_total_row = 15268 
issued_total_col = 40232 
Row_Bus_Util =  0.162683 
CoL_Bus_Util = 0.428679 
Either_Row_CoL_Bus_Util = 0.517299 
Issued_on_Two_Bus_Simul_Util = 0.074064 
issued_two_Eff = 0.143175 
queue_avg = 16.454475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4545
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 214): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47058 n_act=7503 n_pre=7491 n_ref_event=0 n_req=21453 n_rd=14521 n_rd_L2_A=0 n_write=0 n_wr_bk=23978 bw_util=0.4102
n_activity=83833 dram_eff=0.4592
bk0: 775a 76621i bk1: 771a 78510i bk2: 670a 81813i bk3: 665a 82298i bk4: 659a 80848i bk5: 666a 80544i bk6: 788a 74613i bk7: 805a 73447i bk8: 1064a 65762i bk9: 1071a 64653i bk10: 1120a 62276i bk11: 1120a 61254i bk12: 1120a 63160i bk13: 1120a 64340i bk14: 1057a 70886i bk15: 1050a 70890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649613
Row_Buffer_Locality_read = 0.796406
Row_Buffer_Locality_write = 0.340533
Bank_Level_Parallism = 4.613461
Bank_Level_Parallism_Col = 3.112443
Bank_Level_Parallism_Ready = 1.535079
write_to_read_ratio_blp_rw_average = 0.626117
GrpLevelPara = 2.319373 

BW Util details:
bwutil = 0.410214 
total_CMD = 93851 
util_bw = 38499 
Wasted_Col = 34827 
Wasted_Row = 7116 
Idle = 13409 

BW Util Bottlenecks: 
RCDc_limit = 16777 
RCDWRc_limit = 22728 
WTRc_limit = 13519 
RTWc_limit = 36736 
CCDLc_limit = 18269 
rwq = 0 
CCDLc_limit_alone = 14735 
WTRc_limit_alone = 12174 
RTWc_limit_alone = 34547 

Commands details: 
total_CMD = 93851 
n_nop = 47058 
Read = 14521 
Write = 0 
L2_Alloc = 0 
L2_WB = 23978 
n_act = 7503 
n_pre = 7491 
n_ref = 0 
n_req = 21453 
total_req = 38499 

Dual Bus Interface Util: 
issued_total_row = 14994 
issued_total_col = 38499 
Row_Bus_Util =  0.159764 
CoL_Bus_Util = 0.410214 
Either_Row_CoL_Bus_Util = 0.498588 
Issued_on_Two_Bus_Simul_Util = 0.071390 
issued_two_Eff = 0.143184 
queue_avg = 15.110452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1105
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 237): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45586 n_act=7621 n_pre=7605 n_ref_event=0 n_req=23263 n_rd=16458 n_rd_L2_A=0 n_write=0 n_wr_bk=23648 bw_util=0.4273
n_activity=84622 dram_eff=0.4739
bk0: 872a 76541i bk1: 856a 79194i bk2: 742a 82669i bk3: 752a 82228i bk4: 740a 81095i bk5: 736a 79801i bk6: 896a 73690i bk7: 920a 72467i bk8: 1216a 64774i bk9: 1224a 63954i bk10: 1280a 61508i bk11: 1280a 60230i bk12: 1280a 62709i bk13: 1280a 63295i bk14: 1200a 70206i bk15: 1184a 70628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672286
Row_Buffer_Locality_read = 0.807533
Row_Buffer_Locality_write = 0.344665
Bank_Level_Parallism = 4.647723
Bank_Level_Parallism_Col = 3.138798
Bank_Level_Parallism_Ready = 1.541116
write_to_read_ratio_blp_rw_average = 0.607197
GrpLevelPara = 2.335718 

BW Util details:
bwutil = 0.427337 
total_CMD = 93851 
util_bw = 40106 
Wasted_Col = 34713 
Wasted_Row = 6915 
Idle = 12117 

BW Util Bottlenecks: 
RCDc_limit = 17171 
RCDWRc_limit = 22089 
WTRc_limit = 13876 
RTWc_limit = 34948 
CCDLc_limit = 18995 
rwq = 0 
CCDLc_limit_alone = 15304 
WTRc_limit_alone = 12430 
RTWc_limit_alone = 32703 

Commands details: 
total_CMD = 93851 
n_nop = 45586 
Read = 16458 
Write = 0 
L2_Alloc = 0 
L2_WB = 23648 
n_act = 7621 
n_pre = 7605 
n_ref = 0 
n_req = 23263 
total_req = 40106 

Dual Bus Interface Util: 
issued_total_row = 15226 
issued_total_col = 40106 
Row_Bus_Util =  0.162236 
CoL_Bus_Util = 0.427337 
Either_Row_CoL_Bus_Util = 0.514273 
Issued_on_Two_Bus_Simul_Util = 0.075300 
issued_two_Eff = 0.146421 
queue_avg = 16.686396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6864
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 241): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47607 n_act=7240 n_pre=7224 n_ref_event=0 n_req=21345 n_rd=14520 n_rd_L2_A=0 n_write=0 n_wr_bk=23697 bw_util=0.4072
n_activity=84030 dram_eff=0.4548
bk0: 772a 77107i bk1: 770a 79874i bk2: 664a 83578i bk3: 672a 83070i bk4: 660a 81549i bk5: 672a 81500i bk6: 784a 73716i bk7: 805a 74614i bk8: 1064a 66146i bk9: 1071a 65604i bk10: 1120a 62024i bk11: 1120a 62741i bk12: 1120a 64883i bk13: 1120a 64577i bk14: 1056a 71217i bk15: 1050a 72275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660746
Row_Buffer_Locality_read = 0.808071
Row_Buffer_Locality_write = 0.346927
Bank_Level_Parallism = 4.445031
Bank_Level_Parallism_Col = 3.059641
Bank_Level_Parallism_Ready = 1.502734
write_to_read_ratio_blp_rw_average = 0.637134
GrpLevelPara = 2.286014 

BW Util details:
bwutil = 0.407209 
total_CMD = 93851 
util_bw = 38217 
Wasted_Col = 34224 
Wasted_Row = 8205 
Idle = 13205 

BW Util Bottlenecks: 
RCDc_limit = 15594 
RCDWRc_limit = 22488 
WTRc_limit = 12089 
RTWc_limit = 34084 
CCDLc_limit = 18403 
rwq = 0 
CCDLc_limit_alone = 14882 
WTRc_limit_alone = 10747 
RTWc_limit_alone = 31905 

Commands details: 
total_CMD = 93851 
n_nop = 47607 
Read = 14520 
Write = 0 
L2_Alloc = 0 
L2_WB = 23697 
n_act = 7240 
n_pre = 7224 
n_ref = 0 
n_req = 21345 
total_req = 38217 

Dual Bus Interface Util: 
issued_total_row = 14464 
issued_total_col = 38217 
Row_Bus_Util =  0.154117 
CoL_Bus_Util = 0.407209 
Either_Row_CoL_Bus_Util = 0.492738 
Issued_on_Two_Bus_Simul_Util = 0.068587 
issued_two_Eff = 0.139196 
queue_avg = 15.039115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0391
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 236): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45626 n_act=7541 n_pre=7526 n_ref_event=0 n_req=23267 n_rd=16480 n_rd_L2_A=0 n_write=0 n_wr_bk=23561 bw_util=0.4266
n_activity=84998 dram_eff=0.4711
bk0: 872a 76941i bk1: 860a 78972i bk2: 748a 82803i bk3: 748a 82287i bk4: 748a 81301i bk5: 748a 80099i bk6: 896a 73125i bk7: 920a 72616i bk8: 1216a 64878i bk9: 1224a 64035i bk10: 1280a 60430i bk11: 1280a 60494i bk12: 1280a 62958i bk13: 1280a 62778i bk14: 1200a 70879i bk15: 1180a 72404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675740
Row_Buffer_Locality_read = 0.811408
Row_Buffer_Locality_write = 0.345779
Bank_Level_Parallism = 4.603843
Bank_Level_Parallism_Col = 3.118358
Bank_Level_Parallism_Ready = 1.542094
write_to_read_ratio_blp_rw_average = 0.606556
GrpLevelPara = 2.325097 

BW Util details:
bwutil = 0.426644 
total_CMD = 93851 
util_bw = 40041 
Wasted_Col = 35131 
Wasted_Row = 6904 
Idle = 11775 

BW Util Bottlenecks: 
RCDc_limit = 17293 
RCDWRc_limit = 21989 
WTRc_limit = 12966 
RTWc_limit = 37095 
CCDLc_limit = 18733 
rwq = 0 
CCDLc_limit_alone = 15074 
WTRc_limit_alone = 11703 
RTWc_limit_alone = 34699 

Commands details: 
total_CMD = 93851 
n_nop = 45626 
Read = 16480 
Write = 0 
L2_Alloc = 0 
L2_WB = 23561 
n_act = 7541 
n_pre = 7526 
n_ref = 0 
n_req = 23267 
total_req = 40041 

Dual Bus Interface Util: 
issued_total_row = 15067 
issued_total_col = 40041 
Row_Bus_Util =  0.160542 
CoL_Bus_Util = 0.426644 
Either_Row_CoL_Bus_Util = 0.513846 
Issued_on_Two_Bus_Simul_Util = 0.073340 
issued_two_Eff = 0.142727 
queue_avg = 16.328468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3285
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 256): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47381 n_act=7367 n_pre=7351 n_ref_event=0 n_req=21349 n_rd=14560 n_rd_L2_A=0 n_write=0 n_wr_bk=23689 bw_util=0.4076
n_activity=84129 dram_eff=0.4546
bk0: 784a 76729i bk1: 770a 79188i bk2: 672a 82395i bk3: 672a 82156i bk4: 672a 80915i bk5: 672a 80568i bk6: 784a 74261i bk7: 805a 72744i bk8: 1064a 66070i bk9: 1071a 66446i bk10: 1120a 61873i bk11: 1120a 62718i bk12: 1120a 63570i bk13: 1120a 65083i bk14: 1064a 70622i bk15: 1050a 72027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654972
Row_Buffer_Locality_read = 0.806319
Row_Buffer_Locality_write = 0.330387
Bank_Level_Parallism = 4.553992
Bank_Level_Parallism_Col = 3.098651
Bank_Level_Parallism_Ready = 1.534445
write_to_read_ratio_blp_rw_average = 0.642182
GrpLevelPara = 2.299433 

BW Util details:
bwutil = 0.407550 
total_CMD = 93851 
util_bw = 38249 
Wasted_Col = 34392 
Wasted_Row = 7640 
Idle = 13570 

BW Util Bottlenecks: 
RCDc_limit = 15538 
RCDWRc_limit = 23290 
WTRc_limit = 12453 
RTWc_limit = 34458 
CCDLc_limit = 18736 
rwq = 0 
CCDLc_limit_alone = 15186 
WTRc_limit_alone = 11140 
RTWc_limit_alone = 32221 

Commands details: 
total_CMD = 93851 
n_nop = 47381 
Read = 14560 
Write = 0 
L2_Alloc = 0 
L2_WB = 23689 
n_act = 7367 
n_pre = 7351 
n_ref = 0 
n_req = 21349 
total_req = 38249 

Dual Bus Interface Util: 
issued_total_row = 14718 
issued_total_col = 38249 
Row_Bus_Util =  0.156823 
CoL_Bus_Util = 0.407550 
Either_Row_CoL_Bus_Util = 0.495147 
Issued_on_Two_Bus_Simul_Util = 0.069227 
issued_two_Eff = 0.139811 
queue_avg = 14.865627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8656
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 254): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45680 n_act=7542 n_pre=7527 n_ref_event=0 n_req=23222 n_rd=16428 n_rd_L2_A=0 n_write=0 n_wr_bk=23629 bw_util=0.4268
n_activity=84246 dram_eff=0.4755
bk0: 864a 75786i bk1: 860a 79499i bk2: 740a 82213i bk3: 740a 83138i bk4: 732a 80782i bk5: 736a 81051i bk6: 896a 73024i bk7: 920a 72493i bk8: 1216a 64789i bk9: 1224a 65382i bk10: 1280a 60606i bk11: 1280a 60741i bk12: 1280a 63644i bk13: 1280a 63558i bk14: 1196a 70072i bk15: 1184a 70962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675179
Row_Buffer_Locality_read = 0.811359
Row_Buffer_Locality_write = 0.345893
Bank_Level_Parallism = 4.652864
Bank_Level_Parallism_Col = 3.152120
Bank_Level_Parallism_Ready = 1.552238
write_to_read_ratio_blp_rw_average = 0.616797
GrpLevelPara = 2.365990 

BW Util details:
bwutil = 0.426815 
total_CMD = 93851 
util_bw = 40057 
Wasted_Col = 34455 
Wasted_Row = 6534 
Idle = 12805 

BW Util Bottlenecks: 
RCDc_limit = 16919 
RCDWRc_limit = 22042 
WTRc_limit = 12496 
RTWc_limit = 36919 
CCDLc_limit = 18464 
rwq = 0 
CCDLc_limit_alone = 14969 
WTRc_limit_alone = 11254 
RTWc_limit_alone = 34666 

Commands details: 
total_CMD = 93851 
n_nop = 45680 
Read = 16428 
Write = 0 
L2_Alloc = 0 
L2_WB = 23629 
n_act = 7542 
n_pre = 7527 
n_ref = 0 
n_req = 23222 
total_req = 40057 

Dual Bus Interface Util: 
issued_total_row = 15069 
issued_total_col = 40057 
Row_Bus_Util =  0.160563 
CoL_Bus_Util = 0.426815 
Either_Row_CoL_Bus_Util = 0.513271 
Issued_on_Two_Bus_Simul_Util = 0.074107 
issued_two_Eff = 0.144381 
queue_avg = 16.084442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0844
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 223): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47301 n_act=7373 n_pre=7360 n_ref_event=0 n_req=21446 n_rd=14542 n_rd_L2_A=0 n_write=0 n_wr_bk=23952 bw_util=0.4102
n_activity=83539 dram_eff=0.4608
bk0: 784a 75504i bk1: 770a 79209i bk2: 678a 82391i bk3: 669a 82617i bk4: 662a 81381i bk5: 655a 81161i bk6: 784a 74224i bk7: 805a 74289i bk8: 1064a 66526i bk9: 1071a 66109i bk10: 1120a 62238i bk11: 1120a 62217i bk12: 1120a 64371i bk13: 1120a 64151i bk14: 1067a 70234i bk15: 1053a 71199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655696
Row_Buffer_Locality_read = 0.803974
Row_Buffer_Locality_write = 0.342059
Bank_Level_Parallism = 4.565886
Bank_Level_Parallism_Col = 3.086321
Bank_Level_Parallism_Ready = 1.529927
write_to_read_ratio_blp_rw_average = 0.629562
GrpLevelPara = 2.300754 

BW Util details:
bwutil = 0.410161 
total_CMD = 93851 
util_bw = 38494 
Wasted_Col = 34185 
Wasted_Row = 7307 
Idle = 13865 

BW Util Bottlenecks: 
RCDc_limit = 15727 
RCDWRc_limit = 22676 
WTRc_limit = 13165 
RTWc_limit = 32840 
CCDLc_limit = 18484 
rwq = 0 
CCDLc_limit_alone = 15144 
WTRc_limit_alone = 11875 
RTWc_limit_alone = 30790 

Commands details: 
total_CMD = 93851 
n_nop = 47301 
Read = 14542 
Write = 0 
L2_Alloc = 0 
L2_WB = 23952 
n_act = 7373 
n_pre = 7360 
n_ref = 0 
n_req = 21446 
total_req = 38494 

Dual Bus Interface Util: 
issued_total_row = 14733 
issued_total_col = 38494 
Row_Bus_Util =  0.156983 
CoL_Bus_Util = 0.410161 
Either_Row_CoL_Bus_Util = 0.495999 
Issued_on_Two_Bus_Simul_Util = 0.071145 
issued_two_Eff = 0.143437 
queue_avg = 14.667654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6677
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 242): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45566 n_act=7609 n_pre=7594 n_ref_event=0 n_req=23256 n_rd=16492 n_rd_L2_A=0 n_write=0 n_wr_bk=23517 bw_util=0.4263
n_activity=84597 dram_eff=0.4729
bk0: 872a 76106i bk1: 864a 78938i bk2: 752a 82169i bk3: 744a 82866i bk4: 744a 81460i bk5: 744a 80509i bk6: 896a 73008i bk7: 920a 73441i bk8: 1216a 64712i bk9: 1224a 64700i bk10: 1280a 60245i bk11: 1280a 59595i bk12: 1280a 62460i bk13: 1280a 64050i bk14: 1200a 69062i bk15: 1196a 71043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672631
Row_Buffer_Locality_read = 0.810173
Row_Buffer_Locality_write = 0.336788
Bank_Level_Parallism = 4.658627
Bank_Level_Parallism_Col = 3.141589
Bank_Level_Parallism_Ready = 1.546627
write_to_read_ratio_blp_rw_average = 0.599304
GrpLevelPara = 2.356272 

BW Util details:
bwutil = 0.426303 
total_CMD = 93851 
util_bw = 40009 
Wasted_Col = 35278 
Wasted_Row = 6389 
Idle = 12175 

BW Util Bottlenecks: 
RCDc_limit = 16902 
RCDWRc_limit = 22505 
WTRc_limit = 14331 
RTWc_limit = 38017 
CCDLc_limit = 18313 
rwq = 0 
CCDLc_limit_alone = 14586 
WTRc_limit_alone = 12890 
RTWc_limit_alone = 35731 

Commands details: 
total_CMD = 93851 
n_nop = 45566 
Read = 16492 
Write = 0 
L2_Alloc = 0 
L2_WB = 23517 
n_act = 7609 
n_pre = 7594 
n_ref = 0 
n_req = 23256 
total_req = 40009 

Dual Bus Interface Util: 
issued_total_row = 15203 
issued_total_col = 40009 
Row_Bus_Util =  0.161991 
CoL_Bus_Util = 0.426303 
Either_Row_CoL_Bus_Util = 0.514486 
Issued_on_Two_Bus_Simul_Util = 0.073808 
issued_two_Eff = 0.143461 
queue_avg = 15.808239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8082
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 191): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=46986 n_act=7554 n_pre=7540 n_ref_event=0 n_req=21433 n_rd=14560 n_rd_L2_A=0 n_write=0 n_wr_bk=23968 bw_util=0.4105
n_activity=83906 dram_eff=0.4592
bk0: 784a 75057i bk1: 777a 78513i bk2: 679a 82302i bk3: 665a 82305i bk4: 665a 81090i bk5: 672a 80118i bk6: 791a 74047i bk7: 805a 73908i bk8: 1064a 64994i bk9: 1071a 64851i bk10: 1120a 60912i bk11: 1120a 60541i bk12: 1120a 63928i bk13: 1120a 64902i bk14: 1057a 71665i bk15: 1050a 72279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647473
Row_Buffer_Locality_read = 0.799519
Row_Buffer_Locality_write = 0.325280
Bank_Level_Parallism = 4.620117
Bank_Level_Parallism_Col = 3.126193
Bank_Level_Parallism_Ready = 1.524112
write_to_read_ratio_blp_rw_average = 0.636245
GrpLevelPara = 2.334711 

BW Util details:
bwutil = 0.410523 
total_CMD = 93851 
util_bw = 38528 
Wasted_Col = 34369 
Wasted_Row = 7541 
Idle = 13413 

BW Util Bottlenecks: 
RCDc_limit = 16538 
RCDWRc_limit = 22871 
WTRc_limit = 12277 
RTWc_limit = 35646 
CCDLc_limit = 18402 
rwq = 0 
CCDLc_limit_alone = 14932 
WTRc_limit_alone = 11026 
RTWc_limit_alone = 33427 

Commands details: 
total_CMD = 93851 
n_nop = 46986 
Read = 14560 
Write = 0 
L2_Alloc = 0 
L2_WB = 23968 
n_act = 7554 
n_pre = 7540 
n_ref = 0 
n_req = 21433 
total_req = 38528 

Dual Bus Interface Util: 
issued_total_row = 15094 
issued_total_col = 38528 
Row_Bus_Util =  0.160829 
CoL_Bus_Util = 0.410523 
Either_Row_CoL_Bus_Util = 0.499355 
Issued_on_Two_Bus_Simul_Util = 0.071997 
issued_two_Eff = 0.144180 
queue_avg = 14.471193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4712
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 227): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45433 n_act=7614 n_pre=7598 n_ref_event=0 n_req=23339 n_rd=16515 n_rd_L2_A=0 n_write=0 n_wr_bk=23633 bw_util=0.4278
n_activity=85106 dram_eff=0.4717
bk0: 876a 76575i bk1: 872a 78803i bk2: 748a 82788i bk3: 756a 82556i bk4: 739a 80758i bk5: 756a 80657i bk6: 896a 73059i bk7: 920a 72979i bk8: 1216a 66001i bk9: 1224a 65147i bk10: 1280a 60707i bk11: 1280a 60925i bk12: 1280a 63584i bk13: 1280a 64234i bk14: 1200a 70556i bk15: 1192a 71812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673442
Row_Buffer_Locality_read = 0.812122
Row_Buffer_Locality_write = 0.336763
Bank_Level_Parallism = 4.561382
Bank_Level_Parallism_Col = 3.076942
Bank_Level_Parallism_Ready = 1.507497
write_to_read_ratio_blp_rw_average = 0.612706
GrpLevelPara = 2.306068 

BW Util details:
bwutil = 0.427784 
total_CMD = 93851 
util_bw = 40148 
Wasted_Col = 34741 
Wasted_Row = 7057 
Idle = 11905 

BW Util Bottlenecks: 
RCDc_limit = 16759 
RCDWRc_limit = 22594 
WTRc_limit = 13184 
RTWc_limit = 33950 
CCDLc_limit = 18971 
rwq = 0 
CCDLc_limit_alone = 15338 
WTRc_limit_alone = 11771 
RTWc_limit_alone = 31730 

Commands details: 
total_CMD = 93851 
n_nop = 45433 
Read = 16515 
Write = 0 
L2_Alloc = 0 
L2_WB = 23633 
n_act = 7614 
n_pre = 7598 
n_ref = 0 
n_req = 23339 
total_req = 40148 

Dual Bus Interface Util: 
issued_total_row = 15212 
issued_total_col = 40148 
Row_Bus_Util =  0.162087 
CoL_Bus_Util = 0.427784 
Either_Row_CoL_Bus_Util = 0.515903 
Issued_on_Two_Bus_Simul_Util = 0.073968 
issued_two_Eff = 0.143376 
queue_avg = 16.360443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3604
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 245): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=46952 n_act=7557 n_pre=7542 n_ref_event=0 n_req=21377 n_rd=14500 n_rd_L2_A=0 n_write=0 n_wr_bk=23973 bw_util=0.4099
n_activity=84069 dram_eff=0.4576
bk0: 775a 76188i bk1: 764a 78777i bk2: 666a 82894i bk3: 663a 81968i bk4: 663a 80818i bk5: 663a 80206i bk6: 784a 74173i bk7: 805a 73830i bk8: 1064a 65835i bk9: 1071a 65388i bk10: 1120a 62280i bk11: 1120a 61805i bk12: 1120a 62875i bk13: 1120a 64082i bk14: 1058a 71399i bk15: 1044a 72324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646250
Row_Buffer_Locality_read = 0.798828
Row_Buffer_Locality_write = 0.324261
Bank_Level_Parallism = 4.550444
Bank_Level_Parallism_Col = 3.071709
Bank_Level_Parallism_Ready = 1.508772
write_to_read_ratio_blp_rw_average = 0.646581
GrpLevelPara = 2.300113 

BW Util details:
bwutil = 0.409937 
total_CMD = 93851 
util_bw = 38473 
Wasted_Col = 34769 
Wasted_Row = 7660 
Idle = 12949 

BW Util Bottlenecks: 
RCDc_limit = 16380 
RCDWRc_limit = 23590 
WTRc_limit = 12025 
RTWc_limit = 33902 
CCDLc_limit = 18370 
rwq = 0 
CCDLc_limit_alone = 14854 
WTRc_limit_alone = 10815 
RTWc_limit_alone = 31596 

Commands details: 
total_CMD = 93851 
n_nop = 46952 
Read = 14500 
Write = 0 
L2_Alloc = 0 
L2_WB = 23973 
n_act = 7557 
n_pre = 7542 
n_ref = 0 
n_req = 21377 
total_req = 38473 

Dual Bus Interface Util: 
issued_total_row = 15099 
issued_total_col = 38473 
Row_Bus_Util =  0.160883 
CoL_Bus_Util = 0.409937 
Either_Row_CoL_Bus_Util = 0.499718 
Issued_on_Two_Bus_Simul_Util = 0.071102 
issued_two_Eff = 0.142284 
queue_avg = 14.352197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3522
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 228): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45231 n_act=7644 n_pre=7631 n_ref_event=0 n_req=23400 n_rd=16592 n_rd_L2_A=0 n_write=0 n_wr_bk=23677 bw_util=0.4291
n_activity=85580 dram_eff=0.4705
bk0: 883a 77185i bk1: 880a 79154i bk2: 758a 82946i bk3: 768a 82674i bk4: 747a 81250i bk5: 768a 80084i bk6: 896a 73570i bk7: 920a 73081i bk8: 1216a 65116i bk9: 1224a 64347i bk10: 1280a 60188i bk11: 1280a 58860i bk12: 1280a 63713i bk13: 1280a 61590i bk14: 1208a 69797i bk15: 1204a 70753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673080
Row_Buffer_Locality_read = 0.810304
Row_Buffer_Locality_write = 0.337848
Bank_Level_Parallism = 4.609966
Bank_Level_Parallism_Col = 3.130650
Bank_Level_Parallism_Ready = 1.516949
write_to_read_ratio_blp_rw_average = 0.610741
GrpLevelPara = 2.345573 

BW Util details:
bwutil = 0.429074 
total_CMD = 93851 
util_bw = 40269 
Wasted_Col = 35154 
Wasted_Row = 7157 
Idle = 11271 

BW Util Bottlenecks: 
RCDc_limit = 17456 
RCDWRc_limit = 22455 
WTRc_limit = 12619 
RTWc_limit = 37588 
CCDLc_limit = 18640 
rwq = 0 
CCDLc_limit_alone = 14915 
WTRc_limit_alone = 11388 
RTWc_limit_alone = 35094 

Commands details: 
total_CMD = 93851 
n_nop = 45231 
Read = 16592 
Write = 0 
L2_Alloc = 0 
L2_WB = 23677 
n_act = 7644 
n_pre = 7631 
n_ref = 0 
n_req = 23400 
total_req = 40269 

Dual Bus Interface Util: 
issued_total_row = 15275 
issued_total_col = 40269 
Row_Bus_Util =  0.162758 
CoL_Bus_Util = 0.429074 
Either_Row_CoL_Bus_Util = 0.518055 
Issued_on_Two_Bus_Simul_Util = 0.073777 
issued_two_Eff = 0.142411 
queue_avg = 15.725416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7254
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 235): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=46892 n_act=7510 n_pre=7495 n_ref_event=0 n_req=21470 n_rd=14564 n_rd_L2_A=0 n_write=0 n_wr_bk=24033 bw_util=0.4113
n_activity=84540 dram_eff=0.4566
bk0: 784a 76287i bk1: 770a 79110i bk2: 672a 82491i bk3: 672a 82834i bk4: 672a 80699i bk5: 672a 80707i bk6: 784a 74637i bk7: 805a 73745i bk8: 1064a 65163i bk9: 1071a 65699i bk10: 1120a 61049i bk11: 1120a 61729i bk12: 1120a 64099i bk13: 1120a 64628i bk14: 1064a 70371i bk15: 1054a 71650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649886
Row_Buffer_Locality_read = 0.798723
Row_Buffer_Locality_write = 0.335028
Bank_Level_Parallism = 4.529267
Bank_Level_Parallism_Col = 3.057499
Bank_Level_Parallism_Ready = 1.490271
write_to_read_ratio_blp_rw_average = 0.643271
GrpLevelPara = 2.292315 

BW Util details:
bwutil = 0.411258 
total_CMD = 93851 
util_bw = 38597 
Wasted_Col = 35092 
Wasted_Row = 7597 
Idle = 12565 

BW Util Bottlenecks: 
RCDc_limit = 16621 
RCDWRc_limit = 23378 
WTRc_limit = 12532 
RTWc_limit = 34255 
CCDLc_limit = 19127 
rwq = 0 
CCDLc_limit_alone = 15428 
WTRc_limit_alone = 11244 
RTWc_limit_alone = 31844 

Commands details: 
total_CMD = 93851 
n_nop = 46892 
Read = 14564 
Write = 0 
L2_Alloc = 0 
L2_WB = 24033 
n_act = 7510 
n_pre = 7495 
n_ref = 0 
n_req = 21470 
total_req = 38597 

Dual Bus Interface Util: 
issued_total_row = 15005 
issued_total_col = 38597 
Row_Bus_Util =  0.159881 
CoL_Bus_Util = 0.411258 
Either_Row_CoL_Bus_Util = 0.500357 
Issued_on_Two_Bus_Simul_Util = 0.070782 
issued_two_Eff = 0.141464 
queue_avg = 14.857178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8572
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 242): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45371 n_act=7588 n_pre=7573 n_ref_event=0 n_req=23384 n_rd=16572 n_rd_L2_A=0 n_write=0 n_wr_bk=23676 bw_util=0.4288
n_activity=84490 dram_eff=0.4764
bk0: 876a 76934i bk1: 880a 79412i bk2: 752a 82709i bk3: 768a 83564i bk4: 744a 80499i bk5: 768a 79496i bk6: 896a 73080i bk7: 920a 72022i bk8: 1216a 65517i bk9: 1224a 63659i bk10: 1280a 60948i bk11: 1280a 59013i bk12: 1280a 62468i bk13: 1280a 63019i bk14: 1208a 69995i bk15: 1200a 70401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675295
Row_Buffer_Locality_read = 0.813684
Row_Buffer_Locality_write = 0.337893
Bank_Level_Parallism = 4.675384
Bank_Level_Parallism_Col = 3.175531
Bank_Level_Parallism_Ready = 1.532101
write_to_read_ratio_blp_rw_average = 0.628070
GrpLevelPara = 2.367177 

BW Util details:
bwutil = 0.428850 
total_CMD = 93851 
util_bw = 40248 
Wasted_Col = 34770 
Wasted_Row = 6740 
Idle = 12093 

BW Util Bottlenecks: 
RCDc_limit = 16922 
RCDWRc_limit = 22823 
WTRc_limit = 12077 
RTWc_limit = 39036 
CCDLc_limit = 19239 
rwq = 0 
CCDLc_limit_alone = 15214 
WTRc_limit_alone = 10827 
RTWc_limit_alone = 36261 

Commands details: 
total_CMD = 93851 
n_nop = 45371 
Read = 16572 
Write = 0 
L2_Alloc = 0 
L2_WB = 23676 
n_act = 7588 
n_pre = 7573 
n_ref = 0 
n_req = 23384 
total_req = 40248 

Dual Bus Interface Util: 
issued_total_row = 15161 
issued_total_col = 40248 
Row_Bus_Util =  0.161543 
CoL_Bus_Util = 0.428850 
Either_Row_CoL_Bus_Util = 0.516563 
Issued_on_Two_Bus_Simul_Util = 0.073830 
issued_two_Eff = 0.142925 
queue_avg = 16.480410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4804
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 249): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47128 n_act=7505 n_pre=7493 n_ref_event=0 n_req=21423 n_rd=14560 n_rd_L2_A=0 n_write=0 n_wr_bk=23870 bw_util=0.4095
n_activity=83714 dram_eff=0.4591
bk0: 784a 78127i bk1: 770a 79434i bk2: 672a 82317i bk3: 672a 82529i bk4: 672a 80298i bk5: 672a 80387i bk6: 784a 73713i bk7: 805a 73845i bk8: 1064a 66424i bk9: 1071a 64800i bk10: 1120a 61150i bk11: 1120a 60201i bk12: 1120a 63039i bk13: 1120a 63721i bk14: 1064a 71192i bk15: 1050a 71654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649503
Row_Buffer_Locality_read = 0.801580
Row_Buffer_Locality_write = 0.326775
Bank_Level_Parallism = 4.610511
Bank_Level_Parallism_Col = 3.132190
Bank_Level_Parallism_Ready = 1.530861
write_to_read_ratio_blp_rw_average = 0.644812
GrpLevelPara = 2.326053 

BW Util details:
bwutil = 0.409479 
total_CMD = 93851 
util_bw = 38430 
Wasted_Col = 34075 
Wasted_Row = 7790 
Idle = 13556 

BW Util Bottlenecks: 
RCDc_limit = 16000 
RCDWRc_limit = 23283 
WTRc_limit = 12220 
RTWc_limit = 34969 
CCDLc_limit = 18334 
rwq = 0 
CCDLc_limit_alone = 14942 
WTRc_limit_alone = 11070 
RTWc_limit_alone = 32727 

Commands details: 
total_CMD = 93851 
n_nop = 47128 
Read = 14560 
Write = 0 
L2_Alloc = 0 
L2_WB = 23870 
n_act = 7505 
n_pre = 7493 
n_ref = 0 
n_req = 21423 
total_req = 38430 

Dual Bus Interface Util: 
issued_total_row = 14998 
issued_total_col = 38430 
Row_Bus_Util =  0.159807 
CoL_Bus_Util = 0.409479 
Either_Row_CoL_Bus_Util = 0.497842 
Issued_on_Two_Bus_Simul_Util = 0.071443 
issued_two_Eff = 0.143505 
queue_avg = 14.403491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4035
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 256): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45594 n_act=7522 n_pre=7506 n_ref_event=0 n_req=23355 n_rd=16560 n_rd_L2_A=0 n_write=0 n_wr_bk=23627 bw_util=0.4282
n_activity=84103 dram_eff=0.4778
bk0: 884a 77795i bk1: 872a 79396i bk2: 760a 82877i bk3: 756a 82773i bk4: 756a 80429i bk5: 756a 80609i bk6: 896a 71881i bk7: 920a 72854i bk8: 1216a 64668i bk9: 1224a 64002i bk10: 1280a 60679i bk11: 1280a 59826i bk12: 1280a 62368i bk13: 1280a 63964i bk14: 1208a 70607i bk15: 1192a 70667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677970
Row_Buffer_Locality_read = 0.817271
Row_Buffer_Locality_write = 0.338484
Bank_Level_Parallism = 4.681384
Bank_Level_Parallism_Col = 3.167395
Bank_Level_Parallism_Ready = 1.535770
write_to_read_ratio_blp_rw_average = 0.621283
GrpLevelPara = 2.376997 

BW Util details:
bwutil = 0.428200 
total_CMD = 93851 
util_bw = 40187 
Wasted_Col = 34461 
Wasted_Row = 6434 
Idle = 12769 

BW Util Bottlenecks: 
RCDc_limit = 16229 
RCDWRc_limit = 22461 
WTRc_limit = 12648 
RTWc_limit = 38024 
CCDLc_limit = 19038 
rwq = 0 
CCDLc_limit_alone = 15269 
WTRc_limit_alone = 11402 
RTWc_limit_alone = 35501 

Commands details: 
total_CMD = 93851 
n_nop = 45594 
Read = 16560 
Write = 0 
L2_Alloc = 0 
L2_WB = 23627 
n_act = 7522 
n_pre = 7506 
n_ref = 0 
n_req = 23355 
total_req = 40187 

Dual Bus Interface Util: 
issued_total_row = 15028 
issued_total_col = 40187 
Row_Bus_Util =  0.160126 
CoL_Bus_Util = 0.428200 
Either_Row_CoL_Bus_Util = 0.514187 
Issued_on_Two_Bus_Simul_Util = 0.074139 
issued_two_Eff = 0.144186 
queue_avg = 16.759895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7599
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 208): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47321 n_act=7445 n_pre=7430 n_ref_event=0 n_req=21377 n_rd=14560 n_rd_L2_A=0 n_write=0 n_wr_bk=23705 bw_util=0.4077
n_activity=83157 dram_eff=0.4602
bk0: 784a 77681i bk1: 770a 80518i bk2: 672a 82279i bk3: 672a 82287i bk4: 672a 80524i bk5: 672a 80464i bk6: 784a 74055i bk7: 805a 73189i bk8: 1064a 66255i bk9: 1071a 65341i bk10: 1120a 62166i bk11: 1120a 61025i bk12: 1120a 63925i bk13: 1120a 64221i bk14: 1064a 70636i bk15: 1050a 71528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651682
Row_Buffer_Locality_read = 0.801992
Row_Buffer_Locality_write = 0.330644
Bank_Level_Parallism = 4.622978
Bank_Level_Parallism_Col = 3.154599
Bank_Level_Parallism_Ready = 1.519979
write_to_read_ratio_blp_rw_average = 0.647154
GrpLevelPara = 2.338950 

BW Util details:
bwutil = 0.407721 
total_CMD = 93851 
util_bw = 38265 
Wasted_Col = 33482 
Wasted_Row = 7617 
Idle = 14487 

BW Util Bottlenecks: 
RCDc_limit = 15838 
RCDWRc_limit = 22861 
WTRc_limit = 12285 
RTWc_limit = 33312 
CCDLc_limit = 18208 
rwq = 0 
CCDLc_limit_alone = 14710 
WTRc_limit_alone = 10983 
RTWc_limit_alone = 31116 

Commands details: 
total_CMD = 93851 
n_nop = 47321 
Read = 14560 
Write = 0 
L2_Alloc = 0 
L2_WB = 23705 
n_act = 7445 
n_pre = 7430 
n_ref = 0 
n_req = 21377 
total_req = 38265 

Dual Bus Interface Util: 
issued_total_row = 14875 
issued_total_col = 38265 
Row_Bus_Util =  0.158496 
CoL_Bus_Util = 0.407721 
Either_Row_CoL_Bus_Util = 0.495786 
Issued_on_Two_Bus_Simul_Util = 0.070431 
issued_two_Eff = 0.142059 
queue_avg = 14.957976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.958
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 248): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45733 n_act=7704 n_pre=7691 n_ref_event=0 n_req=23088 n_rd=16400 n_rd_L2_A=0 n_write=0 n_wr_bk=23288 bw_util=0.4229
n_activity=84458 dram_eff=0.4699
bk0: 864a 78824i bk1: 844a 79337i bk2: 732a 83308i bk3: 740a 83120i bk4: 740a 81088i bk5: 736a 80683i bk6: 896a 72962i bk7: 920a 71507i bk8: 1216a 63827i bk9: 1224a 63933i bk10: 1280a 60296i bk11: 1280a 60780i bk12: 1280a 61565i bk13: 1280a 63530i bk14: 1192a 70139i bk15: 1176a 71366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666176
Row_Buffer_Locality_read = 0.804146
Row_Buffer_Locality_write = 0.327648
Bank_Level_Parallism = 4.618166
Bank_Level_Parallism_Col = 3.076283
Bank_Level_Parallism_Ready = 1.503376
write_to_read_ratio_blp_rw_average = 0.612400
GrpLevelPara = 2.334852 

BW Util details:
bwutil = 0.422883 
total_CMD = 93851 
util_bw = 39688 
Wasted_Col = 35459 
Wasted_Row = 6797 
Idle = 11907 

BW Util Bottlenecks: 
RCDc_limit = 17740 
RCDWRc_limit = 22753 
WTRc_limit = 13391 
RTWc_limit = 36859 
CCDLc_limit = 18507 
rwq = 0 
CCDLc_limit_alone = 14913 
WTRc_limit_alone = 12023 
RTWc_limit_alone = 34633 

Commands details: 
total_CMD = 93851 
n_nop = 45733 
Read = 16400 
Write = 0 
L2_Alloc = 0 
L2_WB = 23288 
n_act = 7704 
n_pre = 7691 
n_ref = 0 
n_req = 23088 
total_req = 39688 

Dual Bus Interface Util: 
issued_total_row = 15395 
issued_total_col = 39688 
Row_Bus_Util =  0.164037 
CoL_Bus_Util = 0.422883 
Either_Row_CoL_Bus_Util = 0.512706 
Issued_on_Two_Bus_Simul_Util = 0.074213 
issued_two_Eff = 0.144748 
queue_avg = 15.778479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7785
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 256): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47708 n_act=7403 n_pre=7387 n_ref_event=0 n_req=21117 n_rd=14420 n_rd_L2_A=0 n_write=0 n_wr_bk=23372 bw_util=0.4027
n_activity=84025 dram_eff=0.4498
bk0: 763a 79642i bk1: 749a 79829i bk2: 651a 82763i bk3: 658a 83329i bk4: 658a 80670i bk5: 651a 79935i bk6: 784a 74213i bk7: 805a 73973i bk8: 1064a 66138i bk9: 1071a 65338i bk10: 1120a 62731i bk11: 1120a 61789i bk12: 1120a 63633i bk13: 1120a 64395i bk14: 1050a 71958i bk15: 1036a 71481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649477
Row_Buffer_Locality_read = 0.799098
Row_Buffer_Locality_write = 0.327311
Bank_Level_Parallism = 4.468650
Bank_Level_Parallism_Col = 3.039973
Bank_Level_Parallism_Ready = 1.500635
write_to_read_ratio_blp_rw_average = 0.644390
GrpLevelPara = 2.293063 

BW Util details:
bwutil = 0.402681 
total_CMD = 93851 
util_bw = 37792 
Wasted_Col = 34844 
Wasted_Row = 8130 
Idle = 13085 

BW Util Bottlenecks: 
RCDc_limit = 16412 
RCDWRc_limit = 23211 
WTRc_limit = 12685 
RTWc_limit = 33267 
CCDLc_limit = 18349 
rwq = 0 
CCDLc_limit_alone = 14936 
WTRc_limit_alone = 11451 
RTWc_limit_alone = 31088 

Commands details: 
total_CMD = 93851 
n_nop = 47708 
Read = 14420 
Write = 0 
L2_Alloc = 0 
L2_WB = 23372 
n_act = 7403 
n_pre = 7387 
n_ref = 0 
n_req = 21117 
total_req = 37792 

Dual Bus Interface Util: 
issued_total_row = 14790 
issued_total_col = 37792 
Row_Bus_Util =  0.157590 
CoL_Bus_Util = 0.402681 
Either_Row_CoL_Bus_Util = 0.491662 
Issued_on_Two_Bus_Simul_Util = 0.068609 
issued_two_Eff = 0.139544 
queue_avg = 14.463064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4631
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 253): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45771 n_act=7620 n_pre=7606 n_ref_event=0 n_req=23173 n_rd=16480 n_rd_L2_A=0 n_write=0 n_wr_bk=23297 bw_util=0.4238
n_activity=84088 dram_eff=0.473
bk0: 872a 79178i bk1: 864a 79365i bk2: 752a 82031i bk3: 744a 83123i bk4: 744a 80907i bk5: 744a 81007i bk6: 896a 73185i bk7: 920a 73091i bk8: 1216a 65509i bk9: 1224a 64327i bk10: 1280a 61367i bk11: 1280a 60378i bk12: 1280a 62605i bk13: 1280a 62605i bk14: 1200a 70672i bk15: 1184a 71715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671083
Row_Buffer_Locality_read = 0.805825
Row_Buffer_Locality_write = 0.339310
Bank_Level_Parallism = 4.597210
Bank_Level_Parallism_Col = 3.079867
Bank_Level_Parallism_Ready = 1.519697
write_to_read_ratio_blp_rw_average = 0.605435
GrpLevelPara = 2.348618 

BW Util details:
bwutil = 0.423831 
total_CMD = 93851 
util_bw = 39777 
Wasted_Col = 34954 
Wasted_Row = 6562 
Idle = 12558 

BW Util Bottlenecks: 
RCDc_limit = 17132 
RCDWRc_limit = 22402 
WTRc_limit = 14032 
RTWc_limit = 34527 
CCDLc_limit = 18142 
rwq = 0 
CCDLc_limit_alone = 14796 
WTRc_limit_alone = 12696 
RTWc_limit_alone = 32517 

Commands details: 
total_CMD = 93851 
n_nop = 45771 
Read = 16480 
Write = 0 
L2_Alloc = 0 
L2_WB = 23297 
n_act = 7620 
n_pre = 7606 
n_ref = 0 
n_req = 23173 
total_req = 39777 

Dual Bus Interface Util: 
issued_total_row = 15226 
issued_total_col = 39777 
Row_Bus_Util =  0.162236 
CoL_Bus_Util = 0.423831 
Either_Row_CoL_Bus_Util = 0.512301 
Issued_on_Two_Bus_Simul_Util = 0.073766 
issued_two_Eff = 0.143989 
queue_avg = 16.115150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1152
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 254): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47888 n_act=7316 n_pre=7300 n_ref_event=0 n_req=21161 n_rd=14420 n_rd_L2_A=0 n_write=0 n_wr_bk=23478 bw_util=0.4038
n_activity=82729 dram_eff=0.4581
bk0: 763a 79347i bk1: 756a 79185i bk2: 658a 83164i bk3: 651a 83044i bk4: 651a 81153i bk5: 651a 79705i bk6: 784a 74051i bk7: 805a 72623i bk8: 1064a 65911i bk9: 1071a 65123i bk10: 1120a 61504i bk11: 1120a 62015i bk12: 1120a 63939i bk13: 1120a 64636i bk14: 1050a 70591i bk15: 1036a 71672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654317
Row_Buffer_Locality_read = 0.803814
Row_Buffer_Locality_write = 0.334520
Bank_Level_Parallism = 4.607847
Bank_Level_Parallism_Col = 3.159036
Bank_Level_Parallism_Ready = 1.533775
write_to_read_ratio_blp_rw_average = 0.644109
GrpLevelPara = 2.346200 

BW Util details:
bwutil = 0.403810 
total_CMD = 93851 
util_bw = 37898 
Wasted_Col = 33583 
Wasted_Row = 7756 
Idle = 14614 

BW Util Bottlenecks: 
RCDc_limit = 15724 
RCDWRc_limit = 23022 
WTRc_limit = 12374 
RTWc_limit = 35558 
CCDLc_limit = 17922 
rwq = 0 
CCDLc_limit_alone = 14413 
WTRc_limit_alone = 11143 
RTWc_limit_alone = 33280 

Commands details: 
total_CMD = 93851 
n_nop = 47888 
Read = 14420 
Write = 0 
L2_Alloc = 0 
L2_WB = 23478 
n_act = 7316 
n_pre = 7300 
n_ref = 0 
n_req = 21161 
total_req = 37898 

Dual Bus Interface Util: 
issued_total_row = 14616 
issued_total_col = 37898 
Row_Bus_Util =  0.155736 
CoL_Bus_Util = 0.403810 
Either_Row_CoL_Bus_Util = 0.489744 
Issued_on_Two_Bus_Simul_Util = 0.069802 
issued_two_Eff = 0.142528 
queue_avg = 15.177974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.178
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 244): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45684 n_act=7602 n_pre=7587 n_ref_event=0 n_req=23275 n_rd=16580 n_rd_L2_A=0 n_write=0 n_wr_bk=23284 bw_util=0.4248
n_activity=84790 dram_eff=0.4701
bk0: 896a 78849i bk1: 868a 79107i bk2: 768a 82713i bk3: 756a 83233i bk4: 756a 80594i bk5: 752a 80159i bk6: 896a 73304i bk7: 920a 72166i bk8: 1216a 64740i bk9: 1224a 64464i bk10: 1280a 61636i bk11: 1280a 59744i bk12: 1280a 62918i bk13: 1280a 63275i bk14: 1216a 70248i bk15: 1192a 70871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673298
Row_Buffer_Locality_read = 0.808636
Row_Buffer_Locality_write = 0.337917
Bank_Level_Parallism = 4.634252
Bank_Level_Parallism_Col = 3.136273
Bank_Level_Parallism_Ready = 1.528823
write_to_read_ratio_blp_rw_average = 0.615027
GrpLevelPara = 2.367165 

BW Util details:
bwutil = 0.424758 
total_CMD = 93851 
util_bw = 39864 
Wasted_Col = 34601 
Wasted_Row = 6856 
Idle = 12530 

BW Util Bottlenecks: 
RCDc_limit = 17237 
RCDWRc_limit = 22397 
WTRc_limit = 12945 
RTWc_limit = 36113 
CCDLc_limit = 18453 
rwq = 0 
CCDLc_limit_alone = 15001 
WTRc_limit_alone = 11732 
RTWc_limit_alone = 33874 

Commands details: 
total_CMD = 93851 
n_nop = 45684 
Read = 16580 
Write = 0 
L2_Alloc = 0 
L2_WB = 23284 
n_act = 7602 
n_pre = 7587 
n_ref = 0 
n_req = 23275 
total_req = 39864 

Dual Bus Interface Util: 
issued_total_row = 15189 
issued_total_col = 39864 
Row_Bus_Util =  0.161842 
CoL_Bus_Util = 0.424758 
Either_Row_CoL_Bus_Util = 0.513228 
Issued_on_Two_Bus_Simul_Util = 0.073372 
issued_two_Eff = 0.142961 
queue_avg = 16.416212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4162
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 251): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47806 n_act=7410 n_pre=7395 n_ref_event=0 n_req=21270 n_rd=14560 n_rd_L2_A=0 n_write=0 n_wr_bk=23348 bw_util=0.4039
n_activity=82500 dram_eff=0.4595
bk0: 784a 79377i bk1: 770a 79281i bk2: 672a 83134i bk3: 672a 83019i bk4: 672a 80269i bk5: 672a 80747i bk6: 784a 73323i bk7: 805a 72624i bk8: 1064a 66088i bk9: 1071a 65123i bk10: 1120a 61101i bk11: 1120a 59755i bk12: 1120a 63611i bk13: 1120a 64943i bk14: 1064a 71362i bk15: 1050a 72059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651465
Row_Buffer_Locality_read = 0.801648
Row_Buffer_Locality_write = 0.325533
Bank_Level_Parallism = 4.663334
Bank_Level_Parallism_Col = 3.188679
Bank_Level_Parallism_Ready = 1.528200
write_to_read_ratio_blp_rw_average = 0.655646
GrpLevelPara = 2.370444 

BW Util details:
bwutil = 0.403917 
total_CMD = 93851 
util_bw = 37908 
Wasted_Col = 33084 
Wasted_Row = 7721 
Idle = 15138 

BW Util Bottlenecks: 
RCDc_limit = 16017 
RCDWRc_limit = 22635 
WTRc_limit = 11406 
RTWc_limit = 34375 
CCDLc_limit = 17934 
rwq = 0 
CCDLc_limit_alone = 14519 
WTRc_limit_alone = 10315 
RTWc_limit_alone = 32051 

Commands details: 
total_CMD = 93851 
n_nop = 47806 
Read = 14560 
Write = 0 
L2_Alloc = 0 
L2_WB = 23348 
n_act = 7410 
n_pre = 7395 
n_ref = 0 
n_req = 21270 
total_req = 37908 

Dual Bus Interface Util: 
issued_total_row = 14805 
issued_total_col = 37908 
Row_Bus_Util =  0.157750 
CoL_Bus_Util = 0.403917 
Either_Row_CoL_Bus_Util = 0.490618 
Issued_on_Two_Bus_Simul_Util = 0.071049 
issued_two_Eff = 0.144815 
queue_avg = 14.659162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6592
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 227): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=46043 n_act=7492 n_pre=7478 n_ref_event=0 n_req=23228 n_rd=16514 n_rd_L2_A=0 n_write=0 n_wr_bk=23274 bw_util=0.4239
n_activity=84378 dram_eff=0.4715
bk0: 884a 79254i bk1: 860a 80175i bk2: 760a 83149i bk3: 744a 83122i bk4: 756a 80973i bk5: 748a 80120i bk6: 896a 72391i bk7: 920a 73052i bk8: 1216a 64961i bk9: 1224a 64872i bk10: 1280a 60920i bk11: 1280a 60560i bk12: 1280a 62958i bk13: 1280a 63839i bk14: 1208a 70540i bk15: 1178a 72192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676995
Row_Buffer_Locality_read = 0.815138
Row_Buffer_Locality_write = 0.335925
Bank_Level_Parallism = 4.574055
Bank_Level_Parallism_Col = 3.102121
Bank_Level_Parallism_Ready = 1.527496
write_to_read_ratio_blp_rw_average = 0.627502
GrpLevelPara = 2.349868 

BW Util details:
bwutil = 0.423949 
total_CMD = 93851 
util_bw = 39788 
Wasted_Col = 34445 
Wasted_Row = 7038 
Idle = 12580 

BW Util Bottlenecks: 
RCDc_limit = 16340 
RCDWRc_limit = 22425 
WTRc_limit = 11592 
RTWc_limit = 35584 
CCDLc_limit = 18571 
rwq = 0 
CCDLc_limit_alone = 15133 
WTRc_limit_alone = 10481 
RTWc_limit_alone = 33257 

Commands details: 
total_CMD = 93851 
n_nop = 46043 
Read = 16514 
Write = 0 
L2_Alloc = 0 
L2_WB = 23274 
n_act = 7492 
n_pre = 7478 
n_ref = 0 
n_req = 23228 
total_req = 39788 

Dual Bus Interface Util: 
issued_total_row = 14970 
issued_total_col = 39788 
Row_Bus_Util =  0.159508 
CoL_Bus_Util = 0.423949 
Either_Row_CoL_Bus_Util = 0.509403 
Issued_on_Two_Bus_Simul_Util = 0.074054 
issued_two_Eff = 0.145373 
queue_avg = 15.868867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8689
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 250): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47776 n_act=7380 n_pre=7365 n_ref_event=0 n_req=21297 n_rd=14560 n_rd_L2_A=0 n_write=0 n_wr_bk=23421 bw_util=0.4047
n_activity=83045 dram_eff=0.4574
bk0: 784a 80169i bk1: 770a 80380i bk2: 672a 83060i bk3: 672a 83691i bk4: 672a 81332i bk5: 672a 80621i bk6: 784a 74378i bk7: 805a 73214i bk8: 1064a 64548i bk9: 1071a 64481i bk10: 1120a 61117i bk11: 1120a 61563i bk12: 1120a 63156i bk13: 1120a 63620i bk14: 1064a 70394i bk15: 1050a 72647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653313
Row_Buffer_Locality_read = 0.805563
Row_Buffer_Locality_write = 0.324075
Bank_Level_Parallism = 4.593030
Bank_Level_Parallism_Col = 3.127439
Bank_Level_Parallism_Ready = 1.512677
write_to_read_ratio_blp_rw_average = 0.654235
GrpLevelPara = 2.321970 

BW Util details:
bwutil = 0.404695 
total_CMD = 93851 
util_bw = 37981 
Wasted_Col = 33699 
Wasted_Row = 7687 
Idle = 14484 

BW Util Bottlenecks: 
RCDc_limit = 15645 
RCDWRc_limit = 23207 
WTRc_limit = 10632 
RTWc_limit = 36659 
CCDLc_limit = 18294 
rwq = 0 
CCDLc_limit_alone = 14814 
WTRc_limit_alone = 9617 
RTWc_limit_alone = 34194 

Commands details: 
total_CMD = 93851 
n_nop = 47776 
Read = 14560 
Write = 0 
L2_Alloc = 0 
L2_WB = 23421 
n_act = 7380 
n_pre = 7365 
n_ref = 0 
n_req = 21297 
total_req = 37981 

Dual Bus Interface Util: 
issued_total_row = 14745 
issued_total_col = 37981 
Row_Bus_Util =  0.157111 
CoL_Bus_Util = 0.404695 
Either_Row_CoL_Bus_Util = 0.490938 
Issued_on_Two_Bus_Simul_Util = 0.070868 
issued_two_Eff = 0.144352 
queue_avg = 14.770519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7705
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 257): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=45636 n_act=7588 n_pre=7572 n_ref_event=0 n_req=23193 n_rd=16480 n_rd_L2_A=0 n_write=0 n_wr_bk=23338 bw_util=0.4243
n_activity=85261 dram_eff=0.467
bk0: 872a 79497i bk1: 864a 79532i bk2: 752a 82813i bk3: 744a 82982i bk4: 744a 80733i bk5: 744a 80636i bk6: 896a 73498i bk7: 920a 72802i bk8: 1216a 65051i bk9: 1224a 64271i bk10: 1280a 60956i bk11: 1280a 60570i bk12: 1280a 63082i bk13: 1280a 63617i bk14: 1200a 71043i bk15: 1184a 72115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672832
Row_Buffer_Locality_read = 0.812803
Row_Buffer_Locality_write = 0.329212
Bank_Level_Parallism = 4.507326
Bank_Level_Parallism_Col = 3.009780
Bank_Level_Parallism_Ready = 1.488121
write_to_read_ratio_blp_rw_average = 0.608432
GrpLevelPara = 2.292949 

BW Util details:
bwutil = 0.424268 
total_CMD = 93851 
util_bw = 39818 
Wasted_Col = 36207 
Wasted_Row = 6421 
Idle = 11405 

BW Util Bottlenecks: 
RCDc_limit = 17637 
RCDWRc_limit = 22994 
WTRc_limit = 12652 
RTWc_limit = 36168 
CCDLc_limit = 19040 
rwq = 0 
CCDLc_limit_alone = 15463 
WTRc_limit_alone = 11355 
RTWc_limit_alone = 33888 

Commands details: 
total_CMD = 93851 
n_nop = 45636 
Read = 16480 
Write = 0 
L2_Alloc = 0 
L2_WB = 23338 
n_act = 7588 
n_pre = 7572 
n_ref = 0 
n_req = 23193 
total_req = 39818 

Dual Bus Interface Util: 
issued_total_row = 15160 
issued_total_col = 39818 
Row_Bus_Util =  0.161533 
CoL_Bus_Util = 0.424268 
Either_Row_CoL_Bus_Util = 0.513740 
Issued_on_Two_Bus_Simul_Util = 0.072061 
issued_two_Eff = 0.140268 
queue_avg = 16.111656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1117
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 251): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93851 n_nop=47802 n_act=7309 n_pre=7294 n_ref_event=0 n_req=21200 n_rd=14420 n_rd_L2_A=0 n_write=0 n_wr_bk=23538 bw_util=0.4044
n_activity=83511 dram_eff=0.4545
bk0: 763a 79400i bk1: 756a 79925i bk2: 658a 82538i bk3: 651a 83026i bk4: 651a 80594i bk5: 651a 80204i bk6: 784a 73987i bk7: 805a 72469i bk8: 1064a 65448i bk9: 1071a 64494i bk10: 1120a 62445i bk11: 1120a 61245i bk12: 1120a 63674i bk13: 1120a 65170i bk14: 1050a 71829i bk15: 1036a 72480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655171
Row_Buffer_Locality_read = 0.806519
Row_Buffer_Locality_write = 0.333087
Bank_Level_Parallism = 4.538823
Bank_Level_Parallism_Col = 3.118229
Bank_Level_Parallism_Ready = 1.515702
write_to_read_ratio_blp_rw_average = 0.651057
GrpLevelPara = 2.318816 

BW Util details:
bwutil = 0.404450 
total_CMD = 93851 
util_bw = 37958 
Wasted_Col = 34069 
Wasted_Row = 8144 
Idle = 13680 

BW Util Bottlenecks: 
RCDc_limit = 15850 
RCDWRc_limit = 22744 
WTRc_limit = 11043 
RTWc_limit = 36114 
CCDLc_limit = 18215 
rwq = 0 
CCDLc_limit_alone = 14712 
WTRc_limit_alone = 9976 
RTWc_limit_alone = 33678 

Commands details: 
total_CMD = 93851 
n_nop = 47802 
Read = 14420 
Write = 0 
L2_Alloc = 0 
L2_WB = 23538 
n_act = 7309 
n_pre = 7294 
n_ref = 0 
n_req = 21200 
total_req = 37958 

Dual Bus Interface Util: 
issued_total_row = 14603 
issued_total_col = 37958 
Row_Bus_Util =  0.155598 
CoL_Bus_Util = 0.404450 
Either_Row_CoL_Bus_Util = 0.490661 
Issued_on_Two_Bus_Simul_Util = 0.069387 
issued_two_Eff = 0.141415 
queue_avg = 14.427540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4275

========= L2 cache stats =========
L2_cache_bank[0]: Access = 37866, Miss = 22860, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 37488, Miss = 22798, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 37167, Miss = 21990, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 36643, Miss = 21774, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 37758, Miss = 23012, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[5]: Access = 37210, Miss = 22730, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 36902, Miss = 22001, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 36714, Miss = 21751, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38271, Miss = 23133, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[9]: Access = 38054, Miss = 22958, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 37171, Miss = 21984, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 37361, Miss = 21944, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 37858, Miss = 22983, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[13]: Access = 37821, Miss = 22842, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 37058, Miss = 21975, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 36684, Miss = 21801, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 37982, Miss = 22932, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[17]: Access = 37324, Miss = 22757, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 37072, Miss = 21876, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 36194, Miss = 21622, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 38031, Miss = 23049, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[21]: Access = 37023, Miss = 22682, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 37640, Miss = 22117, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 36308, Miss = 21645, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 37505, Miss = 22817, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[25]: Access = 37444, Miss = 22629, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 36895, Miss = 21928, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 36808, Miss = 21778, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 37839, Miss = 22798, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[29]: Access = 37764, Miss = 22843, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 36862, Miss = 21834, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 37290, Miss = 21968, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 37455, Miss = 22811, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[33]: Access = 38035, Miss = 22928, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 37152, Miss = 21941, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 36793, Miss = 21856, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 38003, Miss = 23019, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[37]: Access = 37634, Miss = 22926, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 37059, Miss = 21998, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 36518, Miss = 21848, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 38094, Miss = 23019, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[41]: Access = 37659, Miss = 22931, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 37168, Miss = 21985, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 36676, Miss = 21832, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 37829, Miss = 22851, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[45]: Access = 37581, Miss = 22859, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[46]: Access = 36486, Miss = 21738, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 36524, Miss = 21661, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 37225, Miss = 22703, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[49]: Access = 37874, Miss = 22879, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 36730, Miss = 21755, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 37010, Miss = 21843, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 37692, Miss = 22959, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[53]: Access = 37606, Miss = 22936, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 36148, Miss = 21765, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 36813, Miss = 21785, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 37604, Miss = 22881, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 37713, Miss = 22802, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 36770, Miss = 21828, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 36622, Miss = 21742, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 37635, Miss = 22767, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 37813, Miss = 22809, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 36770, Miss = 21843, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 37058, Miss = 21857, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2385756
L2_total_cache_misses = 1431168
L2_total_cache_miss_rate = 0.5999
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 57
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 133117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 365996
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 954588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 220124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 711931
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 499113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1886643
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 57
L2_cache_data_port_util = 0.182
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=3197678
icnt_total_pkts_simt_to_mem=3262746
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3262746
Req_Network_cycles = 124988
Req_Network_injected_packets_per_cycle =      26.1045 
Req_Network_conflicts_per_cycle =      50.1560
Req_Network_conflicts_per_cycle_util =      52.3175
Req_Bank_Level_Parallism =      26.8901
Req_Network_in_buffer_full_per_cycle =      58.8423
Req_Network_in_buffer_avg_util =     482.6577
Req_Network_out_buffer_full_per_cycle =       2.3703
Req_Network_out_buffer_avg_util =     144.2985

Reply_Network_injected_packets_num = 3198074
Reply_Network_cycles = 124988
Reply_Network_injected_packets_per_cycle =       25.5870
Reply_Network_conflicts_per_cycle =       10.7907
Reply_Network_conflicts_per_cycle_util =      11.4875
Reply_Bank_Level_Parallism =      27.2363
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.4888
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3198
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 57 sec (897 sec)
gpgpu_simulation_rate = 67980 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 8143884x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
