{COMPONENT C:\VGA4B.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Wed Apr 26 21:14:44 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P VGA_CONF {Pt "INPUT"}{Lq 0}{Ploc 100 820}}
   {P VGA_RESE {Pt "INPUT"}{Lq 0}{Ploc 100 780}}
   {P CLKIN {Pt "INPUT"}{Lq 0}{Ploc 100 760}}
   {P CPU_D0 {Pt "INPUT"}{Lq 0}{Ploc 100 740}}
   {P CPU_D1 {Pt "INPUT"}{Lq 0}{Ploc 100 720}}
   {P CPU_D2 {Pt "INPUT"}{Lq 0}{Ploc 100 700}}
   {P CPU_D3 {Pt "INPUT"}{Lq 0}{Ploc 100 680}}
   {P CPU_D4 {Pt "INPUT"}{Lq 0}{Ploc 100 660}}
   {P CPU_D5 {Pt "INPUT"}{Lq 0}{Ploc 100 640}}
   {P CPU_D6 {Pt "INPUT"}{Lq 0}{Ploc 100 620}}
   {P CPU_D7 {Pt "INPUT"}{Lq 0}{Ploc 100 600}}
   {P CPU_D8 {Pt "INPUT"}{Lq 0}{Ploc 100 580}}
   {P CPU_D9 {Pt "INPUT"}{Lq 0}{Ploc 100 560}}
   {P CPU_SB1 {Pt "INPUT"}{Lq 0}{Ploc 100 540}}
   {P CPU_SB2 {Pt "INPUT"}{Lq 0}{Ploc 100 520}}
   {P CPU_SB3 {Pt "INPUT"}{Lq 0}{Ploc 100 500}}
   {P CPU_SB4 {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P CPU_SB5 {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P CPU_SB6 {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P CPU_SB7 {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P CPU_SB8 {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P CPU_SB9 {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P CPU_SB10 {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P CPU_SB11 {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P CPU_SB12 {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P CPU_SB13 {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P CPU_SB14 {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P CPU_SB15 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P CPU_SB16 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CPU_SB17 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CPU_SB18 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CPU_SB19 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P FONTLIB0 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P FONTLIB1 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P VADDR_0 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P VADDR_1 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P VADDR_2 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P GRAPH_0 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P GRAPH_1 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P SBUS_TO_ {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P VA0 {Pt "I/O"}{Lq 0}{Ploc 320 20}}
   {P VA1 {Pt "I/O"}{Lq 0}{Ploc 320 40}}
   {P VA2 {Pt "I/O"}{Lq 0}{Ploc 320 60}}
   {P VA3 {Pt "I/O"}{Lq 0}{Ploc 320 80}}
   {P VA4 {Pt "I/O"}{Lq 0}{Ploc 320 100}}
   {P VA5 {Pt "I/O"}{Lq 0}{Ploc 320 120}}
   {P VA6 {Pt "I/O"}{Lq 0}{Ploc 320 140}}
   {P VA7 {Pt "I/O"}{Lq 0}{Ploc 320 160}}
   {P VA8 {Pt "I/O"}{Lq 0}{Ploc 320 180}}
   {P VA9 {Pt "I/O"}{Lq 0}{Ploc 320 200}}
   {P VA10 {Pt "I/O"}{Lq 0}{Ploc 320 220}}
   {P VA11 {Pt "I/O"}{Lq 0}{Ploc 320 240}}
   {P VA12 {Pt "I/O"}{Lq 0}{Ploc 320 260}}
   {P VA13 {Pt "I/O"}{Lq 0}{Ploc 320 280}}
   {P VA14 {Pt "I/O"}{Lq 0}{Ploc 320 300}}
   {P VA15 {Pt "I/O"}{Lq 0}{Ploc 320 320}}
   {P VA16 {Pt "I/O"}{Lq 0}{Ploc 320 340}}
   {P VA17 {Pt "I/O"}{Lq 0}{Ploc 320 360}}
   {P VA18 {Pt "I/O"}{Lq 0}{Ploc 320 380}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 210 850}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 830}
   [Ts 15][Tj "RC"]
   {Pnl 120 790}
   {Pnl 120 770}
   {Pnl 120 750}
   {Pnl 120 730}
   {Pnl 120 710}
   {Pnl 120 690}
   {Pnl 120 670}
   {Pnl 120 650}
   {Pnl 120 630}
   {Pnl 120 610}
   {Pnl 120 590}
   {Pnl 120 570}
   {Pnl 120 550}
   {Pnl 120 530}
   {Pnl 120 510}
   {Pnl 120 490}
   {Pnl 120 470}
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 300 30}
   {Pnl 300 50}
   {Pnl 300 70}
   {Pnl 300 90}
   {Pnl 300 110}
   {Pnl 300 130}
   {Pnl 300 150}
   {Pnl 300 170}
   {Pnl 300 190}
   {Pnl 300 210}
   {Pnl 300 230}
   {Pnl 300 250}
   {Pnl 300 270}
   {Pnl 300 290}
   {Pnl 300 310}
   {Pnl 300 330}
   {Pnl 300 350}
   {Pnl 300 370}
   {Pnl 300 390}

   {Sd A 83 1 2 4 5 6 8 9 10 11 12 15 16 17 18 20 21 22 24 25 27 28 29 30 31 33 34 35 36 37 39 40 68 69 75 76 77 79 80 84 41 44 45 46 48 49 50 51 52 54 55 56 57 58 60 61 63 64 65}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 840 290 0}
   {L 130 820 100 820}
   {L 130 830 140 820 130 810}
   {L 130 780 100 780}
   {L 130 760 100 760}
   {L 130 740 100 740}
   {L 130 720 100 720}
   {L 130 700 100 700}
   {L 130 680 100 680}
   {L 130 660 100 660}
   {L 130 640 100 640}
   {L 130 620 100 620}
   {L 130 600 100 600}
   {L 130 580 100 580}
   {L 130 560 100 560}
   {L 130 540 100 540}
   {L 130 520 100 520}
   {L 130 500 100 500}
   {L 130 480 100 480}
   {L 130 460 100 460}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 290 20 320 20}
   {L 290 40 320 40}
   {L 290 60 320 60}
   {L 290 80 320 80}
   {L 290 100 320 100}
   {L 290 120 320 120}
   {L 290 140 320 140}
   {L 290 160 320 160}
   {L 290 180 320 180}
   {L 290 200 320 200}
   {L 290 220 320 220}
   {L 290 240 320 240}
   {L 290 260 320 260}
   {L 290 280 320 280}
   {L 290 300 320 300}
   {L 290 320 320 320}
   {L 290 340 320 340}
   {L 290 360 320 360}
   {L 290 380 320 380}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "VGA_CONF" 140 820}
   {T "VGA_RESE" 140 780}
   {T "CLKIN" 140 760}
   {T "CPU_D0" 140 740}
   {T "CPU_D1" 140 720}
   {T "CPU_D2" 140 700}
   {T "CPU_D3" 140 680}
   {T "CPU_D4" 140 660}
   {T "CPU_D5" 140 640}
   {T "CPU_D6" 140 620}
   {T "CPU_D7" 140 600}
   {T "CPU_D8" 140 580}
   {T "CPU_D9" 140 560}
   {T "CPU_SB1" 140 540}
   {T "CPU_SB2" 140 520}
   {T "CPU_SB3" 140 500}
   {T "CPU_SB4" 140 480}
   {T "CPU_SB5" 140 460}
   {T "CPU_SB6" 140 440}
   {T "CPU_SB7" 140 420}
   {T "CPU_SB8" 140 400}
   {T "CPU_SB9" 140 380}
   {T "CPU_SB10" 140 360}
   {T "CPU_SB11" 140 340}
   {T "CPU_SB12" 140 320}
   {T "CPU_SB13" 140 300}
   {T "CPU_SB14" 140 280}
   {T "CPU_SB15" 140 260}
   {T "CPU_SB16" 140 240}
   {T "CPU_SB17" 140 220}
   {T "CPU_SB18" 140 200}
   {T "CPU_SB19" 140 180}
   {T "FONTLIB0" 140 160}
   {T "FONTLIB1" 140 140}
   {T "VADDR_0" 140 120}
   {T "VADDR_1" 140 100}
   {T "VADDR_2" 140 80}
   {T "GRAPH_0" 140 60}
   {T "GRAPH_1" 140 40}
   {T "SBUS_TO_" 140 20}
   [Tj "RC"]
   {T "VA0" 280 20}
   {T "VA1" 280 40}
   {T "VA2" 280 60}
   {T "VA3" 280 80}
   {T "VA4" 280 100}
   {T "VA5" 280 120}
   {T "VA6" 280 140}
   {T "VA7" 280 160}
   {T "VA8" 280 180}
   {T "VA9" 280 200}
   {T "VA10" 280 220}
   {T "VA11" 280 240}
   {T "VA12" 280 260}
   {T "VA13" 280 280}
   {T "VA14" 280 300}
   {T "VA15" 280 320}
   {T "VA16" 280 340}
   {T "VA17" 280 360}
   {T "VA18" 280 380}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1508ISPPLCC84" 210 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\VGA4B 210 840}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N VGA_CONF
   }
   {N VGA_RESE
   }
   {N CLKIN
   }
   {N CPU_D0
   }
   {N CPU_D1
   }
   {N CPU_D2
   }
   {N CPU_D3
   }
   {N CPU_D4
   }
   {N CPU_D5
   }
   {N CPU_D6
   }
   {N CPU_D7
   }
   {N CPU_D8
   }
   {N CPU_D9
   }
   {N CPU_SB1
   }
   {N CPU_SB2
   }
   {N CPU_SB3
   }
   {N CPU_SB4
   }
   {N CPU_SB5
   }
   {N CPU_SB6
   }
   {N CPU_SB7
   }
   {N CPU_SB8
   }
   {N CPU_SB9
   }
   {N CPU_SB10
   }
   {N CPU_SB11
   }
   {N CPU_SB12
   }
   {N CPU_SB13
   }
   {N CPU_SB14
   }
   {N CPU_SB15
   }
   {N CPU_SB16
   }
   {N CPU_SB17
   }
   {N CPU_SB18
   }
   {N CPU_SB19
   }
   {N FONTLIB0
   }
   {N FONTLIB1
   }
   {N VADDR_0
   }
   {N VADDR_1
   }
   {N VADDR_2
   }
   {N GRAPH_0
   }
   {N GRAPH_1
   }
   {N SBUS_TO_
   }
   {N VA0
   }
   {N VA1
   }
   {N VA2
   }
   {N VA3
   }
   {N VA4
   }
   {N VA5
   }
   {N VA6
   }
   {N VA7
   }
   {N VA8
   }
   {N VA9
   }
   {N VA10
   }
   {N VA11
   }
   {N VA12
   }
   {N VA13
   }
   {N VA14
   }
   {N VA15
   }
   {N VA16
   }
   {N VA17
   }
   {N VA18
   }
  }

  {SUBCOMP
  }
 }
}
