// Seed: 1798560597
module module_0;
  logic id_1;
  assign id_1[1] = -1;
  assign module_2.id_4 = 0;
  assign id_1 = id_1;
  parameter id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2[1'h0 : (1)]
);
  inout logic [7:0] id_2;
  input wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  union {
    logic id_4;
    logic id_5;
    logic id_6;
    logic id_7;
    logic id_8;
  } id_9;
  wire id_10;
  wire [1 : 1 'b0] id_11, id_12, id_13;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    input wand id_8,
    input wand id_9,
    output supply1 id_10,
    output tri0 id_11,
    output uwire id_12,
    input wand id_13
);
  assign id_12 = -1;
  module_0 modCall_1 ();
endmodule
