Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f0fa0e4a41049dfb03fd77734581472 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_func_impl xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.bram_blk_mem_gen_0_0
Compiling module xil_defaultlib.bram
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=31.5,...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.clock_gen_480p
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.display_timings
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.draw_module
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ps2_receiver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_func_impl
