Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 19 21:51:02 2022
| Host         : LAPTOP-8IF7AABH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cputop_timing_summary_routed.rpt -rpx cputop_timing_summary_routed.rpx -warn_on_violation
| Design       : cputop
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.116        0.000                      0                 3487        0.263        0.000                      0                 3487        2.633        0.000                       0                  1148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk        1.116        0.000                      0                 3487        0.263        0.000                      0                 3487       21.239        0.000                       0                  1144  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.520ns  (logic 4.578ns (23.453%)  route 14.942ns (76.547%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 19.808 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.268    17.273    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y21         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.552    19.808    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.508    19.300    
                         clock uncertainty           -0.175    19.125    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.389    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -17.273    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.138ns  (logic 4.578ns (23.921%)  route 14.560ns (76.079%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 19.809 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.886    16.891    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y20         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.553    19.809    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.508    19.301    
                         clock uncertainty           -0.175    19.126    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.390    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.390    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.155ns  (logic 4.578ns (23.900%)  route 14.577ns (76.100%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 19.820 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.903    16.908    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.565    19.820    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.321    
                         clock uncertainty           -0.175    19.146    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.410    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                         -16.908    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.775ns  (logic 4.578ns (24.384%)  route 14.197ns (75.616%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 19.796 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.523    16.529    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.540    19.796    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.508    19.288    
                         clock uncertainty           -0.175    19.113    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.377    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.377    
                         arrival time                         -16.529    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.863ns  (logic 4.578ns (24.270%)  route 14.285ns (75.730%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 19.891 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.611    16.616    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X2Y38         RAMB18E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.636    19.891    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.464    
                         clock uncertainty           -0.175    19.289    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.553    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.553    
                         arrival time                         -16.616    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.832ns  (logic 4.578ns (24.310%)  route 14.254ns (75.690%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 19.878 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.580    16.586    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.623    19.878    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.451    
                         clock uncertainty           -0.175    19.276    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.540    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.540    
                         arrival time                         -16.586    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.814ns  (logic 4.578ns (24.333%)  route 14.236ns (75.667%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 19.890 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.562    16.567    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y18         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.635    19.890    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.463    
                         clock uncertainty           -0.175    19.288    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.552    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.552    
                         arrival time                         -16.567    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.711ns  (logic 4.578ns (24.467%)  route 14.133ns (75.533%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 19.791 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.459    16.465    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.536    19.791    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.364    
                         clock uncertainty           -0.175    19.189    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.453    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                         -16.465    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 4.578ns (24.355%)  route 14.219ns (75.645%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.883 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.545    16.550    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.628    19.883    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.456    
                         clock uncertainty           -0.175    19.281    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.545    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.545    
                         arrival time                         -16.550    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.650ns  (logic 4.578ns (24.547%)  route 14.072ns (75.453%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 19.807 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.745    -2.246    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.208 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.844     2.052    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=342, routed)         1.848     4.024    decoder/douta[4]
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.148 f  decoder/ram_i_389/O
                         net (fo=1, routed)           0.000     4.148    decoder/ram_i_389_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     4.395 f  decoder/ram_i_124/O
                         net (fo=2, routed)           0.000     4.395    decoder/ram_i_124_n_0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     4.493 f  decoder/p_3_out__0_carry__4_i_35/O
                         net (fo=2, routed)           0.973     5.466    ifetch/registers_reg[3][23]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.319     5.785 r  ifetch/p_3_out__0_carry__4_i_15/O
                         net (fo=14, routed)          1.268     7.053    ifetch/registers_reg[31][16]
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.177 r  ifetch/ram_i_796/O
                         net (fo=5, routed)           1.139     8.316    ifetch/ram_i_796_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.440 r  ifetch/ram_i_830/O
                         net (fo=4, routed)           1.198     9.637    ifetch/ram_i_830_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.150     9.787 r  ifetch/ram_i_632/O
                         net (fo=2, routed)           0.983    10.770    ifetch/ram_i_632_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.326    11.096 f  ifetch/ram_i_250/O
                         net (fo=1, routed)           0.640    11.736    ifetch/ram_i_250_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.860 f  ifetch/ram_i_56/O
                         net (fo=22, routed)          1.165    13.025    ifetch/addra[8]
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.149 r  ifetch/ram_i_220/O
                         net (fo=1, routed)           1.059    14.209    ifetch/ram_i_220_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.333 f  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.557    14.889    ifetch/ram_i_49_n_0
    SLICE_X50Y86         LUT2 (Prop_lut2_I1_O)        0.116    15.005 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.398    16.403    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk (IN)
                         net (fo=0)                   0.000    21.739    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        1.552    19.807    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.428    19.380    
                         clock uncertainty           -0.175    19.205    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.469    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                         -16.403    
  -------------------------------------------------------------------
                         slack                                  2.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.565    -0.486    decoder/clk_out1
    SLICE_X47Y99         FDRE                                         r  decoder/registers_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  decoder/registers_reg[15][6]/Q
                         net (fo=3, routed)           0.168    -0.176    ifetch/registers_reg[15][6]_0[0]
    SLICE_X47Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.131 r  ifetch/registers[15][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    decoder/registers_reg[15][6]_1
    SLICE_X47Y99         FDRE                                         r  decoder/registers_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.836    -0.255    decoder/clk_out1
    SLICE_X47Y99         FDRE                                         r  decoder/registers_reg[15][6]/C
                         clock pessimism             -0.230    -0.486    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.091    -0.395    decoder/registers_reg[15][6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[17][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[17][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.562    -0.489    decoder/clk_out1
    SLICE_X51Y91         FDRE                                         r  decoder/registers_reg[17][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  decoder/registers_reg[17][1]/Q
                         net (fo=3, routed)           0.168    -0.179    ifetch/registers_reg[17][4]_0[0]
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.134 r  ifetch/registers[17][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    decoder/registers_reg[17][1]_0
    SLICE_X51Y91         FDRE                                         r  decoder/registers_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.832    -0.259    decoder/clk_out1
    SLICE_X51Y91         FDRE                                         r  decoder/registers_reg[17][1]/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.091    -0.398    decoder/registers_reg[17][1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 decoder/registers_reg[18][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[18][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.564    -0.487    decoder/clk_out1
    SLICE_X42Y88         FDRE                                         r  decoder/registers_reg[18][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  decoder/registers_reg[18][31]/Q
                         net (fo=3, routed)           0.175    -0.147    ifetch/registers_reg[18][31]_0[2]
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.045    -0.102 r  ifetch/registers[18][31]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    decoder/registers_reg[18][31]_1
    SLICE_X42Y88         FDRE                                         r  decoder/registers_reg[18][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.834    -0.257    decoder/clk_out1
    SLICE_X42Y88         FDRE                                         r  decoder/registers_reg[18][31]/C
                         clock pessimism             -0.229    -0.487    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.120    -0.367    decoder/registers_reg[18][31]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 decoder/registers_reg[30][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[30][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.567    -0.484    decoder/clk_out1
    SLICE_X39Y97         FDRE                                         r  decoder/registers_reg[30][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  decoder/registers_reg[30][26]/Q
                         net (fo=3, routed)           0.170    -0.172    ifetch/registers_reg[30][26]_0[1]
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.127 r  ifetch/registers[30][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    decoder/registers_reg[30][26]_1
    SLICE_X39Y97         FDRE                                         r  decoder/registers_reg[30][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.839    -0.252    decoder/clk_out1
    SLICE_X39Y97         FDRE                                         r  decoder/registers_reg[30][26]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.092    -0.392    decoder/registers_reg[30][26]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 decoder/registers_reg[14][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[14][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.566    -0.485    decoder/clk_out1
    SLICE_X39Y96         FDRE                                         r  decoder/registers_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  decoder/registers_reg[14][4]/Q
                         net (fo=3, routed)           0.170    -0.174    ifetch/registers_reg[14][4]_0[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  ifetch/registers[14][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    decoder/registers_reg[14][4]_1
    SLICE_X39Y96         FDRE                                         r  decoder/registers_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.838    -0.253    decoder/clk_out1
    SLICE_X39Y96         FDRE                                         r  decoder/registers_reg[14][4]/C
                         clock pessimism             -0.231    -0.485    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.091    -0.394    decoder/registers_reg[14][4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 decoder/registers_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.564    -0.487    decoder/clk_out1
    SLICE_X46Y96         FDRE                                         r  decoder/registers_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  decoder/registers_reg[11][2]/Q
                         net (fo=3, routed)           0.177    -0.145    ifetch/registers_reg[11][10]_0[0]
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.100 r  ifetch/registers[11][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    decoder/registers_reg[11][2]_0
    SLICE_X46Y96         FDRE                                         r  decoder/registers_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.835    -0.256    decoder/clk_out1
    SLICE_X46Y96         FDRE                                         r  decoder/registers_reg[11][2]/C
                         clock pessimism             -0.230    -0.487    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.120    -0.367    decoder/registers_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 decoder/registers_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[8][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.567    -0.484    decoder/clk_out1
    SLICE_X38Y97         FDRE                                         r  decoder/registers_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.320 r  decoder/registers_reg[8][19]/Q
                         net (fo=3, routed)           0.177    -0.142    ifetch/registers_reg[8][19]_0[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I3_O)        0.045    -0.097 r  ifetch/registers[8][19]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    decoder/registers_reg[8][19]_1
    SLICE_X38Y97         FDRE                                         r  decoder/registers_reg[8][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.839    -0.252    decoder/clk_out1
    SLICE_X38Y97         FDRE                                         r  decoder/registers_reg[8][19]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.120    -0.364    decoder/registers_reg[8][19]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 decoder/registers_reg[9][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.567    -0.484    decoder/clk_out1
    SLICE_X45Y98         FDRE                                         r  decoder/registers_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  decoder/registers_reg[9][6]/Q
                         net (fo=3, routed)           0.180    -0.162    ifetch/registers_reg[9][6]_0[0]
    SLICE_X45Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.117 r  ifetch/registers[9][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    decoder/registers_reg[9][6]_1
    SLICE_X45Y98         FDRE                                         r  decoder/registers_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.837    -0.254    decoder/clk_out1
    SLICE_X45Y98         FDRE                                         r  decoder/registers_reg[9][6]/C
                         clock pessimism             -0.229    -0.484    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.091    -0.393    decoder/registers_reg[9][6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 decoder/registers_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.565    -0.486    decoder/clk_out1
    SLICE_X43Y92         FDRE                                         r  decoder/registers_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  decoder/registers_reg[10][0]/Q
                         net (fo=3, routed)           0.180    -0.164    ifetch/registers_reg[10][10]_0[0]
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.119 r  ifetch/registers[10][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    decoder/registers_reg[10][0]_0
    SLICE_X43Y92         FDRE                                         r  decoder/registers_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.835    -0.256    decoder/clk_out1
    SLICE_X43Y92         FDRE                                         r  decoder/registers_reg[10][0]/C
                         clock pessimism             -0.229    -0.486    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.091    -0.395    decoder/registers_reg[10][0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 decoder/registers_reg[17][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder/registers_reg[17][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.563    -0.488    decoder/clk_out1
    SLICE_X51Y96         FDRE                                         r  decoder/registers_reg[17][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  decoder/registers_reg[17][4]/Q
                         net (fo=3, routed)           0.180    -0.166    ifetch/registers_reg[17][4]_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.121 r  ifetch/registers[17][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    decoder/registers_reg[17][4]_1
    SLICE_X51Y96         FDRE                                         r  decoder/registers_reg[17][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/clk__0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK/clk__0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK/clk__0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK/clk__0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK/clk__0/inst/clkout1_buf/O
                         net (fo=1142, routed)        0.833    -0.258    decoder/clk_out1
    SLICE_X51Y96         FDRE                                         r  decoder/registers_reg[17][4]/C
                         clock pessimism             -0.229    -0.488    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.397    decoder/registers_reg[17][4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { CLK/clk__0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y15    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y15    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y19    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y19    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y21    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y21    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y15    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y15    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y15    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y15    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y104   decoder/registers_reg[5][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y104   decoder/registers_reg[5][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y90    decoder/registers_reg[6][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y90    decoder/registers_reg[6][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y90    decoder/registers_reg[6][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y90    decoder/registers_reg[6][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y99    decoder/registers_reg[6][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y99    decoder/registers_reg[6][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X39Y94    decoder/registers_reg[6][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X41Y103   decoder/registers_reg[6][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y83    ifetch/link_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y83    ifetch/link_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y83    ifetch/link_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X39Y84    ifetch/link_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X39Y84    ifetch/link_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y84    ifetch/link_addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y84    ifetch/link_addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y84    ifetch/link_addr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y84    ifetch/link_addr_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X39Y82    ifetch/link_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/clk__0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   CLK/clk__0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  CLK/clk__0/inst/plle2_adv_inst/CLKFBOUT



