frame_fifo_w17xd16.v,verilog,xil_defaultlib,../../../../ddrc_484_2.srcs/sources_1/ip/frame_fifo_w17xd16/sim/frame_fifo_w17xd16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
