Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Jun  7 16:25:52 2023
| Host             : DESKTOP-FE9FEV0 running 64-bit major release  (build 9200)
| Command          : report_power -file MusicPLayerTop_power_routed.rpt -pb MusicPLayerTop_power_summary_routed.pb -rpx MusicPLayerTop_power_routed.rpx
| Design           : MusicPLayerTop
| Device           : xc7a200tfbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.205        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.066        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.000 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      501 |       --- |             --- |
|   LUT as Logic |    <0.001 |      205 |    133800 |            0.15 |
|   Register     |    <0.001 |      168 |    267600 |            0.06 |
|   BUFG         |    <0.001 |        5 |        32 |           15.63 |
|   CARRY4       |    <0.001 |       15 |     33450 |            0.04 |
|   F7/F8 Muxes  |    <0.001 |        4 |    133800 |           <0.01 |
|   Others       |     0.000 |       54 |       --- |             --- |
| Signals        |     0.001 |      366 |       --- |             --- |
| Block RAM      |    <0.001 |      1.5 |       365 |            0.41 |
| PLL            |     0.050 |        1 |        10 |           10.00 |
| I/O            |     0.014 |       13 |       285 |            4.56 |
| Static Power   |     0.139 |          |           |                 |
| Total          |     0.205 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.003 |      0.030 |
| Vccaux    |       1.800 |     0.059 |       0.028 |      0.031 |
| Vcco33    |       3.300 |     0.009 |       0.004 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| MusicPLayerTop             |     0.066 |
|   AudioInterface_inst      |     0.010 |
|     CodecSetData_inst      |    <0.001 |
|     I2cInterface_inst      |    <0.001 |
|     IIS_inst               |    <0.001 |
|     SCL_IOBUF_inst         |     0.004 |
|     SDA_IOBUF_inst         |    <0.001 |
|   DCM_inst                 |     0.050 |
|     inst                   |     0.050 |
|   music_player_inst        |     0.001 |
|     counter_n_music        |    <0.001 |
|     mcu_music              |    <0.001 |
|       control_mcu          |    <0.001 |
|       counter_n_mcu        |    <0.001 |
|     note_player_music      |    <0.001 |
|       beattimer_player     |    <0.001 |
|       control_player       |    <0.001 |
|       dds_player           |    <0.001 |
|         dffre1             |    <0.001 |
|         dffre2             |    <0.001 |
|         dffre4             |    <0.001 |
|         sine               |    <0.001 |
|       dffre_player         |    <0.001 |
|     song_reader_music      |    <0.001 |
|       control_reader       |    <0.001 |
|       counter_n_reader     |    <0.001 |
|       end_reader           |    <0.001 |
|         dffre_ending       |    <0.001 |
|       song_rom_reader      |    <0.001 |
|     synch_music            |    <0.001 |
|       dffre_synch1         |    <0.001 |
|       dffre_synch2         |    <0.001 |
|   next_button_process_unit |    <0.001 |
|     debounce               |    <0.001 |
|       counter              |    <0.001 |
|       div_inst             |    <0.001 |
|       state                |    <0.001 |
|     one_pulse_inst         |    <0.001 |
|       last_value_storage   |    <0.001 |
|     sync                   |    <0.001 |
|       ff1                  |    <0.001 |
|       ff2                  |    <0.001 |
|   play_button_process_unit |    <0.001 |
|     debounce               |    <0.001 |
|       counter              |    <0.001 |
|       div_inst             |    <0.001 |
|       state                |    <0.001 |
|     one_pulse_inst         |    <0.001 |
|       last_value_storage   |    <0.001 |
|     sync                   |    <0.001 |
|       ff1                  |    <0.001 |
|       ff2                  |    <0.001 |
+----------------------------+-----------+


