{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3147, "design__instance__area": 74017.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 3, "power__internal__total": 0.1353493481874466, "power__switching__total": 0.09636616706848145, "power__leakage__total": 7.220663746920764e-07, "power__total": 0.23171623051166534, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2810745882265952, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2748525651537176, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5850138317139435, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.8161703766065345, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.585014, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.81617, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.30227463054829806, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.2962936369008834, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.7226819347501926, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.756058792528066, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -361.03012801204903, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.756058792528066, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.311893, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 148, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.756059, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 148, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.27139266602192313, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2666148211003221, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26476943609217474, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.5466818263924225, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.264769, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.740357, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 4, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 4, "clock__skew__worst_hold": -0.26896893806831623, "clock__skew__worst_setup": 0.2652741712490198, "timing__hold__ws": 0.2637307114009583, "timing__setup__ws": -5.506197431632186, "timing__hold__tns": 0, "timing__setup__tns": -406.84927867142716, "timing__hold__wns": 0, "timing__setup__wns": -5.506197431632186, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263731, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 443, "timing__setup_r2r__ws": -5.506197, "timing__setup_r2r_vio__count": 443, "design__die__bbox": "0.0 0.0 334.6 352.52", "design__core__bbox": "6.72 15.68 327.6 333.2", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 117953, "design__core__area": 101886, "design__instance__count__stdcell": 3147, "design__instance__area__stdcell": 74017.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.726477, "design__instance__utilization__stdcell": 0.726477, "floorplan__design__io": 104, "design__io__hpwl": 18992838, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 109893, "design__violations": 0, "design__instance__count__setup_buffer": 123, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2361, "route__net__special": 2, "route__drc_errors__iter:1": 655, "route__wirelength__iter:1": 120969, "route__drc_errors__iter:2": 241, "route__wirelength__iter:2": 120002, "route__drc_errors__iter:3": 155, "route__wirelength__iter:3": 119730, "route__drc_errors__iter:4": 31, "route__wirelength__iter:4": 119632, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 119612, "route__drc_errors": 0, "route__wirelength": 119612, "route__vias": 16249, "route__vias__singlecut": 16249, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 650.05, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 62, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 62, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 62, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 3, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2777053943184779, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.27287070597640845, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5834178860709084, "timing__setup__ws__corner:min_tt_025C_5v00": 2.1730049485972276, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.583418, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.173005, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 62, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2974780228570502, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.29262257334383307, "timing__hold__ws__corner:min_ss_125C_4v50": 0.7782033016035285, "timing__setup__ws__corner:min_ss_125C_4v50": -4.1194648858096725, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -323.51898431465764, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.1194648858096725, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.309248, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.119465, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 147, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 62, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.26896893806831623, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2652741712490198, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2637307114009583, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.608341394477906, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263731, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.969594, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 62, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 4, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2850949279570708, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2772122332369919, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5869725982516873, "timing__setup__ws__corner:max_tt_025C_5v00": 1.3929604530775883, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586973, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.39296, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 62, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 4, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.30899148003724575, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.30077494124422033, "timing__hold__ws__corner:max_ss_125C_4v50": 0.6589808885092913, "timing__setup__ws__corner:max_ss_125C_4v50": -5.506197431632186, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -406.84927867142716, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.506197431632186, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.315139, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 148, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.506197, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 62, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 4, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2741988658183304, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.26820699198496667, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26604519340585236, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.428655789663357, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.266045, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.469427, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 62, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 62, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9863, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99726, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.013698, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00846816, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00248977, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00846816, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00274, "ir__drop__worst": 0.0137, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}