open main
pred idddfx92eDt48qT2n5a_prop6 {
	
	always (Signal in Green and no Green' or no Green and Green' = Signal') 
}
pred __repair { idddfx92eDt48qT2n5a_prop6 }
check __repair { idddfx92eDt48qT2n5a_prop6 <=> prop6o }