
*** Running vivado
    with args -log design_1_average_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_average_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_average_0_0.tcl -notrace
Command: synth_design -top design_1_average_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 448.711 ; gain = 97.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_average_0_0' [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ip/design_1_average_0_0/synth/design_1_average_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'average_v2_0' [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0.v:4]
	Parameter datasize bound to: 32 - type: integer 
	Parameter sample_num bound to: 1024 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'average_v2_0_S00_AXI' [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:4]
	Parameter datasize bound to: 32 - type: integer 
	Parameter sample_num bound to: 1024 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:251]
INFO: [Synth 8-226] default block is never used [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:424]
INFO: [Synth 8-6157] synthesizing module 'average' [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/src/average.v:1]
	Parameter datasize bound to: 32 - type: integer 
	Parameter sample_num bound to: 1024 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/src/average.v:74]
INFO: [Synth 8-6155] done synthesizing module 'average' (1#1) [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/src/average.v:1]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:186]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:239]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:240]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:241]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:242]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:244]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:245]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:246]
INFO: [Synth 8-6155] done synthesizing module 'average_v2_0_S00_AXI' (2#1) [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'average_v2_0' (3#1) [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/1e58/hdl/average_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_average_0_0' (4#1) [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ip/design_1_average_0_0/synth/design_1_average_0_0.v:57]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design average_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 502.914 ; gain = 151.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 502.914 ; gain = 151.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 502.914 ; gain = 151.426
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 853.266 ; gain = 2.742
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 853.266 ; gain = 501.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 853.266 ; gain = 501.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 853.266 ; gain = 501.777
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "magnitude_buf_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "magnitude_buf_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "magnitude_buf_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "magnitude_buf_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "magnitude_buf_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "magnitude_buf_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "magnitude_buf_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "magnitude_buf_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 853.266 ; gain = 501.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     43 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module average 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     43 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
Module average_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/average_v2_0_S00_AXI_inst/ave/counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_awaddr[4]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_average_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/average_v2_0_S00_AXI_inst/ave/shiffter_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/average_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/average_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/average_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/average_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/average_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/average_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/ave/shiffter_reg[0]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/ave/valid_buf_reg[7]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/ave/valid_buf_reg[6]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/ave/valid_buf_reg[5]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/ave/valid_buf_reg[4]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/ave/valid_buf_reg[3]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/ave/valid_buf_reg[2]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/ave/valid_buf_reg[1]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/ave/valid_buf_reg[0]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_average_0_0.
INFO: [Synth 8-3332] Sequential element (inst/average_v2_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_average_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 853.266 ; gain = 501.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 855.406 ; gain = 503.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 855.777 ; gain = 504.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 875.938 ; gain = 524.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 875.938 ; gain = 524.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 875.938 ; gain = 524.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 875.938 ; gain = 524.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 875.938 ; gain = 524.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 875.938 ; gain = 524.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 875.938 ; gain = 524.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     2|
|3     |LUT2   |    12|
|4     |LUT3   |    74|
|5     |LUT4   |    14|
|6     |LUT5   |     9|
|7     |LUT6   |   105|
|8     |MUXF7  |    32|
|9     |FDRE   |   350|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   612|
|2     |  inst                        |average_v2_0         |   612|
|3     |    average_v2_0_S00_AXI_inst |average_v2_0_S00_AXI |   612|
|4     |      ave                     |average              |   464|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 875.938 ; gain = 524.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 875.938 ; gain = 174.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 875.938 ; gain = 524.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 878.934 ; gain = 538.922
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_average_0_0_synth_1/design_1_average_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ip/design_1_average_0_0/design_1_average_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_average_0_0_synth_1/design_1_average_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_average_0_0_utilization_synth.rpt -pb design_1_average_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 878.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 14 13:24:15 2019...
