<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LUTI4 -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LUTI4</h2><p>Lookup table read with 4-bit indices</p>
      <p class="aml">This instruction copies indexed 8-bit or 16-bit elements from the one or two
table vectors to the destination vector using packed 4-bit indices from
a segment of the source vector. A segment corresponds to a portion
of the source vector that is consumed in order to fill the destination
vector. The segment is selected by the vector segment index.</p>
    
    <h3 class="classheading"><a id="iclass_advanced_simd"/>Advanced SIMD<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD &amp;&amp; FEAT_LUT)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td colspan="5" class="lr">Rm</td><td class="lr">0</td><td colspan="2" class="lr">len</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td class="droppedname">Q</td><td colspan="6"/><td colspan="2" class="droppedname">op2</td><td/><td colspan="5"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Byte variant
            </h4><a id="LUTI4_asimdtbl_L5"/>
        Applies when
        <span class="bitdiff"> (len == x1 &amp;&amp; op == 0)</span><p class="asm-code">LUTI4  <a href="#Vd" title="Is the name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Vd&gt;</a>.16B, { <a href="#Vn__3" title="For the &quot;Single register table&quot; variant: is the name of the SIMD&amp;FP table register, encoded in the &quot;Rn&quot; field.">&lt;Vn&gt;</a>.16B }, <a href="#Vm__4" title="Is the name of the SIMD&amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Vm&gt;</a>[<a href="#index__10" title="For the &quot;Byte&quot; variant: is the vector segment index, in the range 0 to 1, encoded in the &quot;len&lt;1&gt;&quot; field.">&lt;index&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Halfword variant
            </h4><a id="LUTI4_asimdtbl_L7"/>
        Applies when
        <span class="bitdiff"> (op == 1)</span><p class="asm-code">LUTI4  <a href="#Vd" title="Is the name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Vd&gt;</a>.8H, { <a href="#Vn1" title="Is the name of the first SIMD&amp;FP table register, encoded in the &quot;Rn&quot; field.">&lt;Vn1&gt;</a>.8H, <a href="#Vn2" title="Is the name of the second SIMD&amp;FP table register, encoded as &quot;Rn&quot; plus 1 modulo 32.">&lt;Vn2&gt;</a>.8H }, <a href="#Vm__4" title="Is the name of the SIMD&amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Vm&gt;</a>[<a href="#index__9" title="For the &quot;Halfword&quot; variant: is the vector segment index, in the range 0 to 3, encoded in the &quot;len&quot; field.">&lt;index&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_AdvSIMD) || !IsFeatureImplemented(FEAT_LUT) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
if len[0] == '0' &amp;&amp; op == '0' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;

let d : integer{} = UInt(Rd);
let n : integer{} = UInt(Rn);
let m : integer{} = UInt(Rm);
let isize : integer{} = 4;
let esize : integer{} = 8 &lt;&lt; UInt(op);
let ntblr : integer = 1 &lt;&lt; UInt(op);
let part : integer = if op == '0' then UInt(len[1]) else UInt(len);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd&gt;</td><td><a id="Vd"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn&gt;</td><td><a id="Vn__3"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP table register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vm&gt;</td><td><a id="Vm__4"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index&gt;</td><td><a id="index__10"/>
        
          <p class="aml">For the "Byte" variant: is the vector segment index, in the range 0 to 1, encoded in the "len&lt;1&gt;" field.</p>
        
      </td></tr><tr><td/><td><a id="index__9"/>
        
          <p class="aml">For the "Halfword" variant: is the vector segment index, in the range 0 to 3, encoded in the "len" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn1&gt;</td><td><a id="Vn1"/>
        
          <p class="aml">Is the name of the first SIMD&amp;FP table register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn2&gt;</td><td><a id="Vn2"/>
        
          <p class="aml">Is the name of the second SIMD&amp;FP table register, encoded as "Rn" plus 1 modulo 32.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">AArch64_CheckFPAdvSIMDEnabled();
let elements : integer = 128 DIV esize;
let ibase : integer = elements * part;
let indices : bits(128) = V{}(m);
let table1 : bits(128)  = V{}(n+0);
let table2 : bits(128)  = if ntblr == 2 then V{128}((n+1) MOD 32) else Zeros{128};
var result : bits(128);
var res : bits(esize);

for e = 0 to elements-1 do
    let index : integer = UInt(indices[(ibase + e)*:isize]);
    if index &lt; elements then
        res = table1[index*:esize];
    else
        assert ntblr == 2;
        res = table2[(index - elements)*:esize];
    end;
    result[e*:esize] = res;
end;

V{128}(d) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
