// Seed: 1755687206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
  wire id_11;
  assign id_1 = id_5;
  wire id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd73,
    parameter id_4 = 32'd76,
    parameter id_6 = 32'd50
) (
    output uwire id_0,
    input wand _id_1,
    output logic id_2,
    input supply0 id_3,
    input supply0 _id_4,
    input tri id_5,
    input tri _id_6
);
  struct {
    integer [id_4 : id_1] id_8;
    logic id_9;
    logic id_10;
    logic id_11;
    id_12 id_13;
    logic id_14;
  } [-1 : -1 'b0] id_15[1 : id_6];
  ;
  always begin : LABEL_0
    $unsigned(26);
    ;
  end
  final id_2 <= ~"";
  module_0 modCall_1 (
      id_11,
      id_15,
      id_8,
      id_8,
      id_10,
      id_12,
      id_15,
      id_9,
      id_12
  );
endmodule
