// Seed: 1163445504
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri   id_3,
    output tri0  id_4
);
  wire id_6;
  assign id_4 = id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    output logic id_6
);
  always @(*) begin : LABEL_0
    $signed(51);
    ;
    id_6 <= -1;
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_2,
      id_3
  );
endmodule
