{
    "code": "module TopModule (\n    input wire a,  // 1-bit input, active high\n    input wire b,  // 1-bit input, active high\n    output wire out_and,    // 1-bit output, active high\n    output wire out_or,     // 1-bit output, active high\n    output wire out_xor,    // 1-bit output, active high\n    output wire out_nand,   // 1-bit output, active high\n    output wire out_nor,    // 1-bit output, active high\n    output wire out_xnor,   // 1-bit output, active high\n    output wire out_anotb   // 1-bit output, active high\n);\n\n    // Continuous assignments for combinational logic\n    assign out_and = a & b;\n    assign out_or = a | b;\n    assign out_xor = a ^ b;\n    assign out_nand = ~(a & b);\n    assign out_nor = ~(a | b);\n    assign out_xnor = ~(a ^ b);\n    assign out_anotb = a & ~b;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}