/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/led_output.vhd
/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/button_input.vhd
/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/intercon.vhd
/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd
/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/reset_and_clock_control.vhd
/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/pll.vhd
/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/asynchronous_input_synchronizer.vhd
/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/toplevel.vhd
/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/testbench_toplevel.vhd
