=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 72 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/1 sec (0/0 sec, 0/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 145 8 2 1 133
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 141 8 2 1 129
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 665 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 663 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.1/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.08/0 sec, 0.18/1 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.1/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.37/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.07/0.07 sec, 0.16/0.16 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 782 12 2 1 764
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 715 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 714 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.44/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.09/1 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.07/0 sec, 0.18/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.38/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.17/0.17 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 807 12 2 1 788
=====================  add8n.aag =====================
[LOG] Relation determinization time: 9.23 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 3513 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3511 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.21/8 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.1/0 sec, 0.3/0 sec, 1.5/1 sec, 0.3/0 sec, 0.16/0 sec, 0.13/0 sec, 0.18/0 sec, 0.31/1 sec, 0.69/0 sec, 1.6/2 sec, 3.9/4 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.54/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.21/0.21 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 7.61/5 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.25/0.25 sec, 1.27/1.27 sec, 0.19/0.19 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.22/0.22 sec, 0.47/0.47 sec, 1.38/1.38 sec, 3.41/3.41 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 9.23 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.05 sec (Real time) / 9.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.35 sec (Real time) / 1.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3674 16 2 1 3650
=====================  add8y.aag =====================
[LOG] Relation determinization time: 8.45 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 3515 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3514 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.44/8 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.08/0 sec, 0.28/0 sec, 1.21/1 sec, 0.34/1 sec, 0.18/0 sec, 0.12/0 sec, 0.19/0 sec, 0.29/0 sec, 0.6/1 sec, 1.46/1 sec, 3.65/4 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.49/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.54/0.54 sec )
[LOG] Total clause minimization time: 6.91/6 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.24/0.24 sec, 1.03/1.03 sec, 0.24/0.24 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.51/0.51 sec, 1.26/1.26 sec, 3.09/3.09 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 8.46 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.28 sec (Real time) / 9.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.38 sec (Real time) / 1.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3641 16 2 1 3616
=====================  add10n.aag =====================
[LOG] Relation determinization time: 228.13 sec CPU time.
[LOG] Relation determinization time: 232 sec real time.
[LOG] Final circuit size: 15163 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15161 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 228.02/228 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.1/0 sec, 0.34/0 sec, 1.22/2 sec, 4.9/4 sec, 22.6/23 sec, 8.72/9 sec, 3.76/4 sec, 2.07/2 sec, 2.07/2 sec, 2.64/2 sec, 4.33/5 sec, 8.24/8 sec, 18.78/19 sec, 44.49/44 sec, 103.72/104 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 32.69/32 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.5/0.5 sec, 2.23/2.23 sec, 3.36/3.36 sec, 1.3/1.3 sec, 0.65/0.65 sec, 0.76/0.76 sec, 0.86/0.86 sec, 1.07/1.07 sec, 1.49/1.49 sec, 3.23/3.23 sec, 6.27/6.27 sec, 10.76/10.76 sec )
[LOG] Total clause minimization time: 194.58/194 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.29/0.29 sec, 1.07/1.07 sec, 4.37/4.37 sec, 20.3/20.3 sec, 5.36/5.36 sec, 2.46/2.46 sec, 1.42/1.42 sec, 1.31/1.31 sec, 1.78/1.78 sec, 3.26/3.26 sec, 6.75/6.75 sec, 15.53/15.53 sec, 38.06/38.06 sec, 92.5/92.5 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 228.13 sec CPU time.
[LOG] Overall execution time: 232 sec real time.
Synthesis time: 231.76 sec (Real time) / 230.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.88 sec (Real time) / 2.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.56 sec (Real time) / 9.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15368 20 2 1 15338
=====================  add10y.aag =====================
[LOG] Relation determinization time: 302.88 sec CPU time.
[LOG] Relation determinization time: 307 sec real time.
[LOG] Final circuit size: 15757 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15755 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 302.76/303 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.09/0 sec, 0.31/1 sec, 1.16/1 sec, 4.71/5 sec, 27.53/27 sec, 11.14/11 sec, 6.28/7 sec, 3.2/3 sec, 2.73/3 sec, 3.23/3 sec, 4.42/4 sec, 8.44/9 sec, 21.36/21 sec, 42.02/42 sec, 166.1/166 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 41.86/39 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.12/0.12 sec, 0.49/0.49 sec, 2.56/2.56 sec, 4.25/4.25 sec, 2.57/2.57 sec, 1.29/1.29 sec, 1.11/1.11 sec, 1.17/1.17 sec, 1.38/1.38 sec, 1.86/1.86 sec, 3.01/3.01 sec, 5.99/5.99 sec, 16.04/16.04 sec )
[LOG] Total clause minimization time: 259.92/264 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.31/0.31 sec, 1.02/1.02 sec, 4.2/4.2 sec, 24.91/24.91 sec, 6.89/6.89 sec, 3.71/3.71 sec, 1.91/1.91 sec, 1.62/1.62 sec, 2.06/2.06 sec, 3.04/3.04 sec, 6.55/6.55 sec, 18.27/18.27 sec, 35.85/35.85 sec, 149.47/149.47 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 302.88 sec CPU time.
[LOG] Overall execution time: 307 sec real time.
Synthesis time: 306.56 sec (Real time) / 305.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.04 sec (Real time) / 3.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.63 sec (Real time) / 7.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15916 20 2 1 15886
=====================  add12n.aag =====================
[LOG] Relation determinization time: 6759.15 sec CPU time.
[LOG] Relation determinization time: 6768 sec real time.
[LOG] Final circuit size: 67241 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 67239 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 6758.58/6758 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.04/0 sec, 0.11/0 sec, 0.37/0 sec, 1.33/2 sec, 5.09/5 sec, 21.75/21 sec, 107.62/108 sec, 640.19/640 sec, 416.08/417 sec, 242.32/242 sec, 162.28/162 sec, 127.25/127 sec, 91.38/92 sec, 67.15/67 sec, 81.31/81 sec, 143/143 sec, 255.44/256 sec, 479.97/480 sec, 1195.79/1195 sec, 2720.09/2720 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 1138.97/1133 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.52/0.52 sec, 2.2/2.2 sec, 10.14/10.14 sec, 52.41/52.41 sec, 167.9/167.9 sec, 93.74/93.74 sec, 63.22/63.22 sec, 52.65/52.65 sec, 45.34/45.34 sec, 34.14/34.14 sec, 29.73/29.73 sec, 42.38/42.38 sec, 50.23/50.23 sec, 70.17/70.17 sec, 180.58/180.58 sec, 243.43/243.43 sec )
[LOG] Total clause minimization time: 5608.88/5616 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.31/0.31 sec, 1.18/1.18 sec, 4.54/4.54 sec, 19.46/19.46 sec, 97.32/97.32 sec, 587.39/587.39 sec, 248.18/248.18 sec, 148.58/148.58 sec, 99.06/99.06 sec, 74.6/74.6 sec, 46.03/46.03 sec, 33.01/33.01 sec, 51.55/51.55 sec, 100.59/100.59 sec, 205.13/205.13 sec, 409.27/409.27 sec, 1013.18/1013.18 sec, 2469.33/2469.33 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 6759.15 sec CPU time.
[LOG] Overall execution time: 6768 sec real time.
Synthesis time: 6768.74 sec (Real time) / 6762.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.52 sec (Real time) / 14.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 197.49 sec (Real time) / 197.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 67490 24 2 1 67454
=====================  add12y.aag =====================
[LOG] Relation determinization time: 6105.42 sec CPU time.
[LOG] Relation determinization time: 6115 sec real time.
[LOG] Final circuit size: 66457 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66456 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 6104.85/6105 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.03/0 sec, 0.1/0 sec, 0.33/0 sec, 1.18/2 sec, 4.79/4 sec, 20.83/21 sec, 100.7/101 sec, 601.01/601 sec, 443.4/444 sec, 226.45/226 sec, 152.3/152 sec, 121.07/121 sec, 61.04/61 sec, 44.21/45 sec, 80.28/80 sec, 125.29/125 sec, 238.38/239 sec, 485.53/485 sec, 1136.97/1137 sec, 2260.94/2261 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 987.1/965 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.15/0.15 sec, 0.43/0.43 sec, 1.9/1.9 sec, 9.47/9.47 sec, 48.74/48.74 sec, 182.03/182.03 sec, 87.65/87.65 sec, 59.79/59.79 sec, 55.47/55.47 sec, 30.73/30.73 sec, 21.62/21.62 sec, 28.75/28.75 sec, 31.8/31.8 sec, 47.09/47.09 sec, 61.23/61.23 sec, 129.91/129.91 sec, 190.28/190.28 sec )
[LOG] Total clause minimization time: 5107.17/5124 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.28/0.28 sec, 1.02/1.02 sec, 4.32/4.32 sec, 18.85/18.85 sec, 91.08/91.08 sec, 551.9/551.9 sec, 261.37/261.37 sec, 138.8/138.8 sec, 92.51/92.51 sec, 65.6/65.6 sec, 30.31/30.31 sec, 22.59/22.59 sec, 51.52/51.52 sec, 93.43/93.43 sec, 191.14/191.14 sec, 423.84/423.84 sec, 1005.04/1005.04 sec, 2063.45/2063.45 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 6105.42 sec CPU time.
[LOG] Overall execution time: 6115 sec real time.
Synthesis time: 6115.02 sec (Real time) / 6109.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.12 sec (Real time) / 14.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 188.03 sec (Real time) / 187.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 66651 24 2 1 66614
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.74 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.84 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.84 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.79 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.89 sec (Real time) / 1.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.32 sec (Real time) / 1.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.07 sec (Real time) / 6.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.57 sec (Real time) / 4.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1213.25 sec (Real time) / 1205.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2005.20 sec (Real time) / 1994.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.33 sec (Real time) / 1.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.22 sec (Real time) / 9967.21 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.25 sec (Real time) / 2.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9968.03 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1120.42 sec (Real time) / 1113.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9969.42 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.46 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.45/0 sec (0.43/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.05/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.39/0 sec (0.39/0.39 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.46 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37/0 sec (0.35/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.05/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.32/0 sec (0.32/0.32 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.36/1 sec (0.34/1 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.05/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.3/1 sec (0.3/0.3 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.22/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.04/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0.18/0.18 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 101.89 sec CPU time.
[LOG] Relation determinization time: 102 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 101.82/101 sec (15.92/15 sec, 85.9/86 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 87.32/89 sec (1.42/1.42 sec, 85.9/85.9 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 14.24/12 sec (14.24/14.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 101.89 sec CPU time.
[LOG] Overall execution time: 102 sec real time.
Synthesis time: 102.08 sec (Real time) / 101.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 31.86 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.79/32 sec (10.87/11 sec, 20.92/21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 21.79/21 sec (0.87/0.87 sec, 20.92/20.92 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.71/10 sec (9.71/9.71 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.86 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.07 sec (Real time) / 31.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 34.06 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.99/34 sec (10.28/10 sec, 23.7/24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 24.58/24 sec (0.88/0.88 sec, 23.7/23.7 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.04/10 sec (9.04/9.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 34.06 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.25 sec (Real time) / 34.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 27.09 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.03/27 sec (5.57/6 sec, 21.46/21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 22.02/21 sec (0.56/0.56 sec, 21.46/21.46 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.71/6 sec (4.71/4.71 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 27.09 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.30 sec (Real time) / 27.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 219.94 sec CPU time.
[LOG] Relation determinization time: 220 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 219.54/219 sec (61.29/61 sec, 158.24/158 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 165.77/165 sec (7.53/7.53 sec, 158.24/158.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 52.43/53 sec (52.43/52.43 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 219.94 sec CPU time.
[LOG] Overall execution time: 220 sec real time.
Synthesis time: 220.15 sec (Real time) / 219.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 710.29 sec CPU time.
[LOG] Relation determinization time: 710 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 709.89/709 sec (35.44/35 sec, 674.44/674 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 679.01/680 sec (4.57/4.57 sec, 674.44/674.44 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 29.64/28 sec (29.64/29.64 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 710.29 sec CPU time.
[LOG] Overall execution time: 710 sec real time.
Synthesis time: 710.48 sec (Real time) / 709.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.31 sec (Real time) / 9995.81 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.24 sec (Real time) / 9997.05 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 6
Synthesis time: 6427.22 sec (Real time) / 6422.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 7077.16 sec (Real time) / 7071.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9997.62 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9997.17 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 416 new AND gates.
[LOG] Size before ABC: 885 AND gates.
[LOG] Size after ABC: 415 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/1 sec, 0.03/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 372 (3, 6, 12, 37, 47, 46, 27, 12, 2, 5, 11, 36, 46, 45, 26, 11 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.19/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 3020 --> 1770 (32 --> 2, 75 --> 12, 154 --> 39, 468 --> 192, 552 --> 254, 495 --> 236, 260 --> 120, 99 --> 30, 2 --> 2, 12 --> 12, 39 --> 39, 192 --> 192, 254 --> 254, 236 --> 236, 120 --> 120, 30 --> 30 )
[LOG] Average clause size reduction: 8.11828 --> 4.75806 (10.6667 --> 0.666667, 12.5 --> 2, 12.8333 --> 3.25, 12.6486 --> 5.18919, 11.7447 --> 5.40426, 10.7609 --> 5.13043, 9.62963 --> 4.44444, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.33333 --> 5.33333, 5.52174 --> 5.52174, 5.24444 --> 5.24444, 4.61538 --> 4.61538, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 559 8 0 1 544
=====================  mult5.aag =====================
[LOG] Relation determinization time: 3.04 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1844 new AND gates.
[LOG] Size before ABC: 4459 AND gates.
[LOG] Size after ABC: 1843 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.02/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.09/0 sec, 0.18/1 sec, 0.26/0 sec, 0.19/0 sec, 0.11/0 sec, 0.05/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.09/0 sec, 0.34/1 sec, 0.47/0 sec, 0.5/1 sec, 0.34/0 sec, 0.19/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 1346 (3, 6, 12, 39, 125, 158, 151, 100, 55, 29, 2, 5, 11, 38, 124, 157, 150, 99, 54, 28 )
[LOG] Total clause computation time: 0.58/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 2.42/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.19/0.19 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.29/0.29 sec, 0.36/0.36 sec, 0.42/0.42 sec, 0.27/0.27 sec, 0.15/0.15 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 14120 --> 8918 (40 --> 2, 95 --> 12, 198 --> 39, 646 --> 206, 1984 --> 896, 2355 --> 1161, 2100 --> 1078, 1287 --> 640, 648 --> 319, 308 --> 106, 2 --> 2, 12 --> 12, 39 --> 39, 206 --> 206, 896 --> 896, 1161 --> 1161, 1078 --> 1078, 640 --> 640, 319 --> 319, 106 --> 106 )
[LOG] Average clause size reduction: 10.4903 --> 6.62556 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.25, 16.5641 --> 5.28205, 15.872 --> 7.168, 14.9051 --> 7.3481, 13.9073 --> 7.13907, 12.87 --> 6.4, 11.7818 --> 5.8, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.42105 --> 5.42105, 7.22581 --> 7.22581, 7.3949 --> 7.3949, 7.18667 --> 7.18667, 6.46465 --> 6.46465, 5.90741 --> 5.90741, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 3.04 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.53 sec (Real time) / 3.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.27 sec (Real time) / 1.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2080 10 0 1 2061
=====================  mult6.aag =====================
[LOG] Relation determinization time: 68.62 sec CPU time.
[LOG] Relation determinization time: 70 sec real time.
[LOG] Final circuit size: 8028 new AND gates.
[LOG] Size before ABC: 23350 AND gates.
[LOG] Size after ABC: 8027 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 68.56/67 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.13/0 sec, 0.76/1 sec, 2.15/2 sec, 3.84/4 sec, 3.93/3 sec, 3.05/4 sec, 1.6/1 sec, 0.38/0 sec, 0.68/0 sec, 0.38/1 sec, 0.45/0 sec, 0.75/1 sec, 1.81/2 sec, 6.64/6 sec, 10.38/11 sec, 12.04/12 sec, 9.86/9 sec, 6.41/7 sec, 2.6/3 sec, 0.69/0 sec )
[LOG] Nr of iterations: 5450 (3, 6, 12, 38, 130, 443, 619, 600, 421, 278, 138, 44, 2, 5, 11, 37, 129, 442, 618, 599, 419, 277, 136, 43 )
[LOG] Total clause computation time: 10.11/9 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.18/0.18 sec, 0.57/0.57 sec, 0.45/0.45 sec, 0.38/0.38 sec, 0.15/0.15 sec, 0.06/0.06 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.26/0.26 sec, 0.29/0.29 sec, 0.94/0.94 sec, 1.44/1.44 sec, 1.77/1.77 sec, 1.48/1.48 sec, 0.88/0.88 sec, 0.45/0.45 sec, 0.19/0.19 sec )
[LOG] Total clause minimization time: 58.18/58 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.71/0.71 sec, 1.96/1.96 sec, 3.25/3.25 sec, 3.47/3.47 sec, 2.66/2.66 sec, 1.45/1.45 sec, 0.32/0.32 sec, 0.46/0.46 sec, 0.21/0.21 sec, 0.28/0.28 sec, 0.49/0.49 sec, 1.52/1.52 sec, 5.65/5.65 sec, 8.89/8.89 sec, 10.22/10.22 sec, 8.33/8.33 sec, 5.52/5.52 sec, 2.14/2.14 sec, 0.5/0.5 sec )
[LOG] Total clause size reduction: 70169 --> 46722 (48 --> 2, 115 --> 12, 242 --> 39, 777 --> 198, 2580 --> 939, 8398 --> 4016, 11124 --> 5769, 10183 --> 5487, 6720 --> 3576, 4155 --> 2164, 1918 --> 964, 559 --> 206, 2 --> 2, 12 --> 12, 39 --> 39, 198 --> 198, 939 --> 939, 4016 --> 4016, 5769 --> 5769, 5487 --> 5487, 3565 --> 3565, 2164 --> 2164, 953 --> 953, 206 --> 206 )
[LOG] Average clause size reduction: 12.875 --> 8.57284 (16 --> 0.666667, 19.1667 --> 2, 20.1667 --> 3.25, 20.4474 --> 5.21053, 19.8462 --> 7.22308, 18.9571 --> 9.06546, 17.9709 --> 9.31987, 16.9717 --> 9.145, 15.962 --> 8.49406, 14.946 --> 7.78417, 13.8986 --> 6.98551, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.35135 --> 5.35135, 7.27907 --> 7.27907, 9.08597 --> 9.08597, 9.33495 --> 9.33495, 9.16027 --> 9.16027, 8.50835 --> 8.50835, 7.81227 --> 7.81227, 7.00735 --> 7.00735, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 68.62 sec CPU time.
[LOG] Overall execution time: 70 sec real time.
Synthesis time: 70.25 sec (Real time) / 69.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.91 sec (Real time) / 3.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.99 sec (Real time) / 4.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8373 12 0 1 8350
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1651.88 sec CPU time.
[LOG] Relation determinization time: 1660 sec real time.
[LOG] Final circuit size: 31378 new AND gates.
[LOG] Size before ABC: 107710 AND gates.
[LOG] Size after ABC: 31377 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 1651.68/1652 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.17/0 sec, 0.95/1 sec, 7.76/8 sec, 34.73/35 sec, 79.43/79 sec, 108.81/109 sec, 85.04/85 sec, 45.66/46 sec, 19.39/19 sec, 5.71/6 sec, 11.54/11 sec, 8.7/9 sec, 4.71/5 sec, 6.16/6 sec, 14.67/14 sec, 41.87/42 sec, 144.11/144 sec, 256.66/257 sec, 255.96/256 sec, 238.46/238 sec, 151.77/152 sec, 87.15/87 sec, 31.15/32 sec, 11.08/11 sec )
[LOG] Nr of iterations: 20711 (3, 6, 12, 37, 125, 436, 1661, 2247, 2222, 1711, 1024, 542, 241, 96, 2, 5, 11, 36, 124, 435, 1660, 2246, 2221, 1710, 1022, 541, 240, 95 )
[LOG] Total clause computation time: 212.51/216 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.9/0.9 sec, 4.14/4.14 sec, 8.68/8.68 sec, 10.39/10.39 sec, 7.69/7.69 sec, 4.11/4.11 sec, 1.93/1.93 sec, 0.78/0.78 sec, 3.87/3.87 sec, 3.73/3.73 sec, 2.29/2.29 sec, 2.51/2.51 sec, 4.7/4.7 sec, 8.92/8.92 sec, 18.83/18.83 sec, 27.16/27.16 sec, 29.28/29.28 sec, 29.18/29.18 sec, 20.93/20.93 sec, 13.43/13.43 sec, 6.4/6.4 sec, 2.52/2.52 sec )
[LOG] Total clause minimization time: 1437.27/1434 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.84/0.84 sec, 6.81/6.81 sec, 30.52/30.52 sec, 70.66/70.66 sec, 98.36/98.36 sec, 77.32/77.32 sec, 41.53/41.53 sec, 17.46/17.46 sec, 4.92/4.92 sec, 7.67/7.67 sec, 4.97/4.97 sec, 2.42/2.42 sec, 3.65/3.65 sec, 9.96/9.96 sec, 32.94/32.94 sec, 125.09/125.09 sec, 229.03/229.03 sec, 226.27/226.27 sec, 208.98/208.98 sec, 130.75/130.75 sec, 73.67/73.67 sec, 24.73/24.73 sec, 8.55/8.55 sec )
[LOG] Total clause size reduction: 315540 --> 215433 (56 --> 2, 135 --> 12, 286 --> 39, 900 --> 194, 2976 --> 902, 10005 --> 3944, 36520 --> 18091, 47166 --> 25007, 44420 --> 24419, 32490 --> 18005, 18414 --> 9858, 9197 --> 4775, 3840 --> 1933, 1425 --> 542, 2 --> 2, 12 --> 12, 39 --> 39, 194 --> 194, 902 --> 902, 3944 --> 3944, 18091 --> 18091, 25007 --> 25007, 24419 --> 24419, 18005 --> 18005, 9845 --> 9845, 4775 --> 4775, 1933 --> 1933, 542 --> 542 )
[LOG] Average clause size reduction: 15.2354 --> 10.4019 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3243 --> 5.24324, 23.808 --> 7.216, 22.9472 --> 9.04587, 21.9868 --> 10.8916, 20.9907 --> 11.1291, 19.991 --> 10.9896, 18.9889 --> 10.5231, 17.9824 --> 9.62695, 16.9686 --> 8.80996, 15.9336 --> 8.02075, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.38889 --> 5.38889, 7.27419 --> 7.27419, 9.06667 --> 9.06667, 10.8982 --> 10.8982, 11.134 --> 11.134, 10.9946 --> 10.9946, 10.5292 --> 10.5292, 9.63307 --> 9.63307, 8.82625 --> 8.82625, 8.05417 --> 8.05417, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 1651.88 sec CPU time.
[LOG] Overall execution time: 1660 sec real time.
Synthesis time: 1659.67 sec (Real time) / 1657.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 32.74 sec (Real time) / 32.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 91.43 sec (Real time) / 91.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31860 14 0 1 31833
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9999.20 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9998.78 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9998.71 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 83 (7, 12, 6, 2, 13, 7, 6, 7, 4, 1, 12, 6 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1280 --> 152 (192 --> 10, 341 --> 20, 150 --> 12, 29 --> 0, 336 --> 29, 162 --> 11, 10 --> 10, 12 --> 12, 8 --> 8, 0 --> 0, 29 --> 29, 11 --> 11 )
[LOG] Average clause size reduction: 15.4217 --> 1.83133 (27.4286 --> 1.42857, 28.4167 --> 1.66667, 25 --> 2, 14.5 --> 0, 25.8462 --> 2.23077, 23.1429 --> 1.57143, 1.66667 --> 1.66667, 1.71429 --> 1.71429, 2 --> 2, 0 --> 0, 2.41667 --> 2.41667, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 206 5 21 1 176
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.46 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.42/0 sec (0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0.05/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 137 (10, 16, 7, 5, 12, 20, 7, 9, 10, 6, 4, 6, 19, 6 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.34/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 2510 --> 320 (333 --> 19, 540 --> 40, 210 --> 9, 136 --> 7, 363 --> 48, 608 --> 52, 186 --> 11, 19 --> 19, 22 --> 22, 9 --> 9, 7 --> 7, 14 --> 14, 52 --> 52, 11 --> 11 )
[LOG] Average clause size reduction: 18.3212 --> 2.33577 (33.3 --> 1.9, 33.75 --> 2.5, 30 --> 1.28571, 27.2 --> 1.4, 30.25 --> 4, 30.4 --> 2.6, 26.5714 --> 1.57143, 2.11111 --> 2.11111, 2.2 --> 2.2, 1.5 --> 1.5, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.73684 --> 2.73684, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.46 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 291 6 24 1 254
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 1.67 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 139 new AND gates.
[LOG] Size before ABC: 220 AND gates.
[LOG] Size after ABC: 138 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.56/2 sec (0.05/0 sec, 0.07/0 sec, 0.06/1 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.16/0 sec, 0.1/0 sec, 0.01/0 sec, 0.17/0 sec, 0.1/0 sec, 0.1/0 sec, 0.14/0 sec, 0.1/1 sec, 0.08/0 sec, 0.08/0 sec, 0.2/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 199 (10, 15, 8, 7, 9, 14, 12, 32, 6, 9, 11, 7, 6, 8, 4, 5, 31, 5 )
[LOG] Total clause computation time: 0.44/0 sec (0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.11/2 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0/0 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 4227 --> 563 (387 --> 24, 588 --> 44, 287 --> 11, 240 --> 12, 312 --> 14, 494 --> 80, 407 --> 57, 1116 --> 92, 175 --> 9, 24 --> 24, 30 --> 30, 11 --> 11, 12 --> 12, 14 --> 14, 12 --> 11, 17 --> 17, 92 --> 92, 9 --> 9 )
[LOG] Average clause size reduction: 21.2412 --> 2.82915 (38.7 --> 2.4, 39.2 --> 2.93333, 35.875 --> 1.375, 34.2857 --> 1.71429, 34.6667 --> 1.55556, 35.2857 --> 5.71429, 33.9167 --> 4.75, 34.875 --> 2.875, 29.1667 --> 1.5, 2.66667 --> 2.66667, 2.72727 --> 2.72727, 1.57143 --> 1.57143, 2 --> 2, 1.75 --> 1.75, 3 --> 2.75, 3.4 --> 3.4, 2.96774 --> 2.96774, 1.8 --> 1.8 )
[LOG] Overall execution time: 1.67 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.87 sec (Real time) / 1.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 383 7 27 1 341
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 4.68 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 202 new AND gates.
[LOG] Size before ABC: 351 AND gates.
[LOG] Size after ABC: 202 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.38/5 sec (0.22/0 sec, 0.24/1 sec, 0.09/0 sec, 0.08/0 sec, 0.09/0 sec, 0.05/0 sec, 0.21/0 sec, 0.27/0 sec, 0.31/1 sec, 0.01/0 sec, 0.45/0 sec, 0.3/1 sec, 0.34/0 sec, 0.34/0 sec, 0.28/0 sec, 0.29/1 sec, 0.19/0 sec, 0.13/0 sec, 0.29/0 sec, 0.2/1 sec )
[LOG] Nr of iterations: 293 (14, 21, 7, 8, 9, 6, 30, 33, 36, 8, 13, 16, 6, 7, 7, 5, 12, 14, 35, 6 )
[LOG] Total clause computation time: 1.11/0 sec (0.08/0.08 sec, 0.08/0.08 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 3.27/5 sec (0.14/0.14 sec, 0.16/0.16 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.18/0.18 sec, 0/0 sec, 0.36/0.36 sec, 0.19/0.19 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.2/0.2 sec, 0.17/0.17 sec )
[LOG] Total clause size reduction: 7281 --> 990 (624 --> 39, 940 --> 75, 276 --> 8, 315 --> 11, 352 --> 15, 215 --> 8, 1218 --> 176, 1312 --> 172, 1400 --> 121, 273 --> 14, 39 --> 39, 52 --> 52, 8 --> 8, 11 --> 11, 12 --> 12, 8 --> 8, 44 --> 40, 50 --> 49, 121 --> 121, 11 --> 11 )
[LOG] Average clause size reduction: 24.8498 --> 3.37884 (44.5714 --> 2.78571, 44.7619 --> 3.57143, 39.4286 --> 1.14286, 39.375 --> 1.375, 39.1111 --> 1.66667, 35.8333 --> 1.33333, 40.6 --> 5.86667, 39.7576 --> 5.21212, 38.8889 --> 3.36111, 34.125 --> 1.75, 3 --> 3, 3.25 --> 3.25, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1.71429 --> 1.71429, 1.6 --> 1.6, 3.66667 --> 3.33333, 3.57143 --> 3.5, 3.45714 --> 3.45714, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 4.68 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.92 sec (Real time) / 4.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.86 sec (Real time) / 0.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 492 8 30 1 444
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 11.82 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 428 new AND gates.
[LOG] Size before ABC: 821 AND gates.
[LOG] Size after ABC: 428 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.28/12 sec (0.01/0 sec, 0.04/0 sec, 0.45/1 sec, 0.14/0 sec, 0.1/0 sec, 0.14/0 sec, 0.11/0 sec, 0.57/1 sec, 0.41/0 sec, 1.63/2 sec, 0.66/1 sec, 0.59/0 sec, 0.77/1 sec, 0.99/1 sec, 0.68/1 sec, 0.43/0 sec, 0.42/0 sec, 0.35/1 sec, 0.38/0 sec, 0.45/1 sec, 0.42/0 sec, 0.69/1 sec, 0.44/0 sec, 0.41/1 sec )
[LOG] Nr of iterations: 489 (6, 15, 36, 11, 7, 7, 8, 14, 17, 87, 31, 24, 5, 11, 35, 9, 6, 6, 7, 13, 13, 73, 27, 21 )
[LOG] Total clause computation time: 2.39/5 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.29/0.29 sec, 0.09/0.09 sec, 0.55/0.55 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.2/0.2 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 8.87/7 sec (0/0 sec, 0.03/0.03 sec, 0.4/0.4 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.27/0.27 sec, 0.32/0.32 sec, 1.08/1.08 sec, 0.57/0.57 sec, 0.52/0.52 sec, 0.66/0.66 sec, 0.79/0.79 sec, 0.57/0.57 sec, 0.34/0.34 sec, 0.35/0.35 sec, 0.3/0.3 sec, 0.31/0.31 sec, 0.29/0.29 sec, 0.28/0.28 sec, 0.58/0.58 sec, 0.37/0.37 sec, 0.36/0.36 sec )
[LOG] Total clause size reduction: 12708 --> 1925 (270 --> 9, 742 --> 45, 1820 --> 101, 510 --> 18, 300 --> 11, 294 --> 10, 336 --> 13, 611 --> 52, 736 --> 78, 3870 --> 554, 1320 --> 107, 989 --> 106, 9 --> 9, 32 --> 32, 101 --> 100, 16 --> 15, 11 --> 11, 10 --> 10, 13 --> 12, 52 --> 52, 56 --> 55, 432 --> 347, 86 --> 86, 92 --> 92 )
[LOG] Average clause size reduction: 25.9877 --> 3.93661 (45 --> 1.5, 49.4667 --> 3, 50.5556 --> 2.80556, 46.3636 --> 1.63636, 42.8571 --> 1.57143, 42 --> 1.42857, 42 --> 1.625, 43.6429 --> 3.71429, 43.2941 --> 4.58824, 44.4828 --> 6.36782, 42.5806 --> 3.45161, 41.2083 --> 4.41667, 1.8 --> 1.8, 2.90909 --> 2.90909, 2.88571 --> 2.85714, 1.77778 --> 1.66667, 1.83333 --> 1.83333, 1.66667 --> 1.66667, 1.85714 --> 1.71429, 4 --> 4, 4.30769 --> 4.23077, 5.91781 --> 4.75342, 3.18519 --> 3.18519, 4.38095 --> 4.38095 )
[LOG] Overall execution time: 11.82 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.09 sec (Real time) / 11.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.45 sec (Real time) / 2.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 766 9 33 1 712
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 32.7 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 550 new AND gates.
[LOG] Size before ABC: 1081 AND gates.
[LOG] Size after ABC: 549 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 31.93/32 sec (0.02/0 sec, 0.05/0 sec, 0.79/1 sec, 0.32/1 sec, 0.29/0 sec, 0.21/0 sec, 0.16/0 sec, 0.24/0 sec, 0.88/1 sec, 1.1/1 sec, 3.43/4 sec, 2.21/2 sec, 1.72/2 sec, 1.85/2 sec, 1.7/1 sec, 1.95/2 sec, 1.29/2 sec, 1.17/1 sec, 1.22/1 sec, 1.19/1 sec, 0.84/1 sec, 1.86/2 sec, 1.52/1 sec, 2.17/3 sec, 2.23/2 sec, 1.52/1 sec )
[LOG] Nr of iterations: 690 (6, 13, 42, 13, 10, 9, 6, 9, 16, 31, 94, 135, 19, 5, 10, 39, 10, 6, 8, 5, 7, 15, 30, 61, 77, 14 )
[LOG] Total clause computation time: 5.88/4 sec (0.01/0.01 sec, 0/0 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.5/0.5 sec, 0.36/0.36 sec, 0.55/0.55 sec, 0.54/0.54 sec, 0.33/0.33 sec, 0.27/0.27 sec, 0.58/0.58 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.45/0.45 sec, 0.48/0.48 sec, 0.24/0.24 sec, 0.28/0.28 sec, 0.29/0.29 sec )
[LOG] Total clause minimization time: 26.03/28 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.68/0.68 sec, 0.31/0.31 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.23/0.23 sec, 0.38/0.38 sec, 0.74/0.74 sec, 2.88/2.88 sec, 1.66/1.66 sec, 1.39/1.39 sec, 1.58/1.58 sec, 1.12/1.12 sec, 1.73/1.73 sec, 1.15/1.15 sec, 1.01/1.01 sec, 1.08/1.08 sec, 1.06/1.06 sec, 0.76/0.76 sec, 1.41/1.41 sec, 1.04/1.04 sec, 1.93/1.93 sec, 1.95/1.95 sec, 1.23/1.23 sec )
[LOG] Total clause size reduction: 20497 --> 3147 (290 --> 9, 684 --> 40, 2296 --> 114, 660 --> 25, 486 --> 25, 424 --> 16, 260 --> 8, 408 --> 15, 750 --> 67, 1470 --> 173, 4464 --> 514, 6298 --> 973, 828 --> 87, 9 --> 9, 28 --> 28, 105 --> 103, 18 --> 18, 11 --> 10, 16 --> 16, 8 --> 7, 12 --> 12, 67 --> 67, 173 --> 167, 244 --> 213, 431 --> 374, 57 --> 57 )
[LOG] Average clause size reduction: 29.7058 --> 4.56087 (48.3333 --> 1.5, 52.6154 --> 3.07692, 54.6667 --> 2.71429, 50.7692 --> 1.92308, 48.6 --> 2.5, 47.1111 --> 1.77778, 43.3333 --> 1.33333, 45.3333 --> 1.66667, 46.875 --> 4.1875, 47.4194 --> 5.58065, 47.4894 --> 5.46809, 46.6519 --> 7.20741, 43.5789 --> 4.57895, 1.8 --> 1.8, 2.8 --> 2.8, 2.69231 --> 2.64103, 1.8 --> 1.8, 1.83333 --> 1.66667, 2 --> 2, 1.6 --> 1.4, 1.71429 --> 1.71429, 4.46667 --> 4.46667, 5.76667 --> 5.56667, 4 --> 3.4918, 5.5974 --> 4.85714, 4.07143 --> 4.07143 )
[LOG] Overall execution time: 32.7 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.99 sec (Real time) / 32.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.26 sec (Real time) / 3.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 930 10 35 1 873
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 62.67 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 1059 new AND gates.
[LOG] Size before ABC: 2150 AND gates.
[LOG] Size after ABC: 1059 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 61.57/62 sec (0.04/0 sec, 0.08/0 sec, 1.11/1 sec, 0.55/1 sec, 0.4/0 sec, 0.24/1 sec, 0.39/0 sec, 0.27/0 sec, 1.35/2 sec, 0.26/0 sec, 1.91/2 sec, 3.41/3 sec, 3.57/4 sec, 4.67/4 sec, 3.29/4 sec, 3.31/3 sec, 3.3/3 sec, 2.14/2 sec, 2.23/3 sec, 1.78/1 sec, 1.91/2 sec, 1.69/2 sec, 2.5/3 sec, 4.31/4 sec, 3.79/4 sec, 5.86/6 sec, 4.27/4 sec, 2.94/3 sec )
[LOG] Nr of iterations: 1040 (8, 18, 45, 8, 13, 11, 17, 13, 17, 9, 38, 197, 140, 31, 6, 13, 44, 7, 11, 10, 13, 12, 15, 8, 35, 173, 102, 26 )
[LOG] Total clause computation time: 12.11/15 sec (0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.58/0.58 sec, 0.01/0.01 sec, 0.68/0.68 sec, 0.84/0.84 sec, 0.89/0.89 sec, 0.93/0.93 sec, 0.43/0.43 sec, 1.21/1.21 sec, 0.24/0.24 sec, 0.28/0.28 sec, 0.24/0.24 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.21/0.21 sec, 0.65/0.65 sec, 0.34/0.34 sec, 1.15/1.15 sec, 1.1/1.1 sec, 0.94/0.94 sec, 0.72/0.72 sec )
[LOG] Total clause minimization time: 49.46/47 sec (0.04/0.04 sec, 0.07/0.07 sec, 1.01/1.01 sec, 0.55/0.55 sec, 0.36/0.36 sec, 0.22/0.22 sec, 0.36/0.36 sec, 0.25/0.25 sec, 0.77/0.77 sec, 0.25/0.25 sec, 1.23/1.23 sec, 2.57/2.57 sec, 2.68/2.68 sec, 3.74/3.74 sec, 2.86/2.86 sec, 2.1/2.1 sec, 3.06/3.06 sec, 1.86/1.86 sec, 1.99/1.99 sec, 1.58/1.58 sec, 1.66/1.66 sec, 1.48/1.48 sec, 1.85/1.85 sec, 3.97/3.97 sec, 2.64/2.64 sec, 4.76/4.76 sec, 3.33/3.33 sec, 2.22/2.22 sec )
[LOG] Total clause size reduction: 31393 --> 5301 (434 --> 19, 1037 --> 59, 2640 --> 128, 413 --> 12, 696 --> 26, 570 --> 19, 896 --> 35, 660 --> 22, 864 --> 94, 424 --> 15, 1924 --> 253, 9996 --> 1346, 6950 --> 986, 1470 --> 137, 11 --> 11, 39 --> 39, 128 --> 123, 12 --> 12, 21 --> 21, 19 --> 19, 24 --> 24, 22 --> 22, 81 --> 81, 15 --> 15, 228 --> 219, 1092 --> 906, 618 --> 549, 109 --> 109 )
[LOG] Average clause size reduction: 30.1856 --> 5.09712 (54.25 --> 2.375, 57.6111 --> 3.27778, 58.6667 --> 2.84444, 51.625 --> 1.5, 53.5385 --> 2, 51.8182 --> 1.72727, 52.7059 --> 2.05882, 50.7692 --> 1.69231, 50.8235 --> 5.52941, 47.1111 --> 1.66667, 50.6316 --> 6.65789, 50.7411 --> 6.83249, 49.6429 --> 7.04286, 47.4194 --> 4.41935, 1.83333 --> 1.83333, 3 --> 3, 2.90909 --> 2.79545, 1.71429 --> 1.71429, 1.90909 --> 1.90909, 1.9 --> 1.9, 1.84615 --> 1.84615, 1.83333 --> 1.83333, 5.4 --> 5.4, 1.875 --> 1.875, 6.51429 --> 6.25714, 6.31214 --> 5.23699, 6.05882 --> 5.38235, 4.19231 --> 4.19231 )
[LOG] Overall execution time: 62.68 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.06 sec (Real time) / 62.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.21 sec (Real time) / 6.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1482 11 37 1 1420
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 183.64 sec CPU time.
[LOG] Relation determinization time: 184 sec real time.
[LOG] Final circuit size: 815 new AND gates.
[LOG] Size before ABC: 1513 AND gates.
[LOG] Size after ABC: 815 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 180.49/181 sec (0.06/0 sec, 0.22/0 sec, 2.96/3 sec, 1.37/2 sec, 1.72/1 sec, 1.4/2 sec, 1.64/1 sec, 1.25/2 sec, 11.62/11 sec, 1.82/2 sec, 12.66/13 sec, 1.71/1 sec, 13/13 sec, 13.52/14 sec, 7.63/8 sec, 10.24/10 sec, 13.46/13 sec, 6.33/7 sec, 4.87/4 sec, 5.05/6 sec, 5.57/5 sec, 6.01/6 sec, 5.74/6 sec, 7.75/8 sec, 7.47/7 sec, 7.28/7 sec, 6.58/7 sec, 7.19/7 sec, 7.82/8 sec, 6.55/7 sec )
[LOG] Nr of iterations: 950 (5, 17, 38, 6, 9, 10, 10, 7, 20, 9, 47, 8, 164, 130, 67, 4, 6, 37, 5, 7, 8, 6, 5, 19, 8, 27, 7, 99, 105, 60 )
[LOG] Total clause computation time: 33.67/36 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.27/0.27 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.04/0.04 sec, 3.96/3.96 sec, 0.05/0.05 sec, 2.41/2.41 sec, 0.06/0.06 sec, 3.63/3.63 sec, 2.69/2.69 sec, 1.73/1.73 sec, 1.62/1.62 sec, 4.85/4.85 sec, 0.76/0.76 sec, 0.87/0.87 sec, 0.68/0.68 sec, 0.68/0.68 sec, 0.47/0.47 sec, 0.47/0.47 sec, 1.68/1.68 sec, 0.61/0.61 sec, 2.24/2.24 sec, 0.54/0.54 sec, 1.16/1.16 sec, 1.09/1.09 sec, 0.84/0.84 sec )
[LOG] Total clause minimization time: 146.8/145 sec (0.05/0.05 sec, 0.19/0.19 sec, 2.69/2.69 sec, 1.35/1.35 sec, 1.67/1.67 sec, 1.27/1.27 sec, 1.61/1.61 sec, 1.21/1.21 sec, 7.66/7.66 sec, 1.77/1.77 sec, 10.25/10.25 sec, 1.64/1.64 sec, 9.37/9.37 sec, 10.83/10.83 sec, 5.89/5.89 sec, 8.62/8.62 sec, 8.61/8.61 sec, 5.57/5.57 sec, 4/4 sec, 4.37/4.37 sec, 4.89/4.89 sec, 5.54/5.54 sec, 5.27/5.27 sec, 6.07/6.07 sec, 6.86/6.86 sec, 5.04/5.04 sec, 6.04/6.04 sec, 6.03/6.03 sec, 6.73/6.73 sec, 5.71/5.71 sec )
[LOG] Total clause size reduction: 31725 --> 4357 (268 --> 7, 1056 --> 74, 2405 --> 109, 320 --> 7, 504 --> 17, 558 --> 18, 549 --> 15, 360 --> 11, 1121 --> 117, 464 --> 13, 2622 --> 361, 392 --> 13, 8965 --> 1107, 6966 --> 703, 3498 --> 272, 7 --> 7, 19 --> 19, 109 --> 109, 7 --> 7, 11 --> 11, 14 --> 14, 9 --> 9, 8 --> 8, 117 --> 117, 13 --> 13, 176 --> 171, 13 --> 13, 471 --> 402, 475 --> 385, 228 --> 228 )
[LOG] Average clause size reduction: 33.3947 --> 4.58632 (53.6 --> 1.4, 62.1176 --> 4.35294, 63.2895 --> 2.86842, 53.3333 --> 1.16667, 56 --> 1.88889, 55.8 --> 1.8, 54.9 --> 1.5, 51.4286 --> 1.57143, 56.05 --> 5.85, 51.5556 --> 1.44444, 55.7872 --> 7.68085, 49 --> 1.625, 54.6646 --> 6.75, 53.5846 --> 5.40769, 52.209 --> 4.0597, 1.75 --> 1.75, 3.16667 --> 3.16667, 2.94595 --> 2.94595, 1.4 --> 1.4, 1.57143 --> 1.57143, 1.75 --> 1.75, 1.5 --> 1.5, 1.6 --> 1.6, 6.15789 --> 6.15789, 1.625 --> 1.625, 6.51852 --> 6.33333, 1.85714 --> 1.85714, 4.75758 --> 4.06061, 4.52381 --> 3.66667, 3.8 --> 3.8 )
[LOG] Overall execution time: 183.66 sec CPU time.
[LOG] Overall execution time: 184 sec real time.
Synthesis time: 183.99 sec (Real time) / 182.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.03 sec (Real time) / 4.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1288 12 40 1 1221
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 103.48 sec CPU time.
[LOG] Relation determinization time: 104 sec real time.
[LOG] Final circuit size: 1338 new AND gates.
[LOG] Size before ABC: 2554 AND gates.
[LOG] Size after ABC: 1338 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 101.91/102 sec (0.07/0 sec, 0.05/0 sec, 0.98/1 sec, 0.56/0 sec, 0.38/1 sec, 0.46/0 sec, 0.4/1 sec, 0.56/0 sec, 1.46/2 sec, 0.33/0 sec, 1.27/1 sec, 0.25/1 sec, 0.3/0 sec, 7.18/7 sec, 5.38/5 sec, 5.2/6 sec, 3.48/3 sec, 5.09/5 sec, 11.84/12 sec, 4.62/5 sec, 4.18/4 sec, 4.12/4 sec, 5.41/5 sec, 3.39/4 sec, 3.15/3 sec, 3.28/3 sec, 3.73/4 sec, 3.56/4 sec, 3.47/3 sec, 3.41/3 sec, 5.23/6 sec, 3.77/3 sec, 2.6/3 sec, 2.75/3 sec )
[LOG] Nr of iterations: 1221 (8, 14, 40, 8, 9, 8, 17, 9, 21, 10, 37, 12, 11, 239, 115, 68, 39, 6, 13, 34, 7, 8, 7, 15, 7, 20, 9, 36, 10, 9, 185, 92, 61, 37 )
[LOG] Total clause computation time: 17.11/16 sec (0.01/0.01 sec, 0/0 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.62/0.62 sec, 0/0 sec, 0.28/0.28 sec, 0.02/0.02 sec, 0.03/0.03 sec, 1.15/1.15 sec, 0.84/0.84 sec, 0.86/0.86 sec, 0.33/0.33 sec, 0.37/0.37 sec, 5.89/5.89 sec, 0.31/0.31 sec, 0.3/0.3 sec, 0.29/0.29 sec, 0.33/0.33 sec, 0.22/0.22 sec, 0.31/0.31 sec, 1.03/1.03 sec, 0.22/0.22 sec, 1.06/1.06 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.82/0.82 sec, 0.59/0.59 sec, 0.38/0.38 sec, 0.23/0.23 sec )
[LOG] Total clause minimization time: 84.79/86 sec (0.06/0.06 sec, 0.05/0.05 sec, 0.89/0.89 sec, 0.55/0.55 sec, 0.37/0.37 sec, 0.44/0.44 sec, 0.39/0.39 sec, 0.56/0.56 sec, 0.84/0.84 sec, 0.33/0.33 sec, 0.99/0.99 sec, 0.23/0.23 sec, 0.27/0.27 sec, 6.02/6.02 sec, 4.54/4.54 sec, 4.34/4.34 sec, 3.15/3.15 sec, 4.72/4.72 sec, 5.95/5.95 sec, 4.31/4.31 sec, 3.88/3.88 sec, 3.83/3.83 sec, 5.08/5.08 sec, 3.17/3.17 sec, 2.84/2.84 sec, 2.25/2.25 sec, 3.51/3.51 sec, 2.5/2.5 sec, 3.25/3.25 sec, 3.15/3.15 sec, 4.41/4.41 sec, 3.18/3.18 sec, 2.22/2.22 sec, 2.52/2.52 sec )
[LOG] Total clause size reduction: 42789 --> 6565 (511 --> 13, 936 --> 57, 2769 --> 117, 490 --> 13, 552 --> 16, 476 --> 13, 1072 --> 34, 528 --> 15, 1300 --> 139, 576 --> 16, 2268 --> 311, 682 --> 21, 610 --> 18, 14280 --> 1881, 6726 --> 882, 3886 --> 313, 2166 --> 152, 10 --> 10, 57 --> 57, 96 --> 94, 13 --> 11, 16 --> 15, 13 --> 12, 30 --> 29, 12 --> 11, 139 --> 139, 16 --> 16, 311 --> 285, 19 --> 19, 16 --> 14, 1281 --> 1014, 534 --> 433, 253 --> 250, 145 --> 145 )
[LOG] Average clause size reduction: 35.0442 --> 5.37674 (63.875 --> 1.625, 66.8571 --> 4.07143, 69.225 --> 2.925, 61.25 --> 1.625, 61.3333 --> 1.77778, 59.5 --> 1.625, 63.0588 --> 2, 58.6667 --> 1.66667, 61.9048 --> 6.61905, 57.6 --> 1.6, 61.2973 --> 8.40541, 56.8333 --> 1.75, 55.4545 --> 1.63636, 59.749 --> 7.87029, 58.487 --> 7.66957, 57.1471 --> 4.60294, 55.5385 --> 3.89744, 1.66667 --> 1.66667, 4.38462 --> 4.38462, 2.82353 --> 2.76471, 1.85714 --> 1.57143, 2 --> 1.875, 1.85714 --> 1.71429, 2 --> 1.93333, 1.71429 --> 1.57143, 6.95 --> 6.95, 1.77778 --> 1.77778, 8.63889 --> 7.91667, 1.9 --> 1.9, 1.77778 --> 1.55556, 6.92432 --> 5.48108, 5.80435 --> 4.70652, 4.14754 --> 4.09836, 3.91892 --> 3.91892 )
[LOG] Overall execution time: 103.48 sec CPU time.
[LOG] Overall execution time: 104 sec real time.
Synthesis time: 103.90 sec (Real time) / 103.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.41 sec (Real time) / 10.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1874 13 43 1 1801
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 146.64 sec CPU time.
[LOG] Relation determinization time: 147 sec real time.
[LOG] Final circuit size: 1282 new AND gates.
[LOG] Size before ABC: 2387 AND gates.
[LOG] Size after ABC: 1282 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 144.61/145 sec (0.08/0 sec, 0.13/0 sec, 1.61/2 sec, 0.39/0 sec, 0.38/1 sec, 0.29/0 sec, 0.27/0 sec, 0.26/1 sec, 2.6/2 sec, 0.6/1 sec, 2.42/2 sec, 0.51/1 sec, 0.36/0 sec, 0.27/0 sec, 11.45/12 sec, 11.42/11 sec, 8.58/9 sec, 5.8/6 sec, 10.67/10 sec, 5/5 sec, 7.67/8 sec, 6.04/6 sec, 6.07/6 sec, 4.89/5 sec, 5.21/5 sec, 3.93/4 sec, 4.79/5 sec, 4.16/4 sec, 4.77/5 sec, 5.08/5 sec, 4.42/4 sec, 4.36/5 sec, 5.11/5 sec, 6.24/6 sec, 4.03/4 sec, 4.75/5 sec )
[LOG] Nr of iterations: 1321 (10, 22, 40, 10, 10, 12, 9, 13, 22, 8, 26, 10, 14, 9, 222, 209, 82, 38, 8, 12, 37, 8, 8, 11, 7, 11, 21, 7, 25, 8, 11, 8, 129, 141, 69, 34 )
[LOG] Total clause computation time: 20.01/18 sec (0.01/0.01 sec, 0/0 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.88/0.88 sec, 0.01/0.01 sec, 0.53/0.53 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 1.64/1.64 sec, 2.61/2.61 sec, 0.73/0.73 sec, 1.03/1.03 sec, 0.83/0.83 sec, 1.44/1.44 sec, 0.43/0.43 sec, 0.68/0.68 sec, 0.5/0.5 sec, 0.29/0.29 sec, 0.42/0.42 sec, 0.25/0.25 sec, 1.53/1.53 sec, 0.25/0.25 sec, 2.05/2.05 sec, 0.28/0.28 sec, 0.57/0.57 sec, 0.38/0.38 sec, 0.56/0.56 sec, 0.89/0.89 sec, 0.33/0.33 sec, 0.61/0.61 sec )
[LOG] Total clause minimization time: 124.57/127 sec (0.07/0.07 sec, 0.13/0.13 sec, 1.5/1.5 sec, 0.38/0.38 sec, 0.35/0.35 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.22/0.22 sec, 1.72/1.72 sec, 0.59/0.59 sec, 1.89/1.89 sec, 0.5/0.5 sec, 0.36/0.36 sec, 0.26/0.26 sec, 9.79/9.79 sec, 8.81/8.81 sec, 7.85/7.85 sec, 4.77/4.77 sec, 9.84/9.84 sec, 3.56/3.56 sec, 7.24/7.24 sec, 5.36/5.36 sec, 5.57/5.57 sec, 4.6/4.6 sec, 4.79/4.79 sec, 3.68/3.68 sec, 3.26/3.26 sec, 3.91/3.91 sec, 2.72/2.72 sec, 4.8/4.8 sec, 3.85/3.85 sec, 3.98/3.98 sec, 4.55/4.55 sec, 5.34/5.34 sec, 3.7/3.7 sec, 4.14/4.14 sec )
[LOG] Total clause size reduction: 50973 --> 6913 (693 --> 16, 1596 --> 113, 2925 --> 115, 666 --> 20, 657 --> 23, 792 --> 21, 568 --> 17, 840 --> 23, 1449 --> 163, 476 --> 13, 1675 --> 217, 594 --> 23, 845 --> 27, 512 --> 15, 13923 --> 1527, 12896 --> 1639, 4941 --> 399, 2220 --> 155, 13 --> 13, 33 --> 33, 106 --> 105, 15 --> 14, 15 --> 13, 21 --> 20, 13 --> 12, 20 --> 20, 163 --> 163, 13 --> 12, 217 --> 195, 15 --> 15, 20 --> 18, 15 --> 14, 670 --> 550, 940 --> 774, 283 --> 283, 133 --> 133 )
[LOG] Average clause size reduction: 38.5867 --> 5.23316 (69.3 --> 1.6, 72.5455 --> 5.13636, 73.125 --> 2.875, 66.6 --> 2, 65.7 --> 2.3, 66 --> 1.75, 63.1111 --> 1.88889, 64.6154 --> 1.76923, 65.8636 --> 7.40909, 59.5 --> 1.625, 64.4231 --> 8.34615, 59.4 --> 2.3, 60.3571 --> 1.92857, 56.8889 --> 1.66667, 62.7162 --> 6.87838, 61.7033 --> 7.84211, 60.2561 --> 4.86585, 58.4211 --> 4.07895, 1.625 --> 1.625, 2.75 --> 2.75, 2.86486 --> 2.83784, 1.875 --> 1.75, 1.875 --> 1.625, 1.90909 --> 1.81818, 1.85714 --> 1.71429, 1.81818 --> 1.81818, 7.7619 --> 7.7619, 1.85714 --> 1.71429, 8.68 --> 7.8, 1.875 --> 1.875, 1.81818 --> 1.63636, 1.875 --> 1.75, 5.1938 --> 4.26357, 6.66667 --> 5.48936, 4.10145 --> 4.10145, 3.91176 --> 3.91176 )
[LOG] Overall execution time: 146.64 sec CPU time.
[LOG] Overall execution time: 147 sec real time.
Synthesis time: 147.05 sec (Real time) / 146.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.46 sec (Real time) / 10.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1853 14 45 1 1776
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 130.01 sec CPU time.
[LOG] Relation determinization time: 131 sec real time.
[LOG] Final circuit size: 966 new AND gates.
[LOG] Size before ABC: 1956 AND gates.
[LOG] Size after ABC: 966 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 127.41/127 sec (2.8/3 sec, 4.65/4 sec, 0.02/0 sec, 2/2 sec, 2.68/3 sec, 0.98/1 sec, 1.04/1 sec, 0.92/1 sec, 0.7/1 sec, 0.96/1 sec, 0.74/0 sec, 0.79/1 sec, 0.6/1 sec, 1.17/1 sec, 0.97/1 sec, 1.17/1 sec, 3.84/4 sec, 10.87/11 sec, 6.56/6 sec, 9.77/10 sec, 5.12/5 sec, 7.32/8 sec, 6.29/6 sec, 3.93/4 sec, 5.8/6 sec, 5.13/5 sec, 4.81/5 sec, 5.3/5 sec, 4.43/4 sec, 3.58/4 sec, 3.27/3 sec, 2.32/2 sec, 2.32/3 sec, 1.87/2 sec, 1.93/2 sec, 3.1/3 sec, 4.44/4 sec, 3.22/3 sec )
[LOG] Nr of iterations: 918 (17, 16, 6, 27, 33, 12, 12, 10, 9, 16, 15, 15, 8, 22, 14, 19, 148, 57, 43, 12, 8, 5, 26, 27, 10, 11, 9, 7, 14, 10, 10, 7, 16, 12, 15, 129, 51, 40 )
[LOG] Total clause computation time: 28.56/27 sec (2.66/2.66 sec, 0.67/0.67 sec, 0/0 sec, 0.65/0.65 sec, 0.45/0.45 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.28/0.28 sec, 0.93/0.93 sec, 1.51/1.51 sec, 1.1/1.1 sec, 4.5/4.5 sec, 4.37/4.37 sec, 0.41/0.41 sec, 1.54/1.54 sec, 1.58/1.58 sec, 0.46/0.46 sec, 0.31/0.31 sec, 0.38/0.38 sec, 0.51/0.51 sec, 0.37/0.37 sec, 0.24/0.24 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.18/0.18 sec, 1.14/1.14 sec, 1.49/1.49 sec, 0.83/0.83 sec )
[LOG] Total clause minimization time: 98.82/100 sec (0.14/0.14 sec, 3.98/3.98 sec, 0.02/0.02 sec, 1.35/1.35 sec, 2.23/2.23 sec, 0.92/0.92 sec, 0.99/0.99 sec, 0.91/0.91 sec, 0.69/0.69 sec, 0.78/0.78 sec, 0.57/0.57 sec, 0.66/0.66 sec, 0.52/0.52 sec, 0.88/0.88 sec, 0.75/0.75 sec, 0.89/0.89 sec, 2.91/2.91 sec, 9.35/9.35 sec, 5.46/5.46 sec, 5.27/5.27 sec, 0.75/0.75 sec, 6.91/6.91 sec, 4.74/4.74 sec, 2.35/2.35 sec, 5.34/5.34 sec, 4.82/4.82 sec, 4.43/4.43 sec, 4.79/4.79 sec, 4.06/4.06 sec, 3.34/3.34 sec, 3.07/3.07 sec, 2.16/2.16 sec, 2.12/2.12 sec, 1.62/1.62 sec, 1.75/1.75 sec, 1.96/1.96 sec, 2.95/2.95 sec, 2.39/2.39 sec )
[LOG] Total clause size reduction: 35072 --> 4430 (1296 --> 52, 1200 --> 50, 395 --> 9, 2028 --> 224, 2464 --> 322, 836 --> 21, 825 --> 18, 666 --> 16, 584 --> 17, 1080 --> 41, 994 --> 60, 980 --> 43, 483 --> 14, 1428 --> 101, 871 --> 44, 1188 --> 80, 9555 --> 884, 3584 --> 285, 2646 --> 193, 32 --> 32, 16 --> 16, 9 --> 9, 224 --> 224, 242 --> 242, 17 --> 17, 18 --> 18, 16 --> 16, 13 --> 13, 34 --> 33, 29 --> 28, 19 --> 19, 14 --> 14, 56 --> 54, 37 --> 37, 55 --> 51, 723 --> 723, 242 --> 237, 173 --> 173 )
[LOG] Average clause size reduction: 38.2048 --> 4.82571 (76.2353 --> 3.05882, 75 --> 3.125, 65.8333 --> 1.5, 75.1111 --> 8.2963, 74.6667 --> 9.75758, 69.6667 --> 1.75, 68.75 --> 1.5, 66.6 --> 1.6, 64.8889 --> 1.88889, 67.5 --> 2.5625, 66.2667 --> 4, 65.3333 --> 2.86667, 60.375 --> 1.75, 64.9091 --> 4.59091, 62.2143 --> 3.14286, 62.5263 --> 4.21053, 64.5608 --> 5.97297, 62.8772 --> 5, 61.5349 --> 4.48837, 2.66667 --> 2.66667, 2 --> 2, 1.8 --> 1.8, 8.61538 --> 8.61538, 8.96296 --> 8.96296, 1.7 --> 1.7, 1.63636 --> 1.63636, 1.77778 --> 1.77778, 1.85714 --> 1.85714, 2.42857 --> 2.35714, 2.9 --> 2.8, 1.9 --> 1.9, 2 --> 2, 3.5 --> 3.375, 3.08333 --> 3.08333, 3.66667 --> 3.4, 5.60465 --> 5.60465, 4.7451 --> 4.64706, 4.325 --> 4.325 )
[LOG] Overall execution time: 130.02 sec CPU time.
[LOG] Overall execution time: 131 sec real time.
Synthesis time: 130.37 sec (Real time) / 129.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.09 sec (Real time) / 8.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1578 15 47 1 1497
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 120.86 sec CPU time.
[LOG] Relation determinization time: 122 sec real time.
[LOG] Final circuit size: 1194 new AND gates.
[LOG] Size before ABC: 2556 AND gates.
[LOG] Size after ABC: 1194 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 118.77/119 sec (0.22/1 sec, 5.07/5 sec, 0.02/0 sec, 1.52/1 sec, 2.8/3 sec, 0.52/1 sec, 0.48/0 sec, 0.36/0 sec, 0.24/1 sec, 0.57/0 sec, 0.52/1 sec, 0.43/0 sec, 0.5/1 sec, 0.51/0 sec, 0.59/1 sec, 0.49/0 sec, 4/4 sec, 0.55/1 sec, 7.16/7 sec, 3.54/3 sec, 7.23/8 sec, 3.76/3 sec, 5.64/6 sec, 4.02/4 sec, 3.47/4 sec, 4.11/4 sec, 4.35/4 sec, 5.34/5 sec, 5.32/6 sec, 3.83/4 sec, 4.49/4 sec, 3.84/4 sec, 3.49/3 sec, 3.5/4 sec, 3.81/4 sec, 4.05/4 sec, 4.75/4 sec, 4.26/5 sec, 5.31/5 sec, 4.11/4 sec )
[LOG] Nr of iterations: 1277 (21, 11, 7, 20, 49, 9, 11, 12, 15, 16, 19, 14, 20, 17, 18, 13, 300, 33, 67, 49, 13, 8, 6, 19, 38, 8, 10, 9, 14, 12, 13, 12, 13, 13, 16, 12, 213, 28, 57, 42 )
[LOG] Total clause computation time: 19.11/21 sec (0.04/0.04 sec, 0.46/0.46 sec, 0.01/0.01 sec, 0.72/0.72 sec, 0.69/0.69 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.06/0.06 sec, 0.2/0.2 sec, 0.79/0.79 sec, 0.09/0.09 sec, 0.73/0.73 sec, 0.6/0.6 sec, 1.85/1.85 sec, 3.31/3.31 sec, 0.3/0.3 sec, 1.18/1.18 sec, 1.51/1.51 sec, 0.31/0.31 sec, 0.37/0.37 sec, 0.27/0.27 sec, 0.27/0.27 sec, 0.23/0.23 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.18/0.18 sec, 0.18/0.18 sec, 0.22/0.22 sec, 0.32/0.32 sec, 0.85/0.85 sec, 0.33/0.33 sec, 0.91/0.91 sec, 0.76/0.76 sec )
[LOG] Total clause minimization time: 99.62/98 sec (0.18/0.18 sec, 4.6/4.6 sec, 0.01/0.01 sec, 0.8/0.8 sec, 2.11/2.11 sec, 0.48/0.48 sec, 0.47/0.47 sec, 0.36/0.36 sec, 0.2/0.2 sec, 0.38/0.38 sec, 0.35/0.35 sec, 0.32/0.32 sec, 0.4/0.4 sec, 0.36/0.36 sec, 0.53/0.53 sec, 0.28/0.28 sec, 3.2/3.2 sec, 0.46/0.46 sec, 6.43/6.43 sec, 2.94/2.94 sec, 5.38/5.38 sec, 0.45/0.45 sec, 5.34/5.34 sec, 2.84/2.84 sec, 1.96/1.96 sec, 3.8/3.8 sec, 3.98/3.98 sec, 5.07/5.07 sec, 5.05/5.05 sec, 3.6/3.6 sec, 4.2/4.2 sec, 3.57/3.57 sec, 3.31/3.31 sec, 3.32/3.32 sec, 3.59/3.59 sec, 3.73/3.73 sec, 3.89/3.89 sec, 3.93/3.93 sec, 4.4/4.4 sec, 3.35/3.35 sec )
[LOG] Total clause size reduction: 53007 --> 6484 (1700 --> 66, 840 --> 22, 498 --> 10, 1558 --> 189, 3888 --> 526, 640 --> 14, 790 --> 17, 858 --> 28, 1078 --> 25, 1140 --> 58, 1350 --> 50, 962 --> 39, 1387 --> 50, 1152 --> 56, 1207 --> 54, 840 --> 39, 20631 --> 1953, 2176 --> 104, 4422 --> 375, 3168 --> 253, 33 --> 33, 16 --> 16, 10 --> 10, 189 --> 189, 361 --> 358, 14 --> 14, 17 --> 17, 16 --> 16, 25 --> 25, 36 --> 34, 24 --> 24, 31 --> 29, 27 --> 27, 35 --> 33, 47 --> 46, 39 --> 34, 1207 --> 1079, 84 --> 84, 298 --> 275, 213 --> 213 )
[LOG] Average clause size reduction: 41.509 --> 5.07753 (80.9524 --> 3.14286, 76.3636 --> 2, 71.1429 --> 1.42857, 77.9 --> 9.45, 79.3469 --> 10.7347, 71.1111 --> 1.55556, 71.8182 --> 1.54545, 71.5 --> 2.33333, 71.8667 --> 1.66667, 71.25 --> 3.625, 71.0526 --> 2.63158, 68.7143 --> 2.78571, 69.35 --> 2.5, 67.7647 --> 3.29412, 67.0556 --> 3, 64.6154 --> 3, 68.77 --> 6.51, 65.9394 --> 3.15152, 66 --> 5.59701, 64.6531 --> 5.16327, 2.53846 --> 2.53846, 2 --> 2, 1.66667 --> 1.66667, 9.94737 --> 9.94737, 9.5 --> 9.42105, 1.75 --> 1.75, 1.7 --> 1.7, 1.77778 --> 1.77778, 1.78571 --> 1.78571, 3 --> 2.83333, 1.84615 --> 1.84615, 2.58333 --> 2.41667, 2.07692 --> 2.07692, 2.69231 --> 2.53846, 2.9375 --> 2.875, 3.25 --> 2.83333, 5.66667 --> 5.06573, 3 --> 3, 5.22807 --> 4.82456, 5.07143 --> 5.07143 )
[LOG] Overall execution time: 120.87 sec CPU time.
[LOG] Overall execution time: 122 sec real time.
Synthesis time: 121.28 sec (Real time) / 121.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.24 sec (Real time) / 12.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1840 16 49 1 1755
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 249.19 sec CPU time.
[LOG] Relation determinization time: 250 sec real time.
[LOG] Final circuit size: 1493 new AND gates.
[LOG] Size before ABC: 3143 AND gates.
[LOG] Size after ABC: 1493 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 246.01/246 sec (0.2/0 sec, 0.04/0 sec, 0.01/0 sec, 2.97/3 sec, 4.24/4 sec, 0.89/1 sec, 1.16/1 sec, 0.59/1 sec, 0.51/0 sec, 0.74/1 sec, 0.61/1 sec, 0.48/0 sec, 0.57/1 sec, 0.86/0 sec, 0.83/1 sec, 0.73/1 sec, 11.74/12 sec, 1.12/1 sec, 1.22/1 sec, 17.63/18 sec, 10.04/10 sec, 18.78/19 sec, 10.8/10 sec, 7.86/8 sec, 9.56/10 sec, 6.98/7 sec, 8.79/9 sec, 13.12/13 sec, 13.11/13 sec, 11.37/11 sec, 9.27/9 sec, 7.61/8 sec, 7.78/8 sec, 7.95/8 sec, 8.41/8 sec, 6.94/7 sec, 5.31/5 sec, 8.18/9 sec, 6.4/6 sec, 5.1/5 sec, 8.99/9 sec, 6.52/7 sec )
[LOG] Nr of iterations: 1845 (18, 12, 6, 21, 37, 10, 11, 11, 18, 24, 11, 13, 13, 17, 17, 16, 578, 39, 42, 97, 82, 13, 11, 5, 20, 24, 8, 10, 9, 17, 19, 8, 9, 9, 15, 14, 13, 308, 38, 41, 81, 80 )
[LOG] Total clause computation time: 38.68/40 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 1.79/1.79 sec, 1.14/1.14 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.26/0.26 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.13/0.13 sec, 2.13/2.13 sec, 0.19/0.19 sec, 0.19/0.19 sec, 2.59/2.59 sec, 1.4/1.4 sec, 4.76/4.76 sec, 4.38/4.38 sec, 0.81/0.81 sec, 2.73/2.73 sec, 3.31/3.31 sec, 0.75/0.75 sec, 0.74/0.74 sec, 0.69/0.69 sec, 0.72/0.72 sec, 0.49/0.49 sec, 0.55/0.55 sec, 0.82/0.82 sec, 0.58/0.58 sec, 0.53/0.53 sec, 0.36/0.36 sec, 0.47/0.47 sec, 1.63/1.63 sec, 0.53/0.53 sec, 0.54/0.54 sec, 1.62/1.62 sec, 0.92/0.92 sec )
[LOG] Total clause minimization time: 207.29/206 sec (0.17/0.17 sec, 0.04/0.04 sec, 0.01/0.01 sec, 1.18/1.18 sec, 3.1/3.1 sec, 0.88/0.88 sec, 1.15/1.15 sec, 0.56/0.56 sec, 0.44/0.44 sec, 0.47/0.47 sec, 0.39/0.39 sec, 0.31/0.31 sec, 0.49/0.49 sec, 0.71/0.71 sec, 0.67/0.67 sec, 0.6/0.6 sec, 9.61/9.61 sec, 0.93/0.93 sec, 1.03/1.03 sec, 15.04/15.04 sec, 8.64/8.64 sec, 14.02/14.02 sec, 6.42/6.42 sec, 7.05/7.05 sec, 6.83/6.83 sec, 3.67/3.67 sec, 8.04/8.04 sec, 12.38/12.38 sec, 12.42/12.42 sec, 10.65/10.65 sec, 8.78/8.78 sec, 7.06/7.06 sec, 6.96/6.96 sec, 7.37/7.37 sec, 7.88/7.88 sec, 6.58/6.58 sec, 4.84/4.84 sec, 6.53/6.53 sec, 5.87/5.87 sec, 4.56/4.56 sec, 7.36/7.36 sec, 5.6/5.6 sec )
[LOG] Total clause size reduction: 83367 --> 10800 (1513 --> 55, 968 --> 25, 435 --> 9, 1720 --> 217, 3060 --> 429, 756 --> 15, 830 --> 18, 820 --> 19, 1377 --> 32, 1840 --> 98, 790 --> 39, 936 --> 43, 924 --> 33, 1216 --> 47, 1200 --> 53, 1110 --> 50, 42121 --> 5289, 2736 --> 121, 2911 --> 136, 6720 --> 536, 5589 --> 393, 36 --> 36, 25 --> 25, 9 --> 9, 217 --> 217, 237 --> 236, 12 --> 12, 18 --> 18, 15 --> 15, 32 --> 32, 64 --> 58, 24 --> 22, 20 --> 20, 17 --> 17, 40 --> 40, 38 --> 38, 36 --> 36, 1906 --> 1309, 121 --> 121, 136 --> 136, 406 --> 360, 386 --> 386 )
[LOG] Average clause size reduction: 45.1854 --> 5.85366 (84.0556 --> 3.05556, 80.6667 --> 2.08333, 72.5 --> 1.5, 81.9048 --> 10.3333, 82.7027 --> 11.5946, 75.6 --> 1.5, 75.4545 --> 1.63636, 74.5455 --> 1.72727, 76.5 --> 1.77778, 76.6667 --> 4.08333, 71.8182 --> 3.54545, 72 --> 3.30769, 71.0769 --> 2.53846, 71.5294 --> 2.76471, 70.5882 --> 3.11765, 69.375 --> 3.125, 72.8737 --> 9.15052, 70.1538 --> 3.10256, 69.3095 --> 3.2381, 69.2784 --> 5.52577, 68.1585 --> 4.79268, 2.76923 --> 2.76923, 2.27273 --> 2.27273, 1.8 --> 1.8, 10.85 --> 10.85, 9.875 --> 9.83333, 1.5 --> 1.5, 1.8 --> 1.8, 1.66667 --> 1.66667, 1.88235 --> 1.88235, 3.36842 --> 3.05263, 3 --> 2.75, 2.22222 --> 2.22222, 1.88889 --> 1.88889, 2.66667 --> 2.66667, 2.71429 --> 2.71429, 2.76923 --> 2.76923, 6.18831 --> 4.25, 3.18421 --> 3.18421, 3.31707 --> 3.31707, 5.01235 --> 4.44444, 4.825 --> 4.825 )
[LOG] Overall execution time: 249.2 sec CPU time.
[LOG] Overall execution time: 250 sec real time.
Synthesis time: 249.67 sec (Real time) / 248.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.98 sec (Real time) / 17.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2184 17 51 1 2095
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 283.51 sec CPU time.
[LOG] Relation determinization time: 284 sec real time.
[LOG] Final circuit size: 1865 new AND gates.
[LOG] Size before ABC: 3714 AND gates.
[LOG] Size after ABC: 1865 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 279.64/279 sec (0.27/0 sec, 0.06/0 sec, 0.03/0 sec, 5.67/6 sec, 6.61/6 sec, 2.33/3 sec, 1.07/1 sec, 0.97/1 sec, 0.79/0 sec, 1/1 sec, 0.91/1 sec, 0.93/1 sec, 0.98/1 sec, 2.18/2 sec, 1.42/2 sec, 1.38/1 sec, 8.72/9 sec, 1.6/2 sec, 1.38/1 sec, 2.96/3 sec, 18.77/19 sec, 17.03/17 sec, 12.95/13 sec, 8.56/8 sec, 8.29/9 sec, 9.05/9 sec, 6.59/6 sec, 9.51/10 sec, 9.45/9 sec, 9.82/10 sec, 12.23/12 sec, 10.09/10 sec, 10.39/11 sec, 7.79/7 sec, 7.54/8 sec, 9.75/10 sec, 7.97/8 sec, 8.53/8 sec, 8.15/8 sec, 10.64/11 sec, 6.81/7 sec, 8.26/8 sec, 8.59/9 sec, 11.62/11 sec )
[LOG] Nr of iterations: 1785 (25, 13, 7, 26, 47, 11, 11, 14, 13, 24, 12, 16, 11, 23, 16, 17, 319, 41, 41, 54, 163, 71, 17, 10, 6, 25, 46, 10, 10, 12, 12, 21, 10, 11, 10, 19, 14, 13, 225, 40, 40, 39, 152, 68 )
[LOG] Total clause computation time: 38.41/40 sec (0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 2.71/2.71 sec, 1.03/1.03 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.28/0.28 sec, 0.25/0.25 sec, 0.19/0.19 sec, 0.28/0.28 sec, 0.54/0.54 sec, 0.43/0.43 sec, 0.23/0.23 sec, 1.63/1.63 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.32/0.32 sec, 1.91/1.91 sec, 1.74/1.74 sec, 4.15/4.15 sec, 3.04/3.04 sec, 0.92/0.92 sec, 2.06/2.06 sec, 2.44/2.44 sec, 1/1 sec, 0.68/0.68 sec, 0.59/0.59 sec, 0.72/0.72 sec, 0.61/0.61 sec, 0.55/0.55 sec, 0.42/0.42 sec, 0.5/0.5 sec, 0.68/0.68 sec, 0.54/0.54 sec, 0.53/0.53 sec, 1.61/1.61 sec, 0.64/0.64 sec, 0.67/0.67 sec, 0.59/0.59 sec, 0.85/0.85 sec, 2.47/2.47 sec )
[LOG] Total clause minimization time: 241.2/239 sec (0.25/0.25 sec, 0.06/0.06 sec, 0.02/0.02 sec, 2.96/2.96 sec, 5.58/5.58 sec, 2.3/2.3 sec, 0.97/0.97 sec, 0.95/0.95 sec, 0.77/0.77 sec, 0.72/0.72 sec, 0.66/0.66 sec, 0.74/0.74 sec, 0.7/0.7 sec, 1.63/1.63 sec, 0.99/0.99 sec, 1.15/1.15 sec, 7.09/7.09 sec, 1.38/1.38 sec, 1.19/1.19 sec, 2.64/2.64 sec, 16.86/16.86 sec, 15.29/15.29 sec, 8.8/8.8 sec, 5.52/5.52 sec, 7.37/7.37 sec, 6.99/6.99 sec, 4.15/4.15 sec, 8.51/8.51 sec, 8.77/8.77 sec, 9.23/9.23 sec, 11.51/11.51 sec, 9.48/9.48 sec, 9.84/9.84 sec, 7.37/7.37 sec, 7.04/7.04 sec, 9.07/9.07 sec, 7.43/7.43 sec, 8/8 sec, 6.53/6.53 sec, 10/10 sec, 6.14/6.14 sec, 7.67/7.67 sec, 7.73/7.73 sec, 9.15/9.15 sec )
[LOG] Total clause size reduction: 78596 --> 9123 (2232 --> 88, 1104 --> 29, 546 --> 11, 2250 --> 279, 4094 --> 527, 880 --> 15, 870 --> 16, 1118 --> 29, 1020 --> 22, 1932 --> 69, 913 --> 41, 1230 --> 66, 810 --> 20, 1760 --> 93, 1185 --> 46, 1248 --> 65, 24486 --> 2347, 3040 --> 126, 3000 --> 137, 3922 --> 173, 11826 --> 870, 5040 --> 340, 47 --> 47, 20 --> 20, 11 --> 11, 279 --> 279, 527 --> 490, 15 --> 14, 16 --> 16, 21 --> 20, 22 --> 22, 54 --> 51, 33 --> 32, 32 --> 28, 20 --> 20, 69 --> 63, 39 --> 39, 38 --> 34, 1376 --> 1102, 126 --> 126, 137 --> 136, 104 --> 104, 778 --> 734, 326 --> 326 )
[LOG] Average clause size reduction: 44.0314 --> 5.11092 (89.28 --> 3.52, 84.9231 --> 2.23077, 78 --> 1.57143, 86.5385 --> 10.7308, 87.1064 --> 11.2128, 80 --> 1.36364, 79.0909 --> 1.45455, 79.8571 --> 2.07143, 78.4615 --> 1.69231, 80.5 --> 2.875, 76.0833 --> 3.41667, 76.875 --> 4.125, 73.6364 --> 1.81818, 76.5217 --> 4.04348, 74.0625 --> 2.875, 73.4118 --> 3.82353, 76.7586 --> 7.35737, 74.1463 --> 3.07317, 73.1707 --> 3.34146, 72.6296 --> 3.2037, 72.5521 --> 5.33742, 70.9859 --> 4.78873, 2.76471 --> 2.76471, 2 --> 2, 1.83333 --> 1.83333, 11.16 --> 11.16, 11.4565 --> 10.6522, 1.5 --> 1.4, 1.6 --> 1.6, 1.75 --> 1.66667, 1.83333 --> 1.83333, 2.57143 --> 2.42857, 3.3 --> 3.2, 2.90909 --> 2.54545, 2 --> 2, 3.63158 --> 3.31579, 2.78571 --> 2.78571, 2.92308 --> 2.61538, 6.11556 --> 4.89778, 3.15 --> 3.15, 3.425 --> 3.4, 2.66667 --> 2.66667, 5.11842 --> 4.82895, 4.79412 --> 4.79412 )
[LOG] Overall execution time: 283.52 sec CPU time.
[LOG] Overall execution time: 284 sec real time.
Synthesis time: 284.06 sec (Real time) / 282.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.42 sec (Real time) / 23.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2597 18 53 1 2504
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 543.26 sec CPU time.
[LOG] Relation determinization time: 545 sec real time.
[LOG] Final circuit size: 6718 new AND gates.
[LOG] Size before ABC: 15124 AND gates.
[LOG] Size after ABC: 6718 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 538.93/539 sec (0.21/1 sec, 0.1/0 sec, 0.02/0 sec, 4.38/4 sec, 8.91/9 sec, 1.83/2 sec, 0.85/1 sec, 0.67/0 sec, 0.8/1 sec, 1.24/1 sec, 1/1 sec, 0.86/1 sec, 0.56/1 sec, 1.42/1 sec, 0.98/1 sec, 1/1 sec, 13.54/14 sec, 2.87/3 sec, 2.07/2 sec, 3.2/3 sec, 3.51/3 sec, 38.68/39 sec, 46.44/47 sec, 20.19/20 sec, 19.4/19 sec, 17.23/17 sec, 18.09/19 sec, 13.81/13 sec, 19.57/20 sec, 22.56/23 sec, 17.44/17 sec, 19.93/20 sec, 17.5/17 sec, 14.24/15 sec, 13.92/14 sec, 13.7/13 sec, 13.91/14 sec, 10.25/10 sec, 14.23/15 sec, 17.85/17 sec, 17.94/18 sec, 16.74/17 sec, 14.45/15 sec, 12.6/12 sec, 42.14/42 sec, 16.1/16 sec )
[LOG] Nr of iterations: 3314 (22, 20, 6, 31, 61, 10, 9, 11, 11, 27, 16, 18, 12, 24, 18, 16, 458, 45, 46, 37, 60, 819, 119, 12, 12, 5, 30, 49, 9, 8, 10, 10, 21, 12, 11, 9, 21, 14, 13, 107, 44, 45, 21, 41, 797, 117 )
[LOG] Total clause computation time: 73.64/69 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 1.29/1.29 sec, 1.59/1.59 sec, 0.18/0.18 sec, 0.03/0.03 sec, 0/0 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.25/0.25 sec, 2.08/2.08 sec, 0.25/0.25 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.26/0.26 sec, 4.2/4.2 sec, 7.43/7.43 sec, 6.64/6.64 sec, 7.2/7.2 sec, 1.83/1.83 sec, 4.19/4.19 sec, 5.71/5.71 sec, 1.28/1.28 sec, 1.5/1.5 sec, 1.61/1.61 sec, 1.39/1.39 sec, 1.43/1.43 sec, 1.03/1.03 sec, 0.72/0.72 sec, 0.89/0.89 sec, 0.86/0.86 sec, 0.89/0.89 sec, 1.41/1.41 sec, 2.95/2.95 sec, 1.23/1.23 sec, 0.92/0.92 sec, 0.85/0.85 sec, 0.75/0.75 sec, 5.64/5.64 sec, 3.54/3.54 sec )
[LOG] Total clause minimization time: 465.12/469 sec (0.17/0.17 sec, 0.08/0.08 sec, 0.01/0.01 sec, 3.09/3.09 sec, 7.32/7.32 sec, 1.65/1.65 sec, 0.82/0.82 sec, 0.67/0.67 sec, 0.65/0.65 sec, 1.08/1.08 sec, 0.87/0.87 sec, 0.74/0.74 sec, 0.45/0.45 sec, 1.21/1.21 sec, 0.75/0.75 sec, 0.75/0.75 sec, 11.45/11.45 sec, 2.62/2.62 sec, 1.87/1.87 sec, 2.95/2.95 sec, 3.25/3.25 sec, 34.46/34.46 sec, 39/39 sec, 13.55/13.55 sec, 12.2/12.2 sec, 15.4/15.4 sec, 13.9/13.9 sec, 8.1/8.1 sec, 18.29/18.29 sec, 21.06/21.06 sec, 15.83/15.83 sec, 18.54/18.54 sec, 16.07/16.07 sec, 13.21/13.21 sec, 13.2/13.2 sec, 12.81/12.81 sec, 13.05/13.05 sec, 9.36/9.36 sec, 12.82/12.82 sec, 14.89/14.89 sec, 16.71/16.71 sec, 15.82/15.82 sec, 13.6/13.6 sec, 11.84/11.84 sec, 36.4/36.4 sec, 12.56/12.56 sec )
[LOG] Total clause size reduction: 165012 --> 35756 (2037 --> 70, 1824 --> 53, 475 --> 9, 2820 --> 360, 5580 --> 802, 828 --> 14, 728 --> 13, 900 --> 16, 890 --> 18, 2288 --> 120, 1305 --> 52, 1462 --> 75, 935 --> 25, 1932 --> 93, 1411 --> 62, 1230 --> 49, 37017 --> 4214, 3520 --> 140, 3555 --> 162, 2808 --> 138, 4543 --> 195, 62168 --> 13289, 8850 --> 663, 29 --> 29, 24 --> 24, 9 --> 9, 360 --> 360, 596 --> 560, 14 --> 14, 13 --> 13, 16 --> 16, 18 --> 18, 73 --> 71, 28 --> 28, 27 --> 26, 16 --> 16, 75 --> 67, 38 --> 36, 33 --> 33, 600 --> 512, 140 --> 140, 162 --> 153, 58 --> 58, 102 --> 102, 12820 --> 12184, 655 --> 655 )
[LOG] Average clause size reduction: 49.7924 --> 10.7894 (92.5909 --> 3.18182, 91.2 --> 2.65, 79.1667 --> 1.5, 90.9677 --> 11.6129, 91.4754 --> 13.1475, 82.8 --> 1.4, 80.8889 --> 1.44444, 81.8182 --> 1.45455, 80.9091 --> 1.63636, 84.7407 --> 4.44444, 81.5625 --> 3.25, 81.2222 --> 4.16667, 77.9167 --> 2.08333, 80.5 --> 3.875, 78.3889 --> 3.44444, 76.875 --> 3.0625, 80.8231 --> 9.20087, 78.2222 --> 3.11111, 77.2826 --> 3.52174, 75.8919 --> 3.72973, 75.7167 --> 3.25, 75.9072 --> 16.2259, 74.3697 --> 5.57143, 2.41667 --> 2.41667, 2 --> 2, 1.8 --> 1.8, 12 --> 12, 12.1633 --> 11.4286, 1.55556 --> 1.55556, 1.625 --> 1.625, 1.6 --> 1.6, 1.8 --> 1.8, 3.47619 --> 3.38095, 2.33333 --> 2.33333, 2.45455 --> 2.36364, 1.77778 --> 1.77778, 3.57143 --> 3.19048, 2.71429 --> 2.57143, 2.53846 --> 2.53846, 5.60748 --> 4.78505, 3.18182 --> 3.18182, 3.6 --> 3.4, 2.7619 --> 2.7619, 2.4878 --> 2.4878, 16.0853 --> 15.2873, 5.59829 --> 5.59829 )
[LOG] Overall execution time: 543.28 sec CPU time.
[LOG] Overall execution time: 545 sec real time.
Synthesis time: 544.65 sec (Real time) / 541.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.69 sec (Real time) / 1.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 115.03 sec (Real time) / 114.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 7500 19 55 1 7403
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 273.13 sec CPU time.
[LOG] Relation determinization time: 273 sec real time.
[LOG] Final circuit size: 1602 new AND gates.
[LOG] Size before ABC: 3074 AND gates.
[LOG] Size after ABC: 1602 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 267.98/268 sec (0.25/0 sec, 0.06/0 sec, 0.03/0 sec, 7.52/8 sec, 5.03/5 sec, 1.18/1 sec, 0.77/1 sec, 0.41/0 sec, 0.44/1 sec, 0.81/0 sec, 0.71/1 sec, 0.95/1 sec, 0.72/1 sec, 1.15/1 sec, 0.71/1 sec, 0.78/0 sec, 9.88/10 sec, 0.85/1 sec, 1.83/2 sec, 1.77/2 sec, 2.27/2 sec, 0.86/1 sec, 14.42/14 sec, 8.57/9 sec, 19.07/19 sec, 10.39/10 sec, 13.11/13 sec, 13.61/14 sec, 10.09/10 sec, 12.16/12 sec, 16.94/17 sec, 9.63/10 sec, 11.32/11 sec, 7.78/8 sec, 7.69/8 sec, 6.58/6 sec, 5.93/6 sec, 4.9/5 sec, 5.98/6 sec, 7.35/7 sec, 6.75/7 sec, 6.48/7 sec, 5.14/5 sec, 4.46/4 sec, 6.53/7 sec, 5.15/5 sec, 5.14/5 sec, 3.83/4 sec )
[LOG] Nr of iterations: 1781 (20, 14, 7, 24, 35, 10, 12, 11, 12, 14, 9, 18, 10, 15, 11, 12, 323, 12, 48, 33, 53, 9, 237, 133, 13, 10, 6, 23, 32, 9, 11, 10, 11, 13, 8, 13, 9, 13, 9, 10, 61, 10, 47, 23, 34, 7, 185, 132 )
[LOG] Total clause computation time: 45.13/43 sec (0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 5.02/5.02 sec, 1.64/1.64 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.19/0.19 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.32/0.32 sec, 0.28/0.28 sec, 0.32/0.32 sec, 1.81/1.81 sec, 0.13/0.13 sec, 0.29/0.29 sec, 0.2/0.2 sec, 0.29/0.29 sec, 0.31/0.31 sec, 3.53/3.53 sec, 2.69/2.69 sec, 1.79/1.79 sec, 1.44/1.44 sec, 1.41/1.41 sec, 5.77/5.77 sec, 5.16/5.16 sec, 0.68/0.68 sec, 0.82/0.82 sec, 0.49/0.49 sec, 0.53/0.53 sec, 0.58/0.58 sec, 0.59/0.59 sec, 0.35/0.35 sec, 0.3/0.3 sec, 0.25/0.25 sec, 0.55/0.55 sec, 0.76/0.76 sec, 2.16/2.16 sec, 0.56/0.56 sec, 0.42/0.42 sec, 0.29/0.29 sec, 0.53/0.53 sec, 0.35/0.35 sec, 0.89/0.89 sec, 0.96/0.96 sec )
[LOG] Total clause minimization time: 222.8/225 sec (0.23/0.23 sec, 0.03/0.03 sec, 0.03/0.03 sec, 2.5/2.5 sec, 3.39/3.39 sec, 1.16/1.16 sec, 0.73/0.73 sec, 0.4/0.4 sec, 0.44/0.44 sec, 0.62/0.62 sec, 0.63/0.63 sec, 0.83/0.83 sec, 0.56/0.56 sec, 0.83/0.83 sec, 0.43/0.43 sec, 0.46/0.46 sec, 8.07/8.07 sec, 0.72/0.72 sec, 1.54/1.54 sec, 1.57/1.57 sec, 1.98/1.98 sec, 0.55/0.55 sec, 10.86/10.86 sec, 5.88/5.88 sec, 17.28/17.28 sec, 8.95/8.95 sec, 11.7/11.7 sec, 7.84/7.84 sec, 4.92/4.92 sec, 11.48/11.48 sec, 16.12/16.12 sec, 9.14/9.14 sec, 10.79/10.79 sec, 7.2/7.2 sec, 7.1/7.1 sec, 6.23/6.23 sec, 5.63/5.63 sec, 4.65/4.65 sec, 5.43/5.43 sec, 6.59/6.59 sec, 4.59/4.59 sec, 5.92/5.92 sec, 4.72/4.72 sec, 4.17/4.17 sec, 5.99/5.99 sec, 4.8/4.8 sec, 4.25/4.25 sec, 2.87/2.87 sec )
[LOG] Total clause size reduction: 93609 --> 10121 (1938 --> 54, 1313 --> 23, 600 --> 11, 2277 --> 313, 3332 --> 469, 873 --> 12, 1056 --> 18, 950 --> 15, 1034 --> 19, 1209 --> 26, 736 --> 17, 1547 --> 73, 810 --> 16, 1246 --> 53, 880 --> 29, 957 --> 38, 27692 --> 3240, 935 --> 26, 3948 --> 170, 2656 --> 99, 4264 --> 176, 648 --> 19, 18880 --> 1384, 10428 --> 747, 23 --> 23, 10 --> 10, 11 --> 11, 313 --> 313, 429 --> 363, 12 --> 12, 18 --> 18, 15 --> 15, 19 --> 19, 26 --> 26, 17 --> 17, 37 --> 36, 16 --> 16, 45 --> 45, 22 --> 22, 28 --> 28, 297 --> 232, 22 --> 22, 170 --> 170, 60 --> 60, 87 --> 87, 15 --> 15, 961 --> 767, 747 --> 747 )
[LOG] Average clause size reduction: 52.5598 --> 5.68276 (96.9 --> 2.7, 93.7857 --> 1.64286, 85.7143 --> 1.57143, 94.875 --> 13.0417, 95.2 --> 13.4, 87.3 --> 1.2, 88 --> 1.5, 86.3636 --> 1.36364, 86.1667 --> 1.58333, 86.3571 --> 1.85714, 81.7778 --> 1.88889, 85.9444 --> 4.05556, 81 --> 1.6, 83.0667 --> 3.53333, 80 --> 2.63636, 79.75 --> 3.16667, 85.7337 --> 10.031, 77.9167 --> 2.16667, 82.25 --> 3.54167, 80.4848 --> 3, 80.4528 --> 3.32075, 72 --> 2.11111, 79.6624 --> 5.83966, 78.406 --> 5.61654, 1.76923 --> 1.76923, 1 --> 1, 1.83333 --> 1.83333, 13.6087 --> 13.6087, 13.4062 --> 11.3438, 1.33333 --> 1.33333, 1.63636 --> 1.63636, 1.5 --> 1.5, 1.72727 --> 1.72727, 2 --> 2, 2.125 --> 2.125, 2.84615 --> 2.76923, 1.77778 --> 1.77778, 3.46154 --> 3.46154, 2.44444 --> 2.44444, 2.8 --> 2.8, 4.86885 --> 3.80328, 2.2 --> 2.2, 3.61702 --> 3.61702, 2.6087 --> 2.6087, 2.55882 --> 2.55882, 2.14286 --> 2.14286, 5.19459 --> 4.14595, 5.65909 --> 5.65909 )
[LOG] Overall execution time: 273.15 sec CPU time.
[LOG] Overall execution time: 273 sec real time.
Synthesis time: 273.61 sec (Real time) / 272.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.46 sec (Real time) / 28.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2437 20 58 1 2335
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 60 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 95 (8, 18, 6, 2, 14, 6, 7, 10, 5, 1, 13, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1607 --> 189 (238 --> 13, 561 --> 41, 160 --> 9, 31 --> 0, 390 --> 35, 145 --> 9, 13 --> 13, 16 --> 16, 9 --> 9, 0 --> 0, 35 --> 35, 9 --> 9 )
[LOG] Average clause size reduction: 16.9158 --> 1.98947 (29.75 --> 1.625, 31.1667 --> 2.27778, 26.6667 --> 1.5, 15.5 --> 0, 27.8571 --> 2.5, 24.1667 --> 1.5, 1.85714 --> 1.85714, 1.6 --> 1.6, 1.8 --> 1.8, 0 --> 0, 2.69231 --> 2.69231, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 235 5 23 1 202
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 161 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.21/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 150 (11, 11, 8, 5, 6, 35, 6, 6, 9, 5, 4, 5, 34, 5 )
[LOG] Total clause computation time: 0.09/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.12/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2831 --> 355 (390 --> 35, 380 --> 23, 259 --> 13, 144 --> 6, 175 --> 7, 1156 --> 101, 165 --> 9, 14 --> 13, 17 --> 17, 8 --> 8, 6 --> 6, 7 --> 7, 101 --> 101, 9 --> 9 )
[LOG] Average clause size reduction: 18.8733 --> 2.36667 (35.4545 --> 3.18182, 34.5455 --> 2.09091, 32.375 --> 1.625, 28.8 --> 1.2, 29.1667 --> 1.16667, 33.0286 --> 2.88571, 27.5 --> 1.5, 2.33333 --> 2.16667, 1.88889 --> 1.88889, 1.6 --> 1.6, 1.5 --> 1.5, 1.4 --> 1.4, 2.97059 --> 2.97059, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 311 6 26 1 272
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.72 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 178 AND gates.
[LOG] Size after ABC: 115 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.66/1 sec (0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.06/0 sec, 0.06/0 sec, 0/0 sec, 0.06/1 sec, 0.03/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 177 (12, 15, 9, 6, 7, 15, 6, 28, 5, 6, 10, 7, 5, 6, 8, 4, 24, 4 )
[LOG] Total clause computation time: 0.17/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.48/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 4115 --> 497 (506 --> 49, 630 --> 48, 352 --> 21, 215 --> 10, 252 --> 10, 574 --> 75, 200 --> 13, 1053 --> 86, 152 --> 7, 16 --> 14, 23 --> 23, 11 --> 11, 10 --> 10, 10 --> 10, 22 --> 21, 10 --> 10, 72 --> 72, 7 --> 7 )
[LOG] Average clause size reduction: 23.2486 --> 2.80791 (42.1667 --> 4.08333, 42 --> 3.2, 39.1111 --> 2.33333, 35.8333 --> 1.66667, 36 --> 1.42857, 38.2667 --> 5, 33.3333 --> 2.16667, 37.6071 --> 3.07143, 30.4 --> 1.4, 2.66667 --> 2.33333, 2.3 --> 2.3, 1.57143 --> 1.57143, 2 --> 2, 1.66667 --> 1.66667, 2.75 --> 2.625, 2.5 --> 2.5, 3 --> 3, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.72 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 369 7 30 1 324
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 220 new AND gates.
[LOG] Size before ABC: 364 AND gates.
[LOG] Size after ABC: 220 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.98/1 sec (0.01/0 sec, 0.01/0 sec, 0.05/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.05/0 sec, 0.14/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/1 sec, 0.05/0 sec, 0.03/0 sec, 0.07/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 340 (9, 11, 27, 7, 6, 10, 8, 17, 68, 33, 7, 7, 26, 6, 5, 8, 7, 7, 41, 30 )
[LOG] Total clause computation time: 0.23/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.75/1 sec (0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 8737 --> 1063 (408 --> 17, 500 --> 29, 1274 --> 71, 288 --> 10, 235 --> 8, 414 --> 19, 315 --> 16, 704 --> 86, 2881 --> 355, 1344 --> 88, 12 --> 12, 18 --> 18, 71 --> 70, 10 --> 10, 8 --> 8, 15 --> 15, 16 --> 16, 17 --> 17, 127 --> 118, 80 --> 80 )
[LOG] Average clause size reduction: 25.6971 --> 3.12647 (45.3333 --> 1.88889, 45.4545 --> 2.63636, 47.1852 --> 2.62963, 41.1429 --> 1.42857, 39.1667 --> 1.33333, 41.4 --> 1.9, 39.375 --> 2, 41.4118 --> 5.05882, 42.3676 --> 5.22059, 40.7273 --> 2.66667, 1.71429 --> 1.71429, 2.57143 --> 2.57143, 2.73077 --> 2.69231, 1.66667 --> 1.66667, 1.6 --> 1.6, 1.875 --> 1.875, 2.28571 --> 2.28571, 2.42857 --> 2.42857, 3.09756 --> 2.87805, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 1.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.26 sec (Real time) / 1.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.76 sec (Real time) / 0.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 516 8 33 1 465
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.86 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1133 new AND gates.
[LOG] Size before ABC: 2360 AND gates.
[LOG] Size after ABC: 1132 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.76/5 sec (0.01/0 sec, 0.02/0 sec, 0.09/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.06/0 sec, 0.07/0 sec, 1.33/2 sec, 0.45/0 sec, 0.24/0 sec, 0.21/1 sec, 0.17/0 sec, 0.17/0 sec, 0.07/0 sec, 0.1/0 sec, 0.09/0 sec, 0.1/0 sec, 0.14/0 sec, 0.12/0 sec, 0.94/1 sec, 0.14/1 sec, 0.16/0 sec )
[LOG] Nr of iterations: 994 (8, 14, 42, 11, 9, 10, 10, 8, 14, 335, 38, 26, 7, 9, 36, 8, 7, 8, 7, 7, 10, 308, 37, 25 )
[LOG] Total clause computation time: 0.77/2 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 3.98/3 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.06/0.06 sec, 1.16/1.16 sec, 0.43/0.43 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.84/0.84 sec, 0.07/0.07 sec, 0.12/0.12 sec )
[LOG] Total clause size reduction: 29023 --> 6131 (406 --> 12, 741 --> 44, 2296 --> 127, 550 --> 20, 432 --> 16, 477 --> 19, 468 --> 18, 357 --> 18, 650 --> 51, 16366 --> 3260, 1776 --> 101, 1175 --> 85, 12 --> 12, 25 --> 25, 102 --> 99, 14 --> 13, 13 --> 13, 16 --> 16, 13 --> 13, 18 --> 18, 26 --> 26, 2904 --> 1939, 101 --> 101, 85 --> 85 )
[LOG] Average clause size reduction: 29.1982 --> 6.16801 (50.75 --> 1.5, 52.9286 --> 3.14286, 54.6667 --> 3.02381, 50 --> 1.81818, 48 --> 1.77778, 47.7 --> 1.9, 46.8 --> 1.8, 44.625 --> 2.25, 46.4286 --> 3.64286, 48.8537 --> 9.73134, 46.7368 --> 2.65789, 45.1923 --> 3.26923, 1.71429 --> 1.71429, 2.77778 --> 2.77778, 2.83333 --> 2.75, 1.75 --> 1.625, 1.85714 --> 1.85714, 2 --> 2, 1.85714 --> 1.85714, 2.57143 --> 2.57143, 2.6 --> 2.6, 9.42857 --> 6.29545, 2.72973 --> 2.72973, 3.4 --> 3.4 )
[LOG] Overall execution time: 4.86 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.28 sec (Real time) / 5.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.37 sec (Real time) / 3.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1472 9 37 1 1415
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 17.76 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2349 new AND gates.
[LOG] Size before ABC: 5126 AND gates.
[LOG] Size after ABC: 2349 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.56/18 sec (0.02/0 sec, 0.01/0 sec, 0.14/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.04/0 sec, 0.14/0 sec, 0.1/0 sec, 1.95/2 sec, 4.99/5 sec, 0.82/1 sec, 0.78/0 sec, 0.59/1 sec, 0.59/1 sec, 0.42/0 sec, 0.37/0 sec, 0.3/1 sec, 0.28/0 sec, 0.3/0 sec, 0.44/1 sec, 0.32/0 sec, 0.59/1 sec, 3.82/3 sec, 0.39/1 sec )
[LOG] Nr of iterations: 2084 (9, 11, 44, 9, 7, 8, 9, 12, 12, 12, 307, 717, 34, 8, 8, 34, 7, 5, 7, 8, 9, 9, 9, 74, 698, 17 )
[LOG] Total clause computation time: 2.81/4 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.31/0.31 sec, 0.53/0.53 sec, 0.24/0.24 sec, 0.09/0.09 sec, 0.29/0.29 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.52/0.52 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 14.67/14 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.08/0.08 sec, 1.64/1.64 sec, 4.45/4.45 sec, 0.58/0.58 sec, 0.69/0.69 sec, 0.3/0.3 sec, 0.52/0.52 sec, 0.38/0.38 sec, 0.36/0.36 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.28/0.28 sec, 0.29/0.29 sec, 0.23/0.23 sec, 0.44/0.44 sec, 3.24/3.24 sec, 0.3/0.3 sec )
[LOG] Total clause size reduction: 70569 --> 16411 (504 --> 14, 620 --> 35, 2623 --> 138, 480 --> 16, 354 --> 13, 406 --> 12, 456 --> 15, 616 --> 27, 605 --> 54, 594 --> 43, 16218 --> 2928, 37232 --> 7840, 1683 --> 150, 14 --> 14, 24 --> 24, 95 --> 93, 12 --> 12, 9 --> 8, 12 --> 12, 15 --> 15, 16 --> 16, 33 --> 33, 25 --> 25, 324 --> 269, 7552 --> 4558, 47 --> 47 )
[LOG] Average clause size reduction: 33.8623 --> 7.87476 (56 --> 1.55556, 56.3636 --> 3.18182, 59.6136 --> 3.13636, 53.3333 --> 1.77778, 50.5714 --> 1.85714, 50.75 --> 1.5, 50.6667 --> 1.66667, 51.3333 --> 2.25, 50.4167 --> 4.5, 49.5 --> 3.58333, 52.8274 --> 9.53746, 51.9275 --> 10.9344, 49.5 --> 4.41176, 1.75 --> 1.75, 3 --> 3, 2.79412 --> 2.73529, 1.71429 --> 1.71429, 1.8 --> 1.6, 1.71429 --> 1.71429, 1.875 --> 1.875, 1.77778 --> 1.77778, 3.66667 --> 3.66667, 2.77778 --> 2.77778, 4.37838 --> 3.63514, 10.8195 --> 6.53009, 2.76471 --> 2.76471 )
[LOG] Overall execution time: 17.76 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.35 sec (Real time) / 18.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.27 sec (Real time) / 7.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2734 10 40 1 2671
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 50.49 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 6447 new AND gates.
[LOG] Size before ABC: 15019 AND gates.
[LOG] Size after ABC: 6447 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 50.27/50 sec (0.02/0 sec, 0.02/0 sec, 0.14/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.15/0 sec, 0.05/0 sec, 0.15/1 sec, 5.01/5 sec, 9.24/9 sec, 1.94/2 sec, 1.36/1 sec, 0.9/1 sec, 0.98/1 sec, 0.63/1 sec, 0.55/0 sec, 0.56/1 sec, 0.65/0 sec, 0.56/1 sec, 0.73/1 sec, 0.69/0 sec, 0.68/1 sec, 8.97/9 sec, 15/15 sec, 1.14/1 sec )
[LOG] Nr of iterations: 3536 (6, 19, 47, 7, 8, 8, 8, 8, 15, 8, 21, 973, 664, 39, 5, 11, 37, 6, 7, 7, 6, 5, 8, 6, 11, 923, 649, 24 )
[LOG] Total clause computation time: 8.13/5 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0.02/0.02 sec, 0.54/0.54 sec, 1.48/1.48 sec, 0.95/0.95 sec, 0.22/0.22 sec, 0.41/0.41 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.15/0.15 sec, 0.21/0.21 sec, 1.05/1.05 sec, 1.74/1.74 sec, 0.6/0.6 sec )
[LOG] Total clause minimization time: 41.99/45 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.13/0.13 sec, 4.44/4.44 sec, 7.75/7.75 sec, 0.99/0.99 sec, 1.14/1.14 sec, 0.49/0.49 sec, 0.89/0.89 sec, 0.6/0.6 sec, 0.49/0.49 sec, 0.5/0.5 sec, 0.54/0.54 sec, 0.47/0.47 sec, 0.54/0.54 sec, 0.54/0.54 sec, 0.47/0.47 sec, 7.88/7.88 sec, 13.19/13.19 sec, 0.54/0.54 sec )
[LOG] Total clause size reduction: 122897 --> 35604 (340 --> 8, 1206 --> 74, 3036 --> 150, 390 --> 11, 448 --> 13, 441 --> 13, 434 --> 22, 427 --> 16, 840 --> 94, 413 --> 14, 1160 --> 140, 55404 --> 12300, 37128 --> 7533, 2090 --> 197, 8 --> 8, 32 --> 32, 104 --> 102, 11 --> 11, 13 --> 13, 13 --> 13, 10 --> 10, 9 --> 9, 28 --> 28, 10 --> 10, 39 --> 39, 11466 --> 8424, 7306 --> 6229, 91 --> 91 )
[LOG] Average clause size reduction: 34.7559 --> 10.069 (56.6667 --> 1.33333, 63.4737 --> 3.89474, 64.5957 --> 3.19149, 55.7143 --> 1.57143, 56 --> 1.625, 55.125 --> 1.625, 54.25 --> 2.75, 53.375 --> 2, 56 --> 6.26667, 51.625 --> 1.75, 55.2381 --> 6.66667, 56.9414 --> 12.6413, 55.9157 --> 11.3449, 53.5897 --> 5.05128, 1.6 --> 1.6, 2.90909 --> 2.90909, 2.81081 --> 2.75676, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.85714 --> 1.85714, 1.66667 --> 1.66667, 1.8 --> 1.8, 3.5 --> 3.5, 1.66667 --> 1.66667, 3.54545 --> 3.54545, 12.4225 --> 9.12676, 11.2573 --> 9.59784, 3.79167 --> 3.79167 )
[LOG] Overall execution time: 50.5 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 51.95 sec (Real time) / 51.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.70 sec (Real time) / 1.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 32.52 sec (Real time) / 32.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 6873 11 43 1 6805
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 11.45 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 683 new AND gates.
[LOG] Size before ABC: 1192 AND gates.
[LOG] Size after ABC: 683 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.17/12 sec (0.02/0 sec, 0.02/0 sec, 0.22/1 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.15/0 sec, 0.08/0 sec, 0.19/0 sec, 0.07/0 sec, 3.1/3 sec, 1.49/2 sec, 0.91/1 sec, 0.7/0 sec, 0.35/1 sec, 0.44/0 sec, 0.15/0 sec, 0.22/1 sec, 0.21/0 sec, 0.24/0 sec, 0.14/0 sec, 0.3/1 sec, 0.34/0 sec, 0.26/0 sec, 0.18/0 sec, 0.43/1 sec, 0.44/0 sec, 0.36/1 sec )
[LOG] Nr of iterations: 1290 (7, 14, 77, 6, 7, 6, 8, 7, 13, 6, 18, 7, 497, 139, 96, 6, 8, 61, 5, 5, 5, 6, 6, 7, 5, 10, 6, 89, 99, 64 )
[LOG] Total clause computation time: 1.88/3 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.23/0.23 sec, 0.49/0.49 sec, 0.23/0.23 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 9.27/9 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.2/0.2 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.16/0.16 sec, 0.07/0.07 sec, 2.86/2.86 sec, 1/1 sec, 0.68/0.68 sec, 0.62/0.62 sec, 0.24/0.24 sec, 0.38/0.38 sec, 0.15/0.15 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.3/0.3 sec, 0.19/0.19 sec, 0.15/0.15 sec, 0.37/0.37 sec, 0.37/0.37 sec, 0.23/0.23 sec )
[LOG] Total clause size reduction: 56787 --> 8727 (438 --> 10, 936 --> 54, 5396 --> 275, 350 --> 7, 414 --> 10, 340 --> 8, 469 --> 12, 396 --> 10, 780 --> 92, 320 --> 7, 1071 --> 112, 372 --> 11, 30256 --> 5792, 8280 --> 685, 5605 --> 450, 10 --> 10, 23 --> 23, 200 --> 195, 7 --> 7, 6 --> 6, 8 --> 8, 8 --> 8, 10 --> 10, 25 --> 25, 7 --> 7, 35 --> 35, 11 --> 11, 394 --> 320, 410 --> 317, 210 --> 210 )
[LOG] Average clause size reduction: 44.0209 --> 6.76512 (62.5714 --> 1.42857, 66.8571 --> 3.85714, 70.0779 --> 3.57143, 58.3333 --> 1.16667, 59.1429 --> 1.42857, 56.6667 --> 1.33333, 58.625 --> 1.5, 56.5714 --> 1.42857, 60 --> 7.07692, 53.3333 --> 1.16667, 59.5 --> 6.22222, 53.1429 --> 1.57143, 60.8773 --> 11.6539, 59.5683 --> 4.92806, 58.3854 --> 4.6875, 1.66667 --> 1.66667, 2.875 --> 2.875, 3.27869 --> 3.19672, 1.4 --> 1.4, 1.2 --> 1.2, 1.6 --> 1.6, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 3.57143 --> 3.57143, 1.4 --> 1.4, 3.5 --> 3.5, 1.83333 --> 1.83333, 4.42697 --> 3.59551, 4.14141 --> 3.20202, 3.28125 --> 3.28125 )
[LOG] Overall execution time: 11.45 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.75 sec (Real time) / 11.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.51 sec (Real time) / 3.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1151 12 46 1 1078
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 39.67 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 2875 new AND gates.
[LOG] Size before ABC: 5934 AND gates.
[LOG] Size after ABC: 2875 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 39.21/39 sec (0.02/0 sec, 0.02/0 sec, 0.28/0 sec, 0.04/0 sec, 0.04/1 sec, 0.06/0 sec, 0.05/0 sec, 0.04/0 sec, 0.34/0 sec, 0.07/0 sec, 0.16/0 sec, 0.06/0 sec, 0.07/0 sec, 11.52/12 sec, 4.76/5 sec, 4.24/4 sec, 2.21/2 sec, 1.11/1 sec, 0.88/1 sec, 0.68/1 sec, 0.34/0 sec, 0.54/1 sec, 0.4/0 sec, 0.35/0 sec, 0.33/1 sec, 0.47/0 sec, 0.54/1 sec, 0.38/0 sec, 0.39/1 sec, 0.25/0 sec, 6.3/6 sec, 1.15/1 sec, 0.6/1 sec, 0.52/0 sec )
[LOG] Nr of iterations: 2775 (6, 15, 88, 8, 7, 13, 9, 7, 19, 7, 9, 9, 10, 1331, 172, 66, 36, 5, 13, 43, 7, 6, 8, 8, 6, 7, 6, 8, 8, 4, 623, 131, 60, 20 )
[LOG] Total clause computation time: 5.78/6 sec (0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.14/0.14 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 1.24/1.24 sec, 1.06/1.06 sec, 0.46/0.46 sec, 0.31/0.31 sec, 0.14/0.14 sec, 0.4/0.4 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0/0 sec, 0.06/0.06 sec, 0.8/0.8 sec, 0.26/0.26 sec, 0.15/0.15 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 33.3/33 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.25/0.25 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.2/0.2 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.07/0.07 sec, 10.24/10.24 sec, 3.69/3.69 sec, 3.78/3.78 sec, 1.9/1.9 sec, 0.97/0.97 sec, 0.48/0.48 sec, 0.61/0.61 sec, 0.3/0.3 sec, 0.51/0.51 sec, 0.34/0.34 sec, 0.31/0.31 sec, 0.32/0.32 sec, 0.33/0.33 sec, 0.51/0.51 sec, 0.27/0.27 sec, 0.39/0.39 sec, 0.19/0.19 sec, 5.44/5.44 sec, 0.89/0.89 sec, 0.45/0.45 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 130106 --> 27116 (400 --> 8, 1106 --> 54, 6786 --> 336, 539 --> 13, 456 --> 10, 900 --> 29, 592 --> 14, 438 --> 11, 1296 --> 170, 426 --> 10, 560 --> 28, 552 --> 14, 612 --> 40, 89110 --> 19049, 11286 --> 971, 4225 --> 230, 2240 --> 195, 8 --> 8, 45 --> 45, 123 --> 117, 13 --> 11, 10 --> 9, 15 --> 14, 14 --> 12, 11 --> 10, 27 --> 27, 10 --> 10, 28 --> 28, 14 --> 14, 7 --> 6, 7439 --> 4948, 586 --> 443, 179 --> 179, 53 --> 53 )
[LOG] Average clause size reduction: 46.885 --> 9.77153 (66.6667 --> 1.33333, 73.7333 --> 3.6, 77.1136 --> 3.81818, 67.375 --> 1.625, 65.1429 --> 1.42857, 69.2308 --> 2.23077, 65.7778 --> 1.55556, 62.5714 --> 1.57143, 68.2105 --> 8.94737, 60.8571 --> 1.42857, 62.2222 --> 3.11111, 61.3333 --> 1.55556, 61.2 --> 4, 66.9497 --> 14.3118, 65.6163 --> 5.64535, 64.0152 --> 3.48485, 62.2222 --> 5.41667, 1.6 --> 1.6, 3.46154 --> 3.46154, 2.86047 --> 2.72093, 1.85714 --> 1.57143, 1.66667 --> 1.5, 1.875 --> 1.75, 1.75 --> 1.5, 1.83333 --> 1.66667, 3.85714 --> 3.85714, 1.66667 --> 1.66667, 3.5 --> 3.5, 1.75 --> 1.75, 1.75 --> 1.5, 11.9406 --> 7.94222, 4.47328 --> 3.38168, 2.98333 --> 2.98333, 2.65 --> 2.65 )
[LOG] Overall execution time: 39.67 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.36 sec (Real time) / 40.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.09 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.68 sec (Real time) / 13.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 3398 13 50 1 3318
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 24.74 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 1392 new AND gates.
[LOG] Size before ABC: 2652 AND gates.
[LOG] Size after ABC: 1392 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.13/24 sec (0.44/0 sec, 0.13/0 sec, 0/0 sec, 0.16/0 sec, 0.1/0 sec, 0.07/0 sec, 0.05/0 sec, 0.07/1 sec, 0.07/0 sec, 6.73/6 sec, 0.07/0 sec, 0.18/1 sec, 0.08/0 sec, 0.27/0 sec, 0.13/0 sec, 2.78/3 sec, 3.99/4 sec, 1.14/1 sec, 0.95/1 sec, 0.39/0 sec, 0.39/1 sec, 0.35/0 sec, 0.28/0 sec, 0.35/1 sec, 0.27/0 sec, 0.31/0 sec, 0.3/1 sec, 0.23/0 sec, 0.16/0 sec, 0.17/0 sec, 0.18/0 sec, 0.16/1 sec, 0.14/0 sec, 2.34/2 sec, 0.39/0 sec, 0.31/1 sec )
[LOG] Nr of iterations: 1900 (16, 11, 6, 10, 11, 10, 11, 9, 8, 845, 8, 20, 9, 11, 15, 251, 183, 40, 9, 8, 5, 6, 9, 8, 10, 8, 7, 10, 7, 10, 6, 9, 12, 236, 31, 35 )
[LOG] Total clause computation time: 3.75/0 sec (0.07/0.07 sec, 0.05/0.05 sec, 0/0 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.48/0.48 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.39/0.39 sec, 0.44/0.44 sec, 0.28/0.28 sec, 0.34/0.34 sec, 0.28/0.28 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.4/0.4 sec, 0.1/0.1 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 20.33/24 sec (0.37/0.37 sec, 0.08/0.08 sec, 0/0 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.06/0.06 sec, 6.23/6.23 sec, 0.03/0.03 sec, 0.16/0.16 sec, 0.04/0.04 sec, 0.26/0.26 sec, 0.1/0.1 sec, 2.38/2.38 sec, 3.55/3.55 sec, 0.85/0.85 sec, 0.61/0.61 sec, 0.11/0.11 sec, 0.34/0.34 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.31/0.31 sec, 0.25/0.25 sec, 0.28/0.28 sec, 0.28/0.28 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.12/0.12 sec, 1.94/1.94 sec, 0.29/0.29 sec, 0.23/0.23 sec )
[LOG] Total clause size reduction: 110500 --> 20837 (1275 --> 53, 840 --> 22, 415 --> 9, 738 --> 72, 810 --> 55, 720 --> 37, 790 --> 17, 624 --> 14, 539 --> 12, 64144 --> 13694, 525 --> 14, 1406 --> 88, 584 --> 20, 720 --> 25, 994 --> 41, 17500 --> 2324, 12558 --> 1560, 2652 --> 128, 24 --> 24, 16 --> 16, 9 --> 9, 28 --> 28, 41 --> 41, 13 --> 13, 17 --> 17, 14 --> 14, 12 --> 12, 22 --> 22, 14 --> 14, 22 --> 22, 12 --> 12, 21 --> 21, 28 --> 28, 2156 --> 2156, 115 --> 101, 102 --> 102 )
[LOG] Average clause size reduction: 58.1579 --> 10.9668 (79.6875 --> 3.3125, 76.3636 --> 2, 69.1667 --> 1.5, 73.8 --> 7.2, 73.6364 --> 5, 72 --> 3.7, 71.8182 --> 1.54545, 69.3333 --> 1.55556, 67.375 --> 1.5, 75.9101 --> 16.2059, 65.625 --> 1.75, 70.3 --> 4.4, 64.8889 --> 2.22222, 65.4545 --> 2.27273, 66.2667 --> 2.73333, 69.7211 --> 9.25896, 68.623 --> 8.52459, 66.3 --> 3.2, 2.66667 --> 2.66667, 2 --> 2, 1.8 --> 1.8, 4.66667 --> 4.66667, 4.55556 --> 4.55556, 1.625 --> 1.625, 1.7 --> 1.7, 1.75 --> 1.75, 1.71429 --> 1.71429, 2.2 --> 2.2, 2 --> 2, 2.2 --> 2.2, 2 --> 2, 2.33333 --> 2.33333, 2.33333 --> 2.33333, 9.13559 --> 9.13559, 3.70968 --> 3.25806, 2.91429 --> 2.91429 )
[LOG] Overall execution time: 24.74 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.16 sec (Real time) / 24.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.36 sec (Real time) / 6.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1952 14 53 1 1867
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 14.74 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 999 new AND gates.
[LOG] Size before ABC: 1880 AND gates.
[LOG] Size after ABC: 999 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.95/14 sec (0.43/1 sec, 0.56/0 sec, 0.01/0 sec, 0.2/0 sec, 0.27/1 sec, 0.05/0 sec, 0.05/0 sec, 0.07/0 sec, 0.06/0 sec, 0.11/0 sec, 0.09/0 sec, 0.24/0 sec, 0.12/0 sec, 0.33/1 sec, 0.15/0 sec, 0.18/0 sec, 1.15/1 sec, 2.28/2 sec, 0.85/1 sec, 1.09/1 sec, 0.36/1 sec, 0.31/0 sec, 0.35/0 sec, 0.25/1 sec, 0.33/0 sec, 0.29/0 sec, 0.29/1 sec, 0.26/0 sec, 0.26/0 sec, 0.17/0 sec, 0.23/1 sec, 0.18/0 sec, 0.19/0 sec, 0.15/0 sec, 0.16/0 sec, 1.04/1 sec, 0.53/1 sec, 0.31/0 sec )
[LOG] Nr of iterations: 1003 (30, 11, 6, 8, 14, 9, 9, 12, 10, 15, 15, 29, 11, 37, 18, 15, 167, 138, 46, 24, 8, 5, 7, 10, 8, 8, 9, 8, 14, 12, 9, 7, 14, 7, 12, 146, 56, 39 )
[LOG] Total clause computation time: 3.14/4 sec (0.36/0.36 sec, 0.27/0.27 sec, 0/0 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.19/0.19 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.47/0.47 sec, 0.27/0.27 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.2/0.2 sec, 0.13/0.13 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 10.78/10 sec (0.07/0.07 sec, 0.29/0.29 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.23/0.23 sec, 0.11/0.11 sec, 0.28/0.28 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.95/0.95 sec, 2.07/2.07 sec, 0.68/0.68 sec, 0.62/0.62 sec, 0.09/0.09 sec, 0.25/0.25 sec, 0.29/0.29 sec, 0.17/0.17 sec, 0.29/0.29 sec, 0.26/0.26 sec, 0.27/0.27 sec, 0.25/0.25 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.23/0.23 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.84/0.84 sec, 0.4/0.4 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 46469 --> 5351 (2610 --> 131, 890 --> 22, 440 --> 9, 609 --> 30, 1118 --> 82, 680 --> 12, 672 --> 12, 913 --> 23, 738 --> 16, 1134 --> 40, 1120 --> 31, 2212 --> 188, 780 --> 26, 2772 --> 356, 1292 --> 103, 1050 --> 35, 12284 --> 1432, 10001 --> 759, 3240 --> 164, 79 --> 78, 16 --> 16, 9 --> 9, 30 --> 30, 38 --> 38, 12 --> 12, 12 --> 12, 15 --> 15, 13 --> 13, 40 --> 39, 23 --> 23, 19 --> 19, 13 --> 13, 41 --> 41, 15 --> 15, 27 --> 27, 1172 --> 1172, 213 --> 181, 127 --> 127 )
[LOG] Average clause size reduction: 46.33 --> 5.335 (87 --> 4.36667, 80.9091 --> 2, 73.3333 --> 1.5, 76.125 --> 3.75, 79.8571 --> 5.85714, 75.5556 --> 1.33333, 74.6667 --> 1.33333, 76.0833 --> 1.91667, 73.8 --> 1.6, 75.6 --> 2.66667, 74.6667 --> 2.06667, 76.2759 --> 6.48276, 70.9091 --> 2.36364, 74.9189 --> 9.62162, 71.7778 --> 5.72222, 70 --> 2.33333, 73.5569 --> 8.57485, 72.471 --> 5.5, 70.4348 --> 3.56522, 3.29167 --> 3.25, 2 --> 2, 1.8 --> 1.8, 4.28571 --> 4.28571, 3.8 --> 3.8, 1.5 --> 1.5, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.625 --> 1.625, 2.85714 --> 2.78571, 1.91667 --> 1.91667, 2.11111 --> 2.11111, 1.85714 --> 1.85714, 2.92857 --> 2.92857, 2.14286 --> 2.14286, 2.25 --> 2.25, 8.0274 --> 8.0274, 3.80357 --> 3.23214, 3.25641 --> 3.25641 )
[LOG] Overall execution time: 14.74 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.10 sec (Real time) / 14.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.38 sec (Real time) / 5.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1599 15 56 1 1509
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 29.94 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 1373 new AND gates.
[LOG] Size before ABC: 2738 AND gates.
[LOG] Size after ABC: 1373 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.24/29 sec (0.09/0 sec, 0.49/1 sec, 0.01/0 sec, 0.32/0 sec, 0.25/0 sec, 0.12/0 sec, 0.06/0 sec, 0.1/0 sec, 0.08/1 sec, 0.18/0 sec, 0.08/0 sec, 0.13/0 sec, 0.09/0 sec, 0.11/0 sec, 0.18/0 sec, 0.95/1 sec, 3.68/4 sec, 0.46/0 sec, 4.84/5 sec, 3.73/4 sec, 1.65/2 sec, 0.7/0 sec, 0.53/1 sec, 0.69/1 sec, 0.56/0 sec, 0.78/1 sec, 0.51/0 sec, 0.43/1 sec, 0.5/0 sec, 0.45/1 sec, 0.31/0 sec, 0.36/0 sec, 0.35/1 sec, 0.42/0 sec, 0.28/1 sec, 0.33/0 sec, 1.8/2 sec, 0.81/0 sec, 0.45/1 sec, 1.38/1 sec )
[LOG] Nr of iterations: 1816 (24, 11, 5, 11, 11, 9, 8, 8, 9, 8, 11, 13, 11, 12, 20, 103, 478, 55, 204, 168, 18, 8, 4, 7, 9, 7, 7, 7, 7, 7, 8, 8, 10, 10, 9, 9, 250, 49, 36, 167 )
[LOG] Total clause computation time: 5.35/3 sec (0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.67/0.67 sec, 0.1/0.1 sec, 0.59/0.59 sec, 0.53/0.53 sec, 0.48/0.48 sec, 0.56/0.56 sec, 0.09/0.09 sec, 0.2/0.2 sec, 0.24/0.24 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.58/0.58 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.25/0.25 sec )
[LOG] Total clause minimization time: 23.83/26 sec (0.09/0.09 sec, 0.42/0.42 sec, 0/0 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.85/0.85 sec, 3/3 sec, 0.35/0.35 sec, 4.24/4.24 sec, 3.2/3.2 sec, 1.17/1.17 sec, 0.14/0.14 sec, 0.44/0.44 sec, 0.49/0.49 sec, 0.32/0.32 sec, 0.76/0.76 sec, 0.49/0.49 sec, 0.42/0.42 sec, 0.47/0.47 sec, 0.42/0.42 sec, 0.28/0.28 sec, 0.32/0.32 sec, 0.34/0.34 sec, 0.41/0.41 sec, 0.26/0.26 sec, 0.3/0.3 sec, 1.2/1.2 sec, 0.71/0.71 sec, 0.33/0.33 sec, 1.13/1.13 sec )
[LOG] Total clause size reduction: 94928 --> 12213 (2185 --> 74, 940 --> 22, 372 --> 7, 920 --> 85, 910 --> 52, 720 --> 13, 623 --> 11, 616 --> 10, 696 --> 14, 602 --> 12, 850 --> 23, 1008 --> 32, 830 --> 19, 902 --> 24, 1539 --> 65, 8160 --> 1502, 37683 --> 4359, 4212 --> 210, 15631 --> 1929, 12692 --> 1012, 50 --> 50, 16 --> 16, 7 --> 7, 33 --> 33, 37 --> 37, 10 --> 10, 11 --> 11, 10 --> 10, 11 --> 11, 12 --> 12, 15 --> 15, 15 --> 15, 19 --> 19, 21 --> 21, 19 --> 19, 19 --> 19, 1212 --> 1142, 168 --> 154, 140 --> 125, 1012 --> 1012 )
[LOG] Average clause size reduction: 52.2731 --> 6.72522 (91.0417 --> 3.08333, 85.4545 --> 2, 74.4 --> 1.4, 83.6364 --> 7.72727, 82.7273 --> 4.72727, 80 --> 1.44444, 77.875 --> 1.375, 77 --> 1.25, 77.3333 --> 1.55556, 75.25 --> 1.5, 77.2727 --> 2.09091, 77.5385 --> 2.46154, 75.4545 --> 1.72727, 75.1667 --> 2, 76.95 --> 3.25, 79.2233 --> 14.5825, 78.8347 --> 9.11925, 76.5818 --> 3.81818, 76.6225 --> 9.45588, 75.5476 --> 6.02381, 2.77778 --> 2.77778, 2 --> 2, 1.75 --> 1.75, 4.71429 --> 4.71429, 4.11111 --> 4.11111, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1.71429 --> 1.71429, 1.875 --> 1.875, 1.875 --> 1.875, 1.9 --> 1.9, 2.1 --> 2.1, 2.11111 --> 2.11111, 2.11111 --> 2.11111, 4.848 --> 4.568, 3.42857 --> 3.14286, 3.88889 --> 3.47222, 6.05988 --> 6.05988 )
[LOG] Overall execution time: 29.95 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 30.39 sec (Real time) / 30.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.59 sec (Real time) / 7.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2015 16 59 1 1920
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 103.59 sec CPU time.
[LOG] Relation determinization time: 104 sec real time.
[LOG] Final circuit size: 2249 new AND gates.
[LOG] Size before ABC: 4739 AND gates.
[LOG] Size after ABC: 2249 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 102.64/102 sec (0.08/0 sec, 0.03/0 sec, 0.01/0 sec, 0.21/0 sec, 0.18/0 sec, 0.14/0 sec, 0.13/1 sec, 0.16/0 sec, 0.1/0 sec, 0.16/0 sec, 0.09/0 sec, 0.1/0 sec, 0.07/0 sec, 0.16/0 sec, 2.45/3 sec, 0.58/0 sec, 12.58/13 sec, 19.59/20 sec, 2.26/2 sec, 18.39/18 sec, 10.48/11 sec, 2.87/3 sec, 1.06/1 sec, 0.99/1 sec, 1.12/1 sec, 0.72/1 sec, 0.94/0 sec, 0.9/1 sec, 1.2/2 sec, 0.77/0 sec, 0.96/1 sec, 0.85/1 sec, 0.78/1 sec, 1.09/1 sec, 0.56/1 sec, 0.55/0 sec, 1.07/1 sec, 9.66/10 sec, 2.22/2 sec, 1.63/2 sec, 1.7/1 sec, 3.05/3 sec )
[LOG] Nr of iterations: 4290 (25, 14, 6, 8, 9, 11, 8, 9, 8, 9, 9, 14, 10, 22, 244, 52, 1145, 997, 95, 329, 173, 14, 9, 5, 7, 8, 10, 7, 7, 7, 8, 7, 9, 9, 14, 9, 8, 566, 106, 70, 67, 146 )
[LOG] Total clause computation time: 14.19/15 sec (0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.18/0.18 sec, 0.03/0.03 sec, 1.43/1.43 sec, 1.61/1.61 sec, 0.4/0.4 sec, 1.91/1.91 sec, 1.67/1.67 sec, 1.25/1.25 sec, 0.46/0.46 sec, 0.14/0.14 sec, 0.43/0.43 sec, 0.2/0.2 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.06/0.06 sec, 2.27/2.27 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.43/0.43 sec, 0.55/0.55 sec )
[LOG] Total clause minimization time: 88.25/87 sec (0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.13/0.13 sec, 2.26/2.26 sec, 0.55/0.55 sec, 11.12/11.12 sec, 17.93/17.93 sec, 1.86/1.86 sec, 16.47/16.47 sec, 8.8/8.8 sec, 1.62/1.62 sec, 0.6/0.6 sec, 0.85/0.85 sec, 0.69/0.69 sec, 0.52/0.52 sec, 0.89/0.89 sec, 0.86/0.86 sec, 1.16/1.16 sec, 0.74/0.74 sec, 0.91/0.91 sec, 0.82/0.82 sec, 0.73/0.73 sec, 1.04/1.04 sec, 0.52/0.52 sec, 0.51/0.51 sec, 1.01/1.01 sec, 7.32/7.32 sec, 2.01/2.01 sec, 1.42/1.42 sec, 1.27/1.27 sec, 2.49/2.49 sec )
[LOG] Total clause size reduction: 271276 --> 43286 (2400 --> 98, 1287 --> 42, 490 --> 9, 679 --> 35, 768 --> 36, 950 --> 15, 658 --> 11, 744 --> 28, 644 --> 11, 728 --> 14, 720 --> 16, 1157 --> 35, 792 --> 17, 1827 --> 60, 20898 --> 3971, 4335 --> 623, 96096 --> 12878, 82668 --> 15560, 7708 --> 669, 26568 --> 3438, 13760 --> 981, 37 --> 37, 19 --> 19, 9 --> 9, 35 --> 35, 36 --> 36, 15 --> 15, 11 --> 11, 10 --> 10, 11 --> 11, 14 --> 14, 12 --> 12, 17 --> 17, 17 --> 17, 32 --> 32, 19 --> 19, 17 --> 17, 3334 --> 2773, 424 --> 379, 248 --> 247, 286 --> 233, 796 --> 796 )
[LOG] Average clause size reduction: 63.2345 --> 10.09 (96 --> 3.92, 91.9286 --> 3, 81.6667 --> 1.5, 84.875 --> 4.375, 85.3333 --> 4, 86.3636 --> 1.36364, 82.25 --> 1.375, 82.6667 --> 3.11111, 80.5 --> 1.375, 80.8889 --> 1.55556, 80 --> 1.77778, 82.6429 --> 2.5, 79.2 --> 1.7, 83.0455 --> 2.72727, 85.6475 --> 16.2746, 83.3654 --> 11.9808, 83.9266 --> 11.2472, 82.9168 --> 15.6068, 81.1368 --> 7.04211, 80.7538 --> 10.4498, 79.5376 --> 5.67052, 2.64286 --> 2.64286, 2.11111 --> 2.11111, 1.8 --> 1.8, 5 --> 5, 4.5 --> 4.5, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1.75 --> 1.75, 1.71429 --> 1.71429, 1.88889 --> 1.88889, 1.88889 --> 1.88889, 2.28571 --> 2.28571, 2.11111 --> 2.11111, 2.125 --> 2.125, 5.89046 --> 4.89929, 4 --> 3.57547, 3.54286 --> 3.52857, 4.26866 --> 3.47761, 5.45205 --> 5.45205 )
[LOG] Overall execution time: 103.59 sec CPU time.
[LOG] Overall execution time: 104 sec real time.
Synthesis time: 104.20 sec (Real time) / 103.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.69 sec (Real time) / 12.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2931 17 62 1 2831
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 91.44 sec CPU time.
[LOG] Relation determinization time: 92 sec real time.
[LOG] Final circuit size: 1547 new AND gates.
[LOG] Size before ABC: 3037 AND gates.
[LOG] Size after ABC: 1547 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 90.09/90 sec (0.09/0 sec, 0.04/0 sec, 0.01/0 sec, 0.42/1 sec, 0.34/0 sec, 0.12/0 sec, 0.14/0 sec, 0.13/0 sec, 0.12/1 sec, 0.19/0 sec, 0.12/0 sec, 0.17/0 sec, 0.16/0 sec, 0.15/0 sec, 0.21/1 sec, 0.15/0 sec, 5.24/5 sec, 15.5/15 sec, 1.26/2 sec, 3.94/4 sec, 19.26/19 sec, 11.46/11 sec, 4.34/5 sec, 1.87/2 sec, 2.05/2 sec, 1.61/1 sec, 0.96/1 sec, 1.03/1 sec, 1.67/2 sec, 1.04/1 sec, 0.67/1 sec, 0.67/0 sec, 1/1 sec, 0.7/1 sec, 0.46/0 sec, 0.62/1 sec, 0.34/0 sec, 1.25/2 sec, 2.64/2 sec, 1.15/1 sec, 1.35/2 sec, 0.58/0 sec, 2.84/3 sec, 2.03/2 sec )
[LOG] Nr of iterations: 3544 (21, 18, 6, 11, 11, 11, 8, 8, 9, 11, 16, 12, 11, 15, 17, 13, 549, 941, 102, 155, 606, 132, 11, 12, 5, 9, 9, 9, 7, 7, 8, 10, 12, 9, 10, 14, 9, 12, 185, 32, 91, 14, 263, 123 )
[LOG] Total clause computation time: 12.41/12 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.28/0.28 sec, 0.2/0.2 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.63/0.63 sec, 1.21/1.21 sec, 0.27/0.27 sec, 0.38/0.38 sec, 2.3/2.3 sec, 1.54/1.54 sec, 1.26/1.26 sec, 0.49/0.49 sec, 0.3/0.3 sec, 0.5/0.5 sec, 0.27/0.27 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.81/0.81 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.65/0.65 sec, 0.38/0.38 sec )
[LOG] Total clause minimization time: 77.53/78 sec (0.08/0.08 sec, 0.03/0.03 sec, 0/0 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.18/0.18 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.12/0.12 sec, 4.59/4.59 sec, 14.24/14.24 sec, 0.99/0.99 sec, 3.56/3.56 sec, 16.93/16.93 sec, 9.92/9.92 sec, 3.08/3.08 sec, 1.38/1.38 sec, 1.75/1.75 sec, 1.11/1.11 sec, 0.69/0.69 sec, 0.97/0.97 sec, 1.62/1.62 sec, 1.01/1.01 sec, 0.62/0.62 sec, 0.64/0.64 sec, 0.94/0.94 sec, 0.66/0.66 sec, 0.42/0.42 sec, 0.53/0.53 sec, 0.32/0.32 sec, 1.19/1.19 sec, 1.82/1.82 sec, 1.1/1.1 sec, 1.21/1.21 sec, 0.57/0.57 sec, 2.16/2.16 sec, 1.64/1.64 sec )
[LOG] Total clause size reduction: 237206 --> 33867 (2100 --> 79, 1768 --> 42, 515 --> 9, 1020 --> 71, 1010 --> 60, 1000 --> 17, 693 --> 10, 686 --> 11, 776 --> 13, 960 --> 19, 1425 --> 37, 1034 --> 32, 930 --> 20, 1288 --> 30, 1456 --> 48, 1080 --> 31, 48772 --> 4652, 82720 --> 15840, 8787 --> 403, 13244 --> 2473, 51425 --> 6225, 11004 --> 708, 29 --> 29, 24 --> 24, 9 --> 9, 47 --> 44, 42 --> 42, 13 --> 12, 10 --> 10, 11 --> 10, 13 --> 13, 19 --> 18, 21 --> 21, 17 --> 16, 20 --> 20, 30 --> 29, 19 --> 19, 31 --> 30, 873 --> 581, 90 --> 88, 350 --> 349, 43 --> 42, 1158 --> 987, 644 --> 644 )
[LOG] Average clause size reduction: 66.9317 --> 9.55615 (100 --> 3.7619, 98.2222 --> 2.33333, 85.8333 --> 1.5, 92.7273 --> 6.45455, 91.8182 --> 5.45455, 90.9091 --> 1.54545, 86.625 --> 1.25, 85.75 --> 1.375, 86.2222 --> 1.44444, 87.2727 --> 1.72727, 89.0625 --> 2.3125, 86.1667 --> 2.66667, 84.5455 --> 1.81818, 85.8667 --> 2, 85.6471 --> 2.82353, 83.0769 --> 2.38462, 88.8379 --> 8.47359, 87.9065 --> 16.8332, 86.1471 --> 3.95098, 85.4452 --> 15.9548, 84.8597 --> 10.2723, 83.3636 --> 5.36364, 2.63636 --> 2.63636, 2 --> 2, 1.8 --> 1.8, 5.22222 --> 4.88889, 4.66667 --> 4.66667, 1.44444 --> 1.33333, 1.42857 --> 1.42857, 1.57143 --> 1.42857, 1.625 --> 1.625, 1.9 --> 1.8, 1.75 --> 1.75, 1.88889 --> 1.77778, 2 --> 2, 2.14286 --> 2.07143, 2.11111 --> 2.11111, 2.58333 --> 2.5, 4.71892 --> 3.14054, 2.8125 --> 2.75, 3.84615 --> 3.83516, 3.07143 --> 3, 4.40304 --> 3.75285, 5.23577 --> 5.23577 )
[LOG] Overall execution time: 91.44 sec CPU time.
[LOG] Overall execution time: 92 sec real time.
Synthesis time: 91.88 sec (Real time) / 91.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.26 sec (Real time) / 11.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2269 18 65 1 2164
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9998.24 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 1298.01 sec CPU time.
[LOG] Relation determinization time: 1298 sec real time.
[LOG] Final circuit size: 2073 new AND gates.
[LOG] Size before ABC: 4280 AND gates.
[LOG] Size after ABC: 2073 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1295.16/1295 sec (0.12/0 sec, 0.04/0 sec, 0.01/0 sec, 0.63/0 sec, 0.45/1 sec, 0.21/0 sec, 0.26/0 sec, 0.28/1 sec, 0.19/0 sec, 0.45/0 sec, 0.19/0 sec, 0.21/1 sec, 0.22/0 sec, 0.22/0 sec, 0.22/0 sec, 0.2/0 sec, 3.81/4 sec, 0.29/1 sec, 1.07/1 sec, 721.53/721 sec, 5.88/6 sec, 3.59/4 sec, 211.06/211 sec, 66.65/67 sec, 30.35/30 sec, 18.04/18 sec, 9.67/10 sec, 9.56/10 sec, 7.81/7 sec, 9.2/10 sec, 12.27/12 sec, 9.51/9 sec, 6.26/7 sec, 6.79/6 sec, 6.12/7 sec, 6.52/6 sec, 5.67/6 sec, 5.38/5 sec, 7.57/8 sec, 7.16/7 sec, 39.25/39 sec, 9.04/9 sec, 17.36/18 sec, 1.9/1 sec, 1.64/2 sec, 1.66/2 sec, 40.72/40 sec, 7.93/8 sec )
[LOG] Nr of iterations: 31638 (24, 15, 5, 8, 9, 9, 8, 8, 8, 11, 11, 10, 17, 20, 20, 13, 362, 19, 122, 28943, 20, 14, 710, 148, 14, 9, 4, 7, 8, 8, 7, 7, 7, 10, 10, 8, 10, 8, 7, 10, 243, 11, 121, 10, 11, 8, 474, 92 )
[LOG] Total clause computation time: 150.83/133 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.3/0.3 sec, 0.31/0.31 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.53/0.53 sec, 0.03/0.03 sec, 0.25/0.25 sec, 59.85/59.85 sec, 0.96/0.96 sec, 0.81/0.81 sec, 28.39/28.39 sec, 12.57/12.57 sec, 7.61/7.61 sec, 2.29/2.29 sec, 1.62/1.62 sec, 3.43/3.43 sec, 2.15/2.15 sec, 0.58/0.58 sec, 0.64/0.64 sec, 0.49/0.49 sec, 0.42/0.42 sec, 0.59/0.59 sec, 0.28/0.28 sec, 0.31/0.31 sec, 0.42/0.42 sec, 0.25/0.25 sec, 0.42/0.42 sec, 0.35/0.35 sec, 10.13/10.13 sec, 0.39/0.39 sec, 2.83/2.83 sec, 0.26/0.26 sec, 0.26/0.26 sec, 0.16/0.16 sec, 8.76/8.76 sec, 1.95/1.95 sec )
[LOG] Total clause minimization time: 1142.58/1161 sec (0.09/0.09 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.33/0.33 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.25/0.25 sec, 0.28/0.28 sec, 0.17/0.17 sec, 0.44/0.44 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.15/0.15 sec, 3.28/3.28 sec, 0.26/0.26 sec, 0.82/0.82 sec, 660.07/660.07 sec, 4.91/4.91 sec, 2.78/2.78 sec, 182.66/182.66 sec, 54.07/54.07 sec, 22.73/22.73 sec, 15.75/15.75 sec, 8.05/8.05 sec, 6.13/6.13 sec, 5.66/5.66 sec, 8.62/8.62 sec, 11.63/11.63 sec, 9.02/9.02 sec, 5.84/5.84 sec, 6.2/6.2 sec, 5.84/5.84 sec, 6.21/6.21 sec, 5.25/5.25 sec, 5.13/5.13 sec, 7.15/7.15 sec, 6.81/6.81 sec, 29.12/29.12 sec, 8.65/8.65 sec, 14.53/14.53 sec, 1.59/1.59 sec, 1.38/1.38 sec, 1.5/1.5 sec, 31.91/31.91 sec, 5.98/5.98 sec )
[LOG] Total clause size reduction: 2934639 --> 647569 (2645 --> 81, 1596 --> 36, 452 --> 7, 784 --> 41, 888 --> 42, 880 --> 9, 763 --> 9, 756 --> 9, 749 --> 10, 1060 --> 18, 1050 --> 16, 936 --> 16, 1648 --> 46, 1938 --> 93, 1919 --> 75, 1200 --> 30, 35739 --> 3065, 1764 --> 103, 11737 --> 493, 2778432 --> 632718, 1805 --> 108, 1222 --> 38, 65937 --> 5425, 13524 --> 801, 25 --> 25, 9 --> 9, 7 --> 7, 41 --> 41, 42 --> 42, 9 --> 9, 9 --> 9, 9 --> 9, 10 --> 10, 18 --> 18, 16 --> 16, 13 --> 13, 19 --> 19, 14 --> 14, 12 --> 12, 22 --> 22, 1536 --> 1284, 24 --> 24, 493 --> 493, 24 --> 24, 26 --> 26, 18 --> 18, 2521 --> 1838, 298 --> 298 )
[LOG] Average clause size reduction: 92.7568 --> 20.4681 (110.208 --> 3.375, 106.4 --> 2.4, 90.4 --> 1.4, 98 --> 5.125, 98.6667 --> 4.66667, 97.7778 --> 1, 95.375 --> 1.125, 94.5 --> 1.125, 93.625 --> 1.25, 96.3636 --> 1.63636, 95.4545 --> 1.45455, 93.6 --> 1.6, 96.9412 --> 2.70588, 96.9 --> 4.65, 95.95 --> 3.75, 92.3077 --> 2.30769, 98.7265 --> 8.46685, 92.8421 --> 5.42105, 96.2049 --> 4.04098, 95.9967 --> 21.8608, 90.25 --> 5.4, 87.2857 --> 2.71429, 92.869 --> 7.64085, 91.3784 --> 5.41216, 1.78571 --> 1.78571, 1 --> 1, 1.75 --> 1.75, 5.85714 --> 5.85714, 5.25 --> 5.25, 1.125 --> 1.125, 1.28571 --> 1.28571, 1.28571 --> 1.28571, 1.42857 --> 1.42857, 1.8 --> 1.8, 1.6 --> 1.6, 1.625 --> 1.625, 1.9 --> 1.9, 1.75 --> 1.75, 1.71429 --> 1.71429, 2.2 --> 2.2, 6.32099 --> 5.28395, 2.18182 --> 2.18182, 4.07438 --> 4.07438, 2.4 --> 2.4, 2.36364 --> 2.36364, 2.25 --> 2.25, 5.31857 --> 3.87764, 3.23913 --> 3.23913 )
[LOG] Overall execution time: 1298.01 sec CPU time.
[LOG] Overall execution time: 1298 sec real time.
Synthesis time: 1298.59 sec (Real time) / 1297.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.61 sec (Real time) / 14.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2875 20 71 1 2760
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 53 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 90 (8, 15, 5, 2, 16, 6, 7, 8, 4, 1, 13, 5 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1531 --> 183 (238 --> 16, 462 --> 33, 128 --> 8, 31 --> 0, 450 --> 40, 145 --> 9, 16 --> 16, 12 --> 12, 8 --> 8, 0 --> 0, 32 --> 32, 9 --> 9 )
[LOG] Average clause size reduction: 17.0111 --> 2.03333 (29.75 --> 2, 30.8 --> 2.2, 25.6 --> 1.6, 15.5 --> 0, 28.125 --> 2.5, 24.1667 --> 1.5, 2.28571 --> 2.28571, 1.5 --> 1.5, 2 --> 2, 0 --> 0, 2.46154 --> 2.46154, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 225 5 23 1 192
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 112 new AND gates.
[LOG] Size before ABC: 174 AND gates.
[LOG] Size after ABC: 112 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.26/1 sec (0.02/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0/0 sec, 0.04/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 162 (12, 16, 6, 8, 9, 31, 6, 10, 15, 5, 7, 3, 29, 5 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/1 sec (0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 3075 --> 383 (429 --> 27, 570 --> 33, 185 --> 8, 252 --> 13, 280 --> 29, 1020 --> 90, 165 --> 9, 20 --> 20, 33 --> 33, 8 --> 8, 13 --> 13, 5 --> 5, 86 --> 86, 9 --> 9 )
[LOG] Average clause size reduction: 18.9815 --> 2.3642 (35.75 --> 2.25, 35.625 --> 2.0625, 30.8333 --> 1.33333, 31.5 --> 1.625, 31.1111 --> 3.22222, 32.9032 --> 2.90323, 27.5 --> 1.5, 2 --> 2, 2.2 --> 2.2, 1.6 --> 1.6, 1.85714 --> 1.85714, 1.66667 --> 1.66667, 2.96552 --> 2.96552, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.72 sec (Real time) / 0.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 319 6 26 1 280
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.96 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 185 new AND gates.
[LOG] Size before ABC: 289 AND gates.
[LOG] Size after ABC: 184 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.89/1 sec (0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.08/0 sec, 0.09/0 sec, 0.01/0 sec, 0.09/0 sec, 0.04/0 sec, 0.07/0 sec, 0.05/0 sec, 0.05/0 sec, 0.07/1 sec, 0.04/0 sec, 0.14/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 225 (13, 12, 6, 5, 5, 9, 8, 58, 6, 10, 11, 5, 4, 4, 5, 4, 55, 5 )
[LOG] Total clause computation time: 0.23/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.66/0 sec (0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0/0 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 4917 --> 633 (552 --> 33, 495 --> 27, 220 --> 7, 172 --> 7, 168 --> 6, 328 --> 25, 280 --> 28, 2223 --> 203, 190 --> 8, 23 --> 23, 27 --> 27, 7 --> 7, 7 --> 7, 6 --> 6, 11 --> 11, 10 --> 10, 190 --> 190, 8 --> 8 )
[LOG] Average clause size reduction: 21.8533 --> 2.81333 (42.4615 --> 2.53846, 41.25 --> 2.25, 36.6667 --> 1.16667, 34.4 --> 1.4, 33.6 --> 1.2, 36.4444 --> 2.77778, 35 --> 3.5, 38.3276 --> 3.5, 31.6667 --> 1.33333, 2.3 --> 2.3, 2.45455 --> 2.45455, 1.4 --> 1.4, 1.75 --> 1.75, 1.5 --> 1.5, 2.2 --> 2.2, 2.5 --> 2.5, 3.45455 --> 3.45455, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.96 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.17 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 430 7 30 1 385
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 7.72 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 702 new AND gates.
[LOG] Size before ABC: 1339 AND gates.
[LOG] Size after ABC: 701 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.53/7 sec (0.02/0 sec, 0.01/0 sec, 0.41/0 sec, 0.12/0 sec, 0.08/0 sec, 0.06/0 sec, 0.23/0 sec, 0.36/1 sec, 0.42/0 sec, 0.37/1 sec, 0.77/0 sec, 0.5/1 sec, 0.75/1 sec, 0.55/0 sec, 0.49/1 sec, 0.41/0 sec, 0.53/1 sec, 0.54/0 sec, 0.49/1 sec, 0.42/0 sec )
[LOG] Nr of iterations: 758 (6, 9, 101, 23, 17, 17, 19, 90, 69, 54, 5, 7, 100, 12, 9, 13, 18, 88, 51, 50 )
[LOG] Total clause computation time: 1.53/2 sec (0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.09/0.09 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 5.96/5 sec (0.02/0.02 sec, 0/0 sec, 0.36/0.36 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.24/0.24 sec, 0.33/0.33 sec, 0.26/0.26 sec, 0.67/0.67 sec, 0.37/0.37 sec, 0.6/0.6 sec, 0.48/0.48 sec, 0.44/0.44 sec, 0.38/0.38 sec, 0.39/0.39 sec, 0.35/0.35 sec, 0.39/0.39 sec, 0.39/0.39 sec )
[LOG] Total clause size reduction: 19367 --> 2972 (255 --> 8, 400 --> 23, 4900 --> 495, 1056 --> 74, 752 --> 56, 736 --> 50, 810 --> 76, 3916 --> 376, 2924 --> 309, 2226 --> 166, 8 --> 8, 19 --> 19, 495 --> 466, 30 --> 30, 21 --> 21, 34 --> 34, 76 --> 76, 366 --> 366, 191 --> 167, 152 --> 152 )
[LOG] Average clause size reduction: 25.5501 --> 3.92084 (42.5 --> 1.33333, 44.4444 --> 2.55556, 48.5149 --> 4.90099, 45.913 --> 3.21739, 44.2353 --> 3.29412, 43.2941 --> 2.94118, 42.6316 --> 4, 43.5111 --> 4.17778, 42.3768 --> 4.47826, 41.2222 --> 3.07407, 1.6 --> 1.6, 2.71429 --> 2.71429, 4.95 --> 4.66, 2.5 --> 2.5, 2.33333 --> 2.33333, 2.61538 --> 2.61538, 4.22222 --> 4.22222, 4.15909 --> 4.15909, 3.7451 --> 3.27451, 3.04 --> 3.04 )
[LOG] Overall execution time: 7.72 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.02 sec (Real time) / 7.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.54 sec (Real time) / 8.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 987 8 33 1 937
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 38.56 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 1491 new AND gates.
[LOG] Size before ABC: 2971 AND gates.
[LOG] Size after ABC: 1491 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 38.06/38 sec (0.04/0 sec, 0.04/0 sec, 1.66/1 sec, 0.27/1 sec, 0.27/0 sec, 0.21/0 sec, 0.19/0 sec, 0.85/1 sec, 1.23/1 sec, 5.05/5 sec, 3.53/4 sec, 1.69/2 sec, 2.97/3 sec, 1.55/1 sec, 2.74/3 sec, 2.66/3 sec, 1.56/1 sec, 1.83/2 sec, 2.21/2 sec, 1.54/2 sec, 1.25/1 sec, 1.93/2 sec, 1.83/2 sec, 0.96/1 sec )
[LOG] Nr of iterations: 1359 (6, 16, 218, 25, 20, 18, 23, 19, 35, 233, 99, 22, 5, 8, 192, 24, 18, 17, 22, 18, 28, 178, 98, 17 )
[LOG] Total clause computation time: 6.47/6 sec (0/0 sec, 0/0 sec, 0.37/0.37 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.46/0.46 sec, 0.5/0.5 sec, 1.12/1.12 sec, 0.34/0.34 sec, 0.19/0.19 sec, 0.38/0.38 sec, 0.38/0.38 sec, 0.34/0.34 sec, 0.28/0.28 sec, 0.19/0.19 sec, 0.24/0.24 sec, 0.12/0.12 sec, 0.4/0.4 sec, 0.46/0.46 sec, 0.34/0.34 sec, 0.08/0.08 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 31.57/32 sec (0.04/0.04 sec, 0.04/0.04 sec, 1.29/1.29 sec, 0.24/0.24 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.39/0.39 sec, 0.73/0.73 sec, 3.93/3.93 sec, 3.19/3.19 sec, 1.5/1.5 sec, 2.59/2.59 sec, 1.17/1.17 sec, 2.4/2.4 sec, 2.38/2.38 sec, 1.37/1.37 sec, 1.59/1.59 sec, 2.09/2.09 sec, 1.14/1.14 sec, 0.79/0.79 sec, 1.59/1.59 sec, 1.74/1.74 sec, 0.87/0.87 sec )
[LOG] Total clause size reduction: 40760 --> 7397 (290 --> 8, 855 --> 58, 12152 --> 1458, 1320 --> 85, 1026 --> 59, 901 --> 55, 1144 --> 64, 918 --> 92, 1700 --> 200, 11368 --> 1899, 4704 --> 372, 987 --> 76, 8 --> 8, 23 --> 23, 1197 --> 1128, 85 --> 82, 53 --> 53, 55 --> 54, 64 --> 62, 92 --> 92, 139 --> 139, 1253 --> 904, 372 --> 372, 54 --> 54 )
[LOG] Average clause size reduction: 29.9926 --> 5.44297 (48.3333 --> 1.33333, 53.4375 --> 3.625, 55.7431 --> 6.68807, 52.8 --> 3.4, 51.3 --> 2.95, 50.0556 --> 3.05556, 49.7391 --> 2.78261, 48.3158 --> 4.84211, 48.5714 --> 5.71429, 48.7897 --> 8.15021, 47.5152 --> 3.75758, 44.8636 --> 3.45455, 1.6 --> 1.6, 2.875 --> 2.875, 6.23438 --> 5.875, 3.54167 --> 3.41667, 2.94444 --> 2.94444, 3.23529 --> 3.17647, 2.90909 --> 2.81818, 5.11111 --> 5.11111, 4.96429 --> 4.96429, 7.03933 --> 5.07865, 3.79592 --> 3.79592, 3.17647 --> 3.17647 )
[LOG] Overall execution time: 38.56 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 38.97 sec (Real time) / 38.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.50 sec (Real time) / 35.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1821 9 37 1 1763
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 199.79 sec CPU time.
[LOG] Relation determinization time: 201 sec real time.
[LOG] Final circuit size: 2661 new AND gates.
[LOG] Size before ABC: 5635 AND gates.
[LOG] Size after ABC: 2661 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 198.36/198 sec (0.06/0 sec, 0.04/0 sec, 7.6/7 sec, 1.08/2 sec, 1.4/1 sec, 1.14/1 sec, 0.85/1 sec, 0.83/1 sec, 4.7/4 sec, 4.85/5 sec, 13.7/14 sec, 14.28/14 sec, 10.12/10 sec, 20.77/21 sec, 11.16/11 sec, 19.62/20 sec, 11.37/11 sec, 11.66/12 sec, 7.55/8 sec, 7.71/7 sec, 6.74/7 sec, 8.45/8 sec, 5.73/6 sec, 10.1/10 sec, 11.26/12 sec, 5.59/5 sec )
[LOG] Nr of iterations: 2118 (7, 11, 329, 18, 32, 20, 26, 24, 21, 19, 146, 420, 26, 6, 8, 328, 17, 30, 19, 25, 23, 19, 18, 139, 363, 24 )
[LOG] Total clause computation time: 34.32/34 sec (0/0 sec, 0.01/0.01 sec, 1.58/1.58 sec, 0.25/0.25 sec, 0.33/0.33 sec, 0.28/0.28 sec, 0.1/0.1 sec, 0.19/0.19 sec, 2.46/2.46 sec, 1.86/1.86 sec, 1.69/1.69 sec, 2.56/2.56 sec, 2.78/2.78 sec, 2.15/2.15 sec, 4.49/4.49 sec, 2.32/2.32 sec, 0.81/0.81 sec, 0.75/0.75 sec, 0.56/0.56 sec, 0.78/0.78 sec, 0.44/0.44 sec, 1.92/1.92 sec, 1.82/1.82 sec, 1.41/1.41 sec, 1.77/1.77 sec, 1.01/1.01 sec )
[LOG] Total clause minimization time: 163.97/164 sec (0.06/0.06 sec, 0.03/0.03 sec, 6/6 sec, 0.83/0.83 sec, 1.07/1.07 sec, 0.86/0.86 sec, 0.75/0.75 sec, 0.64/0.64 sec, 2.24/2.24 sec, 2.99/2.99 sec, 12.01/12.01 sec, 11.7/11.7 sec, 7.34/7.34 sec, 18.62/18.62 sec, 6.67/6.67 sec, 17.29/17.29 sec, 10.56/10.56 sec, 10.91/10.91 sec, 6.99/6.99 sec, 6.93/6.93 sec, 6.29/6.29 sec, 6.53/6.53 sec, 3.91/3.91 sec, 8.69/8.69 sec, 9.48/9.48 sec, 4.58/4.58 sec )
[LOG] Total clause size reduction: 67245 --> 13194 (378 --> 10, 620 --> 32, 20008 --> 2448, 1020 --> 57, 1829 --> 98, 1102 --> 62, 1425 --> 80, 1288 --> 66, 1100 --> 123, 972 --> 111, 7685 --> 824, 21788 --> 3561, 1275 --> 87, 10 --> 10, 21 --> 21, 2448 --> 2367, 57 --> 56, 91 --> 89, 62 --> 61, 80 --> 78, 66 --> 64, 109 --> 109, 111 --> 111, 758 --> 670, 2860 --> 1917, 82 --> 82 )
[LOG] Average clause size reduction: 31.7493 --> 6.22946 (54 --> 1.42857, 56.3636 --> 2.90909, 60.8146 --> 7.44073, 56.6667 --> 3.16667, 57.1562 --> 3.0625, 55.1 --> 3.1, 54.8077 --> 3.07692, 53.6667 --> 2.75, 52.381 --> 5.85714, 51.1579 --> 5.84211, 52.637 --> 5.64384, 51.8762 --> 8.47857, 49.0385 --> 3.34615, 1.66667 --> 1.66667, 2.625 --> 2.625, 7.46341 --> 7.21646, 3.35294 --> 3.29412, 3.03333 --> 2.96667, 3.26316 --> 3.21053, 3.2 --> 3.12, 2.86957 --> 2.78261, 5.73684 --> 5.73684, 6.16667 --> 6.16667, 5.45324 --> 4.82014, 7.87879 --> 5.28099, 3.41667 --> 3.41667 )
[LOG] Overall execution time: 199.79 sec CPU time.
[LOG] Overall execution time: 201 sec real time.
Synthesis time: 200.41 sec (Real time) / 200.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 109.14 sec (Real time) / 109.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 3033 10 40 1 2970
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1192.44 sec CPU time.
[LOG] Relation determinization time: 1195 sec real time.
[LOG] Final circuit size: 11427 new AND gates.
[LOG] Size before ABC: 26882 AND gates.
[LOG] Size after ABC: 11427 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1188.8/1188 sec (0.19/0 sec, 0.1/0 sec, 50.83/51 sec, 4.32/4 sec, 5.44/6 sec, 5.28/5 sec, 4.38/4 sec, 4.07/4 sec, 18.55/19 sec, 4.55/4 sec, 72.03/72 sec, 72.27/73 sec, 99/99 sec, 52.15/52 sec, 105.24/105 sec, 56.16/56 sec, 90.46/91 sec, 68.89/69 sec, 54.87/54 sec, 37.23/38 sec, 29.67/29 sec, 35.3/36 sec, 43.25/43 sec, 40.14/40 sec, 89.39/89 sec, 49.52/50 sec, 68.35/68 sec, 27.17/27 sec )
[LOG] Nr of iterations: 7212 (8, 12, 817, 24, 20, 37, 29, 25, 33, 26, 1255, 545, 763, 34, 6, 7, 816, 23, 19, 36, 28, 23, 32, 24, 1254, 527, 762, 27 )
[LOG] Total clause computation time: 198.31/191 sec (0.02/0.02 sec, 0.03/0.03 sec, 5.55/5.55 sec, 0.52/0.52 sec, 1.48/1.48 sec, 0.5/0.5 sec, 0.83/0.83 sec, 0.53/0.53 sec, 7.7/7.7 sec, 0.57/0.57 sec, 10.82/10.82 sec, 12.39/12.39 sec, 14.34/14.34 sec, 20.15/20.15 sec, 17.72/17.72 sec, 17.76/17.76 sec, 9/9 sec, 4.28/4.28 sec, 2.99/2.99 sec, 2.09/2.09 sec, 3.39/3.39 sec, 3.46/3.46 sec, 9.35/9.35 sec, 2.29/2.29 sec, 15.92/15.92 sec, 11.54/11.54 sec, 12.3/12.3 sec, 10.79/10.79 sec )
[LOG] Total clause minimization time: 990.05/997 sec (0.17/0.17 sec, 0.07/0.07 sec, 45.26/45.26 sec, 3.8/3.8 sec, 3.96/3.96 sec, 4.78/4.78 sec, 3.55/3.55 sec, 3.54/3.54 sec, 10.85/10.85 sec, 3.98/3.98 sec, 61.18/61.18 sec, 59.88/59.88 sec, 84.61/84.61 sec, 32/32 sec, 87.52/87.52 sec, 38.4/38.4 sec, 81.4/81.4 sec, 64.61/64.61 sec, 51.88/51.88 sec, 35.14/35.14 sec, 26.28/26.28 sec, 31.84/31.84 sec, 33.89/33.89 sec, 37.85/37.85 sec, 73.33/73.33 sec, 37.95/37.95 sec, 55.95/55.95 sec, 16.38/16.38 sec )
[LOG] Total clause size reduction: 245549 --> 57930 (476 --> 14, 737 --> 45, 53856 --> 7418, 1495 --> 82, 1216 --> 64, 2268 --> 137, 1736 --> 96, 1464 --> 79, 1920 --> 243, 1475 --> 66, 72732 --> 10139, 31008 --> 5067, 42672 --> 7466, 1815 --> 132, 10 --> 10, 21 --> 21, 7418 --> 5810, 82 --> 81, 64 --> 64, 137 --> 132, 96 --> 96, 68 --> 68, 243 --> 233, 61 --> 59, 10139 --> 10139, 4772 --> 3962, 7466 --> 6105, 102 --> 102 )
[LOG] Average clause size reduction: 34.0473 --> 8.03245 (59.5 --> 1.75, 61.4167 --> 3.75, 65.9192 --> 9.07956, 62.2917 --> 3.41667, 60.8 --> 3.2, 61.2973 --> 3.7027, 59.8621 --> 3.31034, 58.56 --> 3.16, 58.1818 --> 7.36364, 56.7308 --> 2.53846, 57.9538 --> 8.07888, 56.8954 --> 9.29725, 55.9266 --> 9.78506, 53.3824 --> 3.88235, 1.66667 --> 1.66667, 3 --> 3, 9.09069 --> 7.1201, 3.56522 --> 3.52174, 3.36842 --> 3.36842, 3.80556 --> 3.66667, 3.42857 --> 3.42857, 2.95652 --> 2.95652, 7.59375 --> 7.28125, 2.54167 --> 2.45833, 8.08533 --> 8.08533, 9.05503 --> 7.51803, 9.7979 --> 8.01181, 3.77778 --> 3.77778 )
[LOG] Overall execution time: 1192.46 sec CPU time.
[LOG] Overall execution time: 1195 sec real time.
Synthesis time: 1194.84 sec (Real time) / 1189.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.53 sec (Real time) / 2.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2247.46 sec (Real time) / 2246.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 11839 11 43 1 11771
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 5.34 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1653 new AND gates.
[LOG] Size before ABC: 3017 AND gates.
[LOG] Size after ABC: 1651 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.31/6 sec (0/0 sec, 0.04/0 sec, 0.05/1 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 1.18/1 sec, 0.58/0 sec, 0.39/1 sec, 0.3/0 sec, 0.36/0 sec, 0.18/1 sec, 0.27/0 sec, 0.23/0 sec, 1.06/1 sec, 0.64/1 sec )
[LOG] Nr of iterations: 1001 (7, 12, 15, 4, 10, 8, 360, 108, 4, 4, 12, 3, 7, 7, 336, 104 )
[LOG] Total clause computation time: 1.7/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.18/0.18 sec, 0.09/0.09 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 3.59/5 sec (0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.99/0.99 sec, 0.48/0.48 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.22/0.22 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.06/0.06 sec, 0.84/0.84 sec, 0.47/0.47 sec )
[LOG] Total clause size reduction: 22258 --> 6471 (258 --> 14, 462 --> 68, 574 --> 43, 120 --> 5, 351 --> 27, 266 --> 22, 13283 --> 2634, 3852 --> 641, 7 --> 7, 16 --> 16, 32 --> 32, 5 --> 5, 15 --> 13, 22 --> 22, 2385 --> 2312, 610 --> 610 )
[LOG] Average clause size reduction: 22.2358 --> 6.46454 (36.8571 --> 2, 38.5 --> 5.66667, 38.2667 --> 2.86667, 30 --> 1.25, 35.1 --> 2.7, 33.25 --> 2.75, 36.8972 --> 7.31667, 35.6667 --> 5.93519, 1.75 --> 1.75, 4 --> 4, 2.66667 --> 2.66667, 1.66667 --> 1.66667, 2.14286 --> 1.85714, 3.14286 --> 3.14286, 7.09821 --> 6.88095, 5.86538 --> 5.86538 )
[LOG] Overall execution time: 5.34 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.78 sec (Real time) / 5.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.86 sec (Real time) / 7.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1871 7 28 1 1830
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 41.36 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 3882 new AND gates.
[LOG] Size before ABC: 8135 AND gates.
[LOG] Size after ABC: 3881 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 41.24/41 sec (0/0 sec, 0.16/0 sec, 0/0 sec, 2.13/2 sec, 0.01/0 sec, 1.75/2 sec, 3.01/3 sec, 1.89/2 sec, 7.6/8 sec, 1.56/1 sec, 1.8/2 sec, 1.58/2 sec, 1.33/1 sec, 4.78/5 sec, 1.22/1 sec, 2.07/2 sec, 2.22/2 sec, 2.07/2 sec, 4.22/5 sec, 1.84/1 sec )
[LOG] Nr of iterations: 2906 (6, 17, 5, 519, 9, 181, 258, 142, 334, 87, 5, 10, 4, 506, 7, 173, 88, 139, 332, 84 )
[LOG] Total clause computation time: 9.99/10 sec (0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.27/0.27 sec, 0/0 sec, 0.28/0.28 sec, 0.42/0.42 sec, 0.16/0.16 sec, 1.28/1.28 sec, 0.32/0.32 sec, 1/1 sec, 1.02/1.02 sec, 0.79/0.79 sec, 0.9/0.9 sec, 0.69/0.69 sec, 0.32/0.32 sec, 0.72/0.72 sec, 0.27/0.27 sec, 0.8/0.8 sec, 0.71/0.71 sec )
[LOG] Total clause minimization time: 31.15/31 sec (0/0 sec, 0.12/0.12 sec, 0/0 sec, 1.84/1.84 sec, 0.01/0.01 sec, 1.46/1.46 sec, 2.59/2.59 sec, 1.73/1.73 sec, 6.31/6.31 sec, 1.24/1.24 sec, 0.8/0.8 sec, 0.56/0.56 sec, 0.54/0.54 sec, 3.85/3.85 sec, 0.53/0.53 sec, 1.74/1.74 sec, 1.49/1.49 sec, 1.8/1.8 sec, 3.41/3.41 sec, 1.13/1.13 sec )
[LOG] Total clause size reduction: 82895 --> 19477 (265 --> 9, 832 --> 91, 204 --> 7, 25900 --> 4644, 392 --> 16, 8640 --> 971, 12079 --> 2181, 6486 --> 719, 14985 --> 2121, 3784 --> 583, 9 --> 9, 43 --> 43, 7 --> 7, 4476 --> 3433, 13 --> 13, 900 --> 837, 507 --> 492, 700 --> 634, 2110 --> 2104, 563 --> 563 )
[LOG] Average clause size reduction: 28.5255 --> 6.70234 (44.1667 --> 1.5, 48.9412 --> 5.35294, 40.8 --> 1.4, 49.9037 --> 8.94798, 43.5556 --> 1.77778, 47.7348 --> 5.36464, 46.8178 --> 8.45349, 45.6761 --> 5.06338, 44.8653 --> 6.3503, 43.4943 --> 6.70115, 1.8 --> 1.8, 4.3 --> 4.3, 1.75 --> 1.75, 8.84585 --> 6.78458, 1.85714 --> 1.85714, 5.20231 --> 4.83815, 5.76136 --> 5.59091, 5.03597 --> 4.56115, 6.35542 --> 6.33735, 6.70238 --> 6.70238 )
[LOG] Overall execution time: 41.36 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.22 sec (Real time) / 41.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.38 sec (Real time) / 1.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 72.38 sec (Real time) / 72.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 4171 9 34 1 4119
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 2998.08 sec CPU time.
[LOG] Relation determinization time: 3006 sec real time.
[LOG] Final circuit size: 33391 new AND gates.
[LOG] Size before ABC: 74518 AND gates.
[LOG] Size after ABC: 33390 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 2997.6/2998 sec (0.01/0 sec, 0.31/1 sec, 0.01/0 sec, 0.45/0 sec, 0.01/0 sec, 1.41/2 sec, 0.04/0 sec, 18.56/18 sec, 103.06/103 sec, 479.65/480 sec, 165.36/165 sec, 188.88/189 sec, 137.95/138 sec, 153.77/154 sec, 180.3/180 sec, 136.93/137 sec, 127.51/128 sec, 127.34/127 sec, 214.74/215 sec, 329.01/329 sec, 426.34/426 sec, 205.96/206 sec )
[LOG] Nr of iterations: 18180 (5, 10, 6, 21, 7, 155, 15, 1703, 3029, 3734, 639, 4, 9, 5, 16, 5, 22, 14, 1675, 2831, 3640, 635 )
[LOG] Total clause computation time: 927.78/911 sec (0/0 sec, 0.31/0.31 sec, 0/0 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.32/0.32 sec, 0.01/0.01 sec, 2.91/2.91 sec, 9.63/9.63 sec, 55.39/55.39 sec, 46.7/46.7 sec, 146.79/146.79 sec, 112.86/112.86 sec, 92.08/92.08 sec, 63.57/63.57 sec, 89.24/89.24 sec, 51.03/51.03 sec, 76.31/76.31 sec, 25.77/25.77 sec, 28.59/28.59 sec, 51.42/51.42 sec, 74.72/74.72 sec )
[LOG] Total clause minimization time: 2067.69/2086 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.33/0.33 sec, 0/0 sec, 1.09/1.09 sec, 0.03/0.03 sec, 15.62/15.62 sec, 93.35/93.35 sec, 424.17/424.17 sec, 118.64/118.64 sec, 42.09/42.09 sec, 25.09/25.09 sec, 61.69/61.69 sec, 116.73/116.73 sec, 47.69/47.69 sec, 76.48/76.48 sec, 51.03/51.03 sec, 188.79/188.79 sec, 299.69/299.69 sec, 374/374 sec, 131.16/131.16 sec )
[LOG] Total clause size reduction: 561845 --> 159745 (240 --> 7, 531 --> 39, 290 --> 11, 1140 --> 101, 336 --> 14, 8470 --> 940, 756 --> 63, 90206 --> 14524, 157456 --> 25699, 190383 --> 38214, 31900 --> 5615, 7 --> 7, 39 --> 39, 11 --> 11, 65 --> 65, 9 --> 9, 46 --> 37, 63 --> 63, 14171 --> 12681, 23305 --> 20640, 36845 --> 35390, 5576 --> 5576 )
[LOG] Average clause size reduction: 30.9046 --> 8.78685 (48 --> 1.4, 53.1 --> 3.9, 48.3333 --> 1.83333, 54.2857 --> 4.80952, 48 --> 2, 54.6452 --> 6.06452, 50.4 --> 4.2, 52.9689 --> 8.52848, 51.9828 --> 8.48432, 50.9863 --> 10.2341, 49.9218 --> 8.78717, 1.75 --> 1.75, 4.33333 --> 4.33333, 2.2 --> 2.2, 4.0625 --> 4.0625, 1.8 --> 1.8, 2.09091 --> 1.68182, 4.5 --> 4.5, 8.4603 --> 7.57075, 8.23207 --> 7.29071, 10.1223 --> 9.72253, 8.7811 --> 8.7811 )
[LOG] Overall execution time: 2998.08 sec CPU time.
[LOG] Overall execution time: 3006 sec real time.
Synthesis time: 3006.00 sec (Real time) / 2996.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.72 sec (Real time) / 5.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3979.56 sec (Real time) / 3978.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 33729 11 38 1 33670
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 273.95 sec CPU time.
[LOG] Relation determinization time: 276 sec real time.
[LOG] Final circuit size: 8977 new AND gates.
[LOG] Size before ABC: 20466 AND gates.
[LOG] Size after ABC: 8977 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 273.52/274 sec (7.4/8 sec, 14.17/14 sec, 20.81/21 sec, 1.29/1 sec, 10.88/11 sec, 9.3/9 sec, 12.3/12 sec, 18.72/19 sec, 44.27/44 sec, 0.06/0 sec, 2.47/3 sec, 2.33/2 sec, 0.04/0 sec, 22.28/22 sec, 15.03/15 sec, 23.88/24 sec, 4.42/5 sec, 14.33/14 sec, 11.07/11 sec, 9.66/10 sec, 7.8/8 sec, 12.79/12 sec, 2.91/3 sec, 1.87/2 sec, 1.76/2 sec, 1.68/2 sec )
[LOG] Nr of iterations: 6793 (690, 614, 880, 18, 285, 272, 316, 306, 232, 8, 8, 9, 4, 571, 507, 861, 17, 267, 265, 308, 101, 230, 7, 6, 8, 3 )
[LOG] Total clause computation time: 56.58/52 sec (1.01/1.01 sec, 2.88/2.88 sec, 2.8/2.8 sec, 1.13/1.13 sec, 1.03/1.03 sec, 0.93/0.93 sec, 1.17/1.17 sec, 2.34/2.34 sec, 9.62/9.62 sec, 0.03/0.03 sec, 2.42/2.42 sec, 0.64/0.64 sec, 0.02/0.02 sec, 6.91/6.91 sec, 1.74/1.74 sec, 5.13/5.13 sec, 3.09/3.09 sec, 1.48/1.48 sec, 1.07/1.07 sec, 1.39/1.39 sec, 2.28/2.28 sec, 3.11/3.11 sec, 1.45/1.45 sec, 1.08/1.08 sec, 0.76/0.76 sec, 1.07/1.07 sec )
[LOG] Total clause minimization time: 216.64/222 sec (6.36/6.36 sec, 11.26/11.26 sec, 18/18 sec, 0.16/0.16 sec, 9.83/9.83 sec, 8.37/8.37 sec, 11.13/11.13 sec, 16.37/16.37 sec, 34.64/34.64 sec, 0.03/0.03 sec, 0.05/0.05 sec, 1.69/1.69 sec, 0.02/0.02 sec, 15.34/15.34 sec, 13.24/13.24 sec, 18.66/18.66 sec, 1.33/1.33 sec, 12.84/12.84 sec, 9.99/9.99 sec, 8.27/8.27 sec, 5.52/5.52 sec, 9.68/9.68 sec, 1.46/1.46 sec, 0.79/0.79 sec, 1/1 sec, 0.61/0.61 sec )
[LOG] Total clause size reduction: 265998 --> 53403 (47541 --> 8794, 41684 --> 4563, 58893 --> 9744, 1122 --> 78, 18460 --> 1701, 17344 --> 1523, 19845 --> 1697, 18910 --> 3108, 14091 --> 1679, 420 --> 13, 413 --> 17, 464 --> 15, 171 --> 5, 6848 --> 5401, 3252 --> 2326, 9450 --> 6195, 78 --> 78, 1512 --> 1357, 1456 --> 1239, 1628 --> 1461, 704 --> 697, 1666 --> 1666, 13 --> 13, 13 --> 13, 15 --> 15, 5 --> 5 )
[LOG] Average clause size reduction: 39.1577 --> 7.86148 (68.9 --> 12.7449, 67.8893 --> 7.4316, 66.9239 --> 11.0727, 62.3333 --> 4.33333, 64.7719 --> 5.96842, 63.7647 --> 5.59926, 62.8006 --> 5.37025, 61.7974 --> 10.1569, 60.7371 --> 7.23707, 52.5 --> 1.625, 51.625 --> 2.125, 51.5556 --> 1.66667, 42.75 --> 1.25, 11.993 --> 9.45884, 6.4142 --> 4.58777, 10.9756 --> 7.19512, 4.58824 --> 4.58824, 5.66292 --> 5.0824, 5.49434 --> 4.67547, 5.28571 --> 4.74351, 6.9703 --> 6.90099, 7.24348 --> 7.24348, 1.85714 --> 1.85714, 2.16667 --> 2.16667, 1.875 --> 1.875, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 273.95 sec CPU time.
[LOG] Overall execution time: 276 sec real time.
Synthesis time: 276.14 sec (Real time) / 275.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.12 sec (Real time) / 2.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 318.39 sec (Real time) / 318.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 9391 13 43 1 9322
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 363.46 sec CPU time.
[LOG] Relation determinization time: 366 sec real time.
[LOG] Final circuit size: 11283 new AND gates.
[LOG] Size before ABC: 25955 AND gates.
[LOG] Size after ABC: 11283 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 362.92/363 sec (8.47/9 sec, 18.19/18 sec, 39.45/39 sec, 4.22/4 sec, 17.42/18 sec, 14.81/15 sec, 15.21/15 sec, 14.68/15 sec, 11.87/11 sec, 42.74/43 sec, 0.08/0 sec, 0.06/0 sec, 4.29/5 sec, 0.07/0 sec, 26.81/26 sec, 23.76/24 sec, 42.52/43 sec, 4.89/5 sec, 9.83/9 sec, 9.24/10 sec, 8.9/9 sec, 9.08/9 sec, 7.38/7 sec, 19.33/19 sec, 3.14/4 sec, 2.21/2 sec, 2.17/2 sec, 2.1/2 sec )
[LOG] Nr of iterations: 8533 (820, 787, 1234, 25, 291, 294, 319, 272, 135, 368, 8, 7, 12, 6, 565, 571, 1190, 21, 285, 286, 297, 265, 85, 365, 7, 6, 8, 4 )
[LOG] Total clause computation time: 65.39/68 sec (1.03/1.03 sec, 2.88/2.88 sec, 4.46/4.46 sec, 0.56/0.56 sec, 1.33/1.33 sec, 1.28/1.28 sec, 1.39/1.39 sec, 1.47/1.47 sec, 2.23/2.23 sec, 9.49/9.49 sec, 0.05/0.05 sec, 0.03/0.03 sec, 1.55/1.55 sec, 0.03/0.03 sec, 7.6/7.6 sec, 2.17/2.17 sec, 7.86/7.86 sec, 2.94/2.94 sec, 1.47/1.47 sec, 1.29/1.29 sec, 1.32/1.32 sec, 1.42/1.42 sec, 2.27/2.27 sec, 4.03/4.03 sec, 1.83/1.83 sec, 1.04/1.04 sec, 1.01/1.01 sec, 1.36/1.36 sec )
[LOG] Total clause minimization time: 297.01/295 sec (7.43/7.43 sec, 15.29/15.29 sec, 34.94/34.94 sec, 3.66/3.66 sec, 16.08/16.08 sec, 13.52/13.52 sec, 13.82/13.82 sec, 13.21/13.21 sec, 9.64/9.64 sec, 33.24/33.24 sec, 0.03/0.03 sec, 0.03/0.03 sec, 2.74/2.74 sec, 0.04/0.04 sec, 19.13/19.13 sec, 21.5/21.5 sec, 34.5/34.5 sec, 1.95/1.95 sec, 8.36/8.36 sec, 7.93/7.93 sec, 7.56/7.56 sec, 7.64/7.64 sec, 5.11/5.11 sec, 15.28/15.28 sec, 1.31/1.31 sec, 1.17/1.17 sec, 1.16/1.16 sec, 0.74/0.74 sec )
[LOG] Total clause size reduction: 366387 --> 68512 (62244 --> 10887, 58950 --> 6216, 91242 --> 14670, 1752 --> 120, 20880 --> 1622, 20803 --> 1619, 22260 --> 1912, 18699 --> 1501, 9112 --> 1197, 24589 --> 2755, 462 --> 13, 390 --> 11, 704 --> 24, 315 --> 10, 6849 --> 5520, 3546 --> 2539, 13931 --> 9148, 99 --> 99, 1565 --> 1331, 1536 --> 1332, 1690 --> 1414, 1432 --> 1236, 564 --> 563, 2727 --> 2727, 13 --> 13, 11 --> 11, 15 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 42.9377 --> 8.02906 (75.9073 --> 13.2768, 74.9047 --> 7.89835, 73.94 --> 11.8882, 70.08 --> 4.8, 71.7526 --> 5.57388, 70.7585 --> 5.5068, 69.7806 --> 5.99373, 68.7463 --> 5.51838, 67.4963 --> 8.86667, 66.8179 --> 7.48641, 57.75 --> 1.625, 55.7143 --> 1.57143, 58.6667 --> 2, 52.5 --> 1.66667, 12.1221 --> 9.76991, 6.21016 --> 4.44658, 11.7067 --> 7.68739, 4.71429 --> 4.71429, 5.49123 --> 4.67018, 5.37063 --> 4.65734, 5.69024 --> 4.76094, 5.40377 --> 4.66415, 6.63529 --> 6.62353, 7.47123 --> 7.47123, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.875 --> 1.875, 1.75 --> 1.75 )
[LOG] Overall execution time: 363.46 sec CPU time.
[LOG] Overall execution time: 366 sec real time.
Synthesis time: 366.23 sec (Real time) / 365.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.40 sec (Real time) / 2.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 696.36 sec (Real time) / 695.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 11754 15 47 1 11678
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 643.98 sec CPU time.
[LOG] Relation determinization time: 647 sec real time.
[LOG] Final circuit size: 13892 new AND gates.
[LOG] Size before ABC: 31256 AND gates.
[LOG] Size after ABC: 13892 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 643.15/643 sec (13.13/13 sec, 25.88/26 sec, 47.33/47 sec, 7.64/7 sec, 23.19/24 sec, 21.34/21 sec, 19.12/19 sec, 19.56/20 sec, 20.69/20 sec, 32.74/33 sec, 96.61/97 sec, 0.21/0 sec, 0.09/0 sec, 0.11/0 sec, 0.12/0 sec, 43.84/44 sec, 35.74/36 sec, 59.82/60 sec, 10.6/10 sec, 21.37/22 sec, 15.22/15 sec, 20.38/20 sec, 14.46/15 sec, 17.73/17 sec, 19.44/20 sec, 32.91/33 sec, 7.59/7 sec, 5.2/6 sec, 6.05/6 sec, 5.04/5 sec )
[LOG] Nr of iterations: 10002 (803, 730, 1268, 30, 326, 345, 347, 308, 354, 363, 401, 9, 7, 8, 7, 625, 583, 1187, 25, 315, 336, 336, 289, 351, 233, 393, 6, 6, 7, 4 )
[LOG] Total clause computation time: 123.07/120 sec (1.96/1.96 sec, 4.36/4.36 sec, 5.39/5.39 sec, 0.78/0.78 sec, 1.91/1.91 sec, 2.38/2.38 sec, 1.86/1.86 sec, 1.78/1.78 sec, 2.08/2.08 sec, 3.9/3.9 sec, 18.02/18.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 18.21/18.21 sec, 3.26/3.26 sec, 14.11/14.11 sec, 6.62/6.62 sec, 2.09/2.09 sec, 1.83/1.83 sec, 2.1/2.1 sec, 1.83/1.83 sec, 1.93/1.93 sec, 4.74/4.74 sec, 6.98/6.98 sec, 5.08/5.08 sec, 2.94/2.94 sec, 3.51/3.51 sec, 3.28/3.28 sec )
[LOG] Total clause minimization time: 519.53/522 sec (11.11/11.11 sec, 21.51/21.51 sec, 41.89/41.89 sec, 6.86/6.86 sec, 21.27/21.27 sec, 18.95/18.95 sec, 17.26/17.26 sec, 17.77/17.77 sec, 18.61/18.61 sec, 28.8/28.8 sec, 78.57/78.57 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.1/0.1 sec, 25.61/25.61 sec, 32.43/32.43 sec, 45.59/45.59 sec, 3.98/3.98 sec, 19.26/19.26 sec, 13.37/13.37 sec, 18.27/18.27 sec, 12.61/12.61 sec, 15.77/15.77 sec, 14.66/14.66 sec, 25.92/25.92 sec, 2.51/2.51 sec, 2.26/2.26 sec, 2.54/2.54 sec, 1.76/1.76 sec )
[LOG] Total clause size reduction: 463278 --> 79819 (67368 --> 10531, 60507 --> 5498, 103894 --> 15423, 2349 --> 147, 26000 --> 1813, 27176 --> 1932, 26988 --> 1910, 23639 --> 1755, 26828 --> 1913, 27150 --> 3952, 29600 --> 3624, 584 --> 26, 432 --> 11, 497 --> 13, 420 --> 15, 7579 --> 5747, 3679 --> 2709, 14053 --> 9302, 116 --> 116, 1704 --> 1493, 1841 --> 1613, 1801 --> 1642, 1559 --> 1406, 1890 --> 1621, 2069 --> 2052, 3513 --> 3513, 11 --> 11, 11 --> 11, 13 --> 13, 7 --> 7 )
[LOG] Average clause size reduction: 46.3185 --> 7.9803 (83.8954 --> 13.1146, 82.8863 --> 7.53151, 81.9353 --> 12.1632, 78.3 --> 4.9, 79.7546 --> 5.56135, 78.771 --> 5.6, 77.7752 --> 5.50432, 76.75 --> 5.69805, 75.7853 --> 5.40395, 74.7934 --> 10.8871, 73.8155 --> 9.03741, 64.8889 --> 2.88889, 61.7143 --> 1.57143, 62.125 --> 1.625, 60 --> 2.14286, 12.1264 --> 9.1952, 6.31046 --> 4.64666, 11.8391 --> 7.83656, 4.64 --> 4.64, 5.40952 --> 4.73968, 5.47917 --> 4.8006, 5.36012 --> 4.8869, 5.39446 --> 4.86505, 5.38462 --> 4.61823, 8.87983 --> 8.80687, 8.93893 --> 8.93893, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.75 --> 1.75 )
[LOG] Overall execution time: 643.99 sec CPU time.
[LOG] Overall execution time: 647 sec real time.
Synthesis time: 647.59 sec (Real time) / 645.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.82 sec (Real time) / 2.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1439.37 sec (Real time) / 1438.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 14425 17 52 1 14341
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9983.82 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 2047.02 sec CPU time.
[LOG] Relation determinization time: 2055 sec real time.
[LOG] Final circuit size: 23774 new AND gates.
[LOG] Size before ABC: 56160 AND gates.
[LOG] Size after ABC: 23774 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 2045.28/2046 sec (31.51/32 sec, 57.4/57 sec, 123.15/123 sec, 18.77/19 sec, 66.1/66 sec, 53.61/54 sec, 54.84/55 sec, 52.02/52 sec, 55.04/55 sec, 53.44/53 sec, 53.72/54 sec, 74.88/75 sec, 330.8/331 sec, 0.4/0 sec, 11.98/12 sec, 36.67/37 sec, 5.72/5 sec, 0.08/1 sec, 130.93/131 sec, 107.27/107 sec, 170.77/171 sec, 24.25/24 sec, 36.92/37 sec, 41.25/41 sec, 38/38 sec, 37.69/38 sec, 41.07/41 sec, 40.09/40 sec, 49.63/49 sec, 46.64/47 sec, 140.45/141 sec, 14/14 sec, 13.03/13 sec, 15.09/15 sec, 9.95/10 sec, 8.12/8 sec )
[LOG] Nr of iterations: 16411 (1274, 888, 2106, 36, 348, 354, 397, 369, 401, 410, 400, 337, 1169, 15, 15, 18, 11, 4, 1010, 797, 2013, 35, 342, 349, 385, 356, 382, 378, 389, 216, 1152, 13, 13, 16, 10, 3 )
[LOG] Total clause computation time: 323.33/373 sec (4.23/4.23 sec, 9.45/9.45 sec, 13.14/13.14 sec, 7.83/7.83 sec, 3.28/3.28 sec, 2.96/2.96 sec, 3.32/3.32 sec, 2.89/2.89 sec, 3.89/3.89 sec, 3.59/3.59 sec, 4.13/4.13 sec, 7.89/7.89 sec, 50.19/50.19 sec, 0.13/0.13 sec, 11.59/11.59 sec, 1.63/1.63 sec, 1.62/1.62 sec, 0.03/0.03 sec, 44.06/44.06 sec, 9.1/9.1 sec, 33.83/33.83 sec, 14.5/14.5 sec, 4.04/4.04 sec, 4.42/4.42 sec, 4.27/4.27 sec, 3.76/3.76 sec, 4.55/4.55 sec, 3.75/3.75 sec, 4.62/4.62 sec, 10.55/10.55 sec, 23.71/23.71 sec, 6.11/6.11 sec, 6.67/6.67 sec, 4.41/4.41 sec, 4.13/4.13 sec, 5.06/5.06 sec )
[LOG] Total clause minimization time: 1720.81/1672 sec (27.24/27.24 sec, 47.89/47.89 sec, 109.92/109.92 sec, 10.94/10.94 sec, 62.81/62.81 sec, 50.65/50.65 sec, 51.51/51.51 sec, 49.12/49.12 sec, 51.13/51.13 sec, 49.83/49.83 sec, 49.59/49.59 sec, 66.99/66.99 sec, 280.58/280.58 sec, 0.27/0.27 sec, 0.39/0.39 sec, 35.04/35.04 sec, 4.1/4.1 sec, 0.05/0.05 sec, 86.74/86.74 sec, 98.11/98.11 sec, 136.54/136.54 sec, 9.75/9.75 sec, 32.88/32.88 sec, 36.82/36.82 sec, 33.71/33.71 sec, 33.9/33.9 sec, 36.51/36.51 sec, 36.29/36.29 sec, 45/45 sec, 36.08/36.08 sec, 116.63/116.63 sec, 7.89/7.89 sec, 6.35/6.35 sec, 10.68/10.68 sec, 5.82/5.82 sec, 3.06/3.06 sec )
[LOG] Total clause size reduction: 882985 --> 140328 (127300 --> 19027, 87813 --> 7414, 206290 --> 28477, 3395 --> 178, 33312 --> 1995, 33535 --> 1965, 37224 --> 2342, 34224 --> 2112, 36800 --> 2192, 37219 --> 2326, 35910 --> 2066, 29904 --> 3618, 102784 --> 10296, 1218 --> 32, 1204 --> 39, 1445 --> 65, 840 --> 19, 249 --> 5, 13914 --> 11211, 5743 --> 3995, 26593 --> 16828, 178 --> 178, 1938 --> 1591, 1917 --> 1598, 2215 --> 1841, 1971 --> 1644, 1990 --> 1812, 1989 --> 1779, 1957 --> 1776, 1779 --> 1772, 9994 --> 9994, 25 --> 25, 34 --> 34, 58 --> 58, 19 --> 19, 5 --> 5 )
[LOG] Average clause size reduction: 53.8045 --> 8.55085 (99.9215 --> 14.9349, 98.8885 --> 8.3491, 97.9535 --> 13.5218, 94.3056 --> 4.94444, 95.7241 --> 5.73276, 94.7316 --> 5.55085, 93.7632 --> 5.89924, 92.748 --> 5.72358, 91.7706 --> 5.46633, 90.778 --> 5.67317, 89.775 --> 5.165, 88.7359 --> 10.7359, 87.9247 --> 8.80753, 81.2 --> 2.13333, 80.2667 --> 2.6, 80.2778 --> 3.61111, 76.3636 --> 1.72727, 62.25 --> 1.25, 13.7762 --> 11.1, 7.20577 --> 5.01255, 13.2106 --> 8.35966, 5.08571 --> 5.08571, 5.66667 --> 4.65205, 5.49284 --> 4.5788, 5.75325 --> 4.78182, 5.53652 --> 4.61798, 5.20942 --> 4.74346, 5.2619 --> 4.70635, 5.03085 --> 4.56555, 8.23611 --> 8.2037, 8.67535 --> 8.67535, 1.92308 --> 1.92308, 2.61538 --> 2.61538, 3.625 --> 3.625, 1.9 --> 1.9, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 2047.02 sec CPU time.
[LOG] Overall execution time: 2055 sec real time.
Synthesis time: 2054.87 sec (Real time) / 2048.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.83 sec (Real time) / 4.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3249.57 sec (Real time) / 3248.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 24457 21 61 1 24357
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 2276.36 sec CPU time.
[LOG] Relation determinization time: 2283 sec real time.
[LOG] Final circuit size: 19624 new AND gates.
[LOG] Size before ABC: 46079 AND gates.
[LOG] Size after ABC: 19624 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 2274.13/2275 sec (31.53/32 sec, 46.43/46 sec, 164.59/165 sec, 37.06/37 sec, 80.73/81 sec, 86.74/87 sec, 55.91/55 sec, 43.63/44 sec, 42.37/42 sec, 45.14/46 sec, 32.6/32 sec, 45.33/46 sec, 133.86/133 sec, 388.34/389 sec, 0.41/0 sec, 11.46/12 sec, 23.72/23 sec, 20.01/20 sec, 0.31/1 sec, 131.73/131 sec, 104.58/105 sec, 186.59/187 sec, 28.58/28 sec, 48.15/48 sec, 57.29/58 sec, 53.26/53 sec, 36.47/36 sec, 33.54/34 sec, 34.17/34 sec, 20.57/21 sec, 24.38/24 sec, 76.86/77 sec, 68.65/68 sec, 15.91/16 sec, 19.62/20 sec, 17.11/17 sec, 15.21/15 sec, 11.29/12 sec )
[LOG] Nr of iterations: 14997 (926, 585, 2759, 45, 238, 294, 289, 272, 266, 304, 247, 301, 556, 1360, 12, 12, 16, 10, 6, 876, 491, 2232, 44, 237, 269, 266, 255, 246, 284, 215, 246, 477, 312, 11, 9, 15, 9, 5 )
[LOG] Total clause computation time: 368.33/377 sec (4.75/4.75 sec, 10.34/10.34 sec, 18.89/18.89 sec, 4.7/4.7 sec, 4.57/4.57 sec, 4.7/4.7 sec, 4.02/4.02 sec, 3.07/3.07 sec, 3.02/3.02 sec, 3.55/3.55 sec, 2.31/2.31 sec, 4.08/4.08 sec, 15.36/15.36 sec, 55.53/55.53 sec, 0.2/0.2 sec, 11.07/11.07 sec, 6.08/6.08 sec, 4.01/4.01 sec, 0.08/0.08 sec, 48.38/48.38 sec, 6.8/6.8 sec, 39.87/39.87 sec, 17.79/17.79 sec, 3.27/3.27 sec, 3.77/3.77 sec, 3.72/3.72 sec, 3.49/3.49 sec, 3.31/3.31 sec, 3.54/3.54 sec, 2.89/2.89 sec, 3.25/3.25 sec, 12.31/12.31 sec, 18.2/18.2 sec, 7.3/7.3 sec, 8.1/8.1 sec, 7.54/7.54 sec, 7.65/7.65 sec, 6.82/6.82 sec )
[LOG] Total clause minimization time: 1904.39/1894 sec (26.75/26.75 sec, 36.06/36.06 sec, 145.57/145.57 sec, 32.36/32.36 sec, 76.16/76.16 sec, 82.02/82.02 sec, 51.89/51.89 sec, 40.55/40.55 sec, 39.34/39.34 sec, 41.58/41.58 sec, 30.29/30.29 sec, 41.25/41.25 sec, 118.49/118.49 sec, 332.76/332.76 sec, 0.21/0.21 sec, 0.39/0.39 sec, 17.64/17.64 sec, 16/16 sec, 0.23/0.23 sec, 83.23/83.23 sec, 97.72/97.72 sec, 146.05/146.05 sec, 10.79/10.79 sec, 44.88/44.88 sec, 53.48/53.48 sec, 49.52/49.52 sec, 32.98/32.98 sec, 30.22/30.22 sec, 30.62/30.62 sec, 17.68/17.68 sec, 21.11/21.11 sec, 64.48/64.48 sec, 50.37/50.37 sec, 8.61/8.61 sec, 11.51/11.51 sec, 9.57/9.57 sec, 7.56/7.56 sec, 4.47/4.47 sec )
[LOG] Total clause size reduction: 922757 --> 143241 (98975 --> 13518, 61904 --> 3842, 289590 --> 40631, 4576 --> 222, 24411 --> 1238, 29886 --> 1555, 29088 --> 1567, 27100 --> 1401, 26235 --> 1398, 29694 --> 1646, 23862 --> 1317, 28800 --> 1692, 52725 --> 5851, 127746 --> 21183, 1023 --> 21, 1012 --> 25, 1365 --> 29, 810 --> 17, 445 --> 9, 12355 --> 9387, 2862 --> 2249, 30556 --> 17456, 222 --> 222, 1238 --> 1134, 1312 --> 1235, 1336 --> 1260, 1235 --> 1185, 1203 --> 1084, 1449 --> 1346, 1014 --> 910, 1169 --> 1096, 4491 --> 4449, 2973 --> 2973, 21 --> 21, 19 --> 17, 29 --> 29, 17 --> 17, 9 --> 9 )
[LOG] Average clause size reduction: 61.5294 --> 9.55131 (106.884 --> 14.5983, 105.819 --> 6.56752, 104.962 --> 14.7267, 101.689 --> 4.93333, 102.567 --> 5.20168, 101.653 --> 5.28912, 100.651 --> 5.42215, 99.6324 --> 5.15074, 98.6278 --> 5.25564, 97.6776 --> 5.41447, 96.6073 --> 5.33198, 95.6811 --> 5.62126, 94.8291 --> 10.5234, 93.9309 --> 15.5757, 85.25 --> 1.75, 84.3333 --> 2.08333, 85.3125 --> 1.8125, 81 --> 1.7, 74.1667 --> 1.5, 14.1039 --> 10.7158, 5.82892 --> 4.58045, 13.69 --> 7.82079, 5.04545 --> 5.04545, 5.22363 --> 4.78481, 4.87732 --> 4.59108, 5.02256 --> 4.73684, 4.84314 --> 4.64706, 4.89024 --> 4.4065, 5.10211 --> 4.73944, 4.71628 --> 4.23256, 4.75203 --> 4.45528, 9.41509 --> 9.32704, 9.52885 --> 9.52885, 1.90909 --> 1.90909, 2.11111 --> 1.88889, 1.93333 --> 1.93333, 1.88889 --> 1.88889, 1.8 --> 1.8 )
[LOG] Overall execution time: 2276.37 sec CPU time.
[LOG] Overall execution time: 2283 sec real time.
Synthesis time: 2282.71 sec (Real time) / 2275.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.67 sec (Real time) / 3.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3264.21 sec (Real time) / 3263.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 20361 23 65 1 20254
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 7.28 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1830 new AND gates.
[LOG] Size before ABC: 3342 AND gates.
[LOG] Size after ABC: 1829 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.24/8 sec (0/0 sec, 0.04/0 sec, 0.08/0 sec, 0/0 sec, 0.14/1 sec, 0/0 sec, 1.37/1 sec, 0.63/1 sec, 0.64/0 sec, 0.26/0 sec, 0.35/1 sec, 0.38/0 sec, 0.54/1 sec, 0.46/0 sec, 1.54/2 sec, 0.81/1 sec )
[LOG] Nr of iterations: 1021 (6, 10, 6, 5, 21, 11, 364, 100, 5, 5, 5, 3, 12, 10, 360, 98 )
[LOG] Total clause computation time: 2.36/3 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.4/0.4 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.33/0.33 sec, 0.21/0.21 sec, 0.21/0.21 sec )
[LOG] Total clause minimization time: 4.85/5 sec (0/0 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 1.16/1.16 sec, 0.5/0.5 sec, 0.24/0.24 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.38/0.38 sec, 0.13/0.13 sec, 1.33/1.33 sec, 0.59/0.59 sec )
[LOG] Total clause size reduction: 24069 --> 6874 (230 --> 9, 405 --> 49, 220 --> 12, 172 --> 8, 840 --> 67, 410 --> 33, 14520 --> 2797, 3861 --> 557, 9 --> 9, 20 --> 20, 12 --> 12, 5 --> 5, 27 --> 27, 33 --> 33, 2758 --> 2689, 547 --> 547 )
[LOG] Average clause size reduction: 23.5739 --> 6.73262 (38.3333 --> 1.5, 40.5 --> 4.9, 36.6667 --> 2, 34.4 --> 1.6, 40 --> 3.19048, 37.2727 --> 3, 39.8901 --> 7.68407, 38.61 --> 5.57, 1.8 --> 1.8, 4 --> 4, 2.4 --> 2.4, 1.66667 --> 1.66667, 2.25 --> 2.25, 3.3 --> 3.3, 7.66111 --> 7.46944, 5.58163 --> 5.58163 )
[LOG] Overall execution time: 7.28 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.74 sec (Real time) / 7.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.88 sec (Real time) / 11.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2064 7 31 1 2019
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 29.88 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 3455 new AND gates.
[LOG] Size before ABC: 6651 AND gates.
[LOG] Size after ABC: 3455 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.78/30 sec (0.01/0 sec, 0.12/0 sec, 0/0 sec, 1.03/1 sec, 0/0 sec, 0.92/1 sec, 1.94/2 sec, 2.14/2 sec, 5.42/5 sec, 0.99/1 sec, 1.43/2 sec, 0.98/1 sec, 1.03/1 sec, 2.16/2 sec, 0.73/1 sec, 1.77/2 sec, 2.44/2 sec, 2.1/2 sec, 3.45/4 sec, 1.12/1 sec )
[LOG] Nr of iterations: 2514 (5, 15, 7, 271, 6, 176, 257, 231, 351, 61, 4, 11, 6, 123, 5, 168, 197, 227, 334, 59 )
[LOG] Total clause computation time: 7.24/4 sec (0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.76/0.76 sec, 0.19/0.19 sec, 0.71/0.71 sec, 0.66/0.66 sec, 0.6/0.6 sec, 0.72/0.72 sec, 0.38/0.38 sec, 0.33/0.33 sec, 0.58/0.58 sec, 0.29/0.29 sec, 0.67/0.67 sec, 0.56/0.56 sec )
[LOG] Total clause minimization time: 22.47/26 sec (0/0 sec, 0.07/0.07 sec, 0/0 sec, 0.94/0.94 sec, 0/0 sec, 0.75/0.75 sec, 1.71/1.71 sec, 1.88/1.88 sec, 4.65/4.65 sec, 0.8/0.8 sec, 0.72/0.72 sec, 0.32/0.32 sec, 0.43/0.43 sec, 1.44/1.44 sec, 0.35/0.35 sec, 1.43/1.43 sec, 1.84/1.84 sec, 1.81/1.81 sec, 2.77/2.77 sec, 0.56/0.56 sec )
[LOG] Total clause size reduction: 74211 --> 16425 (220 --> 7, 756 --> 70, 318 --> 11, 14040 --> 2495, 255 --> 9, 8750 --> 979, 12544 --> 2098, 11040 --> 1263, 16450 --> 2437, 2760 --> 405, 7 --> 7, 48 --> 48, 11 --> 11, 781 --> 701, 9 --> 9, 907 --> 827, 1442 --> 1343, 1231 --> 1071, 2250 --> 2242, 392 --> 392 )
[LOG] Average clause size reduction: 29.5191 --> 6.53341 (44 --> 1.4, 50.4 --> 4.66667, 45.4286 --> 1.57143, 51.8081 --> 9.20664, 42.5 --> 1.5, 49.7159 --> 5.5625, 48.8093 --> 8.16342, 47.7922 --> 5.46753, 46.8661 --> 6.94302, 45.2459 --> 6.63934, 1.75 --> 1.75, 4.36364 --> 4.36364, 1.83333 --> 1.83333, 6.34959 --> 5.69919, 1.8 --> 1.8, 5.39881 --> 4.92262, 7.3198 --> 6.81726, 5.42291 --> 4.71806, 6.73653 --> 6.71257, 6.64407 --> 6.64407 )
[LOG] Overall execution time: 29.88 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.63 sec (Real time) / 30.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.34 sec (Real time) / 1.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.00 sec (Real time) / 41.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3741 9 36 1 3686
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 8759.75 sec CPU time.
[LOG] Relation determinization time: 8781 sec real time.
[LOG] Final circuit size: 51550 new AND gates.
[LOG] Size before ABC: 116745 AND gates.
[LOG] Size after ABC: 51548 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 8758.86/8758 sec (0.02/0 sec, 0.62/0 sec, 0.02/0 sec, 2.72/3 sec, 0/0 sec, 2.66/3 sec, 0.06/0 sec, 41.19/41 sec, 250.35/250 sec, 1251.4/1252 sec, 475.19/475 sec, 651.61/651 sec, 418.14/419 sec, 454.36/454 sec, 485.6/485 sec, 324.92/325 sec, 479.53/480 sec, 384.09/384 sec, 734.99/735 sec, 844.28/844 sec, 1237.37/1238 sec, 719.74/719 sec )
[LOG] Nr of iterations: 25685 (6, 13, 8, 17, 5, 48, 19, 2719, 3601, 5668, 881, 5, 9, 4, 13, 4, 20, 16, 2647, 3481, 5628, 873 )
[LOG] Total clause computation time: 2796.45/2786 sec (0/0 sec, 0.58/0.58 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0/0 sec, 0.35/0.35 sec, 0.01/0.01 sec, 5.35/5.35 sec, 21.14/21.14 sec, 132.08/132.08 sec, 129.33/129.33 sec, 530.05/530.05 sec, 361.69/361.69 sec, 245.68/245.68 sec, 152.44/152.44 sec, 173.61/173.61 sec, 193.29/193.29 sec, 245.8/245.8 sec, 76.83/76.83 sec, 72.07/72.07 sec, 145.46/145.46 sec, 310.39/310.39 sec )
[LOG] Total clause minimization time: 5957.6/5965 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 2.43/2.43 sec, 0/0 sec, 2.31/2.31 sec, 0.05/0.05 sec, 35.72/35.72 sec, 229.1/229.1 sec, 1119.06/1119.06 sec, 345.83/345.83 sec, 121.56/121.56 sec, 56.45/56.45 sec, 208.68/208.68 sec, 333.16/333.16 sec, 151.31/151.31 sec, 286.24/286.24 sec, 138.29/138.29 sec, 657.61/657.61 sec, 771.16/771.16 sec, 1089.33/1089.33 sec, 409.24/409.24 sec )
[LOG] Total clause size reduction: 847137 --> 245383 (320 --> 9, 756 --> 56, 434 --> 21, 976 --> 75, 240 --> 7, 2773 --> 220, 1044 --> 86, 154926 --> 25892, 201600 --> 32370, 311685 --> 61229, 47520 --> 8673, 9 --> 9, 39 --> 39, 8 --> 8, 47 --> 47, 7 --> 7, 41 --> 35, 73 --> 73, 24857 --> 22199, 30655 --> 27238, 60566 --> 58529, 8561 --> 8561 )
[LOG] Average clause size reduction: 32.9818 --> 9.55355 (53.3333 --> 1.5, 58.1538 --> 4.30769, 54.25 --> 2.625, 57.4118 --> 4.41176, 48 --> 1.4, 57.7708 --> 4.58333, 54.9474 --> 4.52632, 56.979 --> 9.52262, 55.9844 --> 8.98917, 54.9903 --> 10.8026, 53.9387 --> 9.84449, 1.8 --> 1.8, 4.33333 --> 4.33333, 2 --> 2, 3.61538 --> 3.61538, 1.75 --> 1.75, 2.05 --> 1.75, 4.5625 --> 4.5625, 9.39063 --> 8.38648, 8.80638 --> 7.82476, 10.7615 --> 10.3996, 9.80641 --> 9.80641 )
[LOG] Overall execution time: 8759.76 sec CPU time.
[LOG] Overall execution time: 8781 sec real time.
Synthesis time: 8780.61 sec (Real time) / 8752.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.22 sec (Real time) / 9.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6947.94 sec (Real time) / 6946.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 51898 11 42 1 51836
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 2811.76 sec CPU time.
[LOG] Relation determinization time: 2832 sec real time.
[LOG] Final circuit size: 35591 new AND gates.
[LOG] Size before ABC: 87790 AND gates.
[LOG] Size after ABC: 35591 AND gates.
[LOG] Time for optimizing with ABC: 20 seconds.
[LOG] Total time for all control signals: 2811.18/2811 sec (42.81/43 sec, 82.07/82 sec, 454.61/455 sec, 40.51/40 sec, 126.52/127 sec, 147.83/148 sec, 271.73/272 sec, 95.12/95 sec, 174.83/174 sec, 0.3/1 sec, 18.65/18 sec, 34.85/35 sec, 0.18/0 sec, 356.59/356 sec, 165.92/166 sec, 372.53/373 sec, 50.91/50 sec, 75.23/76 sec, 75.33/75 sec, 64.62/65 sec, 49.12/49 sec, 62.67/62 sec, 16.08/16 sec, 12.86/13 sec, 9.15/9 sec, 10.16/11 sec )
[LOG] Nr of iterations: 20607 (4031, 666, 3931, 33, 389, 462, 579, 257, 245, 9, 12, 24, 4, 4027, 615, 3458, 24, 372, 436, 560, 196, 244, 8, 8, 14, 3 )
[LOG] Total clause computation time: 397.16/403 sec (3.39/3.39 sec, 8.79/8.79 sec, 57.14/57.14 sec, 2.71/2.71 sec, 7.69/7.69 sec, 8.63/8.63 sec, 10.9/10.9 sec, 12.98/12.98 sec, 46.64/46.64 sec, 0.1/0.1 sec, 18.2/18.2 sec, 2.89/2.89 sec, 0.03/0.03 sec, 39.67/39.67 sec, 13.88/13.88 sec, 51.49/51.49 sec, 35.08/35.08 sec, 7.09/7.09 sec, 7.01/7.01 sec, 8.03/8.03 sec, 11.47/11.47 sec, 18.94/18.94 sec, 7.81/7.81 sec, 8.3/8.3 sec, 2.58/2.58 sec, 5.72/5.72 sec )
[LOG] Total clause minimization time: 2411.03/2403 sec (39.27/39.27 sec, 73.25/73.25 sec, 397.31/397.31 sec, 37.79/37.79 sec, 118.82/118.82 sec, 139.18/139.18 sec, 260.81/260.81 sec, 82.14/82.14 sec, 128.18/128.18 sec, 0.2/0.2 sec, 0.45/0.45 sec, 31.95/31.95 sec, 0.15/0.15 sec, 315.77/315.77 sec, 151.96/151.96 sec, 319.84/319.84 sec, 15.83/15.83 sec, 68.13/68.13 sec, 68.27/68.27 sec, 56.54/56.54 sec, 37.64/37.64 sec, 43.71/43.71 sec, 8.27/8.27 sec, 4.56/4.56 sec, 6.57/6.57 sec, 4.44/4.44 sec )
[LOG] Total clause size reduction: 884773 --> 228741 (294190 --> 66430, 47880 --> 4863, 279030 --> 56759, 2240 --> 183, 26772 --> 2350, 31348 --> 2783, 38726 --> 3313, 16896 --> 2210, 15860 --> 1937, 512 --> 15, 693 --> 38, 1426 --> 65, 183 --> 5, 66358 --> 43493, 4133 --> 3106, 47104 --> 30988, 115 --> 115, 2165 --> 1885, 2520 --> 2163, 3125 --> 2598, 1494 --> 1439, 1937 --> 1937, 15 --> 15, 19 --> 19, 27 --> 27, 5 --> 5 )
[LOG] Average clause size reduction: 42.9356 --> 11.1002 (72.9819 --> 16.4798, 71.8919 --> 7.3018, 70.9819 --> 14.4388, 67.8788 --> 5.54545, 68.8226 --> 6.04113, 67.8528 --> 6.02381, 66.8843 --> 5.72193, 65.7432 --> 8.59922, 64.7347 --> 7.90612, 56.8889 --> 1.66667, 57.75 --> 3.16667, 59.4167 --> 2.70833, 45.75 --> 1.25, 16.4783 --> 10.8003, 6.72033 --> 5.05041, 13.6217 --> 8.96125, 4.79167 --> 4.79167, 5.81989 --> 5.0672, 5.77982 --> 4.96101, 5.58036 --> 4.63929, 7.62245 --> 7.34184, 7.93852 --> 7.93852, 1.875 --> 1.875, 2.375 --> 2.375, 1.92857 --> 1.92857, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 2811.76 sec CPU time.
[LOG] Overall execution time: 2832 sec real time.
Synthesis time: 2831.72 sec (Real time) / 2818.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.51 sec (Real time) / 5.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4224.54 sec (Real time) / 4223.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 36008 13 47 1 35935
=====================  amba6b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9987.84 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9993.27 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 6
Synthesis time: 7609.60 sec (Real time) / 7604.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 9995.92 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 5.89 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1699 new AND gates.
[LOG] Size before ABC: 3179 AND gates.
[LOG] Size after ABC: 1697 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.85/6 sec (0.01/0 sec, 0.03/0 sec, 0.07/1 sec, 0/0 sec, 0.08/0 sec, 0/0 sec, 1.29/1 sec, 0.53/0 sec, 0.48/1 sec, 0.29/0 sec, 0.41/1 sec, 0.26/0 sec, 0.41/0 sec, 0.22/1 sec, 1.22/1 sec, 0.55/0 sec )
[LOG] Nr of iterations: 1100 (6, 8, 11, 7, 21, 13, 420, 101, 4, 4, 8, 4, 10, 12, 383, 88 )
[LOG] Total clause computation time: 1.74/2 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.22/0.22 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 4.08/4 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 1.14/1.14 sec, 0.46/0.46 sec, 0.19/0.19 sec, 0.07/0.07 sec, 0.24/0.24 sec, 0.14/0.14 sec, 0.25/0.25 sec, 0.07/0.07 sec, 0.99/0.99 sec, 0.38/0.38 sec )
[LOG] Total clause size reduction: 26483 --> 6996 (230 --> 11, 315 --> 36, 440 --> 33, 258 --> 14, 840 --> 70, 492 --> 39, 16760 --> 3026, 3900 --> 588, 7 --> 7, 16 --> 16, 20 --> 20, 7 --> 7, 21 --> 21, 39 --> 39, 2650 --> 2581, 488 --> 488 )
[LOG] Average clause size reduction: 24.0755 --> 6.36 (38.3333 --> 1.83333, 39.375 --> 4.5, 40 --> 3, 36.8571 --> 2, 40 --> 3.33333, 37.8462 --> 3, 39.9048 --> 7.20476, 38.6139 --> 5.82178, 1.75 --> 1.75, 4 --> 4, 2.5 --> 2.5, 1.75 --> 1.75, 2.1 --> 2.1, 3.25 --> 3.25, 6.91906 --> 6.7389, 5.54545 --> 5.54545 )
[LOG] Overall execution time: 5.89 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.33 sec (Real time) / 6.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.91 sec (Real time) / 10.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1924 7 31 1 1880
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 185.53 sec CPU time.
[LOG] Relation determinization time: 188 sec real time.
[LOG] Final circuit size: 9696 new AND gates.
[LOG] Size before ABC: 20093 AND gates.
[LOG] Size after ABC: 9695 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 185.24/185 sec (0.02/0 sec, 0.62/0 sec, 0.01/0 sec, 1.87/2 sec, 0/0 sec, 4.67/5 sec, 3.32/3 sec, 10.76/11 sec, 41.71/42 sec, 9.67/9 sec, 10/10 sec, 6.49/7 sec, 4.84/5 sec, 13.17/13 sec, 3.92/4 sec, 11.6/11 sec, 7.09/7 sec, 12.97/13 sec, 31.79/32 sec, 10.72/11 sec )
[LOG] Nr of iterations: 5992 (6, 12, 6, 148, 5, 483, 192, 595, 1426, 231, 4, 10, 4, 116, 4, 428, 85, 593, 1418, 226 )
[LOG] Total clause computation time: 43.8/45 sec (0/0 sec, 0.2/0.2 sec, 0/0 sec, 0.27/0.27 sec, 0/0 sec, 0.76/0.76 sec, 0.67/0.67 sec, 1.11/1.11 sec, 5.18/5.18 sec, 1.86/1.86 sec, 6.39/6.39 sec, 4.66/4.66 sec, 2.51/2.51 sec, 3.67/3.67 sec, 2.55/2.55 sec, 1.53/1.53 sec, 2.68/2.68 sec, 1.92/1.92 sec, 4.51/4.51 sec, 3.33/3.33 sec )
[LOG] Total clause minimization time: 141.22/140 sec (0.02/0.02 sec, 0.42/0.42 sec, 0.01/0.01 sec, 1.59/1.59 sec, 0/0 sec, 3.89/3.89 sec, 2.64/2.64 sec, 9.63/9.63 sec, 36.5/36.5 sec, 7.8/7.8 sec, 3.61/3.61 sec, 1.83/1.83 sec, 2.33/2.33 sec, 9.49/9.49 sec, 1.37/1.37 sec, 10.05/10.05 sec, 4.41/4.41 sec, 11.03/11.03 sec, 27.22/27.22 sec, 7.38/7.38 sec )
[LOG] Total clause size reduction: 173474 --> 44278 (280 --> 15, 605 --> 51, 270 --> 11, 7791 --> 1065, 208 --> 7, 24582 --> 3642, 9550 --> 1688, 29106 --> 4261, 68400 --> 11650, 10810 --> 1795, 7 --> 7, 44 --> 44, 7 --> 7, 745 --> 698, 7 --> 7, 3032 --> 2551, 479 --> 458, 4247 --> 3244, 11555 --> 11328, 1749 --> 1749 )
[LOG] Average clause size reduction: 28.9509 --> 7.38952 (46.6667 --> 2.5, 50.4167 --> 4.25, 45 --> 1.83333, 52.6419 --> 7.19595, 41.6 --> 1.4, 50.8944 --> 7.54037, 49.7396 --> 8.79167, 48.9176 --> 7.16134, 47.9663 --> 8.16971, 46.7965 --> 7.77056, 1.75 --> 1.75, 4.4 --> 4.4, 1.75 --> 1.75, 6.42241 --> 6.01724, 1.75 --> 1.75, 7.08411 --> 5.96028, 5.63529 --> 5.38824, 7.16189 --> 5.47049, 8.1488 --> 7.98872, 7.73894 --> 7.73894 )
[LOG] Overall execution time: 185.53 sec CPU time.
[LOG] Overall execution time: 188 sec real time.
Synthesis time: 187.35 sec (Real time) / 186.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.17 sec (Real time) / 2.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 415.20 sec (Real time) / 414.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9980 9 37 1 9925
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9983.03 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9987.72 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9988.97 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
