<div align="center">

[![](misc/gallery/processor.png)](https://github.com/adhammo/mips)

# Pipelined MIPS Processor

[![GitHub contributors](https://img.shields.io/github/contributors/adhammo/mips)](https://github.com/adhammo/mips/contributors)
[![GitHub stars](https://img.shields.io/github/stars/adhammo/mips)](https://github.com/adhammo/mips/stargazers)
![Programming Languages](https://img.shields.io/github/languages/top/adhammo/mips)

</div>


## About

Design and a Verilog implementation of a **pipelined RISC processor** (*similar to MIPS*) having this [custom instruction set architecture](https://drive.google.com/file/d/1VXQzVpdnJppStDd_IuM1Ivdhi6VVf02v/view?usp=sharing).


## Documentaion

Check this [google spreadsheet](https://docs.google.com/spreadsheets/d/1RwGrLKuL3zEaNrocaprRyZuye82vGOtLNqpMNZzUuVI/edit#gid=574284862), which contains the instruction set of the processor and an assembler.

Check this [block diagram](https://drive.google.com/file/d/17KSOWljiWCOGefqKpOg3AwJ1q1VBbHUL/view), which has detailed information about the processor design (registers, signals, etc.).

