WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1282892 cumulative IPC: 3.897 (Simulation time: 00 hr 00 min 24 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1282892 cumulative IPC: 3.897 (Simulation time: 00 hr 00 min 24 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 87356823 heartbeat IPC: 0.1145 cumulative IPC: 0.05809 (Simulation time: 00 hr 07 min 00 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 86073932 cumulative IPC: 0.05809 (Simulation time: 00 hr 07 min 00 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 86073932 cumulative IPC: 0.05809 (Simulation time: 00 hr 07 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.05809 instructions: 5000001 cycles: 86073932
CPU 0 Branch Prediction Accuracy: 55.2% MPKI: 120.8 Average ROB Occupancy at Mispredict: 5.696
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.571
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 120
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     645127 HIT:     221942 MISS:     423185
LLC LOAD         ACCESS:     461271 HIT:     102341 MISS:     358930
LLC RFO          ACCESS:      11747 HIT:       3645 MISS:       8102
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     105351 HIT:     105321 MISS:         30
LLC TRANSLATION  ACCESS:      66758 HIT:      10635 MISS:      56123
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 279.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1675757 HIT:     995869 MISS:     679888
cpu0_DTLB LOAD         ACCESS:    1675757 HIT:     995869 MISS:     679888
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 37.67 cycles
cpu0_ITLB TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1991387 HIT:     966844 MISS:    1024543
cpu0_L1D LOAD         ACCESS:    1624197 HIT:     726343 MISS:     897854
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     266793 HIT:     230425 MISS:      36368
cpu0_L1D TRANSLATION  ACCESS:     100397 HIT:      10076 MISS:      90321
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 133.1 cycles
cpu0_L1I TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_L1I LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     853431 HIT:     313645 MISS:     539786
cpu0_L2C LOAD         ACCESS:     599730 HIT:     138459 MISS:     461271
cpu0_L2C RFO          ACCESS:      20668 HIT:       8921 MISS:      11747
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     142782 HIT:     142772 MISS:         10
cpu0_L2C TRANSLATION  ACCESS:      90251 HIT:      23493 MISS:      66758
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 239.7 cycles
cpu0_STLB TOTAL        ACCESS:     462753 HIT:     385830 MISS:      76923
cpu0_STLB LOAD         ACCESS:     462753 HIT:     385830 MISS:      76923
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 289.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7362
  ROW_BUFFER_MISS:     415758
 AVG DBUS CONGESTED CYCLE: 3.91
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3597
  FULL:      84825
