TRACE::2020-02-10.16:03:23::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:23::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:23::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:26::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:26::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-10.16:03:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-02-10.16:03:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-02-10.16:03:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2020-02-10.16:03:29::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-02-10.16:03:29::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-10.16:03:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-10.16:03:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-10.16:03:29::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:29::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:29::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:29::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:29::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-02-10.16:03:29::SCWPlatform::Generating the sources  .
TRACE::2020-02-10.16:03:29::SCWBDomain::Generating boot domain sources.
TRACE::2020-02-10.16:03:29::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-02-10.16:03:29::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:29::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:29::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-10.16:03:29::SCWMssOS::No sw design opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:29::SCWMssOS::mss does not exists at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:29::SCWMssOS::Creating sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:29::SCWMssOS::Adding the swdes entry, created swdb C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:29::SCWMssOS::updating the scw layer changes to swdes at   C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:29::SCWMssOS::Writing mss at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:29::SCWMssOS::Completed writing the mss file at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-10.16:03:29::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-10.16:03:29::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-10.16:03:29::SCWBDomain::Completed writing the mss file at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-10.16:03:42::SCWPlatform::Generating sources Done.
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:42::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:42::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-02-10.16:03:42::SCWMssOS::Could not open the swdb for C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-02-10.16:03:42::SCWMssOS::Could not open the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-02-10.16:03:42::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-10.16:03:42::SCWMssOS::No sw design opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::mss exists loading the mss file  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::Opened the sw design from mss  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::Adding the swdes entry C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-10.16:03:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-10.16:03:42::SCWMssOS::Opened the sw design.  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:42::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:42::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:42::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:42::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:42::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:42::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:42::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:42::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:42::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:42::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:42::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:42::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:42::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:42::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:42::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:42::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:42::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:42::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:42::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-10.16:03:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-10.16:03:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-10.16:03:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:43::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:43::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:43::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:43::SCWMssOS::No sw design opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::mss does not exists at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::Creating sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::Adding the swdes entry, created swdb C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::updating the scw layer changes to swdes at   C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::Writing mss at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::Completed writing the mss file at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-10.16:03:43::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-10.16:03:43::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:43::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:43::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:43::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:43::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:43::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:43::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:43::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:43::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:43::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:43::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:43::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:43::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:43::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:43::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:43::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:43::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:43::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:43::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:43::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:43::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:43::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:43::SCWMssOS::Completed writing the mss file at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-10.16:03:43::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-02-10.16:03:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-02-10.16:03:47::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-10.16:03:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-02-10.16:03:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-10.16:03:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-10.16:03:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-10.16:03:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-02-10.16:03:47::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-10.16:03:47::SCWSystem::Not a boot domain 
LOG::2020-02-10.16:03:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-10.16:03:47::SCWDomain::Generating domain artifcats
TRACE::2020-02-10.16:03:47::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-10.16:03:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-02-10.16:03:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-02-10.16:03:47::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:47::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:47::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-10.16:03:47::SCWMssOS::Could not open the swdb for C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-02-10.16:03:47::SCWMssOS::Could not open the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-02-10.16:03:47::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-10.16:03:47::SCWMssOS::No sw design opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::mss exists loading the mss file  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::Opened the sw design from mss  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::Adding the swdes entry C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-10.16:03:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-10.16:03:47::SCWMssOS::Opened the sw design.  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::Completed writing the mss file at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-10.16:03:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-10.16:03:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-10.16:03:47::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-02-10.16:03:47::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-10.16:03:47::SCWMssOS::Copying to export directory.
TRACE::2020-02-10.16:03:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-10.16:03:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-10.16:03:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-10.16:03:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-10.16:03:47::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-02-10.16:03:47::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-02-10.16:03:47::SCWPlatform::Started preparing the platform 
TRACE::2020-02-10.16:03:47::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-02-10.16:03:47::SCWSystem::dir created 
TRACE::2020-02-10.16:03:47::SCWSystem::Writing the bif 
TRACE::2020-02-10.16:03:47::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-10.16:03:47::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-10.16:03:47::SCWPlatform::Completed generating the platform
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:47::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:47::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:47::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:47::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:47::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:47::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:47::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:47::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:47::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:47::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:47::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:47::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:47::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:47::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:47::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:47::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:47::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:47::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b03ea46085d205a8763717c2109a36e",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-10.16:03:47::SCWPlatform::updated the xpfm file.
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b03ea46085d205a8763717c2109a36e",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b03ea46085d205a8763717c2109a36e",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-02-10.16:03:48::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-02-10.16:03:48::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-10.16:03:48::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-02-10.16:03:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-10.16:03:48::SCWDomain::Generating domain artifcats
TRACE::2020-02-10.16:03:48::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-10.16:03:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-02-10.16:03:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-02-10.16:03:48::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::Completed writing the mss file at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-10.16:03:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-10.16:03:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-10.16:03:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-10.16:03:48::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-10.16:03:48::SCWMssOS::Copying to export directory.
TRACE::2020-02-10.16:03:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-10.16:03:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-10.16:03:48::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-10.16:03:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-10.16:03:48::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-02-10.16:03:48::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-02-10.16:03:48::SCWPlatform::Started preparing the platform 
TRACE::2020-02-10.16:03:48::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-02-10.16:03:48::SCWSystem::dir created 
TRACE::2020-02-10.16:03:48::SCWSystem::Writing the bif 
TRACE::2020-02-10.16:03:48::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-10.16:03:48::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-10.16:03:48::SCWPlatform::Completed generating the platform
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:03:48::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:03:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:03:48::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:03:48::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:03:48::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b03ea46085d205a8763717c2109a36e",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-10.16:03:48::SCWPlatform::updated the xpfm file.
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b03ea46085d205a8763717c2109a36e",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::Removing the swdes entry for  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-10.16:06:17::SCWMssOS::Writing the mss file completed C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b03ea46085d205a8763717c2109a36e",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:06:17::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:06:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:06:17::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:06:17::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:06:17::SCWMssOS::Removing the swdes entry for  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-02-10.16:07:59::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-02-10.16:07:59::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-10.16:07:59::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-02-10.16:07:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-10.16:07:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-10.16:07:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-10.16:07:59::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-02-10.16:07:59::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:07:59::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:07:59::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:07:59::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:07:59::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:07:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:07:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:07:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:07:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:07:59::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:07:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:07:59::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:07:59::SCWBDomain::Completed writing the mss file at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-10.16:07:59::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-10.16:07:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-10.16:07:59::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-02-10.16:07:59::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-02-10.16:08:00::SCWBDomain::make[1]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-10.16:08:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-10.16:08:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-10.16:08:00::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-10.16:08:00::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:00::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:00::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-10.16:08:00::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:00::SCWBDomain::7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-10.16:08:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-10.16:08:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-10.16:08:00::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-10.16:08:00::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:01::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:01::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-10.16:08:01::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:01::SCWBDomain::7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-10.16:08:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-10.16:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-10.16:08:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-10.16:08:01::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:01::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:01::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-02-10.16:08:01::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:01::SCWBDomain::7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-02-10.16:08:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-10.16:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:01::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:01::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-02-10.16:08:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:02::SCWBDomain::7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-02-10.16:08:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-10.16:08:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-10.16:08:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-10.16:08:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:02::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:02::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-02-10.16:08:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:02::SCWBDomain::7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-02-10.16:08:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-10.16:08:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:02::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:02::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-02-10.16:08:03::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:03::SCWBDomain::7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-02-10.16:08:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-10.16:08:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-10.16:08:03::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-10.16:08:03::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:03::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:03::SCWBDomain::s7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-02-10.16:08:03::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:03::SCWBDomain::7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-02-10.16:08:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-10.16:08:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:03::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:03::SCWBDomain::s7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-02-10.16:08:03::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:03::SCWBDomain::7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-02-10.16:08:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-10.16:08:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:04::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:04::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-02-10.16:08:04::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:04::SCWBDomain::7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-02-10.16:08:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-10.16:08:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:04::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:04::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-02-10.16:08:04::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:04::SCWBDomain::7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-02-10.16:08:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-10.16:08:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-10.16:08:04::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-10.16:08:04::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:05::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:05::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-02-10.16:08:05::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:05::SCWBDomain::7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-02-10.16:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-10.16:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:05::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:05::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-02-10.16:08:05::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:05::SCWBDomain::7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-02-10.16:08:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-10.16:08:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-10.16:08:05::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-10.16:08:05::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:05::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:05::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-02-10.16:08:06::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:06::SCWBDomain::7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-02-10.16:08:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-10.16:08:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-10.16:08:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-10.16:08:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:06::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:06::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-02-10.16:08:07::SCWBDomain::make[3]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:07::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-02-10.16:08:07::SCWBDomain::make[3]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:07::SCWBDomain::7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-02-10.16:08:07::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:07::SCWBDomain::7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-02-10.16:08:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-10.16:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:08::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:08::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-02-10.16:08:08::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:08::SCWBDomain::7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-02-10.16:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-10.16:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-10.16:08:08::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-10.16:08:08::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:08::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:08::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-02-10.16:08:08::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:08::SCWBDomain::7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-02-10.16:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-10.16:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:09::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:09::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-02-10.16:08:09::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:09::SCWBDomain::7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-02-10.16:08:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-10.16:08:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:09::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:09::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-02-10.16:08:09::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:09::SCWBDomain::7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-02-10.16:08:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-10.16:08:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:08:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:08:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:10::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:10::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-02-10.16:08:10::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:10::SCWBDomain::7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-02-10.16:08:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-10.16:08:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-10.16:08:10::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-10.16:08:10::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:10::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:10::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-10.16:08:10::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-02-10.16:08:12::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:12::SCWBDomain::7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-10.16:08:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-10.16:08:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-10.16:08:12::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-10.16:08:12::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:12::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:12::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-10.16:08:12::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-02-10.16:08:12::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:12::SCWBDomain::7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-10.16:08:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-10.16:08:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-10.16:08:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-10.16:08:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:13::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:13::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-02-10.16:08:13::SCWBDomain::"Compiling ddrps"

TRACE::2020-02-10.16:08:13::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:13::SCWBDomain::7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-02-10.16:08:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-10.16:08:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:08:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:08:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:08:13::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:13::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-02-10.16:08:13::SCWBDomain::"Compiling devcfg"

TRACE::2020-02-10.16:08:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:18::SCWBDomain::7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-02-10.16:08:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-10.16:08:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-10.16:08:18::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-10.16:08:18::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:19::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-02-10.16:08:19::SCWBDomain::"Compiling dmaps"

TRACE::2020-02-10.16:08:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:23::SCWBDomain::7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-02-10.16:08:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-10.16:08:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:08:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:08:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:08:23::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:23::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-02-10.16:08:23::SCWBDomain::"Compiling gpiops"

TRACE::2020-02-10.16:08:28::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:28::SCWBDomain::7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-02-10.16:08:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-10.16:08:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-10.16:08:28::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-10.16:08:28::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-10.16:08:29::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:29::SCWBDomain::s7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-02-10.16:08:29::SCWBDomain::"Compiling gpio"

TRACE::2020-02-10.16:08:33::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:33::SCWBDomain::7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-02-10.16:08:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-10.16:08:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:08:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:08:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:08:34::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:34::SCWBDomain::s7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-02-10.16:08:34::SCWBDomain::"Compiling iicps"

TRACE::2020-02-10.16:08:41::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:41::SCWBDomain::7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-02-10.16:08:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-10.16:08:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:08:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:08:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:08:41::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:41::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-02-10.16:08:41::SCWBDomain::"Compiling qspips"

TRACE::2020-02-10.16:08:46::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:46::SCWBDomain::7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-02-10.16:08:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-10.16:08:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:08:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:08:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:08:47::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:47::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-02-10.16:08:47::SCWBDomain::"Compiling scugic"

TRACE::2020-02-10.16:08:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:52::SCWBDomain::7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-02-10.16:08:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-10.16:08:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-10.16:08:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-10.16:08:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:08:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:52::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-02-10.16:08:52::SCWBDomain::"Compiling scutimer"

TRACE::2020-02-10.16:08:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:56::SCWBDomain::7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-02-10.16:08:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-10.16:08:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:08:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:08:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:08:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:08:56::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-02-10.16:08:56::SCWBDomain::"Compiling scuwdt"

TRACE::2020-02-10.16:08:59::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:08:59::SCWBDomain::7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-02-10.16:08:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-10.16:08:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-10.16:08:59::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-10.16:08:59::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-10.16:09:00::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:09:00::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-02-10.16:09:00::SCWBDomain::"Compiling sdps"

TRACE::2020-02-10.16:09:04::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:09:04::SCWBDomain::7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-02-10.16:09:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-10.16:09:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-10.16:09:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-10.16:09:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:09:05::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:09:05::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-02-10.16:09:05::SCWBDomain::"Compiling standalone"

TRACE::2020-02-10.16:09:25::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:09:25::SCWBDomain::7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-02-10.16:09:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-10.16:09:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:09:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:09:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:09:25::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:09:25::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-02-10.16:09:25::SCWBDomain::"Compiling uartps"

TRACE::2020-02-10.16:09:31::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:09:31::SCWBDomain::7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-02-10.16:09:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-10.16:09:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-10.16:09:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-10.16:09:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-10.16:09:31::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:09:31::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-02-10.16:09:31::SCWBDomain::"Compiling usbps"

TRACE::2020-02-10.16:09:36::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:09:36::SCWBDomain::7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-02-10.16:09:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-10.16:09:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:09:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:09:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:09:37::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:09:37::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-02-10.16:09:37::SCWBDomain::"Compiling xadcps"

TRACE::2020-02-10.16:09:43::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:09:43::SCWBDomain::7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-02-10.16:09:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-10.16:09:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:09:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:09:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:09:43::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:09:43::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-02-10.16:09:44::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-02-10.16:09:49::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:09:49::SCWBDomain::7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-02-10.16:09:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-10.16:09:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:09:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:09:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-10.16:09:49::SCWBDomain::make[2]: Entering directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2020-02-10.16:09:49::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-02-10.16:09:49::SCWBDomain::make[2]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2020-02-10.16:09:49::SCWBDomain::7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-02-10.16:09:50::SCWBDomain::'Finished building libraries'

TRACE::2020-02-10.16:09:50::SCWBDomain::make[1]: Leaving directory 'C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-10.16:09:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-10.16:09:50::SCWBDomain::include -I.

TRACE::2020-02-10.16:09:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-10.16:09:51::SCWBDomain::9_0/include -I.

TRACE::2020-02-10.16:09:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-10.16:09:51::SCWBDomain::0/include -I.

TRACE::2020-02-10.16:09:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-02-10.16:09:52::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-02-10.16:09:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-10.16:09:53::SCWBDomain::0/include -I.

TRACE::2020-02-10.16:09:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-02-10.16:09:53::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-02-10.16:09:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-10.16:09:54::SCWBDomain::9_0/include -I.

TRACE::2020-02-10.16:09:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-10.16:09:55::SCWBDomain::0/include -I.

TRACE::2020-02-10.16:09:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-10.16:09:55::SCWBDomain::9_0/include -I.

TRACE::2020-02-10.16:09:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-02-10.16:09:56::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-02-10.16:09:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-10.16:09:57::SCWBDomain::9_0/include -I.

TRACE::2020-02-10.16:09:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-02-10.16:09:58::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-02-10.16:09:58::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-02-10.16:09:58::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-10.16:09:58::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-02-10.16:09:58::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sect
TRACE::2020-02-10.16:09:58::SCWBDomain::ions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-02-10.16:09:59::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-10.16:09:59::SCWSystem::Not a boot domain 
LOG::2020-02-10.16:09:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-10.16:09:59::SCWDomain::Generating domain artifcats
TRACE::2020-02-10.16:09:59::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-10.16:09:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-02-10.16:09:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-02-10.16:09:59::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-10.16:09:59::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:09:59::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:09:59::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:09:59::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:09:59::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:09:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:09:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:09:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:09:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:09:59::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:09:59::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:09:59::SCWMssOS::No sw design opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:09:59::SCWMssOS::mss exists loading the mss file  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:09:59::SCWMssOS::Opened the sw design from mss  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:09:59::SCWMssOS::Adding the swdes entry C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-10.16:09:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-10.16:09:59::SCWMssOS::Opened the sw design.  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:09:59::SCWMssOS::Completed writing the mss file at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-10.16:09:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:09:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-10.16:09:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-10.16:09:59::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-10.16:09:59::SCWMssOS::doing bsp build ... 
TRACE::2020-02-10.16:09:59::SCWMssOS::System Command Ran  C: & cd  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-02-10.16:09:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-10.16:09:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-10.16:09:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-10.16:09:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-10.16:10:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-10.16:10:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-10.16:10:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-10.16:10:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-10.16:10:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-10.16:10:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-10.16:10:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:10:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:10:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-10.16:10:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-10.16:10:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-10.16:10:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-10.16:10:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:10:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:10:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-10.16:10:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-10.16:10:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-10.16:10:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-10.16:10:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:10:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:10:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-10.16:10:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:10:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:10:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-10.16:10:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:10:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:10:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-10.16:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-10.16:10:04::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-10.16:10:04::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-10.16:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:10:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:10:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-10.16:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-10.16:10:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-10.16:10:05::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-10.16:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-10.16:10:05::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-10.16:10:05::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-10.16:10:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:10:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:10:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-10.16:10:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-10.16:10:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-10.16:10:07::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-10.16:10:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-10.16:10:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-10.16:10:07::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-10.16:10:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-10.16:10:08::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-10.16:10:08::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:08::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-02-10.16:10:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-10.16:10:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-10.16:10:09::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-10.16:10:09::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:10::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-02-10.16:10:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-10.16:10:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-10.16:10:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-10.16:10:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:10::SCWMssOS::"Compiling ddrps"

TRACE::2020-02-10.16:10:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-10.16:10:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:10:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:10:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-10.16:10:11::SCWMssOS::"Compiling devcfg"

TRACE::2020-02-10.16:10:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-10.16:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-10.16:10:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-10.16:10:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:16::SCWMssOS::"Compiling dmaps"

TRACE::2020-02-10.16:10:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-10.16:10:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:10:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:10:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-10.16:10:21::SCWMssOS::"Compiling gpiops"

TRACE::2020-02-10.16:10:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-10.16:10:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-10.16:10:27::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-10.16:10:27::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-10.16:10:27::SCWMssOS::"Compiling gpio"

TRACE::2020-02-10.16:10:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-10.16:10:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:10:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:10:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-10.16:10:32::SCWMssOS::"Compiling iicps"

TRACE::2020-02-10.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-10.16:10:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:10:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:10:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-10.16:10:40::SCWMssOS::"Compiling qspips"

TRACE::2020-02-10.16:10:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-10.16:10:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:10:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:10:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-10.16:10:46::SCWMssOS::"Compiling scugic"

TRACE::2020-02-10.16:10:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-10.16:10:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-10.16:10:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-10.16:10:53::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:10:54::SCWMssOS::"Compiling scutimer"

TRACE::2020-02-10.16:10:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-10.16:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:10:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:10:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-10.16:10:58::SCWMssOS::"Compiling scuwdt"

TRACE::2020-02-10.16:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-10.16:11:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-10.16:11:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-10.16:11:02::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-10.16:11:03::SCWMssOS::"Compiling sdps"

TRACE::2020-02-10.16:11:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-10.16:11:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-10.16:11:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-10.16:11:07::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-02-10.16:11:08::SCWMssOS::"Compiling standalone"

TRACE::2020-02-10.16:11:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-10.16:11:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:11:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:11:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-10.16:11:31::SCWMssOS::"Compiling uartps"

TRACE::2020-02-10.16:11:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-10.16:11:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-10.16:11:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-10.16:11:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-10.16:11:41::SCWMssOS::"Compiling usbps"

TRACE::2020-02-10.16:11:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-10.16:11:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-10.16:11:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-10.16:11:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-10.16:11:49::SCWMssOS::"Compiling xadcps"

TRACE::2020-02-10.16:11:54::SCWMssOS::'Finished building libraries'

TRACE::2020-02-10.16:11:54::SCWMssOS::Copying to export directory.
TRACE::2020-02-10.16:11:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-10.16:11:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-10.16:11:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-10.16:11:54::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-02-10.16:11:54::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-02-10.16:11:54::SCWPlatform::Started preparing the platform 
TRACE::2020-02-10.16:11:54::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-02-10.16:11:54::SCWSystem::dir created 
TRACE::2020-02-10.16:11:54::SCWSystem::Writing the bif 
TRACE::2020-02-10.16:11:54::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-10.16:11:54::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-10.16:11:54::SCWPlatform::Completed generating the platform
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:54::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:54::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:54::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:54::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:54::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:54::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:54::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:54::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:54::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:54::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:54::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:54::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:54::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:54::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:54::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:54::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-10.16:11:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:54::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:54::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53c3fc6c9f0a301804bd8c1ef2b82404",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b03ea46085d205a8763717c2109a36e",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-10.16:11:54::SCWPlatform::updated the xpfm file.
TRACE::2020-02-10.16:11:54::SCWPlatform::Clearing the existing platform
TRACE::2020-02-10.16:11:54::SCWSystem::Clearing the existing sysconfig
TRACE::2020-02-10.16:11:54::SCWBDomain::clearing the fsbl build
TRACE::2020-02-10.16:11:54::SCWMssOS::Removing the swdes entry for  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWMssOS::Removing the swdes entry for  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:54::SCWSystem::Clearing the domains completed.
TRACE::2020-02-10.16:11:54::SCWPlatform::Clearing the opened hw db.
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform:: Platform location is C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:54::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:54::SCWPlatform::Removing the HwDB with name C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:54::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-02-10.16:11:58::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-02-10.16:11:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-10.16:11:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-10.16:11:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-10.16:11:58::SCWMssOS::No sw design opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::mss exists loading the mss file  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::Opened the sw design from mss  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::Adding the swdes entry C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-10.16:11:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-10.16:11:58::SCWMssOS::Opened the sw design.  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:58::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:58::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-02-10.16:11:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-10.16:11:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:58::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWReader::No isolation master present  
TRACE::2020-02-10.16:11:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-10.16:11:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-10.16:11:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:58::SCWMssOS::No sw design opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::mss exists loading the mss file  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::Opened the sw design from mss  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::Adding the swdes entry C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-10.16:11:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-10.16:11:58::SCWMssOS::Opened the sw design.  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-10.16:11:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:58::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWReader::No isolation master present  
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:58::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:58::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:11:58::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:11:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:11:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:11:58::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:11:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:11:58::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::In reload Mss file.
TRACE::2020-02-10.16:12:00::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:12:00::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:12:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:12:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:12:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:12:00::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-10.16:12:00::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-10.16:12:00::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-10.16:12:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-10.16:12:00::SCWMssOS::No sw design opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::mss exists loading the mss file  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::Opened the sw design from mss  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::Adding the swdes entry C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-10.16:12:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-10.16:12:00::SCWMssOS::Opened the sw design.  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:12:00::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:12:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:12:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:12:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:12:00::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:12:00::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::Removing the swdes entry for  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::In reload Mss file.
TRACE::2020-02-10.16:12:00::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:12:00::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:12:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:12:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:12:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:12:00::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:12:00::SCWMssOS::No sw design opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::mss exists loading the mss file  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::Opened the sw design from mss  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::Adding the swdes entry C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-10.16:12:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-10.16:12:00::SCWMssOS::Opened the sw design.  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWPlatform::Trying to open the hw design at C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA given C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA absoulate path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform::DSA directory C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw
TRACE::2020-02-10.16:12:00::SCWPlatform:: Platform Path C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-02-10.16:12:00::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-10.16:12:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-10.16:12:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-10.16:12:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-10.16:12:00::SCWMssOS::Checking the sw design at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-10.16:12:00::SCWMssOS::Sw design exists and opened at  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-10.16:12:00::SCWMssOS::Removing the swdes entry for  C:/Github/Own/Embedded-FPGA/MiniZED/Hello_MiniZED_Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
