// Seed: 275896512
module module_0 #(
    parameter id_9 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  defparam id_9 = 1; id_10(
      -1, -1
  );
  assign id_7 = 1 - -1 === -1'b0;
  wire id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_1,
      id_9,
      id_1,
      id_8,
      id_4,
      id_9
  );
  wor id_20, id_21;
  wire id_22;
  wire id_23;
  if (-1) wire id_24, id_25, id_26;
  else begin : LABEL_0
    always
      if ({-1{id_18}}) id_22 = id_16;
      else;
    wire id_27;
  end
  id_28(
      -1 == -1, -1, 1'h0, id_10 * -1, 1, (-1), 1
  );
  assign #1 id_9 = 1;
  wire id_29 = id_12;
  supply1 id_30, id_31 = -1;
  assign id_4  = id_16;
  assign id_20 = -1;
endmodule
