// Seed: 488764397
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd25
) (
    output supply1 id_0,
    input wor id_1
    , id_12,
    output wand id_2,
    input wor id_3,
    output wor id_4,
    input tri1 id_5,
    input wire _id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    output supply1 id_10
);
  wire id_13;
  logic [-1 : -1] id_14;
  ;
  wire id_15;
  xor primCall (id_0, id_5, id_14, id_3, id_15, id_9, id_16, id_13, id_12, id_1);
  logic [1 : id_6] id_16 = id_16;
  module_0 modCall_1 (id_14);
endmodule
