

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16'
================================================================
* Date:           Wed Jan 17 08:24:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.032 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_577_16  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      12|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      58|    -|
|Register         |        -|    -|      24|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      24|      70|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |j_5_fu_93_p2          |         +|   0|  0|   7|           7|           1|
    |icmp_ln577_fu_87_p2   |      icmp|   0|  0|   3|           7|           7|
    |icmp_ln578_fu_104_p2  |      icmp|   0|  0|   2|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  12|          19|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  13|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_67_p4  |   9|          2|    1|          2|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4           |   9|          2|    7|         14|
    |j_fu_34                        |   9|          2|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  58|         13|   18|         37|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_return_preg           |  1|   0|    1|          0|
    |icmp_ln577_reg_125       |  1|   0|    1|          0|
    |j_5_reg_129              |  7|   0|    7|          0|
    |j_fu_34                  |  7|   0|    7|          0|
    |merge_reg_63             |  1|   0|    1|          0|
    |zext_ln577_cast_reg_120  |  4|   0|    5|          1|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   25|          1|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_return                          |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|existLen_2_reload                  |   in|    7|     ap_none|                                                        existLen_2_reload|        scalar|
|zext_ln577                         |   in|    4|     ap_none|                                                               zext_ln577|        scalar|
|curOptPotentialPlacement_address0  |  out|    4|   ap_memory|                                                 curOptPotentialPlacement|         array|
|curOptPotentialPlacement_ce0       |  out|    1|   ap_memory|                                                 curOptPotentialPlacement|         array|
|curOptPotentialPlacement_q0        |   in|    5|   ap_memory|                                                 curOptPotentialPlacement|         array|
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln577_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln577"   --->   Operation 6 'read' 'zext_ln577_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%existLen_2_reload_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %existLen_2_reload"   --->   Operation 7 'read' 'existLen_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln577_cast = zext i4 %zext_ln577_read"   --->   Operation 8 'zext' 'zext_ln577_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph60"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_4 = load i7 %j" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 11 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.06ns)   --->   "%icmp_ln577 = icmp_ult  i7 %j_4, i7 %existLen_2_reload_read" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 13 'icmp' 'icmp_ln577' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.31ns)   --->   "%j_5 = add i7 %j_4, i7 1" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 14 'add' 'j_5' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%br_ln577 = br i1 %icmp_ln577, void %.critedge106.loopexit.exitStub, void %.split18" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 15 'br' 'br_ln577' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i7 %j_4" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 16 'zext' 'zext_ln578' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln578" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 17 'getelementptr' 'curOptPotentialPlacement_addr' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.75ns)   --->   "%curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 18 'load' 'curOptPotentialPlacement_load_2' <Predicate = (icmp_ln577)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.03>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln575 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [DynMap/DynMap_4HLS.cpp:575]   --->   Operation 19 'specloopname' 'specloopname_ln575' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (1.75ns)   --->   "%curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 20 'load' 'curOptPotentialPlacement_load_2' <Predicate = (icmp_ln577)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%icmp_ln578 = icmp_eq  i5 %zext_ln577_cast, i5 %curOptPotentialPlacement_load_2" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 21 'icmp' 'icmp_ln578' <Predicate = (icmp_ln577)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.29ns)   --->   "%br_ln578 = br i1 %icmp_ln578, void, void %.critedge106.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 22 'br' 'br_ln578' <Predicate = (icmp_ln577)> <Delay = 1.29>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln577 = store i7 %j_5, i7 %j" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 23 'store' 'store_ln577' <Predicate = (icmp_ln577 & !icmp_ln578)> <Delay = 1.29>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph60"   --->   Operation 24 'br' 'br_ln0' <Predicate = (icmp_ln577 & !icmp_ln578)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %.lr.ph60, i1 0, void %.split18"   --->   Operation 25 'phi' 'merge' <Predicate = (icmp_ln578) | (!icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln578) | (!icmp_ln577)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ existLen_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln577]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curOptPotentialPlacement]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                               (alloca       ) [ 011]
zext_ln577_read                 (read         ) [ 000]
existLen_2_reload_read          (read         ) [ 000]
zext_ln577_cast                 (zext         ) [ 001]
store_ln0                       (store        ) [ 000]
br_ln0                          (br           ) [ 000]
j_4                             (load         ) [ 000]
specpipeline_ln0                (specpipeline ) [ 000]
icmp_ln577                      (icmp         ) [ 011]
j_5                             (add          ) [ 001]
br_ln577                        (br           ) [ 011]
zext_ln578                      (zext         ) [ 000]
curOptPotentialPlacement_addr   (getelementptr) [ 001]
specloopname_ln575              (specloopname ) [ 000]
curOptPotentialPlacement_load_2 (load         ) [ 000]
icmp_ln578                      (icmp         ) [ 001]
br_ln578                        (br           ) [ 000]
store_ln577                     (store        ) [ 000]
br_ln0                          (br           ) [ 000]
merge                           (phi          ) [ 001]
ret_ln0                         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="existLen_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="existLen_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln577">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln577"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="curOptPotentialPlacement">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curOptPotentialPlacement"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="j_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="zext_ln577_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="4" slack="0"/>
<pin id="40" dir="0" index="1" bw="4" slack="0"/>
<pin id="41" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln577_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="existLen_2_reload_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="7" slack="0"/>
<pin id="46" dir="0" index="1" bw="7" slack="0"/>
<pin id="47" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="existLen_2_reload_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="curOptPotentialPlacement_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="5" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="curOptPotentialPlacement_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curOptPotentialPlacement_load_2/1 "/>
</bind>
</comp>

<comp id="63" class="1005" name="merge_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="merge_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="1" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="zext_ln577_cast_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln577_cast/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_4_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln577_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="7" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln577/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="j_5_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln578_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln578/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln578_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="0" index="1" bw="5" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln578/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln577_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="1"/>
<pin id="111" dir="0" index="1" bw="7" slack="1"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln577/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="j_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="120" class="1005" name="zext_ln577_cast_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln577_cast "/>
</bind>
</comp>

<comp id="125" class="1005" name="icmp_ln577_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln577 "/>
</bind>
</comp>

<comp id="129" class="1005" name="j_5_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="1"/>
<pin id="131" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="134" class="1005" name="curOptPotentialPlacement_addr_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="curOptPotentialPlacement_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="78"><net_src comp="38" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="44" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="108"><net_src comp="57" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="34" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="123"><net_src comp="75" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="128"><net_src comp="87" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="93" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="137"><net_src comp="50" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="57" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: curOptPotentialPlacement | {}
 - Input state : 
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 : existLen_2_reload | {1 }
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 : zext_ln577 | {1 }
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 : curOptPotentialPlacement | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_4 : 1
		icmp_ln577 : 2
		j_5 : 2
		br_ln577 : 3
		zext_ln578 : 2
		curOptPotentialPlacement_addr : 3
		curOptPotentialPlacement_load_2 : 4
	State 2
		icmp_ln578 : 1
		br_ln578 : 2
		merge : 3
		ret_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |             j_5_fu_93             |    0    |    7    |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln577_fu_87         |    0    |    3    |
|          |         icmp_ln578_fu_104         |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|   read   |     zext_ln577_read_read_fu_38    |    0    |    0    |
|          | existLen_2_reload_read_read_fu_44 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |       zext_ln577_cast_fu_75       |    0    |    0    |
|          |          zext_ln578_fu_99         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    12   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|curOptPotentialPlacement_addr_reg_134|    4   |
|          icmp_ln577_reg_125         |    1   |
|             j_5_reg_129             |    7   |
|              j_reg_113              |    7   |
|             merge_reg_63            |    1   |
|       zext_ln577_cast_reg_120       |    5   |
+-------------------------------------+--------+
|                Total                |   25   |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   12   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   25   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   25   |   21   |
+-----------+--------+--------+--------+
