// Seed: 1336281583
module module_0;
  id_2(
      .id_0(1'b0), .id_1(id_1), .id_2(1'b0), .id_3(id_1), .id_4(id_1), .id_5(id_1), .id_6(1)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  module_0();
  assign id_2 = id_1;
  assign id_2[1'b0] = id_3[1 : 1];
  wand id_4;
  assign id_4 = 1;
endmodule
