{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683263423010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683263423010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 23:10:22 2023 " "Processing started: Thu May 04 23:10:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683263423010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683263423010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683263423010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683263423636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683263423636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/vga_clk.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad_control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_control_tb " "Found entity 1: unidad_control_tb" {  } { { "unidad_control_tb.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/unidad_control_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/unidad_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_reg_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_reg_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_reg_write " "Found entity 1: senal_reg_write" {  } { { "senal_reg_write.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_reg_write.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_reg_src.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_reg_src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_reg_src " "Found entity 1: senal_reg_src" {  } { { "senal_reg_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_reg_src.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_mem_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_mem_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_mem_write " "Found entity 1: senal_mem_write" {  } { { "senal_mem_write.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_mem_write.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_mem_to_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_mem_to_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_mem_to_reg " "Found entity 1: senal_mem_to_reg" {  } { { "senal_mem_to_reg.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_mem_to_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_imm_src.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_imm_src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_imm_src " "Found entity 1: senal_imm_src" {  } { { "senal_imm_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_imm_src.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_alu_src.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_alu_src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_ALU_src " "Found entity 1: senal_ALU_src" {  } { { "senal_ALU_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_ALU_src.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file senal_alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senal_ALU_control " "Found entity 1: senal_ALU_control" {  } { { "senal_ALU_control.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_ALU_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_deco " "Found entity 1: main_deco" {  } { { "main_deco.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/main_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_cond.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_cond.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_cond " "Found entity 1: logica_cond" {  } { { "logica_cond.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/logica_cond.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436469 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExtendImmediate.sv(17) " "Verilog HDL warning at ExtendImmediate.sv(17): extended using \"x\" or \"z\"" {  } { { "ExtendImmediate.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ExtendImmediate.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1683263436473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendimmediate.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendimmediate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendImmediate " "Found entity 1: ExtendImmediate" {  } { { "ExtendImmediate.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ExtendImmediate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_deco " "Found entity 1: ALU_deco" {  } { { "ALU_deco.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ALU_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ALU.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683263436498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683263436498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n cond_check.sv(4) " "Verilog HDL Implicit Net warning at cond_check.sv(4): created implicit net for \"n\"" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683263436499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z cond_check.sv(4) " "Verilog HDL Implicit Net warning at cond_check.sv(4): created implicit net for \"z\"" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683263436499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c cond_check.sv(4) " "Verilog HDL Implicit Net warning at cond_check.sv(4): created implicit net for \"c\"" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683263436499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v cond_check.sv(4) " "Verilog HDL Implicit Net warning at cond_check.sv(4): created implicit net for \"v\"" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683263436499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 ALU.sv(28) " "Verilog HDL Implicit Net warning at ALU.sv(28): created implicit net for \"o1\"" {  } { { "ALU.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ALU.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683263436499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 ALU.sv(29) " "Verilog HDL Implicit Net warning at ALU.sv(29): created implicit net for \"o2\"" {  } { { "ALU.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ALU.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683263436499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 ALU.sv(30) " "Verilog HDL Implicit Net warning at ALU.sv(30): created implicit net for \"o3\"" {  } { { "ALU.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ALU.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683263436499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unidad_control " "Elaborating entity \"unidad_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683263436545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_deco ALU_deco:ad " "Elaborating entity \"ALU_deco\" for hierarchy \"ALU_deco:ad\"" {  } { { "unidad_control.sv" "ad" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/unidad_control.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_deco ALU_deco:ad\|main_deco:m_deco " "Elaborating entity \"main_deco\" for hierarchy \"ALU_deco:ad\|main_deco:m_deco\"" {  } { { "ALU_deco.sv" "m_deco" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ALU_deco.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senal_reg_write ALU_deco:ad\|main_deco:m_deco\|senal_reg_write:srw " "Elaborating entity \"senal_reg_write\" for hierarchy \"ALU_deco:ad\|main_deco:m_deco\|senal_reg_write:srw\"" {  } { { "main_deco.sv" "srw" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/main_deco.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senal_mem_write ALU_deco:ad\|main_deco:m_deco\|senal_mem_write:smw " "Elaborating entity \"senal_mem_write\" for hierarchy \"ALU_deco:ad\|main_deco:m_deco\|senal_mem_write:smw\"" {  } { { "main_deco.sv" "smw" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/main_deco.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senal_mem_to_reg ALU_deco:ad\|main_deco:m_deco\|senal_mem_to_reg:smtr " "Elaborating entity \"senal_mem_to_reg\" for hierarchy \"ALU_deco:ad\|main_deco:m_deco\|senal_mem_to_reg:smtr\"" {  } { { "main_deco.sv" "smtr" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/main_deco.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senal_ALU_src ALU_deco:ad\|main_deco:m_deco\|senal_ALU_src:sas " "Elaborating entity \"senal_ALU_src\" for hierarchy \"ALU_deco:ad\|main_deco:m_deco\|senal_ALU_src:sas\"" {  } { { "main_deco.sv" "sas" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/main_deco.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senal_imm_src ALU_deco:ad\|main_deco:m_deco\|senal_imm_src:sis " "Elaborating entity \"senal_imm_src\" for hierarchy \"ALU_deco:ad\|main_deco:m_deco\|senal_imm_src:sis\"" {  } { { "main_deco.sv" "sis" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/main_deco.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436582 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res senal_imm_src.sv(6) " "Verilog HDL Always Construct warning at senal_imm_src.sv(6): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "senal_imm_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_imm_src.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1683263436583 "|unidad_control|ALU_deco:ad|main_deco:m_deco|senal_imm_src:sis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] senal_imm_src.sv(8) " "Inferred latch for \"res\[0\]\" at senal_imm_src.sv(8)" {  } { { "senal_imm_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_imm_src.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683263436583 "|unidad_control|ALU_deco:ad|main_deco:m_deco|senal_imm_src:sis"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] senal_imm_src.sv(8) " "Inferred latch for \"res\[1\]\" at senal_imm_src.sv(8)" {  } { { "senal_imm_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_imm_src.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683263436583 "|unidad_control|ALU_deco:ad|main_deco:m_deco|senal_imm_src:sis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senal_reg_src ALU_deco:ad\|main_deco:m_deco\|senal_reg_src:srs " "Elaborating entity \"senal_reg_src\" for hierarchy \"ALU_deco:ad\|main_deco:m_deco\|senal_reg_src:srs\"" {  } { { "main_deco.sv" "srs" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/main_deco.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436585 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res senal_reg_src.sv(7) " "Verilog HDL Always Construct warning at senal_reg_src.sv(7): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "senal_reg_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_reg_src.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1683263436586 "|unidad_control|ALU_deco:ad|main_deco:m_deco|senal_reg_src:srs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] senal_reg_src.sv(9) " "Inferred latch for \"res\[0\]\" at senal_reg_src.sv(9)" {  } { { "senal_reg_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_reg_src.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683263436586 "|unidad_control|ALU_deco:ad|main_deco:m_deco|senal_reg_src:srs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] senal_reg_src.sv(9) " "Inferred latch for \"res\[1\]\" at senal_reg_src.sv(9)" {  } { { "senal_reg_src.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_reg_src.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683263436587 "|unidad_control|ALU_deco:ad|main_deco:m_deco|senal_reg_src:srs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senal_ALU_control ALU_deco:ad\|senal_ALU_control:sac " "Elaborating entity \"senal_ALU_control\" for hierarchy \"ALU_deco:ad\|senal_ALU_control:sac\"" {  } { { "ALU_deco.sv" "sac" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/ALU_deco.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436589 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_op senal_ALU_control.sv(9) " "Verilog HDL Always Construct warning at senal_ALU_control.sv(9): variable \"ALU_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "senal_ALU_control.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/senal_ALU_control.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436590 "|unidad_control|ALU_deco:ad|senal_ALU_control:sac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_cond logica_cond:lc " "Elaborating entity \"logica_cond\" for hierarchy \"logica_cond:lc\"" {  } { { "unidad_control.sv" "lc" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/unidad_control.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436593 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flag_w logica_cond.sv(14) " "Output port \"flag_w\" at logica_cond.sv(14) has no driver" {  } { { "logica_cond.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/logica_cond.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683263436595 "|unidad_control|logica_cond:lc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check logica_cond:lc\|cond_check:cond_ch " "Elaborating entity \"cond_check\" for hierarchy \"logica_cond:lc\|cond_check:cond_ch\"" {  } { { "logica_cond.sv" "cond_ch" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/logica_cond.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683263436596 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z cond_check.sv(10) " "Verilog HDL Always Construct warning at cond_check.sv(10): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z cond_check.sv(11) " "Verilog HDL Always Construct warning at cond_check.sv(11): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c cond_check.sv(12) " "Verilog HDL Always Construct warning at cond_check.sv(12): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c cond_check.sv(13) " "Verilog HDL Always Construct warning at cond_check.sv(13): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n cond_check.sv(14) " "Verilog HDL Always Construct warning at cond_check.sv(14): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n cond_check.sv(15) " "Verilog HDL Always Construct warning at cond_check.sv(15): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v cond_check.sv(16) " "Verilog HDL Always Construct warning at cond_check.sv(16): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v cond_check.sv(17) " "Verilog HDL Always Construct warning at cond_check.sv(17): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z cond_check.sv(18) " "Verilog HDL Always Construct warning at cond_check.sv(18): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c cond_check.sv(18) " "Verilog HDL Always Construct warning at cond_check.sv(18): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z cond_check.sv(19) " "Verilog HDL Always Construct warning at cond_check.sv(19): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c cond_check.sv(19) " "Verilog HDL Always Construct warning at cond_check.sv(19): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n cond_check.sv(20) " "Verilog HDL Always Construct warning at cond_check.sv(20): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v cond_check.sv(20) " "Verilog HDL Always Construct warning at cond_check.sv(20): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436598 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n cond_check.sv(21) " "Verilog HDL Always Construct warning at cond_check.sv(21): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436599 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v cond_check.sv(21) " "Verilog HDL Always Construct warning at cond_check.sv(21): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436599 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z cond_check.sv(22) " "Verilog HDL Always Construct warning at cond_check.sv(22): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436599 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n cond_check.sv(22) " "Verilog HDL Always Construct warning at cond_check.sv(22): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436599 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v cond_check.sv(22) " "Verilog HDL Always Construct warning at cond_check.sv(22): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436599 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z cond_check.sv(23) " "Verilog HDL Always Construct warning at cond_check.sv(23): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436599 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n cond_check.sv(23) " "Verilog HDL Always Construct warning at cond_check.sv(23): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436599 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v cond_check.sv(23) " "Verilog HDL Always Construct warning at cond_check.sv(23): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cond_check.sv" "" { Text "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/cond_check.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1683263436599 "|unidad_control|logica_cond:lc|cond_check:cond_ch"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/single_cycle.map.smsg " "Generated suppressed messages file C:/Users/DELIA/OneDrive/Documents/TEC/I Semestre 2023/Arqui/Proyectos/Proyecto2/earce_computer_architecture_1_2023_grupal/single-cycle-processor/single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1683263436729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683263436741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 23:10:36 2023 " "Processing ended: Thu May 04 23:10:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683263436741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683263436741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683263436741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683263436741 ""}
