#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 11 11:19:26 2019
# Process ID: 18148
# Current directory: /zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.runs/synth_1
# Command line: vivado -log MODULE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MODULE.tcl
# Log file: /zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.runs/synth_1/MODULE.vds
# Journal file: /zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MODULE.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1340.254 ; gain = 40.016 ; free physical = 740 ; free virtual = 3489
Command: synth_design -top MODULE -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18221 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1442.707 ; gain = 89.906 ; free physical = 606 ; free virtual = 3362
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MODULE' [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd:10]
WARNING: [Synth 8-614] signal 'toggle' is read in the process but is not in the sensitivity list [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'MODULE' (1#1) [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.457 ; gain = 134.656 ; free physical = 611 ; free virtual = 3369
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1487.457 ; gain = 134.656 ; free physical = 609 ; free virtual = 3367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1487.457 ; gain = 134.656 ; free physical = 609 ; free virtual = 3367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/constrs_1/imports/impl/Arty_ArtyA735_ArtyA7100_Master.xdc]
Finished Parsing XDC File [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/constrs_1/imports/impl/Arty_ArtyA735_ArtyA7100_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/constrs_1/imports/impl/Arty_ArtyA735_ArtyA7100_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MODULE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MODULE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.469 ; gain = 0.000 ; free physical = 282 ; free virtual = 3074
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.469 ; gain = 0.000 ; free physical = 282 ; free virtual = 3075
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.469 ; gain = 0.000 ; free physical = 282 ; free virtual = 3075
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.469 ; gain = 0.000 ; free physical = 282 ; free virtual = 3075
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1786.469 ; gain = 433.668 ; free physical = 346 ; free virtual = 3139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1786.469 ; gain = 433.668 ; free physical = 346 ; free virtual = 3139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1786.469 ; gain = 433.668 ; free physical = 346 ; free virtual = 3139
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'toggle_reg' [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:06 . Memory (MB): peak = 1786.469 ; gain = 433.668 ; free physical = 338 ; free virtual = 3131
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MODULE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:09 . Memory (MB): peak = 1786.469 ; gain = 433.668 ; free physical = 324 ; free virtual = 3121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:45 . Memory (MB): peak = 1786.469 ; gain = 433.668 ; free physical = 190 ; free virtual = 2995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:46 . Memory (MB): peak = 1804.492 ; gain = 451.691 ; free physical = 189 ; free virtual = 2994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:46 . Memory (MB): peak = 1804.492 ; gain = 451.691 ; free physical = 189 ; free virtual = 2994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 1804.492 ; gain = 451.691 ; free physical = 188 ; free virtual = 2994
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 1804.492 ; gain = 451.691 ; free physical = 188 ; free virtual = 2994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 1804.492 ; gain = 451.691 ; free physical = 188 ; free virtual = 2994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 1804.492 ; gain = 451.691 ; free physical = 188 ; free virtual = 2994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 1804.492 ; gain = 451.691 ; free physical = 188 ; free virtual = 2994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 1804.492 ; gain = 451.691 ; free physical = 188 ; free virtual = 2994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     1|
|4     |LUT4   |    21|
|5     |LUT5   |    16|
|6     |FDCE   |    29|
|7     |LD     |     1|
|8     |IBUF   |     2|
|9     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    86|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 1804.492 ; gain = 451.691 ; free physical = 188 ; free virtual = 2994
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1804.492 ; gain = 152.680 ; free physical = 242 ; free virtual = 3047
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 1804.500 ; gain = 451.691 ; free physical = 242 ; free virtual = 3047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.500 ; gain = 0.000 ; free physical = 177 ; free virtual = 2984
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:57 . Memory (MB): peak = 1804.500 ; gain = 464.246 ; free physical = 233 ; free virtual = 3040
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.500 ; gain = 0.000 ; free physical = 233 ; free virtual = 3040
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.runs/synth_1/MODULE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MODULE_utilization_synth.rpt -pb MODULE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 11:22:20 2019...
