<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005979A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005979</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17939796</doc-number><date>20220907</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>JP</country><doc-number>2014-088804</doc-number><date>20140423</date></priority-claim><priority-claim sequence="02" kind="national"><country>JP</country><doc-number>2014-256186</doc-number><date>20141218</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>146</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>31</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>48</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>14634</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>03</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>05</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>13</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>14636</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>14</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>06</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>81</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>3192</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>16</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>481</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>11</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>14643</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>1469</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>0346</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>0391</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>0401</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05181</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>13111</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>03616</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>81065</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05026</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05547</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>73204</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05166</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>16237</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>16501</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05124</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05541</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05664</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>13006</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>81191</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05022</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05009</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>0508</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>81097</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05005</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05647</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05655</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05008</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>81948</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>16147</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05644</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05186</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05657</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05573</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05567</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>0603</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>73257</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05669</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>0345</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>1403</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05017</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05083</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05144</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05147</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05155</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05157</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05164</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05169</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05172</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>13025</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>16145</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>04953</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>12043</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e79">SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THEREOF</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>16503062</doc-number><date>20190703</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>11476291</doc-number></document-id></parent-grant-document></parent-doc><child-doc><document-id><country>US</country><doc-number>17939796</doc-number></document-id></child-doc></relation></continuation><continuation><relation><parent-doc><document-id><country>US</country><doc-number>15118575</doc-number><date>20160812</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>10600838</doc-number></document-id></parent-grant-document><parent-pct-document><document-id><country>WO</country><doc-number>PCT/JP2015/002071</doc-number><date>20150415</date></document-id></parent-pct-document></parent-doc><child-doc><document-id><country>US</country><doc-number>16503062</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SONY GROUP CORPORATION</orgname><address><city>Tokyo</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>WAKIYAMA</last-name><first-name>Satoru</first-name><address><city>Kanagawa</city><country>JP</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>JYO</last-name><first-name>Naoki</first-name><address><city>Kanagawa</city><country>JP</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>SHIMIZU</last-name><first-name>Kan</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>HAYASHI</last-name><first-name>Toshihiko</first-name><address><city>Kanagawa</city><country>JP</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>NAKAMURA</last-name><first-name>Takuya</first-name><address><city>Kumamoto</city><country>JP</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SONY GROUP CORPORATION</orgname><role>03</role><address><city>Tokyo</city><country>JP</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">There is provided semiconductor devices and methods of forming the same, the semiconductor devices including: a first semiconductor element having a first electrode; a second semiconductor element having a second electrode; a Sn-based micro-solder bump formed on the second electrode; and a concave bump pad including the first electrode opposite to the micro-solder bump, where the first electrode is connected to the second electrode via the micro-solder bump and the concave bump pad.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="132.84mm" wi="127.25mm" file="US20230005979A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="105.75mm" wi="84.24mm" file="US20230005979A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="174.92mm" wi="127.00mm" orientation="landscape" file="US20230005979A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="79.42mm" wi="97.45mm" file="US20230005979A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="212.51mm" wi="119.89mm" file="US20230005979A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="220.56mm" wi="127.59mm" file="US20230005979A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="198.54mm" wi="127.34mm" file="US20230005979A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="206.67mm" wi="156.04mm" orientation="landscape" file="US20230005979A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="204.55mm" wi="146.56mm" orientation="landscape" file="US20230005979A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="234.78mm" wi="107.78mm" orientation="landscape" file="US20230005979A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="172.04mm" wi="105.75mm" file="US20230005979A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="177.04mm" wi="122.51mm" file="US20230005979A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="149.01mm" wi="133.69mm" file="US20230005979A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="229.70mm" wi="135.30mm" orientation="landscape" file="US20230005979A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="120.65mm" wi="100.08mm" file="US20230005979A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="219.29mm" wi="76.03mm" orientation="landscape" file="US20230005979A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="150.62mm" wi="99.99mm" orientation="landscape" file="US20230005979A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="151.13mm" wi="129.29mm" file="US20230005979A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="176.19mm" wi="120.40mm" orientation="landscape" file="US20230005979A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="176.02mm" wi="109.14mm" orientation="landscape" file="US20230005979A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">TECHNICAL FIELD</heading><p id="p-0002" num="0001">The present disclosure relates to a semiconductor device and a method of manufacturing thereof, particularly, a semiconductor device in which the respective electrodes of stacked semiconductor elements are electrically connected to each other via Sn-based soldering, and a method of manufacturing thereof.</p><heading id="h-0002" level="1">CROSS REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0003" num="0002">This application claims the benefit of Japanese Priority Patent Application JP 2014-088804 filed Apr. 23, 2014, and Japanese Priority Patent Application JP 2014-256186 filed Dec. 18, 2014, the entire contents of each of which are incorporated herein by reference.</p><heading id="h-0003" level="1">BACKGROUND ART</heading><p id="p-0004" num="0003">In the related art, in processes of manufacturing a semiconductor device that is configured via the stacking of semiconductor elements, a technique of forming Sn-based (SnAg or the like) micro-solder bumps is used so as to connect the respective electrodes of the stacked semiconductor elements.</p><p id="p-0005" num="0004"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a view schematically illustrating a technique of forming Sn-based micro-solder bumps that are used so as to stack semiconductor elements in the related art.</p><p id="p-0006" num="0005">As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a portion of an Al PAD <b>2</b> on a first semiconductor element, that is, one semiconductor element, is exposed, and Ni or the like is formed as a barrier metal <b>3</b> thereon. A Sn-based micro-solder bump <b>6</b> is formed on a second semiconductor element <b>4</b>, that is, the other semiconductor element, and the barrier metal <b>3</b> and the Sn-based micro-solder bump <b>6</b> are diffusion connected to each other via formic acid reduction.</p><p id="p-0007" num="0006"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a graph illustrating the theoretical diffusion distance (at 200 degrees Celsius) of each of various metals vs. time, the metals being obtainable from Sn and barrier metals. As is apparent from <figref idref="DRAWINGS">FIG. <b>2</b></figref>, in a case where the diffusion connection is made via the above-mentioned formic acid reduction, it is necessary to form the barrier metal <b>3</b> having a thickness on the order of a micrometer, specifically, a thickness of 3 micrometers or greater, when taking into consideration the diffusivity of a Sn-based solder.</p><p id="p-0008" num="0007">However, it is difficult to fluidize the barrier metal <b>3</b> having a thickness on the order of a micrometer in a wafer process among the processes of manufacturing the semiconductor device.</p><p id="p-0009" num="0008">In a case disclosed in PTL 1, Ti is adopted as a barrier metal for a Sn-based solder, and Ti having a thickness of approximately 200 nanometers, which can be fluidized in a wafer process, is formed using a sputtering technique as a die bond technology.</p><heading id="h-0004" level="1">CITATION LIST</heading><heading id="h-0005" level="1">Patent Literature</heading><p id="p-0010" num="0000"><ul id="ul0001" list-style="none">    <li id="ul0001-0001" num="0009">PTL 1: Japanese Unexamined Patent Application Publication No. 2006-108604</li></ul></p><heading id="h-0006" level="1">SUMMARY OF INVENTION</heading><heading id="h-0007" level="1">Technical Problem</heading><p id="p-0011" num="0010">However, in the method disclosed in PTL 1, when semiconductor elements were merely physically connected to each other via the die bond technology, and were subjected to a high temperature exposure test which was performed by the applicant, the resistance of the boundary between the Sn-based solder and Ti increased due to alloy growth, oxidation, or the like. Accordingly, according to the method disclosed in PTL 1, the respective electrodes of stacked semiconductor elements can be physically connected to each other; however, the respective electrodes of stacked semiconductor elements may not be electrically connected to each other.</p><p id="p-0012" num="0011">The present disclosure is made in light of this problem, and according to the present disclosure, it is possible to electrically connect the respective electrodes of stacked semiconductor elements.</p><heading id="h-0008" level="1">Solution to Problem</heading><p id="p-0013" num="0012">According to an embodiment of the present disclosure, there is provided a semiconductor device including a first semiconductor element having a first electrode; a second semiconductor element having a second electrode; a Sn-based micro-solder bump formed on the second electrode; and a concave bump pad formed on the first electrode opposite to the micro-solder bump, where the first electrode is connected to the second electrode via the micro-solder bump and the concave bump pad.</p><p id="p-0014" num="0013">A third metal layer diffused to the micro-bump and close to the micro-bump, and a second metal layer made of a metal of the vanadium group may be sequentially formed on the bump pad.</p><p id="p-0015" num="0014">The first semiconductor element may have a plurality of bump pads thereon, the diameters of which are different from each other.</p><p id="p-0016" num="0015">The diameters of the bump pads may be different depending on the use of the respective electrodes connected thereto.</p><p id="p-0017" num="0016">The diameter of the micro-bump of the second semiconductor element may correspond to that of the bump pad of the corresponding first semiconductor element.</p><p id="p-0018" num="0017">The third metal layer close to the micro-bump, the second metal layer, and a first metal layer may be sequentially formed on the bump pad, the first metal layer being formed of a nitride film of the metal of the vanadium group used in the second metal layer.</p><p id="p-0019" num="0018">The second metal layer may have an average thickness of 30 nanometers or greater.</p><p id="p-0020" num="0019">The first metal layer may have an average thickness of 10 nanometers or greater.</p><p id="p-0021" num="0020">The second metal layer may be made of Ta, and the first metal layer is made of TaN.</p><p id="p-0022" num="0021">The third metal layer may be made of Cu, Co, Ni, Pd, Au, or Pt.</p><p id="p-0023" num="0022">The bump pad may be formed by an opening portion that is provided from the surface of the first semiconductor element to a through-electrode in the first semiconductor element.</p><p id="p-0024" num="0023">The bump pad may be formed by an opening portion that is provided from the surface of the first semiconductor element to a metal wiring in the first semiconductor element.</p><p id="p-0025" num="0024">The semiconductor device may be a stacked CMOS image sensor in which a logic chip equivalent to the second semiconductor element is CoW-connected to a pixel substrate equivalent to the first semiconductor element.</p><p id="p-0026" num="0025">According to a second embodiment of the present disclosure, there is provided a method of manufacturing a semiconductor device that includes a first semiconductor element having a first electrode stacked with a second semiconductor element having a second electrode, the method including: forming a Sn-based micro-solder bump on the second electrode; and forming a concave bump pad on the first electrode opposite to the micro-solder bump, where the first electrode is connected to the second electrode via the micro-solder bump and the concave bump pad.</p><p id="p-0027" num="0026">In the forming of the bump pad, a second metal layer made of a metal of the vanadium group may be formed on the electrode of the first semiconductor element that is the other of the opposite semiconductor elements, the electrode being connected to the electrode of the second semiconductor element via the micro-bump, and a third metal layer may be formed on the second metal layer, which is diffused to the micro-bump, and the micro-bump may be brought into contact with the third metal layer, and the micro-bump and the third metal layer may be subjected to a heating treatment associated with a reducing atmosphere, and thereby the third metal layer and an oxide film on the surface of the micro-bump may be reduced, and due to the diffusion of the third metal layer to the micro-bump, the micro-bump and the second metal layer may be brought into contact with each other, and the respective electrodes of the first semiconductor element and the second semiconductor element may be electrically connected to each other.</p><p id="p-0028" num="0027">In the forming of the bump pad, a passivation layer may be formed on the third metal layer of the first semiconductor element, and an opening portion may be provided via the etching of the passivation layer in order for the third metal layer to be exposed.</p><p id="p-0029" num="0028">In the forming of the bump pad, before the second metal layer is formed, a first metal layer may be formed on the electrode of the first semiconductor element that is the other of the opposite semiconductor elements, the electrode being connected to the second semiconductor element via the micro-bump, and the first metal layer may be formed of a nitride film of the metal of the vanadium group used in the second metal layer.</p><p id="p-0030" num="0029">In the forming of the bump pad, the bump pad may be formed by providing an opening portion from a surface of the first semiconductor element to a through-electrode in the first semiconductor element.</p><p id="p-0031" num="0030">In the forming of the bump pad, the bump pad may be formed by providing an opening portion from a surface of the first semiconductor element to a metal wiring in the first semiconductor element.</p><heading id="h-0009" level="1">Advantageous Effects of Invention</heading><p id="p-0032" num="0031">According to the first embodiment of the present disclosure, it is possible to obtain the semiconductor device in which the respective electrodes of the first semiconductor element and the second semiconductor element are electrically connected to each other.</p><p id="p-0033" num="0032">According to the second embodiment of the present disclosure, it is possible to manufacture the semiconductor device in which the respective electrodes of the first semiconductor element and the second semiconductor element are electrically connected to each other.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0010" level="1">BRIEF DESCRIPTION OF DRAWINGS</heading><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a view schematically illustrating a technique of using Sn-based micro-solder bumps so as to connect the respective electrodes of stacked semiconductor elements.</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a graph illustrating the theoretical diffusion distance of each of various metals vs. time, the metals being obtainable from Sn and barrier metals.</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view illustrating an example of the configuration of a semiconductor device to which the present disclosure is applied.</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a flowchart illustrating a method of manufacturing the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>5</b>A</figref> is a cross-sectional view of the semiconductor device illustrating the process of manufacturing thereof.</p><p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. <b>5</b>B</figref> is a cross-sectional view of the semiconductor device illustrating the process of manufacturing thereof.</p><p id="p-0040" num="0039"><figref idref="DRAWINGS">FIG. <b>5</b>C</figref> is a cross-sectional view of the semiconductor device illustrating the process of manufacturing thereof.</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. <b>5</b>D</figref> is a cross-sectional view of the semiconductor device illustrating the process of manufacturing thereof.</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>5</b>E</figref> is a cross-sectional view of the semiconductor device illustrating the process of manufacturing thereof.</p><p id="p-0043" num="0042"><figref idref="DRAWINGS">FIG. <b>6</b>A</figref> is a cross-sectional view of the semiconductor device illustrating the process of manufacturing thereof.</p><p id="p-0044" num="0043"><figref idref="DRAWINGS">FIG. <b>6</b>B</figref> is a cross-sectional view of the semiconductor device illustrating the process of manufacturing thereof.</p><p id="p-0045" num="0044"><figref idref="DRAWINGS">FIG. <b>6</b>C</figref> is a cross-sectional view of the semiconductor device illustrating the process of manufacturing thereof.</p><p id="p-0046" num="0045"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a correlation diagram between Sn and Ta.</p><p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a graph illustrating changes in resistance values from an exposure test at 125 degrees Celsius.</p><p id="p-0048" num="0047"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a table illustrating examples of the material and the thickness of each of first to third metal layers.</p><p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a cross-sectional view illustrating a first modification example of the semiconductor device to which the present disclosure is applied.</p><p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view illustrating a second modification example of the semiconductor device to which the present disclosure is applied.</p><p id="p-0051" num="0050"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a graph illustrating a relationship between the capacity of a bump and the diameter of each of a bump pad and a micro-bump.</p><p id="p-0052" num="0051"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a graph illustrating a relationship between a resistance value and the diameter of each of the bump pad and the micro-bump.</p><p id="p-0053" num="0052"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a block diagram illustrating an application example of the second modification example of the semiconductor device.</p><p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a cross-sectional view illustrating a state before the semiconductor devices of the present disclosure are stacked on each other when being applied to a stacked CMOS image sensor.</p><p id="p-0055" num="0054"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a cross-sectional view illustrating a state after the semiconductor devices of the present disclosure are stacked on each other when being applied to the stacked CMOS image sensor.</p><p id="p-0056" num="0055"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a cross-sectional view illustrating a state in which an I/O is connected to a WB pad formed on a logic chip.</p><p id="p-0057" num="0056"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a cross-sectional view illustrating a modification example relative to the formation of the bump pad.</p><p id="p-0058" num="0057"><figref idref="DRAWINGS">FIG. <b>19</b></figref> is a cross-sectional view illustrating a modification example relative to the formation of the bump pad.</p><p id="p-0059" num="0058"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a cross-sectional view illustrating a modification example relative to the formation of the bump pad.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0011" level="1">DESCRIPTION OF EMBODIMENTS</heading><p id="p-0060" num="0059">Hereinafter, the most preferable form (hereinafter, referred to as an embodiment) for realizing the present disclosure will be described in detail with reference to the accompanying drawings.</p><p id="p-0061" num="0060">&#x3c;Example of Configuration of Semiconductor Device&#x3e;</p><p id="p-0062" num="0061"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view illustrating an example of the configuration of a semiconductor device that is an embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates only a first semiconductor element on which a micro-bump is not formed out of the first semiconductor element and a second semiconductor element which are stacked on each other and are electrically connected to each other via a Sn-based solder.</p><p id="p-0063" num="0062">A Sn-based solder material may be a SnAg-based, SnBi-based, SnCu-based, SnIn-based, or SnAgCu-based solder material, or the like.</p><p id="p-0064" num="0063">As illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, an Al PAD <b>11</b> is provided as an electrode on a first semiconductor element <b>10</b>, a part of the Al PAD <b>11</b> becomes an opening portion <b>21</b> (refer to <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>5</b>E</figref>) for connecting the first semiconductor element <b>10</b> and a micro-bump of the second semiconductor element, and a first metal layer <b>13</b>, a second metal layer <b>14</b>, and a third metal layer <b>15</b> are sequentially formed on the opening portion <b>21</b>. SiO<sub>2 </sub>layers <b>12</b> are formed on portions other than the opening portion <b>21</b>, and a SiN layer <b>16</b> is formed on the SiO<sub>2 </sub>layer.</p><p id="p-0065" num="0064">The first metal layer <b>13</b> acting as a barrier metal is formed of a nitride film of the metal used in the second metal layer <b>14</b>. For example, TaN is used in the example illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. The first metal layer <b>13</b> has an average thickness of approximately 10 nanometers or greater. Accordingly, particularly, it is possible to form the first metal layer <b>13</b> in the wafer process by which it is possible to decrease particle risk.</p><p id="p-0066" num="0065">Since the first metal layer (barrier metal) <b>13</b> is provided, it is possible to prevent reaction between the Al PAD <b>11</b> and the second metal layer <b>14</b>, and between the Al PAD <b>11</b> and an alloy layer that can be formed due to reaction between the Sn-based micro-solder bump of the second semiconductor element and the second metal layer <b>14</b>. Accordingly, it is possible to anticipate improvement in the reliability and the electric characteristics of the semiconductor device. The first metal layer <b>13</b> may not be provided.</p><p id="p-0067" num="0066">For example, Ta is used in the second metal layer <b>14</b>, and has a correlation and low diffusivity with respect to the Sn-based solder. The second metal layer <b>14</b> has an average thickness of approximately 30 nanometers or greater. Accordingly, particularly, it is possible to form the second metal layer <b>14</b> in the wafer process by which it is possible to decrease particle risk. Metals (V, Nb, and the like) of the vanadium group other than Ta can be used in the second metal layer <b>14</b>, which have low diffusivity with respect to the Sn-based solder.</p><p id="p-0068" num="0067">For example, Cu is used in the third metal layer <b>15</b>, which has high diffusivity with respect to Sn, and an oxide surface film of the second metal layer <b>14</b> can be reduced using a no-clean flux, reduction gas, or the like. An average thickness of the third metal layer <b>15</b> is set to be approximately 80 nanometers or greater so as to prevent the oxidation of the second metal layer <b>14</b>. It is possible to use Co, Ni, Pd, Au, Pt, or the like other than Cu in the third metal layer <b>15</b>.</p><p id="p-0069" num="0068">Since the above-mentioned configuration is adopted, even when Ta, Ti, or the like is used as the material of the second metal layer <b>14</b>, which is considerably likely to oxidize and is unlikely to be reduced, it is possible to easily bring the Sn-based solder and the second metal layer <b>14</b> into contact (reaction) with each other. Since Ta is used in the second metal layer <b>14</b>, it is possible to improve the reliability and the electric characteristics of the semiconductor device.</p><p id="p-0070" num="0069">&#x3c;Manufacturing Method by which Manufacturing Apparatus Manufactures Semiconductor Device&#x3e;</p><p id="p-0071" num="0070">Subsequently, a method of manufacturing the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref> will be described with reference to <figref idref="DRAWINGS">FIGS. <b>4</b> to <b>6</b>C</figref>.</p><p id="p-0072" num="0071"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a flowchart illustrating the method of manufacturing the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>6</b>C</figref> are cross-sectional views of the semiconductor device illustrating the processes of manufacturing thereof.</p><p id="p-0073" num="0072">As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, in step S<b>1</b>, the SiO<sub>2 </sub>layer <b>12</b> is formed on the first semiconductor element <b>10</b> on which the Al PAD <b>11</b> is provided as an electrode. Subsequently, resist patterning (not illustrated) for protecting the portions other than the opening portion <b>21</b> is applied to the surface of the SiO<sub>2 </sub>layer <b>12</b>, depending on the position and the diameter of the opening portion <b>21</b> that will be described later. In addition, as illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>B</figref>, the opening portion <b>21</b> is provided by scraping the SiO<sub>2 </sub>layer <b>12</b> via dry etching until the Al PAD <b>11</b> is exposed.</p><p id="p-0074" num="0073">As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>C</figref>, in step S<b>2</b>, the first metal layer (TaN) <b>13</b>, the second metal layer (Ta) <b>14</b>, and the third metal layer (Cu) <b>15</b> are formed via a sputtering method. Subsequently, as illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>D</figref>, in step S<b>3</b>, the third metal layer <b>15</b> is subjected to a plating process using the same material (Cu in this case) as that of the third metal layer <b>15</b>, and thereby the third metal layer <b>15</b> increases in thickness, and the concavity of the opening portion <b>21</b> is plugged with the third metal layer <b>15</b>.</p><p id="p-0075" num="0074">As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>E</figref>, in step S<b>4</b>, the third metal layer <b>15</b> and the second metal layer <b>14</b> other than the opening portion <b>21</b> are removed via chemical mechanical polishing (CMP). In step S<b>5</b>, a SiN layer <b>16</b> is formed as a passivation layer on the entire surface, and resist patterning (not illustrated) is applied to the surface of the SiN layer <b>16</b>. In addition, as illustrated in <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>, the SiN layer <b>16</b> is scraped via dry etching until the third metal layer <b>15</b> of the opening portion <b>21</b> is exposed. Accordingly, the opening portion <b>21</b> has a concave structure, and thereby it is easy to align the position of the opening portion <b>21</b> with the position of a Sn-based micro-solder bump <b>24</b> that is formed on the second semiconductor element <b>23</b>. Hereinafter, the opening portion <b>21</b> opposite to the micro-bump <b>24</b> is also referred to as a bump pad <b>21</b>.</p><p id="p-0076" num="0075">As illustrated in <figref idref="DRAWINGS">FIG. <b>6</b>B</figref>, in step S<b>6</b>, the micro-bump <b>24</b> on the second semiconductor element <b>23</b> and the third metal layer <b>15</b> of the bump pad <b>21</b> are brought into contact with each other, and are subjected to a heating treatment associated with a reducing atmosphere such as a formic acid atmosphere, and thereby the third metal layer <b>15</b> and an oxide film on the surface of the Sn-based micro-solder bump <b>24</b> are reduced. As illustrated in <figref idref="DRAWINGS">FIG. <b>6</b>C</figref>, thereafter, in step S<b>7</b>, the third metal layer <b>15</b> is diffused to the Sn-based solder, and thereby the Sn-based solder and the second metal layer <b>14</b> are brought into contact (reaction) with each other, and connection is established between the electrode of the second semiconductor element <b>23</b> and the Al PAD <b>11</b> that is the electrode of the first semiconductor element <b>10</b>. The manufacturing method up to now is described.</p><p id="p-0077" num="0076">&#x3c;Correlation Diagram Between Second Metal Layer <b>14</b> and Micro-Bump <b>24</b>&#x3e;</p><p id="p-0078" num="0077"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a correlation diagram between Ta used in the second metal layer <b>14</b> and Sn contained in the Sn-based micro-solder bump <b>24</b>. As illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, when bump connection is established at a temperature of 250 degrees Celsius, it is inferred that an alloy of Ta<sub>3</sub>Sn or an alloy of Ta<sub>2</sub>Sn<sub>3 </sub>is formed at the boundaries between Ta and Sn.</p><p id="p-0079" num="0078">&#x3c;Measurement Results of Kelvin Resistance Vs High Temperature Exposure Time&#x3e;</p><p id="p-0080" num="0079"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a graph illustrating measurement results of Kelvin resistance vs. high temperature exposure time at 125 degrees Celsius when TaN, Ta, and Cu are respectively used in the first metal layer <b>13</b>, the second metal layer <b>14</b>, and the third metal layer <b>15</b>, and the second metal layer <b>14</b> is connected to the Sn-based micro-solder bump <b>24</b>. As illustrated in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, resistance values did not change even after 168 hours had elapsed. Accordingly, it is understood that the electric connection between the respective electrodes of the first semiconductor element <b>10</b> and the second semiconductor element <b>23</b> is maintained even after time has elapsed.</p><p id="p-0081" num="0080">&#x3c;Regarding Material and Thickness of First Metal Layer <b>13</b>, Second Metal Layer <b>14</b>, and Third Metal Layer <b>15</b>&#x3e;</p><p id="p-0082" num="0081">Subsequently, <figref idref="DRAWINGS">FIG. <b>9</b></figref> is a table illustrating the evaluation of first to fifth examples and a comparative example (the configuration disclosed in PTL 1) when the thickness of the second metal layer <b>14</b> and the material and the thickness of the third metal layer <b>15</b> are changed.</p><p id="p-0083" num="0082">In the first example, TaN, Ta, and Cu are respectively used in the first metal layer <b>13</b> having a thickness of 15 nanometers, the second metal layer <b>14</b> having a thickness of 100 nanometers, and the third metal layer <b>15</b> having a thickness of 80 nanometers. In the second example, TaN, Ta, and Cu are respectively used in the first metal layer <b>13</b> having a thickness of 15 nanometers, the second metal layer <b>14</b> having a thickness of 100 nanometers, and the third metal layer <b>15</b> having a thickness of 100 nanometers. In the third example, TaN, Ta, and Cu are respectively used in the first metal layer <b>13</b> having a thickness of 15 nanometers, the second metal layer <b>14</b> having a thickness of 100 nanometers, and the third metal layer <b>15</b> having a thickness of 360 nanometers. In the fourth example, TaN, Ta, and Cu are respectively used in the first metal layer <b>13</b> having a thickness of 15 nanometers, the second metal layer <b>14</b> having a thickness of 50 nanometers, and the third metal layer <b>15</b> having a thickness of 80 nanometers. In the fifth example, TaN, Ta, and Cu are respectively used in the first metal layer <b>13</b> having a thickness of 15 nanometers, the second metal layer <b>14</b> having a thickness of 30 nanometers, and the third metal layer <b>15</b> having a thickness of 80 nanometers. In any one of the first to fifth examples, there was no problem with the connectivity between the metal layers and the results of high temperature exposure tests, and physical connection and electric connection were established between the respective electrodes of the first semiconductor element <b>10</b> and the second semiconductor element <b>23</b>. In the comparative example, physical connection was established between the electrodes; however, a resistance value increased over time, and electric connection was not maintained therebetween.</p><p id="p-0084" num="0083">&#x3c;First Modification Example of Semiconductor Device&#x3e;</p><p id="p-0085" num="0084"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a cross-sectional view illustrating a first modification example of the semiconductor device according to the embodiment of the present disclosure. The first modification example has a configuration in which the first metal layer <b>13</b> is omitted from the configuration illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. Accordingly, it is possible to decrease a process takt time and costs.</p><p id="p-0086" num="0085">&#x3c;Second Modification Example of Semiconductor Example&#x3e;</p><p id="p-0087" num="0086">Subsequently, <figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view illustrating a second modification example of the semiconductor device according to the embodiment of the present disclosure.</p><p id="p-0088" num="0087">In the configuration of the second modification example, the diameter of the bump pad <b>21</b> on the first semiconductor element <b>10</b> is changed depending on the use of an electrode (electric line) connected to the bump pad <b>21</b>. Two bump pads <b>21</b> are provided on the first semiconductor element <b>10</b>, and a bump pad <b>21</b>-<b>2</b> is formed to have a diameter greater than that of a bump pad <b>21</b>-<b>1</b>.</p><p id="p-0089" num="0088">It is possible to easily change the diameters of a plurality of the bump pads <b>21</b> on the same substrate (the first semiconductor element <b>10</b> in this case) by changing the resist patterning applied to the SiO<sub>2 </sub>layer <b>12</b> in step S<b>1</b> and the resist patterning applied to the SiN layer <b>16</b> in step S<b>5</b> of the above-mentioned manufacturing processes.</p><p id="p-0090" num="0089">In contrast, the diameter of the Sn-based micro-solder bump <b>24</b> of the second semiconductor element is changed so as to correspond to the diameter of the corresponding bump pad <b>21</b>.</p><p id="p-0091" num="0090">&#x3c;Change in Capacity of Bump with Respect to Change in Diameter of Each of Bump Pad <b>21</b> and Micro-Bump <b>24</b>&#x3e;</p><p id="p-0092" num="0091"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a graph illustrating change in the capacity of a bump with respect to change in the diameter of each of the bump pad <b>21</b> (the opening portion) and the micro-bump.</p><p id="p-0093" num="0092">As illustrated in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the capacity of a bump is small when the diameter of each of the bump pad <b>21</b> and the micro-bump <b>24</b> is small compared to when the diameter of each of the bump pad <b>21</b> and the micro-bump <b>24</b> is large. Accordingly, when the connection of a signal line is established via the bump pad <b>21</b> having a small diameter and the micro-bump <b>24</b> having a small diameter, it is possible to anticipate improvement in the signal characteristics of electric communication signals. In addition, it is possible to easily perform routing at this time.</p><p id="p-0094" num="0093">&#x3c;Change in Resistance Value with Respect to Change in Diameter of Each of Bump Pad <b>21</b> and Micro-Bump <b>24</b>&#x3e;</p><p id="p-0095" num="0094"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a graph illustrating change in resistance value with respect to change in the diameter of each of the bump pad <b>21</b> (the opening portion) and the micro-bump <b>24</b>.</p><p id="p-0096" num="0095">As illustrated in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a resistance value decreases further as the diameter of each of the bump pad <b>21</b> and the micro-bump <b>24</b> increases further. Accordingly, when the connection of a signal line is established via the bump pad <b>21</b> having a large diameter and the micro-bump <b>24</b> having a large diameter, it is possible to prevent an occurrence of a power supply-related defect such as IR drop.</p><p id="p-0097" num="0096">&#x3c;Application Example of Second Modification Example of Semiconductor Device&#x3e;</p><p id="p-0098" num="0097">Subsequently, <figref idref="DRAWINGS">FIG. <b>14</b></figref> illustrates an application example of the second configuration example illustrated in <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0099" num="0098">In this application example, a power supply line <b>35</b> connects a power supply unit <b>31</b> of the first semiconductor element <b>10</b>, and a power supply unit <b>33</b> of the second semiconductor element <b>23</b>, and the connection of the power supply line <b>35</b> is established via the bump pad <b>21</b>-<b>2</b> having a large diameter and the micro-bump <b>24</b> having a large diameter. Signal lines <b>36</b> and <b>37</b> connect a signal processing unit <b>32</b> of the first semiconductor element <b>10</b>, and a signal processing unit <b>34</b> of the second semiconductor element <b>23</b>, and the connection of each of the signal lines <b>36</b> and <b>37</b> is established via the bump pad <b>21</b>-<b>1</b> having a small diameter and the micro-bump <b>24</b> having a small diameter.</p><p id="p-0100" num="0099">With the configuration of the application example illustrated in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, it is possible to improve the signal characteristics of electric communication signals between the first semiconductor element <b>10</b> and the second semiconductor element <b>23</b>, and it is possible to prevent an occurrence of a power supply-related defect such as IR drop.</p><p id="p-0101" num="0100">&#x3c;Application Example of Semiconductor Device&#x3e;</p><p id="p-0102" num="0101">Subsequently, a configuration example in which the semiconductor device of the present disclosure is applied to a stacked CMOS image sensor (hereinafter, referred to as a stacked CIS) will be described.</p><p id="p-0103" num="0102"><figref idref="DRAWINGS">FIG. <b>15</b></figref> illustrates a state before the semiconductor devices of the present disclosure are stacked on each other when being applied to a stacked CIS, and <figref idref="DRAWINGS">FIG. <b>16</b></figref> illustrates a state after the semiconductors are stacked on each other.</p><p id="p-0104" num="0103">That is, in the configuration of the stacked CIS, a logic chip <b>52</b> for processing pixel signals output from a pixel substrate <b>51</b> is stacked, via chip on wafer (CoW) connection, on the pixel substrate <b>51</b> that is provided with a pixel unit for performing photoelectric conversion.</p><p id="p-0105" num="0104">The pixel substrate <b>51</b> is equivalent to the first semiconductor element <b>10</b>, and the bump pad <b>21</b> connected to the micro-bump <b>24</b> of the logic chip <b>52</b> is formed on a surface of the pixel substrate <b>51</b>, light being incident on the surface. In contrast, the logic chip <b>52</b> is equivalent to the second semiconductor element <b>23</b>, and the micro-bump <b>24</b> is formed on a surface of the logic chip <b>52</b>, the surface being connected to the pixel substrate <b>51</b>.</p><p id="p-0106" num="0105">The pixel substrate <b>51</b> and the logic chip <b>52</b> are subjected to a heating treatment while the bump pad <b>21</b> and the micro-bump <b>24</b> are stacked on each other in such a manner so as to be in contact with each other, and thereby the pixel substrate <b>51</b> and the logic chip <b>52</b> are electrically connected to each other. As illustrated in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, a WB pad <b>71</b> is formed on the other surface on the opposite side of the surface of the logic chip <b>52</b>, the surface being connected to the pixel substrate <b>51</b>, and an I/O <b>72</b> is connected to the WB pad <b>71</b>.</p><p id="p-0107" num="0106">As illustrated in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, since the semiconductor device of the present disclosure is applied to the stacked CMOS image sensor, it is possible to prevent an occurrence of damage such as dust contamination of the pixel unit, which may occur when a micro-pad is also formed on the pixel substrate <b>51</b>. In addition, it is possible to realize a low stacking height when stacking the logic chip <b>52</b> and the pixel substrate <b>51</b> on each other, and it is possible to prevent variations in the cleaning of CF.</p><p id="p-0108" num="0107">&#x3c;Modification Example Relative to Formation of Bump Pad&#x3e;</p><p id="p-0109" num="0108">Subsequently, a modification example relative to the formation of the bump pad will be described.</p><p id="p-0110" num="0109">In the modification example illustrated in <figref idref="DRAWINGS">FIG. <b>18</b></figref>, when a through-electrode <b>81</b> is formed in the pixel substrate <b>51</b>, the opening portion <b>21</b> is provided at the position of the through-electrode <b>81</b>, and a through-electrode <b>81</b> is used as the bump pad corresponding to the micro-bump <b>24</b> of the logic chip <b>52</b>. Since the through-electrode <b>81</b> is used as the bump pad, it is possible to omit the formation of the first metal layer <b>13</b> to the third metal layer <b>15</b>.</p><p id="p-0111" num="0110">In each of modification examples illustrated in <figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref>, the pixel substrate <b>51</b> (the first semiconductor element <b>10</b>) and the Al PAD <b>11</b> are omitted, the opening portion <b>21</b> is formed to reach a metal wiring (Cu wiring) <b>91</b> in the pixel substrate <b>51</b>, and the metal wiring <b>91</b> in the pixel substrate is used as the bump pad corresponding to the micro-bump <b>24</b> of the logic chip <b>52</b>.</p><p id="p-0112" num="0111">Since the Al PAD <b>11</b> is omitted, and the metal wiring <b>91</b> in the pixel substrate <b>51</b> is used as the bump pad, it is possible to obtain less variations of cleaning in a custom process, and it is possible to achieve chip shrink. In addition, it is possible to realize a low stacking height of the logic chip <b>52</b>.</p><p id="p-0113" num="0112">The semiconductor device of the present disclosure can be applied to various types of electronic devices other than the stacked CIS, in which the respective electrodes of stacked semiconductors are connected to each other.</p><p id="p-0114" num="0113">The present disclosure is not limited to the above-mentioned embodiment, and various modifications can be made to the embodiment insofar as the modifications do not depart from the spirit of the present disclosure.</p><p id="p-0115" num="0114">The present disclosure can have the following configurations.</p><p id="p-0116" num="0115">(1) A semiconductor device which is configured via the stacking of semiconductor elements, and in which the respective electrodes of the opposite semiconductor elements are electrically connected to each other, in which a Sn-based micro-solder bump is formed on an electrode of a second semiconductor element that is one of the opposite semiconductor elements, and in which a concave bump pad opposite to the micro-bump is formed on an electrode of a first semiconductor element that is the other of the opposite semiconductor elements, the electrode being connected to the electrode of the second semiconductor element via the micro-bump.</p><p id="p-0117" num="0116">(2) In the semiconductor device disclosed in (1), a third metal layer diffused to the micro-bump and close to the micro-bump, and a second metal layer made of a metal of the vanadium group are sequentially formed on the bump pad.</p><p id="p-0118" num="0117">(3) In the semiconductor device disclosed in (1) or (2), the first semiconductor element has a plurality of bump pads thereon, the diameters of which are different from each other.</p><p id="p-0119" num="0118">(4) In the semiconductor device disclosed in any one of (1) to (3), the diameters of the bump pads are different depending on the use of the respective electrodes connected thereto.</p><p id="p-0120" num="0119">(5) In the semiconductor device disclosed in any one of (1) to (4), the diameter of the micro-bump of the second semiconductor element corresponds to that of the bump pad of the corresponding first semiconductor element.</p><p id="p-0121" num="0120">(6) In the semiconductor device disclosed in any one of (1) to (5), the third metal layer close to the micro-bump, the second metal layer, and a first metal layer are sequentially formed on the bump pad, the first metal layer being formed of a nitride film of the metal of the vanadium group used in the second metal layer.</p><p id="p-0122" num="0121">(7) In the semiconductor device disclosed in any one of (1) to (6), the second metal layer has an average thickness of 30 nanometers or greater.</p><p id="p-0123" num="0122">(8) In the semiconductor device disclosed in any one of (1) to (6), the first metal layer has an average thickness of 10 nanometers or greater.</p><p id="p-0124" num="0123">(9) In the semiconductor device disclosed in any one of (1) to (6), the second metal layer is made of Ta, and the first metal layer is made of TaN.</p><p id="p-0125" num="0124">(10) In the semiconductor device disclosed in any one of (1) to (6), the third metal layer is made of Cu, Co, Ni, Pd, Au, or Pt.</p><p id="p-0126" num="0125">(11) In the semiconductor device disclosed in (1), the bump pad is formed by an opening portion that is provided from the surface of the first semiconductor element to a through-electrode in the first semiconductor element.</p><p id="p-0127" num="0126">(12) In the semiconductor device disclosed in (1), the bump pad is formed by an opening portion that is provided from the surface of the first semiconductor element to a metal wiring in the first semiconductor element.</p><p id="p-0128" num="0127">(13) In the semiconductor device disclosed in (1), the semiconductor device is a stacked CMOS image sensor in which a logic chip equivalent to the second semiconductor element is CoW-connected to a pixel substrate equivalent to the first semiconductor element.</p><p id="p-0129" num="0128">(14) A manufacturing method by which a manufacturing apparatus manufactures a semiconductor device which is configured via the stacking of semiconductor elements and in which the respective electrodes of the opposite semiconductor elements are electrically connected to each other, the method includes a micro-bump formation step of forming a Sn-based micro-solder bump on an electrode of a second semiconductor element that is one of the opposite semiconductor elements, and a bump pad formation step of forming a concave bump pad opposite to the micro-bump on an electrode of a first semiconductor element that is the other of the opposite semiconductor elements, the electrode being connected to the electrode of the second semiconductor element via the micro-bump.</p><p id="p-0130" num="0129">(15) In the manufacturing method disclosed in (14), in the bump pad formation step, a second metal layer made of a metal of the vanadium group is formed on the electrode of the first semiconductor element that is the other of the opposite semiconductor elements, the electrode being connected to the electrode of the second semiconductor element via the micro-bump, and a third metal layer is formed on the second metal layer, which is diffused to the micro-bump, and the micro-bump is brought into contact with the third metal layer, and the micro-bump and the third metal layer are subjected to a heating treatment associated with a reducing atmosphere, and thereby the third metal layer and an oxide film on the surface of the micro-bump are reduced, and due to the diffusion of the third metal layer to the micro-bump, the micro-bump and the second metal layer are brought into contact with each other, and the respective electrodes of the first semiconductor element and the second semiconductor element are electrically connected to each other.</p><p id="p-0131" num="0130">(16) In the manufacturing method disclosed in (15), in the bump pad formation step, a passivation layer is formed on the third metal layer of the first semiconductor element, and an opening portion is provided via the etching of the passivation layer in order for the third metal layer to be exposed.</p><p id="p-0132" num="0131">(17) In the manufacturing method disclosed in (15), in the bump pad formation step, before the second metal layer is formed, a first metal layer is formed on the electrode of the first semiconductor element that is the other of the opposite semiconductor elements, the electrode being connected to the second semiconductor element via the micro-bump, and the first metal layer is formed of a nitride film of the metal of the vanadium group used in the second metal layer.</p><p id="p-0133" num="0132">(18) In the manufacturing method disclosed in (14), in the bump pad formation step, the bump pad is formed by providing an opening portion from a surface of the first semiconductor element to a through-electrode in the first semiconductor element.</p><p id="p-0134" num="0133">(19) In the manufacturing method disclosed in (14), in the bump pad formation step, the bump pad is formed by providing an opening portion from a surface of the first semiconductor element to a metal wiring in the first semiconductor element.</p><p id="p-0135" num="0134">(20) A semiconductor device, including: a first semiconductor element having a first electrode; a second semiconductor element having a second electrode; a Sn-based micro-solder bump formed on the second electrode; and a concave bump pad on the first electrode opposite to the micro-solder bump, where the first electrode is connected to the second electrode via the micro-solder bump and the concave bump pad.</p><p id="p-0136" num="0135">(21) The semiconductor device according to (20), further including a second metal layer and a third metal layer that are sequentially formed on the concave bump pad, where the third metal layer is diffused to the micro-solder bump, and where the second metal layer is made of a metal of the vanadium group.</p><p id="p-0137" num="0136">(22) The semiconductor device according to any one of (20) to (21), where the first semiconductor element has a plurality of concave bump pads thereon, the diameters of which are different from each other.</p><p id="p-0138" num="0137">(23) The semiconductor device according to any one of (20) to (22), where the diameters of the concave bump pads differ depending on the use of the respective electrodes connected thereto.</p><p id="p-0139" num="0138">(24) The semiconductor device according to any one of (20) to (23), where a diameter of the micro-solder bump corresponds to a diameter of the concave bump pad.</p><p id="p-0140" num="0139">(25) The semiconductor device according to any one of (20) to (21), further including a first metal layer that is sequentially formed on the concave bump pad together with the second metal layer and the third metal layer, where the third metal layer is closest to the micro-solder bump, and where the first metal layer is a nitride film of the metal of the vanadium group used in the second metal layer.</p><p id="p-0141" num="0140">(26) The semiconductor device according to any one of (20) to (25), where the second metal layer has an average thickness of 30 nanometers or greater.</p><p id="p-0142" num="0141">(27) The semiconductor device according to any one of (20) to (26), where the first metal layer has an average thickness of 10 nanometers or greater.</p><p id="p-0143" num="0142">(28) The semiconductor device according to any one of (20) to (27), where the second metal layer is Ta, and the first metal layer is TaN.</p><p id="p-0144" num="0143">(29) The semiconductor device according to any one of (20) to (28), where the third metal layer is one of Cu, Co, Ni, Pd, Au, and Pt.</p><p id="p-0145" num="0144">(30) The semiconductor device according to any one of (20) to (29), where the first electrode is a through-electrode.</p><p id="p-0146" num="0145">(31) The semiconductor device according to any one of (20) to (30), further including: an opening portion that extends from a surface of the first semiconductor element to a metal wiring in the first semiconductor element, where the opening portion forms the concave bump pad.</p><p id="p-0147" num="0146">(32) The semiconductor device according to any one of (20) to (31), where the semiconductor device is a stacked CMOS image sensor including a logic chip equivalent to the second semiconductor element that is CoW-connected to a pixel substrate equivalent to the first semiconductor element.</p><p id="p-0148" num="0147">(33) A method of manufacturing a semiconductor device that includes a first semiconductor element having a first electrode stacked with a second semiconductor element having a second electrode, the method including: forming a Sn-based micro-solder bump on the second electrode; and forming a concave bump pad on the first electrode opposite to the micro-solder bump, where the first electrode is connected to the second electrode via the micro-solder bump and the concave bump pad.</p><p id="p-0149" num="0148">(34) The manufacturing method according to (33), where during the forming of the concave bump pad, a second metal layer made of a metal of the vanadium group is formed on the first electrode and a third metal layer is formed on the second metal layer, where the third metal layer is diffused to the micro-solder bump, and the micro-solder bump and the third metal layer are subjected to a heating treatment with a reducing atmosphere, and thereby the third metal layer and an oxide film on the surface of the micro-solder bump are reduced, and due to the diffusion of the third metal layer to the micro-solder bump, the micro-solder bump and the second metal layer are brought into contact with each other, and the first and second electrodes are electrically connected to each other.</p><p id="p-0150" num="0149">(35) The manufacturing method according to any one of (33) to (34), where during the forming of the concave bump pad, a passivation layer is formed on the third metal layer of the first semiconductor element, and an opening portion is formed via etching of the passivation layer to expose the third metal layer.</p><p id="p-0151" num="0150">(36) The manufacturing method according to any one of (33) to (35), where during the forming of the concave bump pad, before the second metal layer is formed, a first metal layer is formed on the first electrode, and where the first electrode is connected to the second semiconductor element via the micro-solder bump, and the first metal layer is a nitride film of the metal of the vanadium group used in the second metal layer.</p><p id="p-0152" num="0151">(37) The manufacturing method according to any one of (33) to (36), where the first electrode is a through-electrode.</p><p id="p-0153" num="0152">(38) The manufacturing method according to any one of (33) to (37), where during the forming of the concave bump pad, the concave bump pad is formed by providing an opening portion from a surface of the first semiconductor element to a metal wiring in the first semiconductor element.</p><p id="p-0154" num="0153">(39) The manufacturing method according to any one of (33) to (38), where the semiconductor device is a stacked CMOS image sensor including a logic chip equivalent to the second semiconductor element and a pixel substrate equivalent to the first semiconductor element, and where the logic chip and the pixel substrate are subjected to a heat treatment while the concave bump pad and the micro-solder bump are in contact.</p><p id="p-0155" num="0154">It should be understood by those skilled in the art that various modifications, combinations, sub-combinations and alterations may occur depending on design requirements and other factors insofar as they are within the scope of the appended claims or the equivalents thereof.</p><heading id="h-0012" level="1">REFERENCE SIGNS LIST</heading><p id="p-0156" num="0000"><ul id="ul0002" list-style="none">    <li id="ul0002-0001" num="0000">    <ul id="ul0003" list-style="none">        <li id="ul0003-0001" num="0155"><b>10</b> First semiconductor element</li>        <li id="ul0003-0002" num="0156"><b>11</b> Al PAD</li>        <li id="ul0003-0003" num="0157"><b>12</b> SiO<sub>2 </sub>layer</li>        <li id="ul0003-0004" num="0158"><b>13</b> First metal layer</li>        <li id="ul0003-0005" num="0159"><b>14</b> Second metal layer</li>        <li id="ul0003-0006" num="0160"><b>15</b> Third metal layer</li>        <li id="ul0003-0007" num="0161"><b>16</b> SiN layer</li>        <li id="ul0003-0008" num="0162"><b>21</b> Opening portion (bump pad)</li>        <li id="ul0003-0009" num="0163"><b>23</b> Second semiconductor element</li>        <li id="ul0003-0010" num="0164"><b>24</b> Micro-bump</li>        <li id="ul0003-0011" num="0165"><b>31</b> Power supply unit</li>        <li id="ul0003-0012" num="0166"><b>32</b> Signal processing unit</li>        <li id="ul0003-0013" num="0167"><b>33</b> Power supply unit</li>        <li id="ul0003-0014" num="0168"><b>34</b> Signal processing unit</li>        <li id="ul0003-0015" num="0169"><b>35</b> Power supply line</li>        <li id="ul0003-0016" num="0170"><b>36</b>, <b>37</b> Signal line</li>        <li id="ul0003-0017" num="0171"><b>51</b> Pixel substrate</li>        <li id="ul0003-0018" num="0172"><b>52</b> Logic chip</li>        <li id="ul0003-0019" num="0173"><b>81</b> Through-electrode</li>        <li id="ul0003-0020" num="0174"><b>91</b> Cu wiring</li>    </ul>    </li></ul></p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device, comprising:<claim-text>a first semiconductor element having a first electrode;</claim-text><claim-text>a second semiconductor element having a second electrode;</claim-text><claim-text>a Sn-based micro-solder bump formed on the second electrode; and</claim-text><claim-text>a concave bump pad formed on the first electrode opposite to the micro-solder bump,</claim-text><claim-text>wherein the first electrode is connected to the second electrode via the micro-solder bump and the concave bump pad.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a second metal layer and a third metal layer that are sequentially formed on the concave bump pad,<claim-text>wherein the third metal layer is diffused to the micro-solder bump, and</claim-text><claim-text>wherein the second metal layer is made of a metal of the vanadium group.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the first semiconductor element has a plurality of concave bump pads thereon, the diameters of which are different from each other.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor device according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the diameters of the concave bump pads differ depending on the use of the respective electrodes connected thereto.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein a diameter of the micro-solder bump corresponds to a diameter of the concave bump pad.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising a first metal layer that is sequentially formed on the concave bump pad together with the second metal layer and the third metal layer, wherein the third metal layer is closest to the micro-solder bump, and wherein the first metal layer is a nitride film of the metal of the vanadium group used in the second metal layer.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor device according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the second metal layer has an average thickness of 30 nanometers or greater.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor device according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the first metal layer has an average thickness of 10 nanometers or greater.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor device according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the second metal layer is Ta, and the first metal layer is TaN.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor device according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the third metal layer is one of Cu, Co, Ni, Pd, Au, and Pt.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first electrode is a through-electrode.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>an opening portion that extends from a surface of the first semiconductor element to a metal wiring in the first semiconductor element,</claim-text><claim-text>wherein the opening portion forms the concave bump pad.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the semiconductor device is a stacked CMOS image sensor including a logic chip equivalent to the second semiconductor element that is CoW-connected to a pixel substrate equivalent to the first semiconductor element.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. A method of manufacturing a semiconductor device that includes a first semiconductor element having a first electrode stacked with a second semiconductor element having a second electrode, the method comprising:<claim-text>forming a Sn-based micro-solder bump on the second electrode; and</claim-text><claim-text>forming a concave bump pad on the first electrode opposite to the micro-solder bump,</claim-text><claim-text>wherein the first electrode is connected to the second electrode via the micro-solder bump and the concave bump pad.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The manufacturing method according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein during the forming of the concave bump pad, a second metal layer made of a metal of the vanadium group is formed on the first electrode and a third metal layer is formed on the second metal layer, wherein the third metal layer is diffused to the micro-solder bump, and the micro-solder bump and the third metal layer are subjected to a heating treatment with a reducing atmosphere, and thereby the third metal layer and an oxide film on the surface of the micro-solder bump are reduced, and due to the diffusion of the third metal layer to the micro-solder bump, the micro-solder bump and the second metal layer are brought into contact with each other, and the first and second electrodes are electrically connected to each other.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The manufacturing method according to <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein during the forming of the concave bump pad, a passivation layer is formed on the third metal layer of the first semiconductor element, and an opening portion is formed via etching of the passivation layer to expose the third metal layer.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The manufacturing method according to <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein during the forming of the concave bump pad, before the second metal layer is formed, a first metal layer is formed on the first electrode, and wherein the first electrode is connected to the second semiconductor element via the micro-solder bump, and the first metal layer is a nitride film of the metal of the vanadium group used in the second metal layer.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The manufacturing method according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the first electrode is a through-electrode.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The manufacturing method according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein during the forming of the concave bump pad, the concave bump pad is formed by providing an opening portion from a surface of the first semiconductor element to a metal wiring in the first semiconductor element.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The manufacturing method according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the semiconductor device is a stacked CMOS image sensor including a logic chip equivalent to the second semiconductor element and a pixel substrate equivalent to the first semiconductor element, and wherein the logic chip and the pixel substrate are subjected to a heat treatment while the concave bump pad and the micro-solder bump are in contact.</claim-text></claim></claims></us-patent-application>