############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle CTRL_BUS "max_pool_2d"
set_directive_interface -mode m_axi -depth 30 "max_pool_2d" mem
set_directive_interface -mode s_axilite -bundle CTRL_BUS "max_pool_2d" input_offset
set_directive_interface -mode s_axilite -bundle CTRL_BUS "max_pool_2d" output_offset
set_directive_interface -mode s_axilite -bundle CTRL_BUS "max_pool_2d" params
