// Seed: 1386174130
module module_0 (
    input tri   id_0,
    input uwire id_1,
    input tri1  id_2,
    input tri   id_3,
    input wor   id_4
);
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wire id_6,
    input supply1 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply1 id_10
    , id_21,
    input tri0 id_11,
    output tri id_12,
    input tri1 id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri1 id_16,
    input tri0 id_17,
    input tri1 id_18,
    output tri0 id_19
);
  wor id_22 = 1;
  always @(posedge id_5);
  supply0 id_23 = ~id_4 - {id_21, id_7};
  assign id_6 = id_5;
  module_0(
      id_18, id_11, id_13, id_10, id_11
  );
endmodule
