<def f='tvm/ir/memory_pools.cc' l='63' ll='78' type='void tvm::PoolInfoProperties::PoolInfoProperties(tvm::Integer size_hint_bytes, tvm::Integer clock_frequency_hz = kUnknownClockFrequency, tvm::Integer read_bandwidth_bytes_per_cycle = kUnknownReadBandwidth, tvm::Integer write_bandwidth_bytes_per_cycle = kUnknownWriteBandwidth, tvm::Integer read_latency_cycles = 0, tvm::Integer write_latency_cycles = 0, Map&lt;tvm::Target, tvm::Integer&gt; target_burst_bytes = {}, tvm::Bool is_internal = tvm::Bool(false))'/>
<use f='tvm/ir/memory_pools.cc' l='86' u='c'/>
<use f='tvm/tir/usmp/transform/assign_pool_info.cc' l='96' u='c' c='_ZN3tvm3tir4usmp16PoolInfoAssigner31CreateDefaultConstantMemoryPoolERKNS_8IRModuleE'/>
<use f='tvm/tir/usmp/transform/assign_pool_info.cc' l='127' u='c' c='_ZN3tvm3tir4usmp16PoolInfoAssigner32CreateDefaultWorkspaceMemoryPoolERKNS_8IRModuleE'/>
