#Timing report of worst 30 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: q_dffe_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2089)
Endpoint  : q_dffe_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2089)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2089 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
q_dffe_Q.QCK[0] (Q_FRAG)                                         8.727     8.727
q_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    10.120
j_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 2.386    12.505
j_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.041    13.546
q_dffe_Q.QD[0] (Q_FRAG)                                          0.000    13.546
data arrival time                                                         13.546

clock $auto$clkbufmap.cc:247:execute$2089 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
q_dffe_Q.QCK[0] (Q_FRAG)                                         8.727     8.727
clock uncertainty                                                0.000     8.727
cell hold time                                                   0.571     9.298
data required time                                                         9.298
--------------------------------------------------------------------------------
data required time                                                        -9.298
data arrival time                                                         13.546
--------------------------------------------------------------------------------
slack (MET)                                                                4.248


#Path 2
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                      14.606    14.606
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.393    15.999
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XA1[0] (T_FRAG)                       2.289    18.288
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                        1.392    19.680
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                        0.000    19.680
data arrival time                                                                                             19.680

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                      14.606    14.606
clock uncertainty                                                                                    0.000    14.606
cell hold time                                                                                       0.571    15.177
data required time                                                                                            15.177
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -15.177
data arrival time                                                                                             19.680
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    4.503


#Path 3
Startpoint: j.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : q_dffe_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2089)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
j.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$assignment3.j.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$assignment3.j.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
j_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                         3.301    13.454
j_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                          1.392    14.845
q_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    14.845
data arrival time                                                                 14.845

clock $auto$clkbufmap.cc:247:execute$2089 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
q_dffe_Q.QCK[0] (Q_FRAG)                                                 8.727     8.727
clock uncertainty                                                        0.000     8.727
cell hold time                                                           0.571     9.298
data required time                                                                 9.298
----------------------------------------------------------------------------------------
data required time                                                                -9.298
data arrival time                                                                 14.845
----------------------------------------------------------------------------------------
slack (MET)                                                                        5.547


#Path 4
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                13.451    13.451
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.843
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.265
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                 2.551    20.791
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.041    21.832
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                  0.000    21.832
data arrival time                                                                                                      21.832

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                13.451    13.451
clock uncertainty                                                                                             0.000    13.451
cell hold time                                                                                                0.571    14.022
data required time                                                                                                     14.022
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -14.022
data arrival time                                                                                                      21.832
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.810


#Path 5
Startpoint: delay_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                12.977    12.977
delay_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.369
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.791
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.766
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XA1[0] (T_FRAG)                                 2.383    20.149
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                  1.392    21.541
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                  0.000    21.541
data arrival time                                                                                                       21.541

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                12.977    12.977
clock uncertainty                                                                                              0.000    12.977
cell hold time                                                                                                 0.571    13.548
data required time                                                                                                      13.548
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -13.548
data arrival time                                                                                                       21.541
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 6
Startpoint: delay_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                13.768    13.768
delay_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    15.161
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XA1[0] (T_FRAG)                                 2.383    20.941
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                  1.392    22.333
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                  0.000    22.333
data arrival time                                                                                                      22.333

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                13.768    13.768
clock uncertainty                                                                                             0.000    13.768
cell hold time                                                                                                0.571    14.339
data required time                                                                                                     14.339
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -14.339
data arrival time                                                                                                      22.333
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.993


#Path 7
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                14.067    14.067
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    15.460
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.856
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XA1[0] (T_FRAG)                                 2.383    21.240
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                  1.392    22.631
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                  0.000    22.631
data arrival time                                                                                                       22.631

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                14.067    14.067
clock uncertainty                                                                                              0.000    14.067
cell hold time                                                                                                 0.571    14.638
data required time                                                                                                      14.638
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -14.638
data arrival time                                                                                                       22.631
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 8
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                15.254    15.254
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    16.647
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    20.044
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XA1[0] (T_FRAG)                                 2.383    22.427
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                  1.392    23.819
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                  0.000    23.819
data arrival time                                                                                                       23.819

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                15.254    15.254
clock uncertainty                                                                                              0.000    15.254
cell hold time                                                                                                 0.571    15.825
data required time                                                                                                      15.825
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -15.825
data arrival time                                                                                                       23.819
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 9
Startpoint: delay_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                11.486    11.486
delay_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    12.878
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.300
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.275
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XA1[0] (T_FRAG)                                 2.383    18.658
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                  1.392    20.050
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                  0.000    20.050
data arrival time                                                                                                       20.050

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                11.486    11.486
clock uncertainty                                                                                              0.000    11.486
cell hold time                                                                                                 0.571    12.057
data required time                                                                                                      12.057
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -12.057
data arrival time                                                                                                       20.050
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 10
Startpoint: delay_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                13.072    13.072
delay_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.464
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.886
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.861
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XA1[0] (T_FRAG)                                 2.383    20.244
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                  1.392    21.636
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                  0.000    21.636
data arrival time                                                                                                       21.636

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                13.072    13.072
clock uncertainty                                                                                              0.000    13.072
cell hold time                                                                                                 0.571    13.643
data required time                                                                                                      13.643
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -13.643
data arrival time                                                                                                       21.636
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 11
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                11.410    11.410
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    12.802
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.224
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.199
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XA1[0] (T_FRAG)                                 2.383    18.582
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                  1.392    19.974
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                  0.000    19.974
data arrival time                                                                                                       19.974

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                11.410    11.410
clock uncertainty                                                                                              0.000    11.410
cell hold time                                                                                                 0.571    11.981
data required time                                                                                                      11.981
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -11.981
data arrival time                                                                                                       19.974
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 12
Startpoint: delay_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                11.382    11.382
delay_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    12.775
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.197
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.172
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XA1[0] (T_FRAG)                                 2.383    18.555
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                  1.392    19.947
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                  0.000    19.947
data arrival time                                                                                                       19.947

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                11.382    11.382
clock uncertainty                                                                                              0.000    11.382
cell hold time                                                                                                 0.571    11.953
data required time                                                                                                      11.953
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -11.953
data arrival time                                                                                                       19.947
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 13
Startpoint: delay_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                13.184    13.184
delay_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.577
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.998
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                                 2.383    20.356
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                  1.392    21.748
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                  0.000    21.748
data arrival time                                                                                                      21.748

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                13.184    13.184
clock uncertainty                                                                                             0.000    13.184
cell hold time                                                                                                0.571    13.755
data required time                                                                                                     13.755
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -13.755
data arrival time                                                                                                      21.748
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.993


#Path 14
Startpoint: delay_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                11.211    11.211
delay_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    12.604
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.026
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XA1[0] (T_FRAG)                                 2.407    18.407
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                  1.392    19.799
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                  0.000    19.799
data arrival time                                                                                                      19.799

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                11.211    11.211
clock uncertainty                                                                                             0.000    11.211
cell hold time                                                                                                0.571    11.782
data required time                                                                                                     11.782
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -11.782
data arrival time                                                                                                      19.799
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             8.017


#Path 15
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                15.008    15.008
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    16.400
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.233    18.634
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    19.967
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                                 2.383    22.350
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.392    23.742
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                  0.000    23.742
data arrival time                                                                                                      23.742

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                15.008    15.008
clock uncertainty                                                                                             0.000    15.008
cell hold time                                                                                                0.571    15.578
data required time                                                                                                     15.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -15.578
data arrival time                                                                                                      23.742
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             8.163


#Path 16
Startpoint: delay_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                12.904    12.904
delay_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.297
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.261    16.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    17.891
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                                 2.383    20.274
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                  1.392    21.666
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                  0.000    21.666
data arrival time                                                                                                      21.666

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                12.904    12.904
clock uncertainty                                                                                             0.000    12.904
cell hold time                                                                                                0.571    13.475
data required time                                                                                                     13.475
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -13.475
data arrival time                                                                                                      21.666
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             8.191


#Path 17
Startpoint: delay_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                9.689     9.689
delay_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.393    11.082
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.261    13.343
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    14.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XA1[0] (T_FRAG)                                 2.383    17.059
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                  1.392    18.451
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                 0.000    18.451
data arrival time                                                                                                      18.451

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                9.689     9.689
clock uncertainty                                                                                             0.000     9.689
cell hold time                                                                                                0.571    10.260
data required time                                                                                                     10.260
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -10.260
data arrival time                                                                                                      18.451
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             8.191


#Path 18
Startpoint: delay_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                12.044    12.044
delay_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    13.437
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.261    15.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    17.031
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XA1[0] (T_FRAG)                                 2.407    19.438
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                  1.392    20.830
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                  0.000    20.830
data arrival time                                                                                                       20.830

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                12.044    12.044
clock uncertainty                                                                                              0.000    12.044
cell hold time                                                                                                 0.571    12.615
data required time                                                                                                      12.615
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -12.615
data arrival time                                                                                                       20.830
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              8.214


#Path 19
Startpoint: delay_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                12.346    12.346
delay_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    13.739
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.266    16.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    17.370
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XA1[0] (T_FRAG)                                 2.383    19.753
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                  1.392    21.145
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                  0.000    21.145
data arrival time                                                                                                       21.145

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                12.346    12.346
clock uncertainty                                                                                              0.000    12.346
cell hold time                                                                                                 0.571    12.917
data required time                                                                                                      12.917
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -12.917
data arrival time                                                                                                       21.145
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              8.228


#Path 20
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                      13.172    13.172
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.393    14.565
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                                           2.280    16.845
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.392    18.237
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.679    21.916
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    22.825
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                      0.000    22.825
data arrival time                                                                                          22.825

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                    13.982    13.982
clock uncertainty                                                                                 0.000    13.982
cell hold time                                                                                    0.571    14.553
data required time                                                                                         14.553
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.553
data arrival time                                                                                          22.825
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 8.272


#Path 21
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                             13.172    13.172
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.393    14.565
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                                  2.280    16.845
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.392    18.237
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                       3.755    21.992
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        0.909    22.901
delay_dff_Q_2.QD[0] (Q_FRAG)                                                             0.000    22.901
data arrival time                                                                                 22.901

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                           14.033    14.033
clock uncertainty                                                                        0.000    14.033
cell hold time                                                                           0.571    14.604
data required time                                                                                14.604
--------------------------------------------------------------------------------------------------------
data required time                                                                               -14.604
data arrival time                                                                                 22.901
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        8.297


#Path 22
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.172    13.172
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.565
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                                              2.280    16.845
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.392    18.237
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XAB[0] (T_FRAG)                       3.167    21.403
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                        0.909    22.313
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                        0.000    22.313
data arrival time                                                                                             22.313

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                      13.207    13.207
clock uncertainty                                                                                    0.000    13.207
cell hold time                                                                                       0.571    13.778
data required time                                                                                            13.778
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -13.778
data arrival time                                                                                             22.313
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    8.535


#Path 23
Startpoint: j.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : q_dffe_Q.QEN[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2089)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
j.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$assignment3.j.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$assignment3.j.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
j_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         3.462    13.615
j_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          0.975    14.590
q_dffe_Q.QEN[0] (Q_FRAG)                                                 2.363    16.953
data arrival time                                                                 16.953

clock $auto$clkbufmap.cc:247:execute$2089 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
q_dffe_Q.QCK[0] (Q_FRAG)                                                 8.727     8.727
clock uncertainty                                                        0.000     8.727
cell hold time                                                          -0.394     8.333
data required time                                                                 8.333
----------------------------------------------------------------------------------------
data required time                                                                -8.333
data arrival time                                                                 16.953
----------------------------------------------------------------------------------------
slack (MET)                                                                        8.620


#Path 24
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.172    13.172
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.565
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                                              2.280    16.845
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.392    18.237
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                       4.184    22.421
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                        0.909    23.330
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                        0.000    23.330
data arrival time                                                                                             23.330

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                      13.179    13.179
clock uncertainty                                                                                    0.000    13.179
cell hold time                                                                                       0.571    13.750
data required time                                                                                            13.750
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -13.750
data arrival time                                                                                             23.330
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    9.580


#Path 25
Startpoint: delay_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                9.689     9.689
delay_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.393    11.082
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                       3.674    14.755
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.108    15.863
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XA1[0] (T_FRAG)                                 4.804    20.667
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                  1.392    22.059
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                 0.000    22.059
data arrival time                                                                                                      22.059

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                               11.509    11.509
clock uncertainty                                                                                             0.000    11.509
cell hold time                                                                                                0.571    12.080
data required time                                                                                                     12.080
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -12.080
data arrival time                                                                                                      22.059
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             9.979


#Path 26
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                        13.172    13.172
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.393    14.565
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                                             2.280    16.845
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.392    18.237
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                       3.701    21.938
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        0.909    22.847
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                       0.000    22.847
data arrival time                                                                                            22.847

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                     12.284    12.284
clock uncertainty                                                                                   0.000    12.284
cell hold time                                                                                      0.571    12.855
data required time                                                                                           12.855
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -12.855
data arrival time                                                                                            22.847
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   9.992


#Path 27
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.172    13.172
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.565
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                                              2.280    16.845
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.392    18.237
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                       5.183    23.420
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                        0.909    24.329
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                        0.000    24.329
data arrival time                                                                                             24.329

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      12.319    12.319
clock uncertainty                                                                                    0.000    12.319
cell hold time                                                                                       0.571    12.890
data required time                                                                                            12.890
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -12.890
data arrival time                                                                                             24.329
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   11.439


#Path 28
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                         13.172    13.172
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.565
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                                              2.280    16.845
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.392    18.237
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                       5.713    23.949
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        0.909    24.859
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                        0.000    24.859
data arrival time                                                                                             24.859

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                      12.618    12.618
clock uncertainty                                                                                    0.000    12.618
cell hold time                                                                                       0.571    13.189
data required time                                                                                            13.189
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -13.189
data arrival time                                                                                             24.859
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   11.669


#Path 29
Startpoint: delay_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                  13.172    13.172
delay_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    14.565
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                       2.280    16.845
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.392    18.237
clock_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.489    21.726
clock_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  0.852    22.578
clock_dffe_Q.QEN[0] (Q_FRAG)                                                  3.396    25.974
data arrival time                                                                      25.974

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                                 12.161    12.161
clock uncertainty                                                             0.000    12.161
cell hold time                                                               -0.394    11.767
data required time                                                                     11.767
---------------------------------------------------------------------------------------------
data required time                                                                    -11.767
data arrival time                                                                      25.974
---------------------------------------------------------------------------------------------
slack (MET)                                                                            14.207


#Path 30
Startpoint: q_dffe_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2089)
Endpoint  : out:q.outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2089 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
q_dffe_Q.QCK[0] (Q_FRAG)                                                 8.727     8.727
q_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    10.120
$iopadmap$assignment3.q.O_DAT[0] (BIDIR_CELL)                            4.417    14.536
$iopadmap$assignment3.q.O_PAD_$out[0] (BIDIR_CELL)                       9.726    24.262
out:q.outpad[0] (.output)                                                0.000    24.262
data arrival time                                                                 24.262

clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                -0.000
data arrival time                                                                 24.262
----------------------------------------------------------------------------------------
slack (MET)                                                                       24.262


#End of timing report
