M:___drivers_CoreInterrupt_core_irq_ctrl
F:G$CIC_init$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$CIC_set_irq_handler$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$CIC_get_irq_status$0$0({2}DF,SL:U),Z,0,0,0,0,0
F:G$CIC_enable_irq$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$CIC_disable_irq$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$CIC_irq_handler$0$0({2}DF,SV:S),Z,0,0,0,0,0
S:F___drivers_CoreInterrupt_core_irq_ctrl$g_irq_handler_table$0$0({64}DA32,DC,DF,SV:S),F,0,0
S:LCIC_init$address$1$1({2}SI:U),F,0,0
S:LCIC_init$irq_idx$1$1({1}SC:U),F,0,0
S:LCIC_set_irq_handler$handler$1$1({2}DC,DF,SV:S),F,0,0
S:LCIC_set_irq_handler$irq_number$1$1({1}SC:U),F,0,0
S:LCIC_set_irq_handler$file_name$3$3({41}DA41,SC:U),F,0,0
S:LCIC_get_irq_status$irq_status$1$1({4}SL:U),F,0,0
S:LCIC_enable_irq$irq_number$1$1({1}SC:U),F,0,0
S:LCIC_enable_irq$enabled_irqs$1$1({4}SL:U),F,0,0
S:LCIC_enable_irq$file_name$3$3({41}DA41,SC:U),F,0,0
S:LCIC_disable_irq$irq_number$1$1({1}SC:U),F,0,0
S:LCIC_disable_irq$clear_bit$1$1({4}SL:U),F,0,0
S:LCIC_disable_irq$file_name$3$3({41}DA41,SC:U),F,0,0
S:LCIC_irq_handler$irq_idx$1$1({1}SC:U),F,0,0
S:LCIC_irq_handler$irq_status$1$1({4}SL:U),F,0,0
S:LCIC_irq_handler$irq_fired$2$2({4}SL:U),F,0,0
S:LCIC_irq_handler$file_name$6$6({41}DA41,SC:U),F,0,0
S:F___drivers_CoreInterrupt_core_irq_ctrl$g_cic_base_addr$0$0({2}SI:U),F,0,0
S:G$HW_set_32bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_32bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg_field$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_16bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_16bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg_field$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_8bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg$0$0({2}DF,SC:U),C,0,0
S:G$HW_set_8bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg_field$0$0({2}DF,SC:U),C,0,0
S:G$HAL_enable_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_disable_interrupts$0$0({2}DF,SC:U),C,0,0
S:G$HAL_restore_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_assert_fail$0$0({2}DF,SV:S),C,0,0
S:F___drivers_CoreInterrupt_core_irq_ctrl$__xinit_g_cic_base_addr$0$0({2}SI:U),C,0,0
