#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ISR */
ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR__INTC_MASK EQU 0x01
ISR__INTC_NUMBER EQU 0
ISR__INTC_PRIOR_NUM EQU 7
ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED_1 */
LED_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
LED_1__0__MASK EQU 0x10
LED_1__0__PC EQU CYREG_PRT0_PC4
LED_1__0__PORT EQU 0
LED_1__0__SHIFT EQU 4
LED_1__AG EQU CYREG_PRT0_AG
LED_1__AMUX EQU CYREG_PRT0_AMUX
LED_1__BIE EQU CYREG_PRT0_BIE
LED_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_1__BYP EQU CYREG_PRT0_BYP
LED_1__CTL EQU CYREG_PRT0_CTL
LED_1__DM0 EQU CYREG_PRT0_DM0
LED_1__DM1 EQU CYREG_PRT0_DM1
LED_1__DM2 EQU CYREG_PRT0_DM2
LED_1__DR EQU CYREG_PRT0_DR
LED_1__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_1__MASK EQU 0x10
LED_1__PORT EQU 0
LED_1__PRT EQU CYREG_PRT0_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_1__PS EQU CYREG_PRT0_PS
LED_1__SHIFT EQU 4
LED_1__SLW EQU CYREG_PRT0_SLW

/* LED_2 */
LED_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LED_2__0__MASK EQU 0x20
LED_2__0__PC EQU CYREG_PRT0_PC5
LED_2__0__PORT EQU 0
LED_2__0__SHIFT EQU 5
LED_2__AG EQU CYREG_PRT0_AG
LED_2__AMUX EQU CYREG_PRT0_AMUX
LED_2__BIE EQU CYREG_PRT0_BIE
LED_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_2__BYP EQU CYREG_PRT0_BYP
LED_2__CTL EQU CYREG_PRT0_CTL
LED_2__DM0 EQU CYREG_PRT0_DM0
LED_2__DM1 EQU CYREG_PRT0_DM1
LED_2__DM2 EQU CYREG_PRT0_DM2
LED_2__DR EQU CYREG_PRT0_DR
LED_2__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_2__MASK EQU 0x20
LED_2__PORT EQU 0
LED_2__PRT EQU CYREG_PRT0_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_2__PS EQU CYREG_PRT0_PS
LED_2__SHIFT EQU 5
LED_2__SLW EQU CYREG_PRT0_SLW

/* LED_3 */
LED_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED_3__0__MASK EQU 0x40
LED_3__0__PC EQU CYREG_PRT0_PC6
LED_3__0__PORT EQU 0
LED_3__0__SHIFT EQU 6
LED_3__AG EQU CYREG_PRT0_AG
LED_3__AMUX EQU CYREG_PRT0_AMUX
LED_3__BIE EQU CYREG_PRT0_BIE
LED_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_3__BYP EQU CYREG_PRT0_BYP
LED_3__CTL EQU CYREG_PRT0_CTL
LED_3__DM0 EQU CYREG_PRT0_DM0
LED_3__DM1 EQU CYREG_PRT0_DM1
LED_3__DM2 EQU CYREG_PRT0_DM2
LED_3__DR EQU CYREG_PRT0_DR
LED_3__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_3__MASK EQU 0x40
LED_3__PORT EQU 0
LED_3__PRT EQU CYREG_PRT0_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_3__PS EQU CYREG_PRT0_PS
LED_3__SHIFT EQU 6
LED_3__SLW EQU CYREG_PRT0_SLW

/* LED_4 */
LED_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED_4__0__MASK EQU 0x80
LED_4__0__PC EQU CYREG_PRT0_PC7
LED_4__0__PORT EQU 0
LED_4__0__SHIFT EQU 7
LED_4__AG EQU CYREG_PRT0_AG
LED_4__AMUX EQU CYREG_PRT0_AMUX
LED_4__BIE EQU CYREG_PRT0_BIE
LED_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_4__BYP EQU CYREG_PRT0_BYP
LED_4__CTL EQU CYREG_PRT0_CTL
LED_4__DM0 EQU CYREG_PRT0_DM0
LED_4__DM1 EQU CYREG_PRT0_DM1
LED_4__DM2 EQU CYREG_PRT0_DM2
LED_4__DR EQU CYREG_PRT0_DR
LED_4__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_4__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_4__MASK EQU 0x80
LED_4__PORT EQU 0
LED_4__PRT EQU CYREG_PRT0_PRT
LED_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_4__PS EQU CYREG_PRT0_PS
LED_4__SHIFT EQU 7
LED_4__SLW EQU CYREG_PRT0_SLW

/* MDC_M */
MDC_M__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
MDC_M__0__MASK EQU 0x01
MDC_M__0__PC EQU CYREG_PRT12_PC0
MDC_M__0__PORT EQU 12
MDC_M__0__SHIFT EQU 0
MDC_M__AG EQU CYREG_PRT12_AG
MDC_M__BIE EQU CYREG_PRT12_BIE
MDC_M__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MDC_M__BYP EQU CYREG_PRT12_BYP
MDC_M__DM0 EQU CYREG_PRT12_DM0
MDC_M__DM1 EQU CYREG_PRT12_DM1
MDC_M__DM2 EQU CYREG_PRT12_DM2
MDC_M__DR EQU CYREG_PRT12_DR
MDC_M__INP_DIS EQU CYREG_PRT12_INP_DIS
MDC_M__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MDC_M__MASK EQU 0x01
MDC_M__PORT EQU 12
MDC_M__PRT EQU CYREG_PRT12_PRT
MDC_M__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MDC_M__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MDC_M__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MDC_M__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MDC_M__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MDC_M__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MDC_M__PS EQU CYREG_PRT12_PS
MDC_M__SHIFT EQU 0
MDC_M__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MDC_M__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MDC_M__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MDC_M__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MDC_M__SLW EQU CYREG_PRT12_SLW

/* O_ALM */
O_ALM__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
O_ALM__0__MASK EQU 0x08
O_ALM__0__PC EQU CYREG_PRT3_PC3
O_ALM__0__PORT EQU 3
O_ALM__0__SHIFT EQU 3
O_ALM__1__INTTYPE EQU CYREG_PICU3_INTTYPE4
O_ALM__1__MASK EQU 0x10
O_ALM__1__PC EQU CYREG_PRT3_PC4
O_ALM__1__PORT EQU 3
O_ALM__1__SHIFT EQU 4
O_ALM__2__INTTYPE EQU CYREG_PICU3_INTTYPE5
O_ALM__2__MASK EQU 0x20
O_ALM__2__PC EQU CYREG_PRT3_PC5
O_ALM__2__PORT EQU 3
O_ALM__2__SHIFT EQU 5
O_ALM__AG EQU CYREG_PRT3_AG
O_ALM__AMUX EQU CYREG_PRT3_AMUX
O_ALM__BIE EQU CYREG_PRT3_BIE
O_ALM__BIT_MASK EQU CYREG_PRT3_BIT_MASK
O_ALM__BYP EQU CYREG_PRT3_BYP
O_ALM__CTL EQU CYREG_PRT3_CTL
O_ALM__DM0 EQU CYREG_PRT3_DM0
O_ALM__DM1 EQU CYREG_PRT3_DM1
O_ALM__DM2 EQU CYREG_PRT3_DM2
O_ALM__DR EQU CYREG_PRT3_DR
O_ALM__INP_DIS EQU CYREG_PRT3_INP_DIS
O_ALM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
O_ALM__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
O_ALM__LCD_EN EQU CYREG_PRT3_LCD_EN
O_ALM__MASK EQU 0x38
O_ALM__PORT EQU 3
O_ALM__PRT EQU CYREG_PRT3_PRT
O_ALM__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
O_ALM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
O_ALM__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
O_ALM__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
O_ALM__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
O_ALM__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
O_ALM__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
O_ALM__PS EQU CYREG_PRT3_PS
O_ALM__SHIFT EQU 3
O_ALM__SLW EQU CYREG_PRT3_SLW

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1

/* PWM_2_PWMUDB */
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_IO_PC_PRT15_PC0
SCL_1__0__PORT EQU 15
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT15_AG
SCL_1__AMUX EQU CYREG_PRT15_AMUX
SCL_1__BIE EQU CYREG_PRT15_BIE
SCL_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SCL_1__BYP EQU CYREG_PRT15_BYP
SCL_1__CTL EQU CYREG_PRT15_CTL
SCL_1__DM0 EQU CYREG_PRT15_DM0
SCL_1__DM1 EQU CYREG_PRT15_DM1
SCL_1__DM2 EQU CYREG_PRT15_DM2
SCL_1__DR EQU CYREG_PRT15_DR
SCL_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SCL_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 15
SCL_1__PRT EQU CYREG_PRT15_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SCL_1__PS EQU CYREG_PRT15_PS
SCL_1__SHIFT EQU 0
SCL_1__SLW EQU CYREG_PRT15_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_IO_PC_PRT15_PC1
SDA_1__0__PORT EQU 15
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT15_AG
SDA_1__AMUX EQU CYREG_PRT15_AMUX
SDA_1__BIE EQU CYREG_PRT15_BIE
SDA_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SDA_1__BYP EQU CYREG_PRT15_BYP
SDA_1__CTL EQU CYREG_PRT15_CTL
SDA_1__DM0 EQU CYREG_PRT15_DM0
SDA_1__DM1 EQU CYREG_PRT15_DM1
SDA_1__DM2 EQU CYREG_PRT15_DM2
SDA_1__DR EQU CYREG_PRT15_DR
SDA_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 15
SDA_1__PRT EQU CYREG_PRT15_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SDA_1__PS EQU CYREG_PRT15_PS
SDA_1__SHIFT EQU 1
SDA_1__SLW EQU CYREG_PRT15_SLW

/* MDIO_M */
MDIO_M__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
MDIO_M__0__MASK EQU 0x02
MDIO_M__0__PC EQU CYREG_PRT12_PC1
MDIO_M__0__PORT EQU 12
MDIO_M__0__SHIFT EQU 1
MDIO_M__AG EQU CYREG_PRT12_AG
MDIO_M__BIE EQU CYREG_PRT12_BIE
MDIO_M__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MDIO_M__BYP EQU CYREG_PRT12_BYP
MDIO_M__DM0 EQU CYREG_PRT12_DM0
MDIO_M__DM1 EQU CYREG_PRT12_DM1
MDIO_M__DM2 EQU CYREG_PRT12_DM2
MDIO_M__DR EQU CYREG_PRT12_DR
MDIO_M__INP_DIS EQU CYREG_PRT12_INP_DIS
MDIO_M__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MDIO_M__MASK EQU 0x02
MDIO_M__PORT EQU 12
MDIO_M__PRT EQU CYREG_PRT12_PRT
MDIO_M__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MDIO_M__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MDIO_M__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MDIO_M__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MDIO_M__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MDIO_M__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MDIO_M__PS EQU CYREG_PRT12_PS
MDIO_M__SHIFT EQU 1
MDIO_M__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MDIO_M__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MDIO_M__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MDIO_M__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MDIO_M__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* MOD_ABS */
MOD_ABS__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MOD_ABS__0__MASK EQU 0x40
MOD_ABS__0__PC EQU CYREG_PRT1_PC6
MOD_ABS__0__PORT EQU 1
MOD_ABS__0__SHIFT EQU 6
MOD_ABS__AG EQU CYREG_PRT1_AG
MOD_ABS__AMUX EQU CYREG_PRT1_AMUX
MOD_ABS__BIE EQU CYREG_PRT1_BIE
MOD_ABS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOD_ABS__BYP EQU CYREG_PRT1_BYP
MOD_ABS__CTL EQU CYREG_PRT1_CTL
MOD_ABS__DM0 EQU CYREG_PRT1_DM0
MOD_ABS__DM1 EQU CYREG_PRT1_DM1
MOD_ABS__DM2 EQU CYREG_PRT1_DM2
MOD_ABS__DR EQU CYREG_PRT1_DR
MOD_ABS__INP_DIS EQU CYREG_PRT1_INP_DIS
MOD_ABS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOD_ABS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOD_ABS__LCD_EN EQU CYREG_PRT1_LCD_EN
MOD_ABS__MASK EQU 0x40
MOD_ABS__PORT EQU 1
MOD_ABS__PRT EQU CYREG_PRT1_PRT
MOD_ABS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOD_ABS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOD_ABS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOD_ABS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOD_ABS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOD_ABS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOD_ABS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOD_ABS__PS EQU CYREG_PRT1_PS
MOD_ABS__SHIFT EQU 6
MOD_ABS__SLW EQU CYREG_PRT1_SLW

/* MOD_RST */
MOD_RST__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MOD_RST__0__MASK EQU 0x80
MOD_RST__0__PC EQU CYREG_PRT1_PC7
MOD_RST__0__PORT EQU 1
MOD_RST__0__SHIFT EQU 7
MOD_RST__AG EQU CYREG_PRT1_AG
MOD_RST__AMUX EQU CYREG_PRT1_AMUX
MOD_RST__BIE EQU CYREG_PRT1_BIE
MOD_RST__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOD_RST__BYP EQU CYREG_PRT1_BYP
MOD_RST__CTL EQU CYREG_PRT1_CTL
MOD_RST__DM0 EQU CYREG_PRT1_DM0
MOD_RST__DM1 EQU CYREG_PRT1_DM1
MOD_RST__DM2 EQU CYREG_PRT1_DM2
MOD_RST__DR EQU CYREG_PRT1_DR
MOD_RST__INP_DIS EQU CYREG_PRT1_INP_DIS
MOD_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOD_RST__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOD_RST__LCD_EN EQU CYREG_PRT1_LCD_EN
MOD_RST__MASK EQU 0x80
MOD_RST__PORT EQU 1
MOD_RST__PRT EQU CYREG_PRT1_PRT
MOD_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOD_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOD_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOD_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOD_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOD_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOD_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOD_RST__PS EQU CYREG_PRT1_PS
MOD_RST__SHIFT EQU 7
MOD_RST__SLW EQU CYREG_PRT1_SLW

/* MOD_GALM */
MOD_GALM__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
MOD_GALM__0__MASK EQU 0x80
MOD_GALM__0__PC EQU CYREG_PRT3_PC7
MOD_GALM__0__PORT EQU 3
MOD_GALM__0__SHIFT EQU 7
MOD_GALM__AG EQU CYREG_PRT3_AG
MOD_GALM__AMUX EQU CYREG_PRT3_AMUX
MOD_GALM__BIE EQU CYREG_PRT3_BIE
MOD_GALM__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOD_GALM__BYP EQU CYREG_PRT3_BYP
MOD_GALM__CTL EQU CYREG_PRT3_CTL
MOD_GALM__DM0 EQU CYREG_PRT3_DM0
MOD_GALM__DM1 EQU CYREG_PRT3_DM1
MOD_GALM__DM2 EQU CYREG_PRT3_DM2
MOD_GALM__DR EQU CYREG_PRT3_DR
MOD_GALM__INP_DIS EQU CYREG_PRT3_INP_DIS
MOD_GALM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOD_GALM__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOD_GALM__LCD_EN EQU CYREG_PRT3_LCD_EN
MOD_GALM__MASK EQU 0x80
MOD_GALM__PORT EQU 3
MOD_GALM__PRT EQU CYREG_PRT3_PRT
MOD_GALM__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOD_GALM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOD_GALM__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOD_GALM__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOD_GALM__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOD_GALM__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOD_GALM__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOD_GALM__PS EQU CYREG_PRT3_PS
MOD_GALM__SHIFT EQU 7
MOD_GALM__SLW EQU CYREG_PRT3_SLW

/* USBUART_1_arb_int */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_1_Dp */
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x02
USBUART_1_ep_1__INTC_NUMBER EQU 1
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x04
USBUART_1_ep_2__INTC_NUMBER EQU 2
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x08
USBUART_1_ep_3__INTC_NUMBER EQU 3
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* I_PRG_CNTL */
I_PRG_CNTL__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
I_PRG_CNTL__0__MASK EQU 0x01
I_PRG_CNTL__0__PC EQU CYREG_PRT3_PC0
I_PRG_CNTL__0__PORT EQU 3
I_PRG_CNTL__0__SHIFT EQU 0
I_PRG_CNTL__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
I_PRG_CNTL__1__MASK EQU 0x02
I_PRG_CNTL__1__PC EQU CYREG_PRT3_PC1
I_PRG_CNTL__1__PORT EQU 3
I_PRG_CNTL__1__SHIFT EQU 1
I_PRG_CNTL__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
I_PRG_CNTL__2__MASK EQU 0x04
I_PRG_CNTL__2__PC EQU CYREG_PRT3_PC2
I_PRG_CNTL__2__PORT EQU 3
I_PRG_CNTL__2__SHIFT EQU 2
I_PRG_CNTL__AG EQU CYREG_PRT3_AG
I_PRG_CNTL__AMUX EQU CYREG_PRT3_AMUX
I_PRG_CNTL__BIE EQU CYREG_PRT3_BIE
I_PRG_CNTL__BIT_MASK EQU CYREG_PRT3_BIT_MASK
I_PRG_CNTL__BYP EQU CYREG_PRT3_BYP
I_PRG_CNTL__CTL EQU CYREG_PRT3_CTL
I_PRG_CNTL__DM0 EQU CYREG_PRT3_DM0
I_PRG_CNTL__DM1 EQU CYREG_PRT3_DM1
I_PRG_CNTL__DM2 EQU CYREG_PRT3_DM2
I_PRG_CNTL__DR EQU CYREG_PRT3_DR
I_PRG_CNTL__INP_DIS EQU CYREG_PRT3_INP_DIS
I_PRG_CNTL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
I_PRG_CNTL__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
I_PRG_CNTL__LCD_EN EQU CYREG_PRT3_LCD_EN
I_PRG_CNTL__MASK EQU 0x07
I_PRG_CNTL__PORT EQU 3
I_PRG_CNTL__PRT EQU CYREG_PRT3_PRT
I_PRG_CNTL__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
I_PRG_CNTL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
I_PRG_CNTL__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
I_PRG_CNTL__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
I_PRG_CNTL__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
I_PRG_CNTL__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
I_PRG_CNTL__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
I_PRG_CNTL__PS EQU CYREG_PRT3_PS
I_PRG_CNTL__SHIFT EQU 0
I_PRG_CNTL__SLW EQU CYREG_PRT3_SLW

/* MOD_RX_LOS */
MOD_RX_LOS__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
MOD_RX_LOS__0__MASK EQU 0x40
MOD_RX_LOS__0__PC EQU CYREG_PRT3_PC6
MOD_RX_LOS__0__PORT EQU 3
MOD_RX_LOS__0__SHIFT EQU 6
MOD_RX_LOS__AG EQU CYREG_PRT3_AG
MOD_RX_LOS__AMUX EQU CYREG_PRT3_AMUX
MOD_RX_LOS__BIE EQU CYREG_PRT3_BIE
MOD_RX_LOS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOD_RX_LOS__BYP EQU CYREG_PRT3_BYP
MOD_RX_LOS__CTL EQU CYREG_PRT3_CTL
MOD_RX_LOS__DM0 EQU CYREG_PRT3_DM0
MOD_RX_LOS__DM1 EQU CYREG_PRT3_DM1
MOD_RX_LOS__DM2 EQU CYREG_PRT3_DM2
MOD_RX_LOS__DR EQU CYREG_PRT3_DR
MOD_RX_LOS__INP_DIS EQU CYREG_PRT3_INP_DIS
MOD_RX_LOS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOD_RX_LOS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOD_RX_LOS__LCD_EN EQU CYREG_PRT3_LCD_EN
MOD_RX_LOS__MASK EQU 0x40
MOD_RX_LOS__PORT EQU 3
MOD_RX_LOS__PRT EQU CYREG_PRT3_PRT
MOD_RX_LOS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOD_RX_LOS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOD_RX_LOS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOD_RX_LOS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOD_RX_LOS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOD_RX_LOS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOD_RX_LOS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOD_RX_LOS__PS EQU CYREG_PRT3_PS
MOD_RX_LOS__SHIFT EQU 6
MOD_RX_LOS__SLW EQU CYREG_PRT3_SLW

/* MDIO_host_2 */
MDIO_host_2_cntrl16_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
MDIO_host_2_cntrl16_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
MDIO_host_2_cntrl16_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
MDIO_host_2_cntrl16_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
MDIO_host_2_cntrl16_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
MDIO_host_2_cntrl16_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
MDIO_host_2_cntrl16_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
MDIO_host_2_cntrl16_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
MDIO_host_2_cntrl16_u0__A0_REG EQU CYREG_B1_UDB06_A0
MDIO_host_2_cntrl16_u0__A1_REG EQU CYREG_B1_UDB06_A1
MDIO_host_2_cntrl16_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
MDIO_host_2_cntrl16_u0__D0_REG EQU CYREG_B1_UDB06_D0
MDIO_host_2_cntrl16_u0__D1_REG EQU CYREG_B1_UDB06_D1
MDIO_host_2_cntrl16_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
MDIO_host_2_cntrl16_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
MDIO_host_2_cntrl16_u0__F0_REG EQU CYREG_B1_UDB06_F0
MDIO_host_2_cntrl16_u0__F1_REG EQU CYREG_B1_UDB06_F1
MDIO_host_2_cntrl16_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
MDIO_host_2_cntrl16_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
MDIO_host_2_cntrl16_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
MDIO_host_2_cntrl16_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
MDIO_host_2_cntrl16_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
MDIO_host_2_cntrl16_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
MDIO_host_2_cntrl16_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
MDIO_host_2_cntrl16_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
MDIO_host_2_cntrl16_u1__A0_REG EQU CYREG_B1_UDB07_A0
MDIO_host_2_cntrl16_u1__A1_REG EQU CYREG_B1_UDB07_A1
MDIO_host_2_cntrl16_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
MDIO_host_2_cntrl16_u1__D0_REG EQU CYREG_B1_UDB07_D0
MDIO_host_2_cntrl16_u1__D1_REG EQU CYREG_B1_UDB07_D1
MDIO_host_2_cntrl16_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
MDIO_host_2_cntrl16_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
MDIO_host_2_cntrl16_u1__F0_REG EQU CYREG_B1_UDB07_F0
MDIO_host_2_cntrl16_u1__F1_REG EQU CYREG_B1_UDB07_F1
MDIO_host_2_cntrl16_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MDIO_host_2_cntrl16_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MDIO_host_2_MdioControlReg__0__MASK EQU 0x01
MDIO_host_2_MdioControlReg__0__POS EQU 0
MDIO_host_2_MdioControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
MDIO_host_2_MdioControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
MDIO_host_2_MdioControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
MDIO_host_2_MdioControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
MDIO_host_2_MdioControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
MDIO_host_2_MdioControlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
MDIO_host_2_MdioControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
MDIO_host_2_MdioControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
MDIO_host_2_MdioControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
MDIO_host_2_MdioControlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
MDIO_host_2_MdioControlReg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
MDIO_host_2_MdioControlReg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
MDIO_host_2_MdioControlReg__COUNT_REG EQU CYREG_B1_UDB07_CTL
MDIO_host_2_MdioControlReg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
MDIO_host_2_MdioControlReg__MASK EQU 0x01
MDIO_host_2_MdioControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MDIO_host_2_MdioControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MDIO_host_2_MdioControlReg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
MDIO_host_2_MdioCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
MDIO_host_2_MdioCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
MDIO_host_2_MdioCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
MDIO_host_2_MdioCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
MDIO_host_2_MdioCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
MDIO_host_2_MdioCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
MDIO_host_2_MdioCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
MDIO_host_2_MdioCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
MDIO_host_2_MdioCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
MDIO_host_2_MdioCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
MDIO_host_2_MdioCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
MDIO_host_2_MdioCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
MDIO_host_2_MdioCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
MDIO_host_2_MdioCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
MDIO_host_2_MdioCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
MDIO_host_2_MdioCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
MDIO_host_2_MdioCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
MDIO_host_2_MdioCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
MDIO_host_2_MdioCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
MDIO_host_2_MdioCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
MDIO_host_2_MdioCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
MDIO_host_2_MdioCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
MDIO_host_2_MdioCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
MDIO_host_2_MdioCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
MDIO_host_2_MdioCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
MDIO_host_2_MdioCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
MDIO_host_2_MdioStatusReg__0__MASK EQU 0x01
MDIO_host_2_MdioStatusReg__0__POS EQU 0
MDIO_host_2_MdioStatusReg__1__MASK EQU 0x02
MDIO_host_2_MdioStatusReg__1__POS EQU 1
MDIO_host_2_MdioStatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
MDIO_host_2_MdioStatusReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
MDIO_host_2_MdioStatusReg__2__MASK EQU 0x04
MDIO_host_2_MdioStatusReg__2__POS EQU 2
MDIO_host_2_MdioStatusReg__3__MASK EQU 0x08
MDIO_host_2_MdioStatusReg__3__POS EQU 3
MDIO_host_2_MdioStatusReg__MASK EQU 0x0F
MDIO_host_2_MdioStatusReg__MASK_REG EQU CYREG_B1_UDB07_MSK
MDIO_host_2_MdioStatusReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MDIO_host_2_MdioStatusReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MDIO_host_2_MdioStatusReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
MDIO_host_2_MdioStatusReg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
MDIO_host_2_MdioStatusReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
MDIO_host_2_MdioStatusReg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E11A069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
