//===- MergeFallThroughBlocks.cpp - Merge Fall Through Blocks ---*- C++ -*-===//
//
//                            The Verilog Backend
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file implements a pass that merge the fall through blocks into its
// predecessor blocks to increase instruction level parallelism.
//
//===----------------------------------------------------------------------===//

#include "vtm/Passes.h"
#include "vtm/VTM.h"
#include "vtm/VInstrInfo.h"
#include "vtm/MicroState.h"

#include "llvm/../../lib/CodeGen/BranchFolding.h"

#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineBasicBlock.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/Target/TargetInstrInfo.h"
#include "llvm/ADT/Statistic.h"
#include "llvm/Support/raw_ostream.h"
#include "llvm/Support/CommandLine.h"
#define DEBUG_TYPE "vtm-merge-fallthroughs"
#include "llvm/Support/Debug.h"
#include <set>
#include <map>

using namespace llvm;

STATISTIC(NumFallThroughMerged,
          "VTM - Number of Fall Through Blocks Merged");

namespace {
struct MergeFallThroughBlocks : public MachineFunctionPass {
  static char ID;

  const TargetInstrInfo *TII;
  MachineRegisterInfo *MRI;

  MergeFallThroughBlocks() : MachineFunctionPass(ID), TII(0), MRI(0) {}

  bool runOnMachineFunction(MachineFunction &MF);
  bool canMerge(MachineBasicBlock *MBB);
  void mergeBranches(MachineBasicBlock *PredFBB,
                     SmallVectorImpl<MachineOperand> &Pred,
                     MachineBasicBlock *&CndTBB, MachineBasicBlock *&CndFBB,
                     SmallVectorImpl<MachineOperand> &Cnd);

  void mergeFallThroughBlock(MachineBasicBlock *MBB);
};
}

char MergeFallThroughBlocks::ID = 0;

bool MergeFallThroughBlocks::runOnMachineFunction(MachineFunction &MF) {
  TII = MF.getTarget().getInstrInfo();
  MRI = &MF.getRegInfo();

  typedef MachineFunction::reverse_iterator rev_it;
  for (rev_it I = MF.rbegin(), E = MF.rend(); I != E; ++I) {
    MachineBasicBlock *MBB = &*I;

    if (canMerge(MBB))
      mergeFallThroughBlock(MBB);
  }

  // Tail merge tend to expose more if-conversion opportunities.
  BranchFolder BF(true);
  BF.OptimizeFunction(MF, TII, MF.getTarget().getRegisterInfo(),
                      getAnalysisIfAvailable<MachineModuleInfo>());

  MF.RenumberBlocks();
  return true;
}

bool MergeFallThroughBlocks::canMerge(MachineBasicBlock *MBB) {
  // Only handle simple case at the moment
  if (MBB->pred_size() != 1) return false;

  MachineBasicBlock *Pred = *MBB->pred_begin(), *PredTBB = 0, *PredFBB = 0,
                            *TBB = 0, *FBB = 0;
  SmallVector<MachineOperand, 1> Cnd;

  // Do not mess up with strange CFG.
  if (TII->AnalyzeBranch(*Pred, PredTBB, PredFBB, Cnd)) return false;

  if (TII->AnalyzeBranch(*MBB, TBB, FBB, Cnd)) return false;

  // Make sure the MBB and TBB are the same block.
  if (PredTBB != MBB)
    std::swap(PredTBB, PredFBB);

  assert(PredTBB == MBB && "ToBB is not the predeccessor of FromBB?");

  // Try to avoid produce more than 2 successor after merge.
  if (PredFBB && TBB && FBB && (PredFBB != TBB && PredFBB != FBB))
    return false;

  // We need to predicate the block when merging it.
  for (MachineBasicBlock::iterator I = MBB->begin(), E = MBB->end();I != E;++I){
    MachineInstr *MI = I;
    if (!TII->isPredicable(MI))
      return false;
  }

  return true;
}


void MergeFallThroughBlocks::mergeBranches(MachineBasicBlock *PredFBB,
                                           SmallVectorImpl<MachineOperand> &Pred,
                                           MachineBasicBlock *&CndTBB,
                                           MachineBasicBlock *&CndFBB,
                                           SmallVectorImpl<MachineOperand> &Cnd)
{
  assert(Pred.size() <= 1 && "Too many predicate operand!");
  // Nothing to merge, became:
  // br Cnd, CndTBB, CndFBB.
  if (PredFBB == 0) {
    assert(Pred.empty() && "Expected unconditional branch to PredTBB!");
  } else if (Cnd.empty()) {
    // Unconditional branch to CndTBB, becomes:
    // br Pred, CndTBB, PredFBB.
    assert(CndFBB == 0 && "Expected unconditional branch!");
    Cnd.push_back(Pred.front());
    CndFBB = PredFBB;
  } else {
    // Now we have:
    // if (!Pred) br PredFBB,
    // else if (Pred & Cnd) br CndTBB
    // else if (Pred & !Cnd) br CndFBB
    // But PredFBB may equals to CndTBB, otherwise PredFBB equals to CndFBB.
    // Make sure PredFBB == CndFBB so we have:
    // br (Pred & Cnd), CndTBB, CndFBB(PredFBB)
    // Because (Pred & !Cnd) | (!Pred) = !(Pred & Cnd)
    if (PredFBB != CndFBB) {
      TII->ReverseBranchCondition(Cnd);
      std::swap(CndTBB, CndFBB);
    }
    assert(PredFBB == CndFBB && "We have 3 difference BB?");

    Cnd.push_back(Pred.front());
  }

  // Always branch to the same BB.
  if (CndTBB == CndFBB) {
    Cnd.clear();
    CndFBB = 0;
  }
}

static ucOperand removeInvertFlag(ucOperand Op, MachineRegisterInfo *MRI,
                                  MachineBasicBlock &MBB,
                                  MachineBasicBlock::iterator IP,
                                  const TargetInstrInfo *TII)  {
  if (Op.isPredicateInverted()) {
    Op.clearParent();
    // Remove the invert flag.
    Op.setBitWidth(1);
    // Build the not instruction.
    unsigned DstReg = MRI->createVirtualRegister(VTM::DRRegisterClass);
    ucOperand Dst = MachineOperand::CreateReg(DstReg, true);
    Dst.setBitWidth(1);
    BuildMI(MBB, IP, DebugLoc(), TII->get(VTM::VOpNot))
      .addOperand(Dst).addOperand(Op)
      .addOperand(ucOperand::CreatePredicate());
    Dst.setIsDef(false);
    return Dst;
  }

  return Op;
}

static ucOperand mergePred(ucOperand OldCnd, ucOperand NewCnd,
                           MachineBasicBlock &MBB,
                           MachineBasicBlock::iterator IP,
                           MachineRegisterInfo *MRI,
                           const TargetInstrInfo *TII) {
  OldCnd = removeInvertFlag(OldCnd, MRI, MBB, IP, TII);
  NewCnd = removeInvertFlag(NewCnd, MRI, MBB, IP, TII);

  unsigned DstReg = MRI->createVirtualRegister(VTM::DRRegisterClass);
  ucOperand Dst = MachineOperand::CreateReg(DstReg, true);
  Dst.setBitWidth(1);

  BuildMI(MBB, IP, DebugLoc(), TII->get(VTM::VOpAnd))
    .addOperand(Dst).addOperand(NewCnd).addOperand(OldCnd)
    .addOperand(ucOperand::CreatePredicate());
  Dst.setIsDef(false);
  return Dst;
}

static void buildCondition(MachineBasicBlock &MBB,
                           SmallVectorImpl<MachineOperand> &Cnd,
                           MachineRegisterInfo *MRI,
                           const TargetInstrInfo *TII) {
  // And all predicate together.
  while (Cnd.size() > 1) {
    ucOperand LHS = cast<ucOperand>(Cnd.pop_back_val());
    ucOperand RHS = cast<ucOperand>(Cnd.pop_back_val());

    Cnd.push_back(mergePred(LHS, RHS, MBB, MBB.end(), MRI, TII));
  }
}

void MergeFallThroughBlocks::mergeFallThroughBlock(MachineBasicBlock *FromBB) {
  MachineBasicBlock *ToBB = *FromBB->pred_begin(), *ToTBB = 0, *ToFBB = 0,
                    *FromTBB = 0, *FromFBB = 0;
  SmallVector<MachineOperand, 1> FromBBCnd, Cond;

  if (TII->AnalyzeBranch(*ToBB, ToTBB, ToFBB, FromBBCnd))
    return;

  if (TII->AnalyzeBranch(*FromBB, FromTBB, FromFBB, Cond))
    return;

  // Make sure the MBB and TBB are the same block.
  if (ToTBB != FromBB) {
    std::swap(ToTBB, ToFBB);
    TII->ReverseBranchCondition(FromBBCnd);
  }

  assert(ToTBB == FromBB && "ToBB is not the predeccessor of FromBB?");

  TII->RemoveBranch(*ToBB);
  TII->RemoveBranch(*FromBB);

  typedef std::map<unsigned, unsigned> PredMapTy;
  PredMapTy PredMap;

  if (!FromBBCnd.empty()) {
    // Predicate the Block.
    for (MachineBasicBlock::iterator I = FromBB->begin(), E = FromBB->end();
         I != E; ++I) {
      if (I->isDebugValue())
        continue;

      if (TII->isPredicated(I)) {
        ucOperand *MO = cast<ucOperand>(VInstrInfo::getPredOperand(I));
        unsigned k = MO->getReg() << 1 | (MO->isPredicateInverted() ? 1 :0 );
        unsigned &Reg = PredMap[k];
        if (!Reg) {
          Reg = mergePred(*MO, FromBBCnd.front(), *FromBB, I, MRI, TII).getReg();
        }

        MO->ChangeToRegister(Reg, false);
        MO->setTargetFlags(1);
      } else if (I->getOpcode() <= TargetOpcode::COPY) {
        MachineInstr *PseudoInst = I;
        ++I; // Skip current instruction, we may change it.
        PseudoInst = VInstrInfo::PredicatePseudoInstruction(PseudoInst, TII, FromBBCnd);
        if (!PseudoInst) {
#ifndef NDEBUG
          dbgs() << "Unable to predicate " << *I << "!\n";
#endif
          llvm_unreachable(0);
        }
        I = PseudoInst;
      } else if (!TII->PredicateInstruction(I, FromBBCnd)) {
#ifndef NDEBUG
        dbgs() << "Unable to predicate " << *I << "!\n";
#endif
        llvm_unreachable(0);
      }
    }
  }

  // And merge the block into its predecessor.
  ToBB->splice(ToBB->end(), FromBB, FromBB->begin(), FromBB->end());

  VInstrInfo::mergePHISrc(FromTBB, FromBB, ToBB, *MRI, FromBBCnd);
  if (FromFBB)
    VInstrInfo::mergePHISrc(FromFBB, FromBB, ToBB, *MRI, FromBBCnd);

  // MBB is unreachable now.
  ToBB->removeSuccessor(ToTBB);
  if (FromTBB && FromTBB != ToFBB) {
    ToBB->addSuccessor(FromTBB);
    FromBB->removeSuccessor(FromTBB);
  }
  // Do not add/remove the same block twice.
  if (FromFBB && FromFBB != ToFBB && FromTBB != FromFBB) {
    ToBB->addSuccessor(FromFBB);
    FromBB->removeSuccessor(FromFBB);
  }

  mergeBranches(ToFBB, FromBBCnd, FromTBB, FromFBB, Cond);
  buildCondition(*ToBB, Cond, MRI, TII);

  TII->InsertBranch(*ToBB, FromTBB, FromFBB, Cond, DebugLoc());
  ++NumFallThroughMerged;
}

Pass *llvm::createMergeFallThroughBlocksPass() {
  return new MergeFallThroughBlocks();
}
