Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 20 17:27:02 2018
| Host         : LAPTOP-9JDU4L02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   460 |
| Unused register locations in slices containing registers |   725 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3830 |          849 |
| No           | No                    | Yes                    |             120 |           43 |
| No           | Yes                   | No                     |             670 |          238 |
| Yes          | No                    | No                     |            3180 |          811 |
| Yes          | No                    | Yes                    |             620 |          173 |
| Yes          | Yes                   | No                     |            2151 |          715 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                        Enable Signal                                                                                                        |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b_pipe/gen_master_slots[8].reg_slice_mi/reset            |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/trig_inst/cnt_reg[0]_0                                                                                                                                              | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]     | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]  | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/E[0]                                                                                                      | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/gen_master_slots[6].r_issuing_cnt_reg[51]_0[0]                                                            | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/E[0]                                                                                                      | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/optical/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                            |                                                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                          | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                |                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0] | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                      | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]     | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0]_0[0]                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0] | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0] | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0] | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0] | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                      | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]      | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]      | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                          | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3]_0[0]                                                             | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]  | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]  | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]  | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]  | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready0                                                                                                                                                         | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_arready_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready0                                                                                                                                                         | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_arready_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/slv_reg0[3]                                                                                                                                                         | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                    | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt_reg[27][0]                                                              | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/E[0]                                                                                                      | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/gen_master_slots[4].r_issuing_cnt_reg[35][0]                                                              | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/iRstN0                                                                                                                                            |                                                                                                                                                                     |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/iRstN0                                                                                                                                            |                                                                                                                                                                     |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/optical/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                       |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/optical/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                       | system_i/optical/U0/bus2ip_reset                                                                                                                                    |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/optical/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                        | system_i/optical/U0/bus2ip_reset                                                                                                                                    |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                           | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                    | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                    | system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                             |                                                                                                                                                                     |                6 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                6 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[0].echo_inst/E[2]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[0].echo_inst/E[0]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                          |                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                           |                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                    | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                    | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                6 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                6 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                7 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/optical/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                       | system_i/optical/U0/bus2ip_reset                                                                                                                                    |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                                                                                            | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                7 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                  | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                     | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                6 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                  | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                6 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[0].echo_inst/E[1]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[0].echo_inst/E[3]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[1].echo_inst/E[0]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[1].echo_inst/E[2]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[1].echo_inst/E[3]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[1].echo_inst/E[1]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/E[1]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/E[2]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/E[3]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/E[0]                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/slv_reg0[23]                                                                                                                                                        | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/slv_reg0[31]                                                                                                                                                        | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/slv_reg0[15]                                                                                                                                                        | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                            | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                            | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                            | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                            | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                           | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                   | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                              | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                    | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                               | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                7 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                     |                                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                     |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__0_n_0                                                                                |                                                                                                                                                                     |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                     |                                                                                                                                                                     |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__3_n_0                                                                                |                                                                                                                                                                     |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                                                   |                                                                                                                                                                     |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__4_n_0                                                                                |                                                                                                                                                                     |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__5_n_0                                                                                |                                                                                                                                                                     |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                    |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/trig_inst/cnt_reg[0]_0                                                                                                                                              | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/trig_inst/cnt[0]_i_1__3_n_0                                                                                 |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__2_n_0                                                                                |                                                                                                                                                                     |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__6_n_0                                                                                |                                                                                                                                                                     |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                                                |                                                                                                                                                                     |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_1[0]                                       |                                                                                                                                                                     |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                    | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en1                                                                                                                           | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en0                                                                                                                                               | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0                                                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/KD_r2_reg[0]_0                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/KD_r2_reg[0]_0                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Time_Counter[0]_i_1_n_0                                                                                                       | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                    | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en5                                                                                                                                               | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/KD_r2_reg[0]_0                                                                            |                7 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en4                                                                                                                                               | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/KD_r2_reg[0]_0                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en1                                                                                                                           | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Time_Counter[0]_i_1_n_0                                                                                                       | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en5                                                                                                                                               | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/KD_r2_reg[0]_0                                                                            |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en4                                                                                                                                               | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/KD_r2_reg[0]_0                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en0                                                                                                                                               | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0                                                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                                                     |                6 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                                                     |                8 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                    |                                                                                                                                                                     |                7 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/optical/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                               | system_i/optical/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                    |                7 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                    |                                                                                                                                                                     |                8 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                        |                9 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |                5 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                8 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |                8 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                    |                                                                                                                                                                     |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                                                     |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                                                     |                9 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                    |                                                                                                                                                                     |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                                                     |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                    |                                                                                                                                                                     |               10 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0                                                                           |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0                                                                           |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                    |                                                                                                                                                                     |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/nolabel_line464/cnt[25]_i_1__2_n_0                                                                          |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                                                     |                9 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                                                     |               10 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                    |                                                                                                                                                                     |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                7 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                                                     |                8 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                                                     |                7 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                5 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                5 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                                     |                9 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                                     |                6 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                7 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                8 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                                                     |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                                     |                8 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                                     |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                                                     |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               17 |             29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/optical/U0/bus2ip_reset                                                                                                                                    |                8 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg_rden                                                                                                                                                         | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |               32 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[1].echo_inst/cnt_head                                                                                                                                         |                                                                                                                                                                     |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/cnt                                                                                                                                              | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/value_reg[0]_0[0]                                                                                                                                | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                                     |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                     | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[1].echo_inst/value_reg[0]_0[0]                                                                                                                                | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                                     |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                                                     |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                                                     |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg_rden                                                                                                                                                         | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/axi_awready_i_1_n_0                                                                                          |               32 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                | system_i/zcar_servo_v1_0_0/inst/zcar_servo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                    |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/cnt_head                                                                                                                                         |                                                                                                                                                                     |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en1                                                                                                                                               |                                                                                                                                                                     |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                                                     |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                     |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[0].echo_inst/cnt                                                                                                                                              | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[0].echo_inst/cnt_head                                                                                                                                         |                                                                                                                                                                     |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                                     |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en1                                                                                                                                               |                                                                                                                                                                     |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[1].echo_inst/cnt                                                                                                                                              | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[0].echo_inst/value_reg[0]_0[0]                                                                                                                                | system_i/ultrasonic_0/inst/ultrasonic_v1_0_S00_AXI_inst/label[2].echo_inst/SR[0]                                                                                    |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en0                                                                                                                           | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                     |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en0                                                                                                                           | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                     |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |               11 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |               13 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                                     |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                      |                                                                                                                                                                     |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                      |                                                                                                                                                                     |               14 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_2[0]                                       |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                      |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_4[0]                                       |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                      |                                                                                                                                                                     |               12 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_3[0]                                       |                                                                                                                                                                     |               12 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                      |                                                                                                                                                                     |               13 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                      |                                                                                                                                                                     |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_0[0]                                       |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_7[0]                                       |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46][0]                                         |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                     |               15 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                                     |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                      |                                                                                                                                                                     |               11 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_6[0]                                       |                                                                                                                                                                     |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en3                                                                                                                                               | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/KD_r2_reg[0]_0                                                                            |               18 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en3                                                                                                                                               | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/KD_r2_reg[0]_0                                                                            |               17 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               16 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               15 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               20 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               16 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               18 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               13 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               16 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en0_i_1_n_0                                                                                                                   | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |               13 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en0_i_1_n_0                                                                                                                   | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0                                           |               11 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en1                                                                                                                                               | system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0                                                                           |               23 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/en1                                                                                                                                               | system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0                                                                           |               17 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             |                                                                                                                                                                     |              853 |           3839 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     8 |
| 3      |                     1 |
| 4      |                    63 |
| 5      |                     5 |
| 6      |                     7 |
| 8      |                   166 |
| 9      |                     5 |
| 12     |                    15 |
| 13     |                     8 |
| 14     |                    23 |
| 15     |                     2 |
| 16+    |                   157 |
+--------+-----------------------+


