#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 24 19:32:24 2020
# Process ID: 34576
# Current directory: C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22808 C:\Users\Sebastian Lopez\Downloads\DL2010_Lopez\Lab08\Lab08.xpr
# Log file: C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/vivado.log
# Journal file: C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Dickenscheidt/Desktop/DL2010_Lopez/Lab08' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 708.324 ; gain = 132.020
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv} w ]
add_files {{C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv:]
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top mux2_4b_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top mux2_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux2_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux2_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/an_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eeefa5a2abc47d8ace4803e368096f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux2_test_behav xil_defaultlib.mux2_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(N=16)
Compiling module xil_defaultlib.mux2_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux2_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sebastian -notrace
couldn't read file "C:/Users/Sebastian": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 26 10:15:22 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux2_test_behav -key {Behavioral:sim_1:Functional:mux2_test} -tclbatch {mux2_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mux2_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux2_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 786.293 ; gain = 12.168
set_property top mux4_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eeefa5a2abc47d8ace4803e368096f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'in0' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'mux4_out' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4(N=16)
Compiling module xil_defaultlib.mux4_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sebastian -notrace
couldn't read file "C:/Users/Sebastian": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 26 10:16:41 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4_test_behav -key {Behavioral:sim_1:Functional:mux4_test} -tclbatch {mux4_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mux4_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 830.469 ; gain = 7.789
add_files -norecurse {{C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/disp.sv} {C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv}}
set_property top basys3 [current_fileset]
set_property top basys3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/an_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eeefa5a2abc47d8ace4803e368096f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'digit_sel' on this module [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:13]
WARNING: [VRFC 10-3633] port 'an_out' is already connected [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/an_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eeefa5a2abc47d8ace4803e368096f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'an_out' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:43]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv:31]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:9]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top mux2_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux2_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux2_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:44]
ERROR: [VRFC 10-2865] module 'sseg4' ignored due to previous errors [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux2_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux2_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:44]
ERROR: [VRFC 10-2865] module 'sseg4' ignored due to previous errors [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux2_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux2_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:44]
ERROR: [VRFC 10-2865] module 'sseg4' ignored due to previous errors [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux2_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux2_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/an_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eeefa5a2abc47d8ace4803e368096f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux2_test_behav xil_defaultlib.mux2_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(N=16)
Compiling module xil_defaultlib.mux2_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux2_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux2_test_behav -key {Behavioral:sim_1:Functional:mux2_test} -tclbatch {mux2_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mux2_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux2_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 879.563 ; gain = 6.273
set_property top mux4_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/an_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eeefa5a2abc47d8ace4803e368096f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'in0' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'mux4_out' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4(N=16)
Compiling module xil_defaultlib.mux4_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4_test_behav -key {Behavioral:sim_1:Functional:mux4_test} -tclbatch {mux4_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mux4_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 881.809 ; gain = 0.000
set_property top an_decoder_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'an_decoder_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj an_decoder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eeefa5a2abc47d8ace4803e368096f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot an_decoder_test_behav xil_defaultlib.an_decoder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.an_decoder
Compiling module xil_defaultlib.an_decoder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot an_decoder_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sebastian -notrace
couldn't read file "C:/Users/Sebastian": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 26 12:41:56 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "an_decoder_test_behav -key {Behavioral:sim_1:Functional:an_decoder_test} -tclbatch {an_decoder_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source an_decoder_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/an_decoder_test.sv" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'an_decoder_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 940.785 ; gain = 8.418
set_property top basys3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eeefa5a2abc47d8ace4803e368096f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'an_out' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:43]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv:31]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv:9]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/an_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sim_1/new/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eeefa5a2abc47d8ace4803e368096f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'an_out' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.srcs/sources_1/new/sseg4.sv:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11
Compiling module xil_defaultlib.mux2(N=16)
Compiling module xil_defaultlib.mux4(N=4)
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.an_decoder
Compiling module xil_defaultlib.mux2(N=7)
Compiling module xil_defaultlib.sseg4
Compiling module xil_defaultlib.sseg4_manual
Compiling module xil_defaultlib.disp
Compiling module xil_defaultlib.basys3
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sebastian -notrace
couldn't read file "C:/Users/Sebastian": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 26 12:53:20 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "basys3_behav -key {Behavioral:sim_1:Functional:basys3} -tclbatch {basys3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source basys3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
    +--------- Digit 3 (? = incorrect segment values)
    |+-------- Decimal point
    ||+------- Digit 2 (? = incorrect segment values)
    |||+------ Decimal point
    ||||+----- Digit 1 (? = incorrect segment values)
    |||||+---- Decimal point
    ||||||+--- Digit 0 (? = incorrect segment values)
    |||||||+-- Decimal point
    ||||||||
-->       0 
-->       C 
-->       2 
-->     1   
-->   0     
-->   1     
-->     4   
-->       0 
--> 0       
--> 0       
--> 0       
--> ?       
-->   ?     
-->     ?   
-->       ? 
$finish called at time : 150 ns : File "C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab08/basys3.sv" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'basys3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.195 ; gain = 2.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 12:37:27 2020...
