

================================================================
== Vivado HLS Report for 'GaussianP'
================================================================
* Date:           Thu Jul 23 19:42:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        getID_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.376|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  115|  115|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    166|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     62|    8530|  12434|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    369|    -|
|Register         |       14|      -|    3723|     39|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       14|     62|   12253|  13008|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|     28|      11|     24|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |getTrackerID_hw_dbkb_U1  |getTrackerID_hw_dbkb  |        0|      3|   445|  1149|    0|
    |getTrackerID_hw_dcud_U2  |getTrackerID_hw_dcud  |        0|     11|   317|   578|    0|
    |getTrackerID_hw_dcud_U3  |getTrackerID_hw_dcud  |        0|     11|   317|   578|    0|
    |getTrackerID_hw_dcud_U4  |getTrackerID_hw_dcud  |        0|     11|   317|   578|    0|
    |getTrackerID_hw_ddEe_U5  |getTrackerID_hw_ddEe  |        0|      0|  3211|  3658|    0|
    |getTrackerID_hw_deOg_U6  |getTrackerID_hw_deOg  |        0|      0|   130|   469|    0|
    |getTrackerID_hw_dg8j_U8  |getTrackerID_hw_dg8j  |        0|      0|  1832|  2180|    0|
    |getTrackerID_hw_dhbi_U9  |getTrackerID_hw_dhbi  |        0|     26|  1549|  2599|    0|
    |getTrackerID_hw_sfYi_U7  |getTrackerID_hw_sfYi  |        0|      0|   412|   645|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Total                    |                      |        0|     62|  8530| 12434|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |and_ln40_fu_197_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln43_fu_245_p2           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_574             |    and   |      0|  0|   2|           1|           1|
    |ap_condition_897             |    and   |      0|  0|   2|           1|           1|
    |icmp_ln40_1_fu_187_p2        |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln40_fu_181_p2          |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln43_1_fu_233_p2        |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln43_fu_227_p2          |   icmp   |      0|  0|  13|          11|           2|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln40_fu_193_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln43_fu_239_p2            |    or    |      0|  0|   2|           1|           1|
    |determinant_1_fu_203_p3      |  select  |      0|  0|  64|           1|          62|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 166|         136|          78|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter23          |   9|          2|    1|          2|
    |ap_phi_mux_p_0_phi_fu_92_p4       |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter16_p_0_reg_88  |   9|          2|   64|        128|
    |grp_fu_103_p0                     |  33|          6|   64|        384|
    |grp_fu_103_p1                     |  33|          6|   64|        384|
    |grp_fu_109_p0                     |  33|          6|   64|        384|
    |grp_fu_109_p1                     |  33|          6|   64|        384|
    |grp_fu_116_p0                     |  21|          4|   64|        256|
    |grp_fu_116_p1                     |  21|          4|   64|        256|
    |grp_fu_122_p1                     |  15|          3|   64|        192|
    |grp_fu_127_p0                     |  15|          3|   64|        192|
    |grp_fu_132_p0                     |  15|          3|   32|         96|
    |grp_fu_99_opcode                  |  15|          3|    2|          6|
    |grp_fu_99_p0                      |  33|          6|   64|        384|
    |grp_fu_99_p1                      |  33|          6|   64|        384|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 369|         70|  805|       3568|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln43_reg_452                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_p_0_reg_88   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter21_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter22_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter23_p_0_reg_88  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_p_0_reg_88   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_p_0_reg_88   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_p_0_reg_88   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_p_0_reg_88   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_p_0_reg_88   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_p_0_reg_88   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_p_0_reg_88   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_p_0_reg_88   |  64|   0|   64|          0|
    |ap_port_reg_eventY                |  32|   0|   32|          0|
    |ap_port_reg_x                     |  64|   0|   64|          0|
    |ap_port_reg_y                     |  64|   0|   64|          0|
    |deltaX_reg_334                    |  64|   0|   64|          0|
    |deltaY_reg_357                    |  64|   0|   64|          0|
    |denom_reg_445                     |  64|   0|   64|          0|
    |determinant_1_reg_364             |  63|   0|   64|          1|
    |determinant_reg_341               |  63|   0|   64|          1|
    |expTerm_reg_425                   |  64|   0|   64|          0|
    |icmp_ln40_1_reg_352               |   1|   0|    1|          0|
    |icmp_ln40_reg_347                 |   1|   0|    1|          0|
    |p_x_assign_reg_329                |  64|   0|   64|          0|
    |sigmaXY_read_reg_271              |  64|   0|   64|          0|
    |sigmaX_read_reg_283               |  64|   0|   64|          0|
    |sigmaY_read_reg_277               |  64|   0|   64|          0|
    |tmp_23_reg_314                    |  64|   0|   64|          0|
    |tmp_24_reg_319                    |  64|   0|   64|          0|
    |tmp_25_reg_410                    |  64|   0|   64|          0|
    |tmp_26_reg_370                    |  64|   0|   64|          0|
    |tmp_27_reg_385                    |  64|   0|   64|          0|
    |tmp_28_reg_375                    |  64|   0|   64|          0|
    |tmp_29_reg_390                    |  64|   0|   64|          0|
    |tmp_30_reg_400                    |  64|   0|   64|          0|
    |tmp_31_reg_405                    |  64|   0|   64|          0|
    |tmp_32_reg_380                    |  64|   0|   64|          0|
    |tmp_33_reg_395                    |  64|   0|   64|          0|
    |tmp_34_reg_415                    |  64|   0|   64|          0|
    |tmp_35_reg_420                    |  64|   0|   64|          0|
    |tmp_36_reg_430                    |  64|   0|   64|          0|
    |tmp_37_reg_435                    |  64|   0|   64|          0|
    |tmp_38_reg_440                    |  64|   0|   64|          0|
    |tmp_reg_309                       |  64|   0|   64|          0|
    |tmp_s_reg_324                     |  64|   0|   64|          0|
    |trunc_ln368_1_reg_456             |  63|   0|   63|          0|
    |x_read_reg_304                    |  64|   0|   64|          0|
    |y_read_reg_299                    |  64|   0|   64|          0|
    |and_ln43_reg_452                  |  64|  32|    1|          0|
    |deltaY_reg_357                    |   1|   1|   64|          0|
    |sigmaXY_read_reg_271              |   3|   1|   64|          0|
    |sigmaX_read_reg_283               |   2|   1|   64|          0|
    |sigmaY_read_reg_277               |   2|   1|   64|          0|
    |tmp_27_reg_385                    |   1|   1|   64|          0|
    |tmp_33_reg_395                    |   2|   1|   64|          0|
    |tmp_36_reg_430                    |   3|   1|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3723|  39| 4096|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   GaussianP  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   GaussianP  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   GaussianP  | return value |
|ap_done    | out |    1| ap_ctrl_hs |   GaussianP  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   GaussianP  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   GaussianP  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |   GaussianP  | return value |
|ap_return  | out |   64| ap_ctrl_hs |   GaussianP  | return value |
|eventX     |  in |   32|   ap_none  |    eventX    |    scalar    |
|eventY     |  in |   32|   ap_none  |    eventY    |    scalar    |
|x          |  in |   64|   ap_none  |       x      |    scalar    |
|y          |  in |   64|   ap_none  |       y      |    scalar    |
|sigmaX     |  in |   64|   ap_none  |    sigmaX    |    scalar    |
|sigmaY     |  in |   64|   ap_none  |    sigmaY    |    scalar    |
|sigmaXY    |  in |   64|   ap_none  |    sigmaXY   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 116


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 116
* Pipeline : 1
  Pipeline-0 : II = 5, D = 116, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.93>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sigmaXY_read = call double @_ssdm_op_Read.ap_auto.double(double %sigmaXY) nounwind" [getID_hls/GaussianTracker.cpp:36]   --->   Operation 117 'read' 'sigmaXY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sigmaY_read = call double @_ssdm_op_Read.ap_auto.double(double %sigmaY) nounwind" [getID_hls/GaussianTracker.cpp:36]   --->   Operation 118 'read' 'sigmaY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sigmaX_read = call double @_ssdm_op_Read.ap_auto.double(double %sigmaX) nounwind" [getID_hls/GaussianTracker.cpp:36]   --->   Operation 119 'read' 'sigmaX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%eventX_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventX) nounwind" [getID_hls/GaussianTracker.cpp:36]   --->   Operation 120 'read' 'eventX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [6/6] (6.28ns)   --->   "%tmp = sitofp i32 %eventX_read to double" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 121 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 122 [6/6] (8.93ns)   --->   "%tmp_23 = fmul double %sigmaX_read, %sigmaY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 122 'dmul' 'tmp_23' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [6/6] (8.93ns)   --->   "%tmp_24 = fmul double %sigmaXY_read, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 123 'dmul' 'tmp_24' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.78>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%eventY_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventY) nounwind" [getID_hls/GaussianTracker.cpp:36]   --->   Operation 124 'read' 'eventY_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [5/6] (6.28ns)   --->   "%tmp = sitofp i32 %eventX_read to double" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 125 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 126 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %eventY_read to double" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 126 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 127 [5/6] (7.78ns)   --->   "%tmp_23 = fmul double %sigmaX_read, %sigmaY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 127 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [5/6] (7.78ns)   --->   "%tmp_24 = fmul double %sigmaXY_read, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 128 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.78>
ST_3 : Operation 129 [4/6] (6.28ns)   --->   "%tmp = sitofp i32 %eventX_read to double" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 129 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 130 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %eventY_read to double" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 130 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 131 [4/6] (7.78ns)   --->   "%tmp_23 = fmul double %sigmaX_read, %sigmaY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 131 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [4/6] (7.78ns)   --->   "%tmp_24 = fmul double %sigmaXY_read, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 132 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.78>
ST_4 : Operation 133 [3/6] (6.28ns)   --->   "%tmp = sitofp i32 %eventX_read to double" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 133 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 134 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %eventY_read to double" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 134 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 135 [3/6] (7.78ns)   --->   "%tmp_23 = fmul double %sigmaX_read, %sigmaY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 135 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [3/6] (7.78ns)   --->   "%tmp_24 = fmul double %sigmaXY_read, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 136 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.78>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%y_read = call double @_ssdm_op_Read.ap_auto.double(double %y) nounwind" [getID_hls/GaussianTracker.cpp:36]   --->   Operation 137 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind" [getID_hls/GaussianTracker.cpp:36]   --->   Operation 138 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [2/6] (6.28ns)   --->   "%tmp = sitofp i32 %eventX_read to double" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 139 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 140 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %eventY_read to double" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 140 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 141 [2/6] (7.78ns)   --->   "%tmp_23 = fmul double %sigmaX_read, %sigmaY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 141 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [2/6] (7.78ns)   --->   "%tmp_24 = fmul double %sigmaXY_read, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 142 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.78>
ST_6 : Operation 143 [1/6] (6.28ns)   --->   "%tmp = sitofp i32 %eventX_read to double" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 143 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 144 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %eventY_read to double" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 144 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 145 [1/6] (7.78ns)   --->   "%tmp_23 = fmul double %sigmaX_read, %sigmaY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 145 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/6] (7.78ns)   --->   "%tmp_24 = fmul double %sigmaXY_read, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 146 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.37>
ST_7 : Operation 147 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %eventY_read to double" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 147 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 148 [5/5] (9.37ns)   --->   "%p_x_assign = fsub double %tmp_23, %tmp_24" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 148 'dsub' 'p_x_assign' <Predicate = true> <Delay = 9.37> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.37>
ST_8 : Operation 149 [5/5] (9.37ns)   --->   "%deltaX = fsub double %tmp, %x_read" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 149 'dsub' 'deltaX' <Predicate = true> <Delay = 9.37> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [4/5] (8.23ns)   --->   "%p_x_assign = fsub double %tmp_23, %tmp_24" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 150 'dsub' 'p_x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.37>
ST_9 : Operation 151 [4/5] (8.23ns)   --->   "%deltaX = fsub double %tmp, %x_read" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 151 'dsub' 'deltaX' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [5/5] (9.37ns)   --->   "%deltaY = fsub double %tmp_s, %y_read" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 152 'dsub' 'deltaY' <Predicate = true> <Delay = 9.37> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [3/5] (8.23ns)   --->   "%p_x_assign = fsub double %tmp_23, %tmp_24" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 153 'dsub' 'p_x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.23>
ST_10 : Operation 154 [3/5] (8.23ns)   --->   "%deltaX = fsub double %tmp, %x_read" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 154 'dsub' 'deltaX' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [4/5] (8.23ns)   --->   "%deltaY = fsub double %tmp_s, %y_read" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 155 'dsub' 'deltaY' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [2/5] (8.23ns)   --->   "%p_x_assign = fsub double %tmp_23, %tmp_24" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 156 'dsub' 'p_x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.23>
ST_11 : Operation 157 [2/5] (8.23ns)   --->   "%deltaX = fsub double %tmp, %x_read" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 157 'dsub' 'deltaX' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [3/5] (8.23ns)   --->   "%deltaY = fsub double %tmp_s, %y_read" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 158 'dsub' 'deltaY' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/5] (8.23ns)   --->   "%p_x_assign = fsub double %tmp_23, %tmp_24" [getID_hls/GaussianTracker.cpp:39]   --->   Operation 159 'dsub' 'p_x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.23>
ST_12 : Operation 160 [1/5] (8.23ns)   --->   "%deltaX = fsub double %tmp, %x_read" [getID_hls/GaussianTracker.cpp:37]   --->   Operation 160 'dsub' 'deltaX' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [2/5] (8.23ns)   --->   "%deltaY = fsub double %tmp_s, %y_read" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 161 'dsub' 'deltaY' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %p_x_assign to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:94->getID_hls/GaussianTracker.cpp:39]   --->   Operation 162 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %p_Val2_s to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:94->getID_hls/GaussianTracker.cpp:39]   --->   Operation 163 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i64 %p_Val2_s to i52" [getID_hls/GaussianTracker.cpp:40]   --->   Operation 164 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %trunc_ln368)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:94->getID_hls/GaussianTracker.cpp:39]   --->   Operation 165 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%determinant = bitcast i64 %p_Result_s to double" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:94->getID_hls/GaussianTracker.cpp:39]   --->   Operation 166 'bitcast' 'determinant' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_287 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [getID_hls/GaussianTracker.cpp:40]   --->   Operation 167 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.88ns)   --->   "%icmp_ln40 = icmp ne i11 %tmp_287, -1" [getID_hls/GaussianTracker.cpp:40]   --->   Operation 168 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (2.89ns)   --->   "%icmp_ln40_1 = icmp eq i52 %trunc_ln40, 0" [getID_hls/GaussianTracker.cpp:40]   --->   Operation 169 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [2/2] (5.46ns)   --->   "%tmp_288 = fcmp oeq double %determinant, 0.000000e+00" [getID_hls/GaussianTracker.cpp:40]   --->   Operation 170 'dcmp' 'tmp_288' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.93>
ST_13 : Operation 171 [1/5] (8.23ns)   --->   "%deltaY = fsub double %tmp_s, %y_read" [getID_hls/GaussianTracker.cpp:38]   --->   Operation 171 'dsub' 'deltaY' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node determinant_1)   --->   "%or_ln40 = or i1 %icmp_ln40_1, %icmp_ln40" [getID_hls/GaussianTracker.cpp:40]   --->   Operation 172 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/2] (5.46ns)   --->   "%tmp_288 = fcmp oeq double %determinant, 0.000000e+00" [getID_hls/GaussianTracker.cpp:40]   --->   Operation 173 'dcmp' 'tmp_288' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node determinant_1)   --->   "%and_ln40 = and i1 %or_ln40, %tmp_288" [getID_hls/GaussianTracker.cpp:40]   --->   Operation 174 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (1.48ns) (out node of the LUT)   --->   "%determinant_1 = select i1 %and_ln40, double 1.000000e+00, double %determinant" [getID_hls/GaussianTracker.cpp:40]   --->   Operation 175 'select' 'determinant_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 176 [6/6] (8.93ns)   --->   "%tmp_26 = fmul double %deltaX, %deltaX" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 176 'dmul' 'tmp_26' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [6/6] (8.93ns)   --->   "%tmp_28 = fmul double %deltaX, 2.000000e+00" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 177 'dmul' 'tmp_28' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.93>
ST_14 : Operation 178 [31/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 178 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [5/6] (7.78ns)   --->   "%tmp_26 = fmul double %deltaX, %deltaX" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 179 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [5/6] (7.78ns)   --->   "%tmp_28 = fmul double %deltaX, 2.000000e+00" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 180 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [6/6] (8.93ns)   --->   "%tmp_32 = fmul double %deltaY, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 181 'dmul' 'tmp_32' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 182 [30/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 182 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [4/6] (7.78ns)   --->   "%tmp_26 = fmul double %deltaX, %deltaX" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 183 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [4/6] (7.78ns)   --->   "%tmp_28 = fmul double %deltaX, 2.000000e+00" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 184 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [5/6] (7.78ns)   --->   "%tmp_32 = fmul double %deltaY, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 185 'dmul' 'tmp_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 186 [29/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 186 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [3/6] (7.78ns)   --->   "%tmp_26 = fmul double %deltaX, %deltaX" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 187 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [3/6] (7.78ns)   --->   "%tmp_28 = fmul double %deltaX, 2.000000e+00" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 188 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [4/6] (7.78ns)   --->   "%tmp_32 = fmul double %deltaY, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 189 'dmul' 'tmp_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [31/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 190 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 191 [28/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 191 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [2/6] (7.78ns)   --->   "%tmp_26 = fmul double %deltaX, %deltaX" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 192 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [2/6] (7.78ns)   --->   "%tmp_28 = fmul double %deltaX, 2.000000e+00" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 193 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [3/6] (7.78ns)   --->   "%tmp_32 = fmul double %deltaY, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 194 'dmul' 'tmp_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [30/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 195 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 196 [27/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 196 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/6] (7.78ns)   --->   "%tmp_26 = fmul double %deltaX, %deltaX" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 197 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/6] (7.78ns)   --->   "%tmp_28 = fmul double %deltaX, 2.000000e+00" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 198 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [2/6] (7.78ns)   --->   "%tmp_32 = fmul double %deltaY, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 199 'dmul' 'tmp_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [29/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 200 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.93>
ST_19 : Operation 201 [26/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 201 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [6/6] (8.93ns)   --->   "%tmp_27 = fmul double %tmp_26, %sigmaY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 202 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [6/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 203 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/6] (7.78ns)   --->   "%tmp_32 = fmul double %deltaY, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 204 'dmul' 'tmp_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 205 [28/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 205 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.93>
ST_20 : Operation 206 [25/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 206 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [5/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, %sigmaY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 207 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 208 [5/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 208 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [6/6] (8.93ns)   --->   "%tmp_33 = fmul double %tmp_32, %sigmaX_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 209 'dmul' 'tmp_33' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 210 [27/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 210 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 211 [24/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 211 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 212 [4/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, %sigmaY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 212 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 213 [4/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 213 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 214 [5/6] (7.78ns)   --->   "%tmp_33 = fmul double %tmp_32, %sigmaX_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 214 'dmul' 'tmp_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [26/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 215 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 216 [23/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 216 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [3/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, %sigmaY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 217 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 218 [3/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 218 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 219 [4/6] (7.78ns)   --->   "%tmp_33 = fmul double %tmp_32, %sigmaX_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 219 'dmul' 'tmp_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [25/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 220 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 221 [22/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 221 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [2/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, %sigmaY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 222 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [2/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 223 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 224 [3/6] (7.78ns)   --->   "%tmp_33 = fmul double %tmp_32, %sigmaX_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 224 'dmul' 'tmp_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 225 [24/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 225 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 226 [21/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 226 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [1/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, %sigmaY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 227 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 228 [1/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, %deltaY" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 228 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [2/6] (7.78ns)   --->   "%tmp_33 = fmul double %tmp_32, %sigmaX_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 229 'dmul' 'tmp_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 230 [23/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 230 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.93>
ST_25 : Operation 231 [20/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 231 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 232 [6/6] (8.93ns)   --->   "%tmp_30 = fmul double %tmp_29, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 232 'dmul' 'tmp_30' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 233 [1/6] (7.78ns)   --->   "%tmp_33 = fmul double %tmp_32, %sigmaX_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 233 'dmul' 'tmp_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [22/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 234 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 235 [19/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 235 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [5/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 236 'dmul' 'tmp_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 237 [21/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 237 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 238 [18/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 238 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 239 [4/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 239 'dmul' 'tmp_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 240 [20/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 240 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 241 [17/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 241 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 242 [3/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 242 'dmul' 'tmp_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 243 [19/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 243 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 244 [16/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 244 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 245 [2/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 245 'dmul' 'tmp_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [18/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 246 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 247 [15/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 247 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 248 [1/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, %sigmaXY_read" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 248 'dmul' 'tmp_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 249 [17/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 249 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 9.37>
ST_31 : Operation 250 [14/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 250 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 251 [5/5] (9.37ns)   --->   "%tmp_31 = fsub double %tmp_27, %tmp_30" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 251 'dsub' 'tmp_31' <Predicate = true> <Delay = 9.37> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 252 [16/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 252 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 253 [13/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 253 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [4/5] (8.23ns)   --->   "%tmp_31 = fsub double %tmp_27, %tmp_30" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 254 'dsub' 'tmp_31' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 255 [15/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 255 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 256 [12/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 256 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 257 [3/5] (8.23ns)   --->   "%tmp_31 = fsub double %tmp_27, %tmp_30" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 257 'dsub' 'tmp_31' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 258 [14/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 258 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 259 [11/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 259 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 260 [2/5] (8.23ns)   --->   "%tmp_31 = fsub double %tmp_27, %tmp_30" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 260 'dsub' 'tmp_31' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 261 [13/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 261 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 262 [10/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 262 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 263 [1/5] (8.23ns)   --->   "%tmp_31 = fsub double %tmp_27, %tmp_30" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 263 'dsub' 'tmp_31' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 264 [12/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 264 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 265 [9/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 265 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 266 [11/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 266 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 267 [8/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 267 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 268 [10/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 268 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 269 [7/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 269 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 270 [9/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 270 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.62>
ST_39 : Operation 271 [6/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 271 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 272 [8/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 272 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 9.37>
ST_40 : Operation 273 [5/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 273 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 274 [5/5] (9.37ns)   --->   "%tmp_34 = fadd double %tmp_31, %tmp_33" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 274 'dadd' 'tmp_34' <Predicate = true> <Delay = 9.37> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [7/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 275 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.62>
ST_41 : Operation 276 [4/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 276 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 277 [4/5] (8.23ns)   --->   "%tmp_34 = fadd double %tmp_31, %tmp_33" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 277 'dadd' 'tmp_34' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 278 [6/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 278 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.62>
ST_42 : Operation 279 [3/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 279 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 280 [3/5] (8.23ns)   --->   "%tmp_34 = fadd double %tmp_31, %tmp_33" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 280 'dadd' 'tmp_34' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 281 [5/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 281 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.62>
ST_43 : Operation 282 [2/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 282 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 283 [2/5] (8.23ns)   --->   "%tmp_34 = fadd double %tmp_31, %tmp_33" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 283 'dadd' 'tmp_34' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 284 [4/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 284 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.62>
ST_44 : Operation 285 [1/31] (8.62ns)   --->   "%tmp_25 = fdiv double 1.000000e+00, %determinant_1" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 285 'ddiv' 'tmp_25' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 286 [1/5] (8.23ns)   --->   "%tmp_34 = fadd double %tmp_31, %tmp_33" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 286 'dadd' 'tmp_34' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 287 [3/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 287 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.62>
ST_45 : Operation 288 [6/6] (7.78ns)   --->   "%expTerm = fmul double %tmp_25, %tmp_34" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 288 'dmul' 'expTerm' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 289 [2/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 289 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.62>
ST_46 : Operation 290 [5/6] (7.78ns)   --->   "%expTerm = fmul double %tmp_25, %tmp_34" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 290 'dmul' 'expTerm' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 291 [1/31] (8.62ns)   --->   "%tmp_35 = call double @llvm.sqrt.f64(double %determinant_1)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 291 'dsqrt' 'tmp_35' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.93>
ST_47 : Operation 292 [4/6] (7.78ns)   --->   "%expTerm = fmul double %tmp_25, %tmp_34" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 292 'dmul' 'expTerm' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 293 [6/6] (8.93ns)   --->   "%tmp_36 = fmul double %tmp_35, 0x401921FB54442D18" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 293 'dmul' 'tmp_36' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.78>
ST_48 : Operation 294 [3/6] (7.78ns)   --->   "%expTerm = fmul double %tmp_25, %tmp_34" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 294 'dmul' 'expTerm' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 295 [5/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, 0x401921FB54442D18" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 295 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.78>
ST_49 : Operation 296 [2/6] (7.78ns)   --->   "%expTerm = fmul double %tmp_25, %tmp_34" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 296 'dmul' 'expTerm' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 297 [4/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, 0x401921FB54442D18" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 297 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.78>
ST_50 : Operation 298 [1/6] (7.78ns)   --->   "%expTerm = fmul double %tmp_25, %tmp_34" [getID_hls/GaussianTracker.cpp:41]   --->   Operation 298 'dmul' 'expTerm' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 299 [3/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, 0x401921FB54442D18" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 299 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.78>
ST_51 : Operation 300 [2/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, 0x401921FB54442D18" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 300 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 301 [6/6] (7.78ns)   --->   "%tmp_37 = fmul double %expTerm, 5.000000e-01" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 301 'dmul' 'tmp_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.78>
ST_52 : Operation 302 [1/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, 0x401921FB54442D18" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 302 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 303 [5/6] (7.78ns)   --->   "%tmp_37 = fmul double %expTerm, 5.000000e-01" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 303 'dmul' 'tmp_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.78>
ST_53 : Operation 304 [4/6] (7.78ns)   --->   "%tmp_37 = fmul double %expTerm, 5.000000e-01" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 304 'dmul' 'tmp_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.78>
ST_54 : Operation 305 [3/6] (7.78ns)   --->   "%tmp_37 = fmul double %expTerm, 5.000000e-01" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 305 'dmul' 'tmp_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.78>
ST_55 : Operation 306 [2/6] (7.78ns)   --->   "%tmp_37 = fmul double %expTerm, 5.000000e-01" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 306 'dmul' 'tmp_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.78>
ST_56 : Operation 307 [1/6] (7.78ns)   --->   "%tmp_37 = fmul double %expTerm, 5.000000e-01" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 307 'dmul' 'tmp_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 0.00>

State 58 <SV = 57> <Delay = 0.00>

State 59 <SV = 58> <Delay = 7.32>
ST_59 : Operation 308 [18/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 308 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.32>
ST_60 : Operation 309 [17/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 309 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.32>
ST_61 : Operation 310 [16/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 310 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.32>
ST_62 : Operation 311 [15/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 311 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.32>
ST_63 : Operation 312 [14/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 312 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.32>
ST_64 : Operation 313 [13/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 313 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.32>
ST_65 : Operation 314 [12/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 314 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.32>
ST_66 : Operation 315 [11/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 315 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.32>
ST_67 : Operation 316 [10/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 316 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.32>
ST_68 : Operation 317 [9/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 317 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.32>
ST_69 : Operation 318 [8/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 318 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.32>
ST_70 : Operation 319 [7/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 319 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.32>
ST_71 : Operation 320 [6/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 320 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.32>
ST_72 : Operation 321 [5/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 321 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.32>
ST_73 : Operation 322 [4/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 322 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.32>
ST_74 : Operation 323 [3/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 323 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.32>
ST_75 : Operation 324 [2/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 324 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.32>
ST_76 : Operation 325 [1/18] (7.32ns)   --->   "%tmp_38 = call double @llvm.exp.f64(double %tmp_37)" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 325 'dexp' 'tmp_38' <Predicate = true> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.93>
ST_77 : Operation 326 [6/6] (8.93ns)   --->   "%denom = fmul double %tmp_36, %tmp_38" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 326 'dmul' 'denom' <Predicate = true> <Delay = 8.93> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.78>
ST_78 : Operation 327 [5/6] (7.78ns)   --->   "%denom = fmul double %tmp_36, %tmp_38" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 327 'dmul' 'denom' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.78>
ST_79 : Operation 328 [4/6] (7.78ns)   --->   "%denom = fmul double %tmp_36, %tmp_38" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 328 'dmul' 'denom' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.78>
ST_80 : Operation 329 [3/6] (7.78ns)   --->   "%denom = fmul double %tmp_36, %tmp_38" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 329 'dmul' 'denom' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.78>
ST_81 : Operation 330 [2/6] (7.78ns)   --->   "%denom = fmul double %tmp_36, %tmp_38" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 330 'dmul' 'denom' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.78>
ST_82 : Operation 331 [1/6] (7.78ns)   --->   "%denom = fmul double %tmp_36, %tmp_38" [getID_hls/GaussianTracker.cpp:42]   --->   Operation 331 'dmul' 'denom' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.46>
ST_83 : Operation 332 [2/2] (5.46ns)   --->   "%tmp_290 = fcmp oeq double %denom, 0.000000e+00" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 332 'dcmp' 'tmp_290' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.20>
ST_84 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast double %denom to i64" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 333 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_289 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln43, i32 52, i32 62)" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 334 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %bitcast_ln43 to i52" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 335 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 336 [1/1] (1.88ns)   --->   "%icmp_ln43 = icmp ne i11 %tmp_289, -1" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 336 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 337 [1/1] (2.89ns)   --->   "%icmp_ln43_1 = icmp eq i52 %trunc_ln43, 0" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 337 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%or_ln43 = or i1 %icmp_ln43_1, %icmp_ln43" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 338 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 339 [1/2] (5.46ns)   --->   "%tmp_290 = fcmp oeq double %denom, 0.000000e+00" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 339 'dcmp' 'tmp_290' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 340 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln43 = and i1 %or_ln43, %tmp_290" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 340 'and' 'and_ln43' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 341 [1/1] (1.76ns)   --->   "br i1 %and_ln43, label %._crit_edge, label %1" [getID_hls/GaussianTracker.cpp:43]   --->   Operation 341 'br' <Predicate = true> <Delay = 1.76>

State 85 <SV = 84> <Delay = 8.62>
ST_85 : Operation 342 [31/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 342 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 8.62>
ST_86 : Operation 343 [30/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 343 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 8.62>
ST_87 : Operation 344 [29/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 344 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.62>
ST_88 : Operation 345 [28/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 345 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.62>
ST_89 : Operation 346 [27/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 346 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.62>
ST_90 : Operation 347 [26/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 347 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.62>
ST_91 : Operation 348 [25/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 348 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.62>
ST_92 : Operation 349 [24/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 349 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 8.62>
ST_93 : Operation 350 [23/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 350 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 8.62>
ST_94 : Operation 351 [22/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 351 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 8.62>
ST_95 : Operation 352 [21/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 352 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 8.62>
ST_96 : Operation 353 [20/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 353 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 8.62>
ST_97 : Operation 354 [19/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 354 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 8.62>
ST_98 : Operation 355 [18/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 355 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 8.62>
ST_99 : Operation 356 [17/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 356 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 8.62>
ST_100 : Operation 357 [16/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 357 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 8.62>
ST_101 : Operation 358 [15/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 358 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 8.62>
ST_102 : Operation 359 [14/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 359 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 8.62>
ST_103 : Operation 360 [13/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 360 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 8.62>
ST_104 : Operation 361 [12/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 361 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 8.62>
ST_105 : Operation 362 [11/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 362 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 8.62>
ST_106 : Operation 363 [10/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 363 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 8.62>
ST_107 : Operation 364 [9/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 364 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 8.62>
ST_108 : Operation 365 [8/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 365 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 8.62>
ST_109 : Operation 366 [7/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 366 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 8.62>
ST_110 : Operation 367 [6/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 367 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 8.62>
ST_111 : Operation 368 [5/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 368 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 8.62>
ST_112 : Operation 369 [4/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 369 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 8.62>
ST_113 : Operation 370 [3/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 370 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 8.62>
ST_114 : Operation 371 [2/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 371 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 8.62>
ST_115 : Operation 372 [1/31] (8.62ns)   --->   "%p_x_assign_s = fdiv double 1.000000e+00, %denom" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 372 'ddiv' 'p_x_assign_s' <Predicate = (!and_ln43)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 373 [1/1] (0.00ns)   --->   "%p_Val2_7 = bitcast double %p_x_assign_s to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:94->getID_hls/GaussianTracker.cpp:44]   --->   Operation 373 'bitcast' 'p_Val2_7' <Predicate = (!and_ln43)> <Delay = 0.00>
ST_115 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i64 %p_Val2_7 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:94->getID_hls/GaussianTracker.cpp:44]   --->   Operation 374 'trunc' 'trunc_ln368_1' <Predicate = (!and_ln43)> <Delay = 0.00>

State 116 <SV = 115> <Delay = 1.76>
ST_116 : Operation 375 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %trunc_ln368_1)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:94->getID_hls/GaussianTracker.cpp:44]   --->   Operation 375 'bitconcatenate' 'p_Result_1' <Predicate = (!and_ln43)> <Delay = 0.00>
ST_116 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_1 to double" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:94->getID_hls/GaussianTracker.cpp:44]   --->   Operation 376 'bitcast' 'bitcast_ln512' <Predicate = (!and_ln43)> <Delay = 0.00>
ST_116 : Operation 377 [1/1] (1.76ns)   --->   "br label %._crit_edge" [getID_hls/GaussianTracker.cpp:44]   --->   Operation 377 'br' <Predicate = (!and_ln43)> <Delay = 1.76>
ST_116 : Operation 378 [1/1] (0.00ns)   --->   "%p_0 = phi double [ %bitcast_ln512, %1 ], [ 0.000000e+00, %0 ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:94->getID_hls/GaussianTracker.cpp:44]   --->   Operation 378 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 379 [1/1] (0.00ns)   --->   "ret double %p_0" [getID_hls/GaussianTracker.cpp:45]   --->   Operation 379 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ eventX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eventY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmaX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmaY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmaXY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sigmaXY_read  (read          ) [ 011111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sigmaY_read   (read          ) [ 011111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sigmaX_read   (read          ) [ 011111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eventX_read   (read          ) [ 011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eventY_read   (read          ) [ 011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_read        (read          ) [ 011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_read        (read          ) [ 011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp           (sitodp        ) [ 011111011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23        (dmul          ) [ 011111011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24        (dmul          ) [ 011111011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s         (sitodp        ) [ 011111001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_x_assign    (dsub          ) [ 001000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deltaX        (dsub          ) [ 011111000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s      (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368   (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln40    (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s    (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
determinant   (bitcast       ) [ 000100000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_287       (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40     (icmp          ) [ 000100000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40_1   (icmp          ) [ 000100000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deltaY        (dsub          ) [ 011111000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln40       (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_288       (dcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln40      (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
determinant_1 (select        ) [ 011111000000001111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26        (dmul          ) [ 011111000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28        (dmul          ) [ 011111000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32        (dmul          ) [ 011111000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27        (dmul          ) [ 011111000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29        (dmul          ) [ 011111000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33        (dmul          ) [ 011111000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30        (dmul          ) [ 011111000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31        (dsub          ) [ 011111000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25        (ddiv          ) [ 011111000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000]
tmp_34        (dadd          ) [ 011111000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000]
tmp_35        (dsqrt         ) [ 011111000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000]
expTerm       (dmul          ) [ 011111000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000]
tmp_36        (dmul          ) [ 011111000000000000000000000000000000000000000000000001111111111111111111111111111110000000000000000000000000000000000]
tmp_37        (dmul          ) [ 011111000000000000000000000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000000]
tmp_38        (dexp          ) [ 011111000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000]
denom         (dmul          ) [ 011111000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
bitcast_ln43  (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_289       (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43    (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43     (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43_1   (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln43       (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_290       (dcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln43      (and           ) [ 011111000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111]
br_ln43       (br            ) [ 011111000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111]
p_x_assign_s  (ddiv          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7      (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_1 (trunc         ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
p_Result_1    (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln512 (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln44       (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_0           (phi           ) [ 011111000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111]
ret_ln45      (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eventX">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventX"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eventY">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventY"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sigmaX">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmaX"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sigmaY">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmaY"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sigmaXY">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmaXY"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="sigmaXY_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigmaXY_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sigmaY_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigmaY_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sigmaX_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigmaX_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="eventX_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eventX_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="eventY_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eventY_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="y_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/5 "/>
</bind>
</comp>

<comp id="88" class="1005" name="p_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="32"/>
<pin id="90" dir="1" index="1" bw="64" slack="32"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="64" slack="32"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/116 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="0" index="1" bw="64" slack="1"/>
<pin id="102" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="p_x_assign/7 deltaX/8 deltaY/9 tmp_31/31 tmp_34/40 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_23/1 tmp_26/13 tmp_32/14 tmp_33/20 tmp_36/47 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_24/1 tmp_28/13 tmp_27/19 tmp_30/25 denom/77 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="1"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_29/19 expTerm/45 tmp_37/51 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="1"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_25/14 p_x_assign_s/85 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_288/12 tmp_290/83 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/1 tmp_s/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="3"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_35/16 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="3"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_38/59 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_Val2_s_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln368_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln40_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/12 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Result_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="63" slack="0"/>
<pin id="162" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="166" class="1004" name="determinant_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="determinant/12 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_287_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="0" index="3" bw="7" slack="0"/>
<pin id="176" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_287/12 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln40_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="11" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/12 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln40_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="52" slack="0"/>
<pin id="189" dir="0" index="1" bw="52" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/12 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln40_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="1" slack="1"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/13 "/>
</bind>
</comp>

<comp id="197" class="1004" name="and_ln40_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/13 "/>
</bind>
</comp>

<comp id="203" class="1004" name="determinant_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="64" slack="1"/>
<pin id="207" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="determinant_1/13 "/>
</bind>
</comp>

<comp id="210" class="1004" name="bitcast_ln43_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="2"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/84 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_289_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="0" index="2" bw="7" slack="0"/>
<pin id="217" dir="0" index="3" bw="7" slack="0"/>
<pin id="218" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_289/84 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln43_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/84 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln43_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="11" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/84 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln43_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="52" slack="0"/>
<pin id="235" dir="0" index="1" bw="52" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/84 "/>
</bind>
</comp>

<comp id="239" class="1004" name="or_ln43_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/84 "/>
</bind>
</comp>

<comp id="245" class="1004" name="and_ln43_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/84 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Val2_7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_7/115 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln368_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/115 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Result_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="63" slack="1"/>
<pin id="263" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/116 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bitcast_ln512_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/116 "/>
</bind>
</comp>

<comp id="271" class="1005" name="sigmaXY_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sigmaXY_read "/>
</bind>
</comp>

<comp id="277" class="1005" name="sigmaY_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sigmaY_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="sigmaX_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sigmaX_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="eventX_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eventX_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="eventY_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eventY_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="y_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="4"/>
<pin id="301" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="x_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="3"/>
<pin id="306" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="2"/>
<pin id="311" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_23_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_24_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_s_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="2"/>
<pin id="326" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="329" class="1005" name="p_x_assign_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign "/>
</bind>
</comp>

<comp id="334" class="1005" name="deltaX_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="deltaX "/>
</bind>
</comp>

<comp id="341" class="1005" name="determinant_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="determinant "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln40_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln40_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln40_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="deltaY_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="deltaY "/>
</bind>
</comp>

<comp id="364" class="1005" name="determinant_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="determinant_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_26_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_28_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_32_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_27_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="7"/>
<pin id="387" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_29_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_33_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="15"/>
<pin id="397" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_30_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_31_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="5"/>
<pin id="407" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_25_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_34_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_35_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="425" class="1005" name="expTerm_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="expTerm "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_36_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="25"/>
<pin id="432" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_37_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="3"/>
<pin id="437" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_38_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="445" class="1005" name="denom_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="1"/>
<pin id="447" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="denom "/>
</bind>
</comp>

<comp id="452" class="1005" name="and_ln43_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln43 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln368_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="63" slack="1"/>
<pin id="458" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="107"><net_src comp="58" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="52" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="46" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="46" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="64" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="70" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="150" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="147" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="185"><net_src comp="171" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="154" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="201"><net_src comp="193" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="127" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="210" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="213" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="223" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="227" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="127" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="122" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="274"><net_src comp="46" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="280"><net_src comp="52" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="286"><net_src comp="58" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="292"><net_src comp="64" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="297"><net_src comp="70" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="302"><net_src comp="76" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="307"><net_src comp="82" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="312"><net_src comp="132" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="317"><net_src comp="103" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="322"><net_src comp="109" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="327"><net_src comp="132" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="332"><net_src comp="99" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="337"><net_src comp="99" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="344"><net_src comp="166" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="350"><net_src comp="181" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="355"><net_src comp="187" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="360"><net_src comp="99" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="367"><net_src comp="203" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="373"><net_src comp="103" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="378"><net_src comp="109" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="383"><net_src comp="103" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="388"><net_src comp="109" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="393"><net_src comp="116" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="398"><net_src comp="103" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="403"><net_src comp="109" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="408"><net_src comp="99" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="413"><net_src comp="122" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="418"><net_src comp="99" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="423"><net_src comp="137" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="428"><net_src comp="116" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="433"><net_src comp="103" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="438"><net_src comp="116" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="443"><net_src comp="142" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="448"><net_src comp="109" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="455"><net_src comp="245" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="255" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="259" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eventX | {}
	Port: eventY | {}
	Port: x | {}
	Port: y | {}
	Port: sigmaX | {}
	Port: sigmaY | {}
	Port: sigmaXY | {}
 - Input state : 
	Port: GaussianP : eventX | {1 }
	Port: GaussianP : eventY | {2 }
	Port: GaussianP : x | {5 }
	Port: GaussianP : y | {5 }
	Port: GaussianP : sigmaX | {1 }
	Port: GaussianP : sigmaY | {1 }
	Port: GaussianP : sigmaXY | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		trunc_ln368 : 1
		trunc_ln40 : 1
		p_Result_s : 2
		determinant : 3
		tmp_287 : 1
		icmp_ln40 : 2
		icmp_ln40_1 : 2
		tmp_288 : 4
	State 13
		and_ln40 : 1
		determinant_1 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
		tmp_289 : 1
		trunc_ln43 : 1
		icmp_ln43 : 2
		icmp_ln43_1 : 2
		or_ln43 : 3
		and_ln43 : 3
		br_ln43 : 3
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
		p_Val2_7 : 1
		trunc_ln368_1 : 2
	State 116
		bitcast_ln512 : 1
		p_0 : 2
		ret_ln45 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   ddiv   |        grp_fu_122       |    0    |   3211  |   3658  |
|----------|-------------------------|---------|---------|---------|
|   dexp   |        grp_fu_142       |    26   |   1549  |   2599  |
|----------|-------------------------|---------|---------|---------|
|   dsqrt  |        grp_fu_137       |    0    |   1832  |   2180  |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_103       |    11   |   317   |   578   |
|   dmul   |        grp_fu_109       |    11   |   317   |   578   |
|          |        grp_fu_116       |    11   |   317   |   578   |
|----------|-------------------------|---------|---------|---------|
|   dadd   |        grp_fu_99        |    3    |   445   |   1149  |
|----------|-------------------------|---------|---------|---------|
|  sitodp  |        grp_fu_132       |    0    |   412   |   645   |
|----------|-------------------------|---------|---------|---------|
|   dcmp   |        grp_fu_127       |    0    |   130   |   469   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln40_fu_181    |    0    |    0    |    13   |
|   icmp   |    icmp_ln40_1_fu_187   |    0    |    0    |    29   |
|          |     icmp_ln43_fu_227    |    0    |    0    |    13   |
|          |    icmp_ln43_1_fu_233   |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|  select  |   determinant_1_fu_203  |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|    or    |      or_ln40_fu_193     |    0    |    0    |    2    |
|          |      or_ln43_fu_239     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln40_fu_197     |    0    |    0    |    2    |
|          |     and_ln43_fu_245     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          | sigmaXY_read_read_fu_46 |    0    |    0    |    0    |
|          |  sigmaY_read_read_fu_52 |    0    |    0    |    0    |
|          |  sigmaX_read_read_fu_58 |    0    |    0    |    0    |
|   read   |  eventX_read_read_fu_64 |    0    |    0    |    0    |
|          |  eventY_read_read_fu_70 |    0    |    0    |    0    |
|          |    y_read_read_fu_76    |    0    |    0    |    0    |
|          |    x_read_read_fu_82    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln368_fu_150   |    0    |    0    |    0    |
|   trunc  |    trunc_ln40_fu_154    |    0    |    0    |    0    |
|          |    trunc_ln43_fu_223    |    0    |    0    |    0    |
|          |   trunc_ln368_1_fu_255  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|    p_Result_s_fu_158    |    0    |    0    |    0    |
|          |    p_Result_1_fu_259    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      tmp_287_fu_171     |    0    |    0    |    0    |
|          |      tmp_289_fu_213     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    62   |   8530  |  12590  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   and_ln43_reg_452  |    1   |
|    deltaX_reg_334   |   64   |
|    deltaY_reg_357   |   64   |
|    denom_reg_445    |   64   |
|determinant_1_reg_364|   64   |
| determinant_reg_341 |   64   |
| eventX_read_reg_289 |   32   |
| eventY_read_reg_294 |   32   |
|   expTerm_reg_425   |   64   |
| icmp_ln40_1_reg_352 |    1   |
|  icmp_ln40_reg_347  |    1   |
|      p_0_reg_88     |   64   |
|  p_x_assign_reg_329 |   64   |
| sigmaXY_read_reg_271|   64   |
| sigmaX_read_reg_283 |   64   |
| sigmaY_read_reg_277 |   64   |
|    tmp_23_reg_314   |   64   |
|    tmp_24_reg_319   |   64   |
|    tmp_25_reg_410   |   64   |
|    tmp_26_reg_370   |   64   |
|    tmp_27_reg_385   |   64   |
|    tmp_28_reg_375   |   64   |
|    tmp_29_reg_390   |   64   |
|    tmp_30_reg_400   |   64   |
|    tmp_31_reg_405   |   64   |
|    tmp_32_reg_380   |   64   |
|    tmp_33_reg_395   |   64   |
|    tmp_34_reg_415   |   64   |
|    tmp_35_reg_420   |   64   |
|    tmp_36_reg_430   |   64   |
|    tmp_37_reg_435   |   64   |
|    tmp_38_reg_440   |   64   |
|     tmp_reg_309     |   64   |
|    tmp_s_reg_324    |   64   |
|trunc_ln368_1_reg_456|   63   |
|    x_read_reg_304   |   64   |
|    y_read_reg_299   |   64   |
+---------------------+--------+
|        Total        |  2114  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_99 |  p0  |   5  |  64  |   320  ||    27   |
|  grp_fu_99 |  p1  |   5  |  64  |   320  ||    27   |
| grp_fu_103 |  p0  |   6  |  64  |   384  ||    33   |
| grp_fu_103 |  p1  |   6  |  64  |   384  ||    33   |
| grp_fu_109 |  p0  |   6  |  64  |   384  ||    33   |
| grp_fu_109 |  p1  |   5  |  64  |   320  ||    27   |
| grp_fu_116 |  p0  |   3  |  64  |   192  ||    15   |
| grp_fu_116 |  p1  |   3  |  64  |   192  ||    15   |
| grp_fu_122 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fu_127 |  p0  |   3  |  64  |   192  ||    15   |
| grp_fu_132 |  p0  |   4  |  32  |   128  ||    21   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  2944  || 20.6485 ||   255   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   62   |    -   |  8530  |  12590 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   255  |
|  Register |    -   |    -   |  2114  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   62   |   20   |  10644 |  12845 |
+-----------+--------+--------+--------+--------+
