Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  9 23:59:28 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.359        0.000                      0                 7646        0.027        0.000                      0                 7646        3.750        0.000                       0                  1574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.359        0.000                      0                 7583        0.027        0.000                      0                 7583        3.750        0.000                       0                  1574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.337        0.000                      0                   63        1.281        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 2.516ns (26.117%)  route 7.118ns (73.883%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.558     5.079    cpu0/id_ex0/clk
    SLICE_X53Y20         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=130, routed)         1.485     7.020    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X56Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.144 r  cpu0/id_ex0/mem_wdata[24]_i_13/O
                         net (fo=4, routed)           0.937     8.081    cpu0/id_ex0/mem_wdata[24]_i_13_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.205 r  cpu0/id_ex0/mem_wdata[24]_i_11/O
                         net (fo=2, routed)           0.956     9.162    cpu0/id_ex0/mem_wdata[24]_i_11_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  cpu0/id_ex0/mem_wdata[23]_i_7/O
                         net (fo=2, routed)           0.683     9.969    cpu0/id_ex0/mem_wdata[23]_i_7_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.093 f  cpu0/id_ex0/mem_wdata[23]_i_3/O
                         net (fo=1, routed)           0.616    10.709    cpu0/id_ex0/mem_wdata[23]_i_3_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  cpu0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           0.900    11.733    cpu0/if_id0/rst_reg[7]
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.857 r  cpu0/if_id0/ex_reg1[23]_i_1/O
                         net (fo=4, routed)           0.459    12.317    cpu0/if_id0/D[5]
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    12.441 r  cpu0/if_id0/ex_branch_addr[27]_i_6/O
                         net (fo=1, routed)           0.509    12.949    cpu0/if_id0/id0/p_1_in[23]
    SLICE_X44Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.475 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.475    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.809 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.571    14.381    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.332    14.713 r  cpu0/if_id0/ex_branch_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    14.713    cpu0/id_ex0/id_inst_reg[5][29]
    SLICE_X47Y24         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.431    14.772    cpu0/id_ex0/clk
    SLICE_X47Y24         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[29]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y24         FDRE (Setup_fdre_C_D)        0.075    15.072    cpu0/id_ex0/ex_branch_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 2.469ns (25.766%)  route 7.114ns (74.234%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.558     5.079    cpu0/id_ex0/clk
    SLICE_X53Y20         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=130, routed)         1.485     7.020    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X56Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.144 r  cpu0/id_ex0/mem_wdata[24]_i_13/O
                         net (fo=4, routed)           0.937     8.081    cpu0/id_ex0/mem_wdata[24]_i_13_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.205 r  cpu0/id_ex0/mem_wdata[24]_i_11/O
                         net (fo=2, routed)           0.956     9.162    cpu0/id_ex0/mem_wdata[24]_i_11_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  cpu0/id_ex0/mem_wdata[23]_i_7/O
                         net (fo=2, routed)           0.683     9.969    cpu0/id_ex0/mem_wdata[23]_i_7_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.093 f  cpu0/id_ex0/mem_wdata[23]_i_3/O
                         net (fo=1, routed)           0.616    10.709    cpu0/id_ex0/mem_wdata[23]_i_3_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  cpu0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           0.900    11.733    cpu0/if_id0/rst_reg[7]
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.857 r  cpu0/if_id0/ex_reg1[23]_i_1/O
                         net (fo=4, routed)           0.459    12.317    cpu0/if_id0/D[5]
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    12.441 r  cpu0/if_id0/ex_branch_addr[27]_i_6/O
                         net (fo=1, routed)           0.509    12.949    cpu0/if_id0/id0/p_1_in[23]
    SLICE_X44Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.475 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.475    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.788 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.567    14.356    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_4
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.306    14.662 r  cpu0/if_id0/ex_branch_addr[31]_i_1/O
                         net (fo=1, routed)           0.000    14.662    cpu0/id_ex0/id_inst_reg[5][31]
    SLICE_X43Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.432    14.773    cpu0/id_ex0/clk
    SLICE_X43Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[31]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.031    15.029    cpu0/id_ex0/ex_branch_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 2.401ns (24.994%)  route 7.205ns (75.006%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.558     5.079    cpu0/id_ex0/clk
    SLICE_X53Y20         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=130, routed)         1.485     7.020    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X56Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.144 r  cpu0/id_ex0/mem_wdata[24]_i_13/O
                         net (fo=4, routed)           0.937     8.081    cpu0/id_ex0/mem_wdata[24]_i_13_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.205 r  cpu0/id_ex0/mem_wdata[24]_i_11/O
                         net (fo=2, routed)           0.956     9.162    cpu0/id_ex0/mem_wdata[24]_i_11_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  cpu0/id_ex0/mem_wdata[23]_i_7/O
                         net (fo=2, routed)           0.683     9.969    cpu0/id_ex0/mem_wdata[23]_i_7_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.093 f  cpu0/id_ex0/mem_wdata[23]_i_3/O
                         net (fo=1, routed)           0.616    10.709    cpu0/id_ex0/mem_wdata[23]_i_3_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  cpu0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           0.900    11.733    cpu0/if_id0/rst_reg[7]
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.857 r  cpu0/if_id0/ex_reg1[23]_i_1/O
                         net (fo=4, routed)           0.459    12.317    cpu0/if_id0/D[5]
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    12.441 r  cpu0/if_id0/ex_branch_addr[27]_i_6/O
                         net (fo=1, routed)           0.509    12.949    cpu0/if_id0/id0/p_1_in[23]
    SLICE_X44Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.475 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.475    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.697 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.659    14.357    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_7
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.329    14.686 r  cpu0/if_id0/ex_branch_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    14.686    cpu0/id_ex0/id_inst_reg[5][28]
    SLICE_X45Y24         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.431    14.772    cpu0/id_ex0/clk
    SLICE_X45Y24         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[28]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X45Y24         FDRE (Setup_fdre_C_D)        0.075    15.072    cpu0/id_ex0/ex_branch_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 2.391ns (25.504%)  route 6.984ns (74.496%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.558     5.079    cpu0/id_ex0/clk
    SLICE_X53Y20         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=130, routed)         1.485     7.020    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X56Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.144 r  cpu0/id_ex0/mem_wdata[24]_i_13/O
                         net (fo=4, routed)           0.937     8.081    cpu0/id_ex0/mem_wdata[24]_i_13_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.205 r  cpu0/id_ex0/mem_wdata[24]_i_11/O
                         net (fo=2, routed)           0.956     9.162    cpu0/id_ex0/mem_wdata[24]_i_11_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  cpu0/id_ex0/mem_wdata[23]_i_7/O
                         net (fo=2, routed)           0.683     9.969    cpu0/id_ex0/mem_wdata[23]_i_7_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.093 f  cpu0/id_ex0/mem_wdata[23]_i_3/O
                         net (fo=1, routed)           0.616    10.709    cpu0/id_ex0/mem_wdata[23]_i_3_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  cpu0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           0.900    11.733    cpu0/if_id0/rst_reg[7]
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.857 r  cpu0/if_id0/ex_reg1[23]_i_1/O
                         net (fo=4, routed)           0.459    12.317    cpu0/if_id0/D[5]
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    12.441 r  cpu0/if_id0/ex_branch_addr[27]_i_6/O
                         net (fo=1, routed)           0.509    12.949    cpu0/if_id0/id0/p_1_in[23]
    SLICE_X44Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.475 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.475    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.714 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.438    14.152    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_5
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.302    14.454 r  cpu0/if_id0/ex_branch_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    14.454    cpu0/id_ex0/id_inst_reg[5][30]
    SLICE_X46Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.433    14.774    cpu0/id_ex0/clk
    SLICE_X46Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[30]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)        0.081    15.080    cpu0/id_ex0/ex_branch_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 2.338ns (24.887%)  route 7.057ns (75.113%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.560     5.081    cpu0/id_ex0/clk
    SLICE_X53Y18         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu0/id_ex0/ex_reg1_reg[12]/Q
                         net (fo=24, routed)          1.539     7.077    cpu0/id_ex0/ex_reg1_i[12]
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.201 r  cpu0/id_ex0/mem_wdata[27]_i_24/O
                         net (fo=4, routed)           0.879     8.080    cpu0/id_ex0/mem_wdata[27]_i_24_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  cpu0/id_ex0/mem_wdata[23]_i_16/O
                         net (fo=2, routed)           0.984     9.188    cpu0/id_ex0/mem_wdata[23]_i_16_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.312 r  cpu0/id_ex0/mem_wdata[22]_i_7/O
                         net (fo=2, routed)           0.648     9.960    cpu0/id_ex0/mem_wdata[22]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.084 f  cpu0/id_ex0/mem_wdata[22]_i_2/O
                         net (fo=1, routed)           0.433    10.517    cpu0/id_ex0/mem_wdata[22]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.641 r  cpu0/id_ex0/mem_wdata[22]_i_1/O
                         net (fo=3, routed)           1.006    11.647    cpu0/if_id0/rst_reg[6]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124    11.771 r  cpu0/if_id0/ex_reg1[22]_i_1/O
                         net (fo=4, routed)           0.470    12.241    cpu0/if_id0/D[4]
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.124    12.365 r  cpu0/if_id0/ex_branch_addr[23]_i_3/O
                         net (fo=1, routed)           0.476    12.841    cpu0/if_id0/id0/p_1_in[22]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.226 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.560 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.621    14.181    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_6
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.295    14.476 r  cpu0/if_id0/ex_branch_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    14.476    cpu0/id_ex0/id_inst_reg[5][25]
    SLICE_X46Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.433    14.774    cpu0/id_ex0/clk
    SLICE_X46Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[25]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)        0.118    15.117    cpu0/id_ex0/ex_branch_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 2.211ns (23.694%)  route 7.121ns (76.306%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.558     5.079    cpu0/id_ex0/clk
    SLICE_X53Y20         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=130, routed)         1.485     7.020    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X56Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.144 r  cpu0/id_ex0/mem_wdata[24]_i_13/O
                         net (fo=4, routed)           0.937     8.081    cpu0/id_ex0/mem_wdata[24]_i_13_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.205 r  cpu0/id_ex0/mem_wdata[24]_i_11/O
                         net (fo=2, routed)           0.956     9.162    cpu0/id_ex0/mem_wdata[24]_i_11_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  cpu0/id_ex0/mem_wdata[23]_i_7/O
                         net (fo=2, routed)           0.683     9.969    cpu0/id_ex0/mem_wdata[23]_i_7_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.093 f  cpu0/id_ex0/mem_wdata[23]_i_3/O
                         net (fo=1, routed)           0.616    10.709    cpu0/id_ex0/mem_wdata[23]_i_3_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  cpu0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           0.900    11.733    cpu0/if_id0/rst_reg[7]
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.857 r  cpu0/if_id0/ex_reg1[23]_i_1/O
                         net (fo=4, routed)           0.459    12.317    cpu0/if_id0/D[5]
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    12.441 r  cpu0/if_id0/ex_branch_addr[27]_i_6/O
                         net (fo=1, routed)           0.509    12.949    cpu0/if_id0/id0/p_1_in[23]
    SLICE_X44Y23         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.505 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.575    14.080    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_5
    SLICE_X45Y23         LUT3 (Prop_lut3_I1_O)        0.331    14.411 r  cpu0/if_id0/ex_branch_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    14.411    cpu0/id_ex0/id_inst_reg[5][26]
    SLICE_X45Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.433    14.774    cpu0/id_ex0/clk
    SLICE_X45Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[26]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)        0.075    15.074    cpu0/id_ex0/ex_branch_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.411    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.256ns (24.218%)  route 7.059ns (75.782%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.560     5.081    cpu0/id_ex0/clk
    SLICE_X53Y18         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu0/id_ex0/ex_reg1_reg[12]/Q
                         net (fo=24, routed)          1.539     7.077    cpu0/id_ex0/ex_reg1_i[12]
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.201 r  cpu0/id_ex0/mem_wdata[27]_i_24/O
                         net (fo=4, routed)           0.879     8.080    cpu0/id_ex0/mem_wdata[27]_i_24_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  cpu0/id_ex0/mem_wdata[23]_i_16/O
                         net (fo=2, routed)           0.984     9.188    cpu0/id_ex0/mem_wdata[23]_i_16_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.312 r  cpu0/id_ex0/mem_wdata[22]_i_7/O
                         net (fo=2, routed)           0.648     9.960    cpu0/id_ex0/mem_wdata[22]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.084 f  cpu0/id_ex0/mem_wdata[22]_i_2/O
                         net (fo=1, routed)           0.433    10.517    cpu0/id_ex0/mem_wdata[22]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.641 r  cpu0/id_ex0/mem_wdata[22]_i_1/O
                         net (fo=3, routed)           1.006    11.647    cpu0/if_id0/rst_reg[6]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124    11.771 r  cpu0/if_id0/ex_reg1[22]_i_1/O
                         net (fo=4, routed)           0.470    12.241    cpu0/if_id0/D[4]
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.124    12.365 r  cpu0/if_id0/ex_branch_addr[23]_i_3/O
                         net (fo=1, routed)           0.476    12.841    cpu0/if_id0/id0/p_1_in[22]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.226 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.448 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.624    14.071    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_7
    SLICE_X45Y23         LUT3 (Prop_lut3_I1_O)        0.325    14.396 r  cpu0/if_id0/ex_branch_addr[24]_i_1/O
                         net (fo=1, routed)           0.000    14.396    cpu0/id_ex0/id_inst_reg[5][24]
    SLICE_X45Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.433    14.774    cpu0/id_ex0/clk
    SLICE_X45Y23         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[24]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)        0.075    15.074    cpu0/id_ex0/ex_branch_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 2.730ns (29.160%)  route 6.632ns (70.840%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.558     5.079    cpu0/id_ex0/clk
    SLICE_X53Y20         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=130, routed)         1.299     6.834    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X57Y22         LUT5 (Prop_lut5_I1_O)        0.152     6.986 r  cpu0/id_ex0/mem_wdata[13]_i_17/O
                         net (fo=4, routed)           0.981     7.967    cpu0/id_ex0/mem_wdata[13]_i_17_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.326     8.293 r  cpu0/id_ex0/mem_wdata[11]_i_13/O
                         net (fo=4, routed)           0.731     9.024    cpu0/id_ex0/mem_wdata[11]_i_13_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     9.148 f  cpu0/id_ex0/mem_wdata[11]_i_5/O
                         net (fo=1, routed)           0.667     9.815    cpu0/id_ex0/mem_wdata[11]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.939 r  cpu0/id_ex0/mem_wdata[11]_i_2/O
                         net (fo=1, routed)           0.554    10.493    cpu0/id_ex0/mem_wdata[11]_i_2_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  cpu0/id_ex0/mem_wdata[11]_i_1/O
                         net (fo=3, routed)           1.009    11.626    cpu0/id_ex0/mem_wdata_reg[31][11]
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.750 r  cpu0/id_ex0/ex_reg1[11]_i_1/O
                         net (fo=3, routed)           0.587    12.337    cpu0/if_id0/rst_reg_0[8]
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.124    12.461 r  cpu0/if_id0/ex_branch_addr[11]_i_4/O
                         net (fo=1, routed)           0.000    12.461    cpu0/if_id0/ex_branch_addr[11]_i_4_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.862 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.862    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.976 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.976    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.310 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.805    14.114    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_6
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.327    14.441 r  cpu0/if_id0/ex_branch_addr[17]_i_1/O
                         net (fo=1, routed)           0.000    14.441    cpu0/id_ex0/id_inst_reg[5][17]
    SLICE_X46Y20         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.437    14.778    cpu0/id_ex0/clk
    SLICE_X46Y20         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[17]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.118    15.121    cpu0/id_ex0/ex_branch_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.826ns (30.339%)  route 6.489ns (69.661%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.558     5.079    cpu0/id_ex0/clk
    SLICE_X53Y20         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=130, routed)         1.299     6.834    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X57Y22         LUT5 (Prop_lut5_I1_O)        0.152     6.986 r  cpu0/id_ex0/mem_wdata[13]_i_17/O
                         net (fo=4, routed)           0.981     7.967    cpu0/id_ex0/mem_wdata[13]_i_17_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.326     8.293 r  cpu0/id_ex0/mem_wdata[11]_i_13/O
                         net (fo=4, routed)           0.731     9.024    cpu0/id_ex0/mem_wdata[11]_i_13_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     9.148 f  cpu0/id_ex0/mem_wdata[11]_i_5/O
                         net (fo=1, routed)           0.667     9.815    cpu0/id_ex0/mem_wdata[11]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.939 r  cpu0/id_ex0/mem_wdata[11]_i_2/O
                         net (fo=1, routed)           0.554    10.493    cpu0/id_ex0/mem_wdata[11]_i_2_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  cpu0/id_ex0/mem_wdata[11]_i_1/O
                         net (fo=3, routed)           1.009    11.626    cpu0/id_ex0/mem_wdata_reg[31][11]
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.750 r  cpu0/id_ex0/ex_reg1[11]_i_1/O
                         net (fo=3, routed)           0.587    12.337    cpu0/if_id0/rst_reg_0[8]
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.124    12.461 r  cpu0/if_id0/ex_branch_addr[11]_i_4/O
                         net (fo=1, routed)           0.000    12.461    cpu0/if_id0/ex_branch_addr[11]_i_4_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.862 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.862    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.976 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.976    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.090 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.090    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.403 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.661    14.064    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_4
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.330    14.394 r  cpu0/if_id0/ex_branch_addr[23]_i_1/O
                         net (fo=1, routed)           0.000    14.394    cpu0/id_ex0/id_inst_reg[5][23]
    SLICE_X46Y22         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.434    14.775    cpu0/id_ex0/clk
    SLICE_X46Y22         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[23]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.118    15.118    cpu0/id_ex0/ex_branch_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 2.846ns (30.721%)  route 6.418ns (69.279%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.558     5.079    cpu0/id_ex0/clk
    SLICE_X53Y20         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=130, routed)         1.299     6.834    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X57Y22         LUT5 (Prop_lut5_I1_O)        0.152     6.986 r  cpu0/id_ex0/mem_wdata[13]_i_17/O
                         net (fo=4, routed)           0.981     7.967    cpu0/id_ex0/mem_wdata[13]_i_17_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.326     8.293 r  cpu0/id_ex0/mem_wdata[11]_i_13/O
                         net (fo=4, routed)           0.731     9.024    cpu0/id_ex0/mem_wdata[11]_i_13_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     9.148 f  cpu0/id_ex0/mem_wdata[11]_i_5/O
                         net (fo=1, routed)           0.667     9.815    cpu0/id_ex0/mem_wdata[11]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.939 r  cpu0/id_ex0/mem_wdata[11]_i_2/O
                         net (fo=1, routed)           0.554    10.493    cpu0/id_ex0/mem_wdata[11]_i_2_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  cpu0/id_ex0/mem_wdata[11]_i_1/O
                         net (fo=3, routed)           1.009    11.626    cpu0/id_ex0/mem_wdata_reg[31][11]
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.750 r  cpu0/id_ex0/ex_reg1[11]_i_1/O
                         net (fo=3, routed)           0.587    12.337    cpu0/if_id0/rst_reg_0[8]
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.124    12.461 r  cpu0/if_id0/ex_branch_addr[11]_i_4/O
                         net (fo=1, routed)           0.000    12.461    cpu0/if_id0/ex_branch_addr[11]_i_4_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.862 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.862    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.976 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.976    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.090 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.090    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.424 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.590    14.014    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_6
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.329    14.343 r  cpu0/if_id0/ex_branch_addr[21]_i_1/O
                         net (fo=1, routed)           0.000    14.343    cpu0/id_ex0/id_inst_reg[5][21]
    SLICE_X46Y22         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.434    14.775    cpu0/id_ex0/clk
    SLICE_X46Y22         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[21]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.118    15.118    cpu0/id_ex0/ex_branch_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/ex_mem0/mem_wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem0/wdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.201%)  route 0.192ns (50.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.553     1.436    cpu0/ex_mem0/clk
    SLICE_X37Y21         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cpu0/ex_mem0/mem_wdata_reg[13]/Q
                         net (fo=4, routed)           0.192     1.769    cpu0/ex_mem0/mem_wdata_i[13]
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  cpu0/ex_mem0/wdata_o[13]_i_1/O
                         net (fo=1, routed)           0.000     1.814    cpu0/mem0/mem_opcode_o_reg[9]_0[13]
    SLICE_X35Y22         FDRE                                         r  cpu0/mem0/wdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.818     1.945    cpu0/mem0/clk
    SLICE_X35Y22         FDRE                                         r  cpu0/mem0/wdata_o_reg[13]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.091     1.787    cpu0/mem0/wdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/if0/if_inst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_inst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.744%)  route 0.243ns (63.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.561     1.444    cpu0/if0/clk
    SLICE_X33Y11         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cpu0/if0/if_inst_reg[5]/Q
                         net (fo=1, routed)           0.243     1.828    cpu0/if_id0/if_inst_reg[31][5]
    SLICE_X36Y14         FDRE                                         r  cpu0/if_id0/id_inst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.827     1.954    cpu0/if_id0/clk
    SLICE_X36Y14         FDRE                                         r  cpu0/if_id0/id_inst_reg[5]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.076     1.781    cpu0/if_id0/id_inst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.555     1.438    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y31         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.067     1.646    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X34Y31         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.822     1.949    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y31         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.451    
    SLICE_X34Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.598    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.559     1.442    cpu0/if0/clk
    SLICE_X39Y14         FDRE                                         r  cpu0/if0/wdata_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cpu0/if0/wdata_o_reg[15]/Q
                         net (fo=3, routed)           0.068     1.651    cpu0/icache0/cache_data_reg_0_63_15_17/DIA
    SLICE_X38Y14         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.827     1.954    cpu0/icache0/cache_data_reg_0_63_15_17/WCLK
    SLICE_X38Y14         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_15_17/RAMA/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X38Y14         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.602    cpu0/icache0/cache_data_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu0/if0/if_inst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_inst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.744%)  route 0.243ns (63.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.561     1.444    cpu0/if0/clk
    SLICE_X33Y11         FDRE                                         r  cpu0/if0/if_inst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cpu0/if0/if_inst_reg[4]/Q
                         net (fo=1, routed)           0.243     1.828    cpu0/if_id0/if_inst_reg[31][4]
    SLICE_X36Y14         FDRE                                         r  cpu0/if_id0/id_inst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.827     1.954    cpu0/if_id0/clk
    SLICE_X36Y14         FDRE                                         r  cpu0/if_id0/id_inst_reg[4]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.071     1.776    cpu0/if_id0/id_inst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_9_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.999%)  route 0.153ns (52.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.562     1.445    cpu0/if0/clk
    SLICE_X45Y11         FDRE                                         r  cpu0/if0/waddr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cpu0/if0/waddr_o_reg[4]/Q
                         net (fo=207, routed)         0.153     1.739    cpu0/icache0/cache_data_reg_64_127_9_11/ADDRD4
    SLICE_X42Y11         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_9_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.831     1.958    cpu0/icache0/cache_data_reg_64_127_9_11/WCLK
    SLICE_X42Y11         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_9_11/RAMA/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y11         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.680    cpu0/icache0/cache_data_reg_64_127_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_9_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.999%)  route 0.153ns (52.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.562     1.445    cpu0/if0/clk
    SLICE_X45Y11         FDRE                                         r  cpu0/if0/waddr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cpu0/if0/waddr_o_reg[4]/Q
                         net (fo=207, routed)         0.153     1.739    cpu0/icache0/cache_data_reg_64_127_9_11/ADDRD4
    SLICE_X42Y11         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_9_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.831     1.958    cpu0/icache0/cache_data_reg_64_127_9_11/WCLK
    SLICE_X42Y11         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_9_11/RAMB/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y11         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.680    cpu0/icache0/cache_data_reg_64_127_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_9_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.999%)  route 0.153ns (52.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.562     1.445    cpu0/if0/clk
    SLICE_X45Y11         FDRE                                         r  cpu0/if0/waddr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cpu0/if0/waddr_o_reg[4]/Q
                         net (fo=207, routed)         0.153     1.739    cpu0/icache0/cache_data_reg_64_127_9_11/ADDRD4
    SLICE_X42Y11         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_9_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.831     1.958    cpu0/icache0/cache_data_reg_64_127_9_11/WCLK
    SLICE_X42Y11         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_9_11/RAMC/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y11         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.680    cpu0/icache0/cache_data_reg_64_127_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_9_11/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.999%)  route 0.153ns (52.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.562     1.445    cpu0/if0/clk
    SLICE_X45Y11         FDRE                                         r  cpu0/if0/waddr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cpu0/if0/waddr_o_reg[4]/Q
                         net (fo=207, routed)         0.153     1.739    cpu0/icache0/cache_data_reg_64_127_9_11/ADDRD4
    SLICE_X42Y11         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_9_11/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.831     1.958    cpu0/icache0/cache_data_reg_64_127_9_11/WCLK
    SLICE_X42Y11         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_9_11/RAMD/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y11         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.680    cpu0/icache0/cache_data_reg_64_127_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X11Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.242     1.819    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_6_6/A0
    SLICE_X10Y24         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.820     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_6_6/WCLK
    SLICE_X10Y24         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_6_6/DP/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X10Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y13  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y13  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y13  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y13  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y12  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y12  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y12  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y12  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y1   hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y1   hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y1   hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.456ns (8.798%)  route 4.727ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.727    10.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X13Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.456ns (8.798%)  route 4.727ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.727    10.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X12Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X12Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.361    14.643    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.456ns (8.798%)  route 4.727ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.727    10.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X12Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X12Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.361    14.643    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.456ns (8.798%)  route 4.727ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.727    10.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X12Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X12Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.361    14.643    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.456ns (8.798%)  route 4.727ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.727    10.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X12Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X12Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.361    14.643    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.456ns (8.798%)  route 4.727ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.727    10.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X12Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X12Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.456ns (8.798%)  route 4.727ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.727    10.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X12Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X12Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.456ns (8.798%)  route 4.727ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.727    10.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X12Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X12Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.456ns (8.798%)  route 4.727ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.727    10.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X12Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X12Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.456ns (9.043%)  route 4.586ns (90.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.557     5.078    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.534 f  rst_reg/Q
                         net (fo=875, routed)         4.586    10.121    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.439    14.780    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X13Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  4.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.141ns (11.351%)  route 1.101ns (88.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.101     2.683    hci0/uart_blk/rst
    SLICE_X34Y29         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.820     1.947    hci0/uart_blk/clk
    SLICE_X34Y29         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.402    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.141ns (10.336%)  route 1.223ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.223     2.805    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y31         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.822     1.949    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y31         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X35Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.141ns (10.336%)  route 1.223ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.223     2.805    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y31         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.822     1.949    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y31         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X35Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.141ns (10.336%)  route 1.223ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.223     2.805    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y31         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.822     1.949    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y31         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X35Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.141ns (10.336%)  route 1.223ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.223     2.805    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y31         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.822     1.949    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y31         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X35Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.501ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.141ns (9.793%)  route 1.299ns (90.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.299     2.881    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y32         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.823     1.950    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y32         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X35Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.141ns (9.793%)  route 1.299ns (90.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.299     2.881    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y32         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.823     1.950    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y32         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X35Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.141ns (9.793%)  route 1.299ns (90.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.299     2.881    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y32         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.823     1.950    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y32         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X35Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.141ns (9.793%)  route 1.299ns (90.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.299     2.881    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y32         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.823     1.950    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y32         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X35Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.513ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.141ns (8.370%)  route 1.544ns (91.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.558     1.441    EXCLK_IBUF_BUFG
    SLICE_X33Y16         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_reg/Q
                         net (fo=875, routed)         1.544     3.126    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X36Y35         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.827     1.954    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X36Y35         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  1.513    





