Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Dec 14 03:27:15 2017
| Host         : DESKTOP-CT1471N running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections | 14         |
| RTSTAT-10 | Warning  | No routable loads        | 1          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer ja_pin10_iobuf/IBUF (in ja_pin10_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer ja_pin1_iobuf/IBUF (in ja_pin1_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer ja_pin2_iobuf/IBUF (in ja_pin2_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer ja_pin7_iobuf/IBUF (in ja_pin7_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer ja_pin8_iobuf/IBUF (in ja_pin8_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer ja_pin9_iobuf/IBUF (in ja_pin9_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#7 Warning
Input Buffer Connections  
Input buffer jb_pin1_iobuf/IBUF (in jb_pin1_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#8 Warning
Input Buffer Connections  
Input buffer jb_pin4_iobuf/IBUF (in jb_pin4_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#9 Warning
Input Buffer Connections  
Input buffer jc_pin10_iobuf/IBUF (in jc_pin10_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#10 Warning
Input Buffer Connections  
Input buffer jc_pin1_iobuf/IBUF (in jc_pin1_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#11 Warning
Input Buffer Connections  
Input buffer jc_pin2_iobuf/IBUF (in jc_pin2_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#12 Warning
Input Buffer Connections  
Input buffer jc_pin7_iobuf/IBUF (in jc_pin7_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#13 Warning
Input Buffer Connections  
Input buffer jc_pin8_iobuf/IBUF (in jc_pin8_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#14 Warning
Input Buffer Connections  
Input buffer jc_pin9_iobuf/IBUF (in jc_pin9_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
8 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2], design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2].
Related violations: <none>


