$date
	Mon Aug 28 20:26:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module priority16to4_tb $end
$var wire 1 ! z $end
$var wire 4 " y [3:0] $end
$var reg 16 # w [15:0] $end
$scope module uut $end
$var wire 16 $ w [15:0] $end
$var reg 4 % y [3:0] $end
$var reg 1 ! z $end
$var integer 32 & k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 &
b1111 %
b1110000010001010 $
b1110000010001010 #
b1111 "
1!
$end
#20
b10000 &
1!
b1110 "
b1110 %
b110000010001010 #
b110000010001010 $
#40
b10000 &
1!
b1101 "
b1101 %
b10000010001010 #
b10000010001010 $
#60
b10000 &
1!
b111 "
b111 %
b10001010 #
b10001010 $
#80
b10000 &
1!
b11 "
b11 %
b1010 #
b1010 $
#100
