library verilog;
use verilog.vl_types.all;
entity DEC is
    port(
        OP              : in     vl_logic_vector(5 downto 0);
        sel_A           : out    vl_logic_vector(1 downto 0);
        sel_B           : out    vl_logic_vector(2 downto 0);
        CI              : out    vl_logic;
        acc_update      : out    vl_logic;
        br_taken        : out    vl_logic;
        acc_zero        : in     vl_logic
    );
end DEC;
