// Seed: 885141957
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2;
  ;
  final id_2 <= 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd97,
    parameter id_5 = 32'd16
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6[id_4 : id_5]
);
  inout logic [7:0] id_6;
  inout wire _id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_7 = id_5;
  wire id_8, id_9;
  logic id_10, id_11 = 1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_2 = 0;
endmodule
