{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 08:46:50 2020 " "Info: Processing started: Tue Sep 08 08:46:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11280 11448 4016 "CLK" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|49 " "Info: Detected ripple clock \"74190:inst35\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|48 " "Info: Detected ripple clock \"74190:inst35\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst35\|40~0 " "Info: Detected gated clock \"74190:inst35\|40~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|40~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|50 " "Info: Detected ripple clock \"74190:inst35\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|51 " "Info: Detected ripple clock \"74190:inst35\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst35\|58 " "Info: Detected gated clock \"74190:inst35\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74190:inst34\|48 74190:inst34\|51 275.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 275.03 MHz between source register \"74190:inst34\|48\" and destination register \"74190:inst34\|51\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.315 ns + Longest register register " "Info: + Longest register to register delay is 1.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst34\|48 1 REG LC_X14_Y5_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y5_N2; Fanout = 5; REG Node = '74190:inst34\|48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst34|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.738 ns) 1.315 ns 74190:inst34\|51 2 REG LC_X14_Y5_N3 4 " "Info: 2: + IC(0.577 ns) + CELL(0.738 ns) = 1.315 ns; Loc. = LC_X14_Y5_N3; Fanout = 4; REG Node = '74190:inst34\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { 74190:inst34|48 74190:inst34|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns ( 56.12 % ) " "Info: Total cell delay = 0.738 ns ( 56.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 43.88 % ) " "Info: Total interconnect delay = 0.577 ns ( 43.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { 74190:inst34|48 74190:inst34|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.315 ns" { 74190:inst34|48 {} 74190:inst34|51 {} } { 0.000ns 0.577ns } { 0.000ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.047 ns - Smallest " "Info: - Smallest clock skew is -1.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.354 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 9.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11280 11448 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.590 ns) 3.601 ns 74190:inst35\|58 2 COMB LC_X1_Y18_N3 4 " "Info: 2: + IC(1.542 ns) + CELL(0.590 ns) = 3.601 ns; Loc. = LC_X1_Y18_N3; Fanout = 4; COMB Node = '74190:inst35\|58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { CLK 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.042 ns) + CELL(0.711 ns) 9.354 ns 74190:inst34\|51 3 REG LC_X14_Y5_N3 4 " "Info: 3: + IC(5.042 ns) + CELL(0.711 ns) = 9.354 ns; Loc. = LC_X14_Y5_N3; Fanout = 4; REG Node = '74190:inst34\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.753 ns" { 74190:inst35|58 74190:inst34|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 29.61 % ) " "Info: Total cell delay = 2.770 ns ( 29.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.584 ns ( 70.39 % ) " "Info: Total interconnect delay = 6.584 ns ( 70.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.354 ns" { CLK 74190:inst35|58 74190:inst34|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.354 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} 74190:inst34|51 {} } { 0.000ns 0.000ns 1.542ns 5.042ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.401 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11280 11448 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.935 ns) 3.474 ns 74190:inst35\|49 2 REG LC_X1_Y18_N7 5 " "Info: 2: + IC(1.070 ns) + CELL(0.935 ns) = 3.474 ns; Loc. = LC_X1_Y18_N7; Fanout = 5; REG Node = '74190:inst35\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { CLK 74190:inst35|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.292 ns) 4.352 ns 74190:inst35\|40~0 3 COMB LC_X1_Y18_N2 1 " "Info: 3: + IC(0.586 ns) + CELL(0.292 ns) = 4.352 ns; Loc. = LC_X1_Y18_N2; Fanout = 1; COMB Node = '74190:inst35\|40~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { 74190:inst35|49 74190:inst35|40~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.648 ns 74190:inst35\|58 4 COMB LC_X1_Y18_N3 4 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.648 ns; Loc. = LC_X1_Y18_N3; Fanout = 4; COMB Node = '74190:inst35\|58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { 74190:inst35|40~0 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.042 ns) + CELL(0.711 ns) 10.401 ns 74190:inst34\|48 5 REG LC_X14_Y5_N2 5 " "Info: 5: + IC(5.042 ns) + CELL(0.711 ns) = 10.401 ns; Loc. = LC_X14_Y5_N2; Fanout = 5; REG Node = '74190:inst34\|48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.753 ns" { 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.521 ns ( 33.85 % ) " "Info: Total cell delay = 3.521 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.880 ns ( 66.15 % ) " "Info: Total interconnect delay = 6.880 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { CLK 74190:inst35|49 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { CLK {} CLK~out0 {} 74190:inst35|49 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} } { 0.000ns 0.000ns 1.070ns 0.586ns 0.182ns 5.042ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.354 ns" { CLK 74190:inst35|58 74190:inst34|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.354 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} 74190:inst34|51 {} } { 0.000ns 0.000ns 1.542ns 5.042ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { CLK 74190:inst35|49 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { CLK {} CLK~out0 {} 74190:inst35|49 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} } { 0.000ns 0.000ns 1.070ns 0.586ns 0.182ns 5.042ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { 74190:inst34|48 74190:inst34|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.315 ns" { 74190:inst34|48 {} 74190:inst34|51 {} } { 0.000ns 0.577ns } { 0.000ns 0.738ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.354 ns" { CLK 74190:inst35|58 74190:inst34|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.354 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} 74190:inst34|51 {} } { 0.000ns 0.000ns 1.542ns 5.042ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { CLK 74190:inst35|49 74190:inst35|40~0 74190:inst35|58 74190:inst34|48 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { CLK {} CLK~out0 {} 74190:inst35|49 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|48 {} } { 0.000ns 0.000ns 1.070ns 0.586ns 0.182ns 5.042ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst34|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { 74190:inst34|51 {} } {  } {  } "" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK 3 74190:inst34\|50 15.586 ns register " "Info: tco from clock \"CLK\" to destination pin \"3\" through register \"74190:inst34\|50\" is 15.586 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.401 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11280 11448 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.935 ns) 3.474 ns 74190:inst35\|49 2 REG LC_X1_Y18_N7 5 " "Info: 2: + IC(1.070 ns) + CELL(0.935 ns) = 3.474 ns; Loc. = LC_X1_Y18_N7; Fanout = 5; REG Node = '74190:inst35\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { CLK 74190:inst35|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.292 ns) 4.352 ns 74190:inst35\|40~0 3 COMB LC_X1_Y18_N2 1 " "Info: 3: + IC(0.586 ns) + CELL(0.292 ns) = 4.352 ns; Loc. = LC_X1_Y18_N2; Fanout = 1; COMB Node = '74190:inst35\|40~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { 74190:inst35|49 74190:inst35|40~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.648 ns 74190:inst35\|58 4 COMB LC_X1_Y18_N3 4 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.648 ns; Loc. = LC_X1_Y18_N3; Fanout = 4; COMB Node = '74190:inst35\|58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { 74190:inst35|40~0 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.042 ns) + CELL(0.711 ns) 10.401 ns 74190:inst34\|50 5 REG LC_X14_Y5_N9 4 " "Info: 5: + IC(5.042 ns) + CELL(0.711 ns) = 10.401 ns; Loc. = LC_X14_Y5_N9; Fanout = 4; REG Node = '74190:inst34\|50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.753 ns" { 74190:inst35|58 74190:inst34|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.521 ns ( 33.85 % ) " "Info: Total cell delay = 3.521 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.880 ns ( 66.15 % ) " "Info: Total interconnect delay = 6.880 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { CLK 74190:inst35|49 74190:inst35|40~0 74190:inst35|58 74190:inst34|50 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { CLK {} CLK~out0 {} 74190:inst35|49 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|50 {} } { 0.000ns 0.000ns 1.070ns 0.586ns 0.182ns 5.042ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.961 ns + Longest register pin " "Info: + Longest register to pin delay is 4.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst34\|50 1 REG LC_X14_Y5_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y5_N9; Fanout = 4; REG Node = '74190:inst34\|50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst34|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.837 ns) + CELL(2.124 ns) 4.961 ns 3 2 PIN PIN_41 0 " "Info: 2: + IC(2.837 ns) + CELL(2.124 ns) = 4.961 ns; Loc. = PIN_41; Fanout = 0; PIN Node = '3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { 74190:inst34|50 3 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3896 11720 11896 3912 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 42.81 % ) " "Info: Total cell delay = 2.124 ns ( 42.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.837 ns ( 57.19 % ) " "Info: Total interconnect delay = 2.837 ns ( 57.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { 74190:inst34|50 3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { 74190:inst34|50 {} 3 {} } { 0.000ns 2.837ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { CLK 74190:inst35|49 74190:inst35|40~0 74190:inst35|58 74190:inst34|50 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { CLK {} CLK~out0 {} 74190:inst35|49 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|50 {} } { 0.000ns 0.000ns 1.070ns 0.586ns 0.182ns 5.042ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { 74190:inst34|50 3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { 74190:inst34|50 {} 3 {} } { 0.000ns 2.837ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 08:46:50 2020 " "Info: Processing ended: Tue Sep 08 08:46:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
