

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_var'
================================================================
* Date:           Wed Oct  8 15:53:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3083|     3083|  30.830 us|  30.830 us|  3083|  3083|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_var  |     3081|     3081|        13|          3|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 3, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%var = alloca i32 1"   --->   Operation 16 'alloca' 'var' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 18 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %var"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc9.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_9 = load i11 %i" [activation_accelerator.cpp:257]   --->   Operation 22 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.94ns)   --->   "%icmp_ln255 = icmp_eq  i11 %i_9, i11 1024" [activation_accelerator.cpp:255]   --->   Operation 23 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln255 = add i11 %i_9, i11 1" [activation_accelerator.cpp:255]   --->   Operation 25 'add' 'add_ln255' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %icmp_ln255, void %for.inc9.i.split, void %for.end11.i.exitStub" [activation_accelerator.cpp:255]   --->   Operation 26 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_9, i32 2, i32 9" [activation_accelerator.cpp:257]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i8 %lshr_ln" [activation_accelerator.cpp:257]   --->   Operation 28 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln257" [activation_accelerator.cpp:257]   --->   Operation 29 'getelementptr' 'x_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln257" [activation_accelerator.cpp:257]   --->   Operation 30 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln257" [activation_accelerator.cpp:257]   --->   Operation 31 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln257" [activation_accelerator.cpp:257]   --->   Operation 32 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i11 %i_9" [activation_accelerator.cpp:257]   --->   Operation 33 'trunc' 'trunc_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:257]   --->   Operation 34 'load' 'x_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:257]   --->   Operation 35 'load' 'x_2_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:257]   --->   Operation 36 'load' 'x_4_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:257]   --->   Operation 37 'load' 'x_6_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln255 = store i11 %add_ln255, i11 %i" [activation_accelerator.cpp:255]   --->   Operation 38 'store' 'store_ln255' <Predicate = (!icmp_ln255)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:257]   --->   Operation 39 'load' 'x_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:257]   --->   Operation 40 'load' 'x_2_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:257]   --->   Operation 41 'load' 'x_4_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:257]   --->   Operation 42 'load' 'x_6_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 43 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln257" [activation_accelerator.cpp:257]   --->   Operation 43 'mux' 'tmp_s' <Predicate = (!icmp_ln255)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 44 [4/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:257]   --->   Operation 44 'fsub' 'diff' <Predicate = (!icmp_ln255)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 45 [3/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:257]   --->   Operation 45 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 46 [2/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:257]   --->   Operation 46 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 47 [1/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:257]   --->   Operation 47 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 48 [3/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:258]   --->   Operation 48 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 49 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:258]   --->   Operation 49 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 50 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:258]   --->   Operation 50 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.89>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%var_load_1 = load i32 %var" [activation_accelerator.cpp:258]   --->   Operation 51 'load' 'var_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [4/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:258]   --->   Operation 52 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%var_load = load i32 %var"   --->   Operation 60 'load' 'var_load' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_1_out, i32 %var_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln255)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.89>
ST_11 : Operation 53 [3/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:258]   --->   Operation 53 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.89>
ST_12 : Operation 54 [2/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:258]   --->   Operation 54 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.32>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln256 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:256]   --->   Operation 55 'specpipeline' 'specpipeline_ln256' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [activation_accelerator.cpp:253]   --->   Operation 56 'specloopname' 'specloopname_ln253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:258]   --->   Operation 57 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln255 = store i32 %var_1, i32 %var" [activation_accelerator.cpp:255]   --->   Operation 58 'store' 'store_ln255' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc9.i" [activation_accelerator.cpp:255]   --->   Operation 59 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:257) on local variable 'i' [14]  (0 ns)
	'getelementptr' operation ('x_addr', activation_accelerator.cpp:257) [25]  (0 ns)
	'load' operation ('x_load', activation_accelerator.cpp:257) on array 'x' [30]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:257) on array 'x' [30]  (1.24 ns)
	'mux' operation ('tmp_s', activation_accelerator.cpp:257) [34]  (0.525 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:257) [35]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:257) [35]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:257) [35]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:257) [35]  (6.44 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', activation_accelerator.cpp:258) [36]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', activation_accelerator.cpp:258) [36]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', activation_accelerator.cpp:258) [36]  (7.02 ns)

 <State 10>: 4.89ns
The critical path consists of the following:
	'load' operation ('var_load_1', activation_accelerator.cpp:258) on local variable 'var' [20]  (0 ns)
	'fadd' operation ('var', activation_accelerator.cpp:258) [37]  (4.89 ns)

 <State 11>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:258) [37]  (4.89 ns)

 <State 12>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:258) [37]  (4.89 ns)

 <State 13>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:258) [37]  (4.89 ns)
	'store' operation ('store_ln255', activation_accelerator.cpp:255) of variable 'var', activation_accelerator.cpp:258 on local variable 'var' [39]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
