<stg><name>cordic_base</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="2">
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="41">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="3" to="3">
<condition id="43">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="4">
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="4" to="5">
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="8">
<condition id="61">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="5">
<condition id="49">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="51">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="6">
<condition id="53">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="6" to="7">
<condition id="55">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="7" to="7">
<condition id="57">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="7" to="4">
<condition id="59">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="8" to="8">
<condition id="63">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi48ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit339:0  %inputData_in_V_read_1 = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %inputData_in_V_read)

]]></Node>
<StgValue><ssdm name="inputData_in_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi48ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit339:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
:0  %x_in_V = phi i48 [ undef, %_ZrsILi48ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit339 ], [ %p_Result_s, %1 ]

]]></Node>
<StgValue><ssdm name="x_in_V"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %bvh_d_index = phi i6 [ 0, %_ZrsILi48ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit339 ], [ %bit, %1 ]

]]></Node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="6">
<![CDATA[
:2  %index_assign_11_cast = zext i6 %bvh_d_index to i32

]]></Node>
<StgValue><ssdm name="index_assign_11_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond_i3 = icmp eq i6 %bvh_d_index, -16

]]></Node>
<StgValue><ssdm name="exitcond_i3"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %bit = add i6 %bvh_d_index, 1

]]></Node>
<StgValue><ssdm name="bit"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i3, label %"get_inputs<48, 6, 1>.exit.preheader", label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
:0  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %inputData_in_V_read_1, i32 %index_assign_11_cast)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="1">
<![CDATA[
:1  %p_Repl2_4 = zext i1 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_4"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="32" op_3_bw="64">
<![CDATA[
:2  %p_Result_s = call i48 @_ssdm_op_BitSet.i48.i48.i32.i64(i48 %x_in_V, i32 %index_assign_11_cast, i64 %p_Repl2_4)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
get_inputs<48, 6, 1>.exit.preheader:0  br label %"get_inputs<48, 6, 1>.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
get_inputs<48, 6, 1>.exit:0  %p_Val2_s = phi i50 [ %p_050_6_i, %_ifconv ], [ undef, %"get_inputs<48, 6, 1>.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
get_inputs<48, 6, 1>.exit:1  %i1_0_i = phi i6 [ %i, %_ifconv ], [ 0, %"get_inputs<48, 6, 1>.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="6">
<![CDATA[
get_inputs<48, 6, 1>.exit:2  %i1_0_i_cast = zext i6 %i1_0_i to i7

]]></Node>
<StgValue><ssdm name="i1_0_i_cast"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
get_inputs<48, 6, 1>.exit:3  %exitcond_i = icmp eq i6 %i1_0_i, -14

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_inputs<48, 6, 1>.exit:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
get_inputs<48, 6, 1>.exit:5  %i = add i6 %i1_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_inputs<48, 6, 1>.exit:6  br i1 %exitcond_i, label %.preheader.i.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str278) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1  %tmp = icmp eq i6 %i1_0_i, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="50" op_0_bw="50" op_1_bw="50" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:2  %p_Result_9 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i1(i50 %p_Val2_s, i32 49, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:3  %tmp_1 = icmp ult i6 %i1_0_i, -15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:4  %bvh_d_index_1 = sub i6 -15, %i1_0_i

]]></Node>
<StgValue><ssdm name="bvh_d_index_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:5  %index_assign_cast = zext i6 %bvh_d_index_1 to i32

]]></Node>
<StgValue><ssdm name="index_assign_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:6  %bvh_d_index_2 = sub i7 48, %i1_0_i_cast

]]></Node>
<StgValue><ssdm name="bvh_d_index_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:7  %index_assign_12_cast = sext i7 %bvh_d_index_2 to i32

]]></Node>
<StgValue><ssdm name="index_assign_12_cast"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
_ifconv:8  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %x_in_V, i32 %index_assign_12_cast)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:9  %p_Repl2_s = zext i1 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="50" op_0_bw="50" op_1_bw="50" op_2_bw="32" op_3_bw="64">
<![CDATA[
_ifconv:10  %p_Result_10 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i64(i50 %p_Val2_s, i32 %index_assign_cast, i64 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="50" op_0_bw="50" op_1_bw="50" op_2_bw="32" op_3_bw="64">
<![CDATA[
_ifconv:11  %p_Result_11 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i64(i50 %p_Val2_s, i32 %index_assign_cast, i64 0)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="50" op_0_bw="1" op_1_bw="50" op_2_bw="50">
<![CDATA[
_ifconv:12  %sel_tmp = select i1 %tmp, i50 %p_Result_9, i50 %p_Result_11

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %sel_tmp1 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %sel_tmp2 = and i1 %tmp_1, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="50" op_0_bw="1" op_1_bw="50" op_2_bw="50">
<![CDATA[
_ifconv:15  %p_050_6_i = select i1 %sel_tmp2, i50 %p_Result_10, i50 %sel_tmp

]]></Node>
<StgValue><ssdm name="p_050_6_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:16  br label %"get_inputs<48, 6, 1>.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="50" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:0  %p_Val2_4 = alloca i50

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
.preheader.i.preheader:1  store i50 1, i50* %p_Val2_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:2  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader.i:0  %data_x_outp_V = phi i25 [ %sqrt_int_V, %_ifconv4 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="data_x_outp_V"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
.preheader.i:1  %p_0289_0_i = phi i50 [ %p_0289_2_i, %_ifconv4 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_0289_0_i"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i:2  %i2_0_i = phi i6 [ %i_2, %_ifconv4 ], [ 24, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0_i"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader.i:3  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i2_0_i, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %tmp_10, label %"sqrt_slv<48, 1, 25>.exit.preheader", label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str279) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str279)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
sqrt_slv<48, 1, 25>.exit.preheader:0  br label %"sqrt_slv<48, 1, 25>.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
:0  %p_Val2_3 = phi i50 [ %p_0289_0_i, %2 ], [ %p_Result_12, %4 ]

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %bvh_d_index_4 = phi i6 [ 23, %2 ], [ %j, %4 ]

]]></Node>
<StgValue><ssdm name="bvh_d_index_4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="6">
<![CDATA[
:2  %index_assign_14_cast = sext i6 %bvh_d_index_4 to i32

]]></Node>
<StgValue><ssdm name="index_assign_14_cast"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %bvh_d_index_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_11, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str280) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %bvh_d_index_3 = add i6 %bvh_d_index_4, 2

]]></Node>
<StgValue><ssdm name="bvh_d_index_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
:2  %index_assign_13_cast = zext i6 %bvh_d_index_3 to i32

]]></Node>
<StgValue><ssdm name="index_assign_13_cast"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
:3  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_3, i32 %index_assign_14_cast)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="1">
<![CDATA[
:4  %p_Repl2_1 = zext i1 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="50" op_0_bw="50" op_1_bw="50" op_2_bw="32" op_3_bw="64">
<![CDATA[
:5  %p_Result_12 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i64(i50 %p_Val2_3, i32 %index_assign_13_cast, i64 %p_Repl2_1)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %j = add i6 %bvh_d_index_4, -1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %bvh_d_index_7 = shl i6 %i2_0_i, 1

]]></Node>
<StgValue><ssdm name="bvh_d_index_7"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
:1  %index_assign_16_cast = zext i6 %bvh_d_index_7 to i32

]]></Node>
<StgValue><ssdm name="index_assign_16_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %bvh_d_index_5 = or i6 %bvh_d_index_7, 1

]]></Node>
<StgValue><ssdm name="bvh_d_index_5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
:3  %index_assign_15_cast = zext i6 %bvh_d_index_5 to i32

]]></Node>
<StgValue><ssdm name="index_assign_15_cast"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
:4  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_s, i32 %index_assign_15_cast)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
:5  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_s, i32 %index_assign_16_cast)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  %tmp_6 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_15, i1 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="50" op_0_bw="50" op_1_bw="50" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %p_Result_13 = call i50 @_ssdm_op_PartSet.i50.i50.i2.i32.i32(i50 %p_Val2_3, i2 %tmp_6, i32 0, i32 1)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %bvh_d_index_9 = phi i6 [ 22, %5 ], [ %j_1, %7 ]

]]></Node>
<StgValue><ssdm name="bvh_d_index_9"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
:1  %index_assign_18_cast = sext i6 %bvh_d_index_9 to i32

]]></Node>
<StgValue><ssdm name="index_assign_18_cast"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %bvh_d_index_9, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_19, label %8, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="50" op_0_bw="50">
<![CDATA[
:0  %p_Val2_4_load_1 = load i50* %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_4_load_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str281) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %bvh_d_index_8 = add i6 %bvh_d_index_9, 2

]]></Node>
<StgValue><ssdm name="bvh_d_index_8"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
:3  %index_assign_17_cast = zext i6 %bvh_d_index_8 to i32

]]></Node>
<StgValue><ssdm name="index_assign_17_cast"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:4  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %data_x_outp_V, i32 %index_assign_18_cast)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="1">
<![CDATA[
:5  %p_Repl2_2 = zext i1 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="50" op_0_bw="50" op_1_bw="50" op_2_bw="32" op_3_bw="64">
<![CDATA[
:6  %p_Result_14 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i64(i50 %p_Val2_4_load_1, i32 %index_assign_17_cast, i64 %p_Repl2_2)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %j_1 = add i6 %bvh_d_index_9, -1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
:8  store i50 %p_Result_14, i50* %p_Val2_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="50" op_0_bw="50">
<![CDATA[
:0  %p_Val2_4_load = load i50* %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_4_load"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:1  %rem_next_V = sub i50 %p_Result_13, %p_Val2_4_load

]]></Node>
<StgValue><ssdm name="rem_next_V"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
:0  %p_Val2_6 = phi i25 [ %data_x_outp_V, %8 ], [ %p_Result_15, %10 ]

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %bvh_d_index_11 = phi i6 [ 23, %8 ], [ %j_2, %10 ]

]]></Node>
<StgValue><ssdm name="bvh_d_index_11"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
:2  %index_assign_20_cast = sext i6 %bvh_d_index_11 to i32

]]></Node>
<StgValue><ssdm name="index_assign_20_cast"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %bvh_d_index_11, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_22, label %_ifconv4, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str282) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %bvh_d_index_10 = add i6 %bvh_d_index_11, 1

]]></Node>
<StgValue><ssdm name="bvh_d_index_10"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
:2  %index_assign_19_cast = zext i6 %bvh_d_index_10 to i32

]]></Node>
<StgValue><ssdm name="index_assign_19_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:3  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_6, i32 %index_assign_20_cast)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="1">
<![CDATA[
:4  %p_Repl2_3 = zext i1 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="32" op_3_bw="64">
<![CDATA[
:5  %p_Result_15 = call i25 @_ssdm_op_BitSet.i25.i25.i32.i64(i25 %p_Val2_6, i32 %index_assign_19_cast, i64 %p_Repl2_3)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %j_2 = add i6 %bvh_d_index_11, -1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ifconv4:0  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %rem_next_V, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:1  %not_Result_s = xor i1 %tmp_23, true

]]></Node>
<StgValue><ssdm name="not_Result_s"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv4:2  %sqrt_int_V = call i25 @_ssdm_op_BitSet.i25.i25.i32.i1(i25 %p_Val2_6, i32 0, i1 %not_Result_s)

]]></Node>
<StgValue><ssdm name="sqrt_int_V"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="50" op_0_bw="1" op_1_bw="50" op_2_bw="50">
<![CDATA[
_ifconv4:3  %p_0289_2_i = select i1 %tmp_23, i50 %p_Result_13, i50 %rem_next_V

]]></Node>
<StgValue><ssdm name="p_0289_2_i"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv4:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str279, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv4:5  %i_2 = add i6 %i2_0_i, -1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
_ifconv4:6  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
sqrt_slv<48, 1, 25>.exit:0  %p_Val2_7 = phi i25 [ %p_Result_4, %11 ], [ undef, %"sqrt_slv<48, 1, 25>.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
sqrt_slv<48, 1, 25>.exit:1  %bvh_d_index_6 = phi i5 [ %bit_1, %11 ], [ 0, %"sqrt_slv<48, 1, 25>.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="bvh_d_index_6"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="5">
<![CDATA[
sqrt_slv<48, 1, 25>.exit:2  %index_assign_21_cast = zext i5 %bvh_d_index_6 to i32

]]></Node>
<StgValue><ssdm name="index_assign_21_cast"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
sqrt_slv<48, 1, 25>.exit:3  %exitcond_i6 = icmp eq i5 %bvh_d_index_6, -7

]]></Node>
<StgValue><ssdm name="exitcond_i6"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
sqrt_slv<48, 1, 25>.exit:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
sqrt_slv<48, 1, 25>.exit:5  %bit_1 = add i5 %bvh_d_index_6, 1

]]></Node>
<StgValue><ssdm name="bit_1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sqrt_slv<48, 1, 25>.exit:6  br i1 %exitcond_i6, label %"set_outputs<25, 6, 1>.exit", label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:0  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %data_x_outp_V, i32 %index_assign_21_cast)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="1">
<![CDATA[
:1  %p_Repl2_5 = zext i1 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_5"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="32" op_3_bw="64">
<![CDATA[
:2  %p_Result_4 = call i25 @_ssdm_op_BitSet.i25.i25.i32.i64(i25 %p_Val2_7, i32 %index_assign_21_cast, i64 %p_Repl2_5)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %"sqrt_slv<48, 1, 25>.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="25">
<![CDATA[
set_outputs<25, 6, 1>.exit:0  ret i25 %p_Val2_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
