// Seed: 2847672042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = 1 - 1;
  assign id_7  = {id_11, (id_15) !== 1, 1} - (id_14);
  wire id_25;
  wire id_26;
  id_27(
      id_3, 1'b0, ~-1
  );
  wire id_28;
  assign id_6 = -1;
  wire id_29;
  wire id_30;
  always $display;
  wire id_31;
  wire id_32;
  wire id_33, id_34;
  assign id_31 = id_1;
  wire id_35, id_36, id_37;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4,
    id_24,
    input tri0 id_5,
    output tri0 id_6,
    input wand id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    input wor id_11,
    output wor id_12,
    output supply0 id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output supply0 id_17,
    input uwire id_18,
    input wire id_19,
    input tri id_20,
    input wor id_21,
    output tri1 id_22
);
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
endmodule
