

================================================================
== Vitis HLS Report for 'repack_Pipeline_repack_loop'
================================================================
* Date:           Sat Jan 10 15:28:44 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.582 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- repack_loop  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     403|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      81|    -|
|Register         |        -|    -|     144|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     144|     484|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_111_p2                     |         +|   0|  0|  11|          11|           1|
    |icmp_ln109_fu_105_p2              |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln118_1_fu_230_p2            |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln118_fu_190_p2              |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln119_1_fu_304_p2            |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln119_fu_264_p2              |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln120_1_fu_378_p2            |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln120_fu_338_p2              |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln121_1_fu_452_p2            |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln121_fu_412_p2              |      icmp|   0|  0|  15|          15|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |out_pack_i_1_fu_278_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_i_2_fu_352_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_i_3_fu_426_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_i_fu_204_p3              |    select|   0|  0|  16|           1|          16|
    |out_pack_q_1_fu_318_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_q_2_fu_392_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_q_3_fu_466_p3            |    select|   0|  0|  16|           1|          16|
    |out_pack_q_fu_244_p3              |    select|   0|  0|  16|           1|          16|
    |select_ln118_1_fu_236_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln118_fu_196_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln119_1_fu_310_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln119_fu_270_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln120_1_fu_384_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln120_fu_344_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln121_1_fu_458_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln121_fu_418_p3            |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 403|         161|         281|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5       |   9|          2|   11|         22|
    |ch0_out_blk_n              |   9|          2|    1|          2|
    |ch1_out_blk_n              |   9|          2|    1|          2|
    |ch2_out_blk_n              |   9|          2|    1|          2|
    |ch3_out_blk_n              |   9|          2|    1|          2|
    |i_fu_62                    |   9|          2|   11|         22|
    |stream_fft_to_write_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  81|         18|   29|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_62                           |  11|   0|   11|          0|
    |out_pack_i_1_reg_508              |  16|   0|   16|          0|
    |out_pack_i_2_reg_518              |  16|   0|   16|          0|
    |out_pack_i_3_reg_528              |  16|   0|   16|          0|
    |out_pack_i_reg_498                |  16|   0|   16|          0|
    |out_pack_q_1_reg_513              |  16|   0|   16|          0|
    |out_pack_q_2_reg_523              |  16|   0|   16|          0|
    |out_pack_q_3_reg_533              |  16|   0|   16|          0|
    |out_pack_q_reg_503                |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 144|   0|  144|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  repack_Pipeline_repack_loop|  return value|
|ch0_out_dout                        |   in|   32|     ap_fifo|                      ch0_out|       pointer|
|ch0_out_num_data_valid              |   in|   11|     ap_fifo|                      ch0_out|       pointer|
|ch0_out_fifo_cap                    |   in|   11|     ap_fifo|                      ch0_out|       pointer|
|ch0_out_empty_n                     |   in|    1|     ap_fifo|                      ch0_out|       pointer|
|ch0_out_read                        |  out|    1|     ap_fifo|                      ch0_out|       pointer|
|ch1_out_dout                        |   in|   32|     ap_fifo|                      ch1_out|       pointer|
|ch1_out_num_data_valid              |   in|   11|     ap_fifo|                      ch1_out|       pointer|
|ch1_out_fifo_cap                    |   in|   11|     ap_fifo|                      ch1_out|       pointer|
|ch1_out_empty_n                     |   in|    1|     ap_fifo|                      ch1_out|       pointer|
|ch1_out_read                        |  out|    1|     ap_fifo|                      ch1_out|       pointer|
|ch2_out_dout                        |   in|   32|     ap_fifo|                      ch2_out|       pointer|
|ch2_out_num_data_valid              |   in|   11|     ap_fifo|                      ch2_out|       pointer|
|ch2_out_fifo_cap                    |   in|   11|     ap_fifo|                      ch2_out|       pointer|
|ch2_out_empty_n                     |   in|    1|     ap_fifo|                      ch2_out|       pointer|
|ch2_out_read                        |  out|    1|     ap_fifo|                      ch2_out|       pointer|
|ch3_out_dout                        |   in|   32|     ap_fifo|                      ch3_out|       pointer|
|ch3_out_num_data_valid              |   in|   11|     ap_fifo|                      ch3_out|       pointer|
|ch3_out_fifo_cap                    |   in|   11|     ap_fifo|                      ch3_out|       pointer|
|ch3_out_empty_n                     |   in|    1|     ap_fifo|                      ch3_out|       pointer|
|ch3_out_read                        |  out|    1|     ap_fifo|                      ch3_out|       pointer|
|stream_fft_to_write_din             |  out|  128|     ap_fifo|          stream_fft_to_write|       pointer|
|stream_fft_to_write_num_data_valid  |   in|    5|     ap_fifo|          stream_fft_to_write|       pointer|
|stream_fft_to_write_fifo_cap        |   in|    5|     ap_fifo|          stream_fft_to_write|       pointer|
|stream_fft_to_write_full_n          |   in|    1|     ap_fifo|          stream_fft_to_write|       pointer|
|stream_fft_to_write_write           |  out|    1|     ap_fifo|          stream_fft_to_write|       pointer|
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.07>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_fft_to_write, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch0_out, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch1_out, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch2_out, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch3_out, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln109 = store i11 0, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 12 'store' 'store_ln109' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_5 = load i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 14 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%icmp_ln109 = icmp_eq  i11 %i_5, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 15 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.48ns)   --->   "%i_6 = add i11 %i_5, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 16 'add' 'i_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.body.split_ifconv, void %for.end.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 17 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln109 = store i11 %i_6, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 18 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 19 [1/1] (3.41ns)   --->   "%ch0_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch0_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:112]   --->   Operation 19 'read' 'ch0_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%val0_M_real = trunc i32 %ch0_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:112]   --->   Operation 20 'trunc' 'val0_M_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%val0_M_imag = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %ch0_out_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:112]   --->   Operation 21 'partselect' 'val0_M_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.41ns)   --->   "%ch1_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch1_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:113]   --->   Operation 22 'read' 'ch1_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%val1_M_real = trunc i32 %ch1_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:113]   --->   Operation 23 'trunc' 'val1_M_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%val1_M_imag = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %ch1_out_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:113]   --->   Operation 24 'partselect' 'val1_M_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.41ns)   --->   "%ch2_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch2_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:114]   --->   Operation 25 'read' 'ch2_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%val2_M_real = trunc i32 %ch2_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:114]   --->   Operation 26 'trunc' 'val2_M_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%val2_M_imag = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %ch2_out_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:114]   --->   Operation 27 'partselect' 'val2_M_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.41ns)   --->   "%ch3_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch3_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:115]   --->   Operation 28 'read' 'ch3_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%val3_M_real = trunc i32 %ch3_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:115]   --->   Operation 29 'trunc' 'val3_M_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%val3_M_imag = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %ch3_out_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:115]   --->   Operation 30 'partselect' 'val3_M_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch0_out_read, i32 15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %ch0_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 32 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.53ns)   --->   "%icmp_ln118 = icmp_eq  i15 %trunc_ln118, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 33 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i)   --->   "%select_ln118 = select i1 %icmp_ln118, i16 32769, i16 %val0_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 34 'select' 'select_ln118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_i = select i1 %tmp, i16 %select_ln118, i16 %val0_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 35 'select' 'out_pack_i' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch0_out_read, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 36 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ch0_out_read, i32 16, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 37 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.53ns)   --->   "%icmp_ln118_1 = icmp_eq  i15 %tmp_4, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 38 'icmp' 'icmp_ln118_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q)   --->   "%select_ln118_1 = select i1 %icmp_ln118_1, i16 32769, i16 %val0_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 39 'select' 'select_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_q = select i1 %tmp_2, i16 %select_ln118_1, i16 %val0_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 40 'select' 'out_pack_q' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch1_out_read, i32 15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 41 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %ch1_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 42 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.53ns)   --->   "%icmp_ln119 = icmp_eq  i15 %trunc_ln119, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 43 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_1)   --->   "%select_ln119 = select i1 %icmp_ln119, i16 32769, i16 %val1_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 44 'select' 'select_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_i_1 = select i1 %tmp_3, i16 %select_ln119, i16 %val1_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 45 'select' 'out_pack_i_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch1_out_read, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 46 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ch1_out_read, i32 16, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 47 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.53ns)   --->   "%icmp_ln119_1 = icmp_eq  i15 %tmp_6, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 48 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_1)   --->   "%select_ln119_1 = select i1 %icmp_ln119_1, i16 32769, i16 %val1_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 49 'select' 'select_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_q_1 = select i1 %tmp_5, i16 %select_ln119_1, i16 %val1_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 50 'select' 'out_pack_q_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch2_out_read, i32 15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 51 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %ch2_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 52 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.53ns)   --->   "%icmp_ln120 = icmp_eq  i15 %trunc_ln120, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 53 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_2)   --->   "%select_ln120 = select i1 %icmp_ln120, i16 32769, i16 %val2_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 54 'select' 'select_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_i_2 = select i1 %tmp_7, i16 %select_ln120, i16 %val2_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 55 'select' 'out_pack_i_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch2_out_read, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 56 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ch2_out_read, i32 16, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 57 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.53ns)   --->   "%icmp_ln120_1 = icmp_eq  i15 %tmp_8, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 58 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_2)   --->   "%select_ln120_1 = select i1 %icmp_ln120_1, i16 32769, i16 %val2_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 59 'select' 'select_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_q_2 = select i1 %tmp_9, i16 %select_ln120_1, i16 %val2_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 60 'select' 'out_pack_q_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_3)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch3_out_read, i32 15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %ch3_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 62 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.53ns)   --->   "%icmp_ln121 = icmp_eq  i15 %trunc_ln121, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 63 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_3)   --->   "%select_ln121 = select i1 %icmp_ln121, i16 32769, i16 %val3_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 64 'select' 'select_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_i_3 = select i1 %tmp_10, i16 %select_ln121, i16 %val3_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 65 'select' 'out_pack_i_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_3)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch3_out_read, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 66 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ch3_out_read, i32 16, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.53ns)   --->   "%icmp_ln121_1 = icmp_eq  i15 %tmp_1, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 68 'icmp' 'icmp_ln121_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_3)   --->   "%select_ln121_1 = select i1 %icmp_ln121_1, i16 32769, i16 %val3_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 69 'select' 'select_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_q_3 = select i1 %tmp_11, i16 %select_ln121_1, i16 %val3_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 70 'select' 'out_pack_q_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:110]   --->   Operation 71 'specpipeline' 'specpipeline_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 73 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %out_pack_q_3, i16 %out_pack_i_3, i16 %out_pack_q_2, i16 %out_pack_i_2, i16 %out_pack_q_1, i16 %out_pack_i_1, i16 %out_pack_q, i16 %out_pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:123]   --->   Operation 74 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.33ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_fft_to_write, i128 %p_0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:123]   --->   Operation 75 'write' 'write_ln123' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 76 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ch0_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_fft_to_write]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln109             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_5                     (load             ) [ 0000]
icmp_ln109              (icmp             ) [ 0110]
i_6                     (add              ) [ 0000]
br_ln109                (br               ) [ 0000]
store_ln109             (store            ) [ 0000]
ch0_out_read            (read             ) [ 0000]
val0_M_real             (trunc            ) [ 0000]
val0_M_imag             (partselect       ) [ 0000]
ch1_out_read            (read             ) [ 0000]
val1_M_real             (trunc            ) [ 0000]
val1_M_imag             (partselect       ) [ 0000]
ch2_out_read            (read             ) [ 0000]
val2_M_real             (trunc            ) [ 0000]
val2_M_imag             (partselect       ) [ 0000]
ch3_out_read            (read             ) [ 0000]
val3_M_real             (trunc            ) [ 0000]
val3_M_imag             (partselect       ) [ 0000]
tmp                     (bitselect        ) [ 0000]
trunc_ln118             (trunc            ) [ 0000]
icmp_ln118              (icmp             ) [ 0000]
select_ln118            (select           ) [ 0000]
out_pack_i              (select           ) [ 0101]
tmp_2                   (bitselect        ) [ 0000]
tmp_4                   (partselect       ) [ 0000]
icmp_ln118_1            (icmp             ) [ 0000]
select_ln118_1          (select           ) [ 0000]
out_pack_q              (select           ) [ 0101]
tmp_3                   (bitselect        ) [ 0000]
trunc_ln119             (trunc            ) [ 0000]
icmp_ln119              (icmp             ) [ 0000]
select_ln119            (select           ) [ 0000]
out_pack_i_1            (select           ) [ 0101]
tmp_5                   (bitselect        ) [ 0000]
tmp_6                   (partselect       ) [ 0000]
icmp_ln119_1            (icmp             ) [ 0000]
select_ln119_1          (select           ) [ 0000]
out_pack_q_1            (select           ) [ 0101]
tmp_7                   (bitselect        ) [ 0000]
trunc_ln120             (trunc            ) [ 0000]
icmp_ln120              (icmp             ) [ 0000]
select_ln120            (select           ) [ 0000]
out_pack_i_2            (select           ) [ 0101]
tmp_9                   (bitselect        ) [ 0000]
tmp_8                   (partselect       ) [ 0000]
icmp_ln120_1            (icmp             ) [ 0000]
select_ln120_1          (select           ) [ 0000]
out_pack_q_2            (select           ) [ 0101]
tmp_10                  (bitselect        ) [ 0000]
trunc_ln121             (trunc            ) [ 0000]
icmp_ln121              (icmp             ) [ 0000]
select_ln121            (select           ) [ 0000]
out_pack_i_3            (select           ) [ 0101]
tmp_11                  (bitselect        ) [ 0000]
tmp_1                   (partselect       ) [ 0000]
icmp_ln121_1            (icmp             ) [ 0000]
select_ln121_1          (select           ) [ 0000]
out_pack_q_3            (select           ) [ 0101]
specpipeline_ln110      (specpipeline     ) [ 0000]
speclooptripcount_ln109 (speclooptripcount) [ 0000]
specloopname_ln109      (specloopname     ) [ 0000]
p_0                     (bitconcatenate   ) [ 0000]
write_ln123             (write            ) [ 0000]
br_ln109                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ch0_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch0_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ch1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch3_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch3_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_fft_to_write">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_fft_to_write"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="ch0_out_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch0_out_read/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ch1_out_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch1_out_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ch2_out_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch2_out_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ch3_out_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch3_out_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln123_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="0" index="2" bw="128" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln109_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="11" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_5_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln109_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="0"/>
<pin id="107" dir="0" index="1" bw="11" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_6_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln109_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="val0_M_real_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="val0_M_real/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="val0_M_imag_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="0" index="3" bw="6" slack="0"/>
<pin id="131" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="val0_M_imag/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="val1_M_real_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="val1_M_real/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="val1_M_imag_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="val1_M_imag/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="val2_M_real_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="val2_M_real/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="val2_M_imag_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="6" slack="0"/>
<pin id="159" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="val2_M_imag/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="val3_M_real_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="val3_M_real/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="val3_M_imag_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="val3_M_imag/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln118_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln118_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="0" index="1" bw="15" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln118_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_pack_i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pack_i/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="15" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="0" index="3" bw="6" slack="0"/>
<pin id="225" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln118_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="0"/>
<pin id="232" dir="0" index="1" bw="15" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln118_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="16" slack="0"/>
<pin id="240" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="out_pack_q_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pack_q/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln119_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln119_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="15" slack="0"/>
<pin id="266" dir="0" index="1" bw="15" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln119_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="16" slack="0"/>
<pin id="274" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="out_pack_i_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="16" slack="0"/>
<pin id="282" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pack_i_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="0" index="3" bw="6" slack="0"/>
<pin id="299" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln119_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="0"/>
<pin id="306" dir="0" index="1" bw="15" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln119_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="16" slack="0"/>
<pin id="314" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="out_pack_q_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="16" slack="0"/>
<pin id="322" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pack_q_1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_7_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln120_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln120_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="15" slack="0"/>
<pin id="340" dir="0" index="1" bw="15" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln120_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="0" index="2" bw="16" slack="0"/>
<pin id="348" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="out_pack_i_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="0" index="2" bw="16" slack="0"/>
<pin id="356" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pack_i_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_9_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln120_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="15" slack="0"/>
<pin id="380" dir="0" index="1" bw="15" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="select_ln120_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="0" index="2" bw="16" slack="0"/>
<pin id="388" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_1/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="out_pack_q_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="0" index="2" bw="16" slack="0"/>
<pin id="396" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pack_q_2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_10_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln121_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln121_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="0"/>
<pin id="414" dir="0" index="1" bw="15" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln121_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="16" slack="0"/>
<pin id="422" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="out_pack_i_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="0" index="2" bw="16" slack="0"/>
<pin id="430" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pack_i_3/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_11_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="15" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="6" slack="0"/>
<pin id="447" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln121_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="0"/>
<pin id="454" dir="0" index="1" bw="15" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln121_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="0" index="2" bw="16" slack="0"/>
<pin id="462" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="out_pack_q_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="0" index="2" bw="16" slack="0"/>
<pin id="470" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pack_q_3/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_0_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="128" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="1"/>
<pin id="477" dir="0" index="2" bw="16" slack="1"/>
<pin id="478" dir="0" index="3" bw="16" slack="1"/>
<pin id="479" dir="0" index="4" bw="16" slack="1"/>
<pin id="480" dir="0" index="5" bw="16" slack="1"/>
<pin id="481" dir="0" index="6" bw="16" slack="1"/>
<pin id="482" dir="0" index="7" bw="16" slack="1"/>
<pin id="483" dir="0" index="8" bw="16" slack="1"/>
<pin id="484" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="487" class="1005" name="i_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="0"/>
<pin id="489" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="494" class="1005" name="icmp_ln109_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="498" class="1005" name="out_pack_i_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="1"/>
<pin id="500" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_pack_i "/>
</bind>
</comp>

<comp id="503" class="1005" name="out_pack_q_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_pack_q "/>
</bind>
</comp>

<comp id="508" class="1005" name="out_pack_i_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="1"/>
<pin id="510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_pack_i_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="out_pack_q_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="1"/>
<pin id="515" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_pack_q_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="out_pack_i_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="1"/>
<pin id="520" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_pack_i_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="out_pack_q_2_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="1"/>
<pin id="525" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_pack_q_2 "/>
</bind>
</comp>

<comp id="528" class="1005" name="out_pack_i_3_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="1"/>
<pin id="530" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_pack_i_3 "/>
</bind>
</comp>

<comp id="533" class="1005" name="out_pack_q_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="1"/>
<pin id="535" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_pack_q_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="66" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="139"><net_src comp="72" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="72" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="78" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="78" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="84" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="84" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="66" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="66" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="122" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="178" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="196" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="122" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="66" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="66" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="220" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="126" pin="4"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="212" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="236" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="126" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="72" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="72" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="136" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="252" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="270" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="136" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="72" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="72" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="308"><net_src comp="294" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="140" pin="4"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="286" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="310" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="140" pin="4"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="78" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="78" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="150" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="326" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="344" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="150" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="78" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="78" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="32" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="382"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="154" pin="4"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="360" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="384" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="154" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="84" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="84" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="40" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="164" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="400" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="418" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="164" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="36" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="84" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="34" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="448"><net_src comp="44" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="84" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="456"><net_src comp="442" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="168" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="434" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="458" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="168" pin="4"/><net_sink comp="466" pin=2"/></net>

<net id="485"><net_src comp="58" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="486"><net_src comp="474" pin="9"/><net_sink comp="90" pin=2"/></net>

<net id="490"><net_src comp="62" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="497"><net_src comp="105" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="204" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="474" pin=8"/></net>

<net id="506"><net_src comp="244" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="474" pin=7"/></net>

<net id="511"><net_src comp="278" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="474" pin=6"/></net>

<net id="516"><net_src comp="318" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="474" pin=5"/></net>

<net id="521"><net_src comp="352" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="474" pin=4"/></net>

<net id="526"><net_src comp="392" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="474" pin=3"/></net>

<net id="531"><net_src comp="426" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="536"><net_src comp="466" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="474" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ch0_out | {}
	Port: ch1_out | {}
	Port: ch2_out | {}
	Port: ch3_out | {}
	Port: stream_fft_to_write | {3 }
 - Input state : 
	Port: repack_Pipeline_repack_loop : ch0_out | {2 }
	Port: repack_Pipeline_repack_loop : ch1_out | {2 }
	Port: repack_Pipeline_repack_loop : ch2_out | {2 }
	Port: repack_Pipeline_repack_loop : ch3_out | {2 }
	Port: repack_Pipeline_repack_loop : stream_fft_to_write | {}
  - Chain level:
	State 1
		store_ln109 : 1
		i_5 : 1
		icmp_ln109 : 2
		i_6 : 2
		br_ln109 : 3
		store_ln109 : 3
	State 2
		icmp_ln118 : 1
		select_ln118 : 2
		out_pack_i : 3
		icmp_ln118_1 : 1
		select_ln118_1 : 2
		out_pack_q : 3
		icmp_ln119 : 1
		select_ln119 : 2
		out_pack_i_1 : 3
		icmp_ln119_1 : 1
		select_ln119_1 : 2
		out_pack_q_1 : 3
		icmp_ln120 : 1
		select_ln120 : 2
		out_pack_i_2 : 3
		icmp_ln120_1 : 1
		select_ln120_1 : 2
		out_pack_q_2 : 3
		icmp_ln121 : 1
		select_ln121 : 2
		out_pack_i_3 : 3
		icmp_ln121_1 : 1
		select_ln121_1 : 2
		out_pack_q_3 : 3
	State 3
		write_ln123 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |   select_ln118_fu_196   |    0    |    16   |
|          |    out_pack_i_fu_204    |    0    |    16   |
|          |  select_ln118_1_fu_236  |    0    |    16   |
|          |    out_pack_q_fu_244    |    0    |    16   |
|          |   select_ln119_fu_270   |    0    |    16   |
|          |   out_pack_i_1_fu_278   |    0    |    16   |
|          |  select_ln119_1_fu_310  |    0    |    16   |
|  select  |   out_pack_q_1_fu_318   |    0    |    16   |
|          |   select_ln120_fu_344   |    0    |    16   |
|          |   out_pack_i_2_fu_352   |    0    |    16   |
|          |  select_ln120_1_fu_384  |    0    |    16   |
|          |   out_pack_q_2_fu_392   |    0    |    16   |
|          |   select_ln121_fu_418   |    0    |    16   |
|          |   out_pack_i_3_fu_426   |    0    |    16   |
|          |  select_ln121_1_fu_458  |    0    |    16   |
|          |   out_pack_q_3_fu_466   |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln109_fu_105    |    0    |    11   |
|          |    icmp_ln118_fu_190    |    0    |    15   |
|          |   icmp_ln118_1_fu_230   |    0    |    15   |
|          |    icmp_ln119_fu_264    |    0    |    15   |
|   icmp   |   icmp_ln119_1_fu_304   |    0    |    15   |
|          |    icmp_ln120_fu_338    |    0    |    15   |
|          |   icmp_ln120_1_fu_378   |    0    |    15   |
|          |    icmp_ln121_fu_412    |    0    |    15   |
|          |   icmp_ln121_1_fu_452   |    0    |    15   |
|----------|-------------------------|---------|---------|
|    add   |        i_6_fu_111       |    0    |    11   |
|----------|-------------------------|---------|---------|
|          | ch0_out_read_read_fu_66 |    0    |    0    |
|   read   | ch1_out_read_read_fu_72 |    0    |    0    |
|          | ch2_out_read_read_fu_78 |    0    |    0    |
|          | ch3_out_read_read_fu_84 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln123_write_fu_90 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    val0_M_real_fu_122   |    0    |    0    |
|          |    val1_M_real_fu_136   |    0    |    0    |
|          |    val2_M_real_fu_150   |    0    |    0    |
|   trunc  |    val3_M_real_fu_164   |    0    |    0    |
|          |    trunc_ln118_fu_186   |    0    |    0    |
|          |    trunc_ln119_fu_260   |    0    |    0    |
|          |    trunc_ln120_fu_334   |    0    |    0    |
|          |    trunc_ln121_fu_408   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    val0_M_imag_fu_126   |    0    |    0    |
|          |    val1_M_imag_fu_140   |    0    |    0    |
|          |    val2_M_imag_fu_154   |    0    |    0    |
|partselect|    val3_M_imag_fu_168   |    0    |    0    |
|          |       tmp_4_fu_220      |    0    |    0    |
|          |       tmp_6_fu_294      |    0    |    0    |
|          |       tmp_8_fu_368      |    0    |    0    |
|          |       tmp_1_fu_442      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_178       |    0    |    0    |
|          |       tmp_2_fu_212      |    0    |    0    |
|          |       tmp_3_fu_252      |    0    |    0    |
| bitselect|       tmp_5_fu_286      |    0    |    0    |
|          |       tmp_7_fu_326      |    0    |    0    |
|          |       tmp_9_fu_360      |    0    |    0    |
|          |      tmp_10_fu_400      |    0    |    0    |
|          |      tmp_11_fu_434      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        p_0_fu_474       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   398   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_487     |   11   |
| icmp_ln109_reg_494 |    1   |
|out_pack_i_1_reg_508|   16   |
|out_pack_i_2_reg_518|   16   |
|out_pack_i_3_reg_528|   16   |
| out_pack_i_reg_498 |   16   |
|out_pack_q_1_reg_513|   16   |
|out_pack_q_2_reg_523|   16   |
|out_pack_q_3_reg_533|   16   |
| out_pack_q_reg_503 |   16   |
+--------------------+--------+
|        Total       |   140  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   398  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   140  |    -   |
+-----------+--------+--------+
|   Total   |   140  |   398  |
+-----------+--------+--------+
