//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

.extern .shared .align 4 .b8 shared[];

.entry _Z14timedReductionPKfPfPl(
	.param .u64 _Z14timedReductionPKfPfPl_param_0,
	.param .u64 _Z14timedReductionPKfPfPl_param_1,
	.param .u64 _Z14timedReductionPKfPfPl_param_2
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd2, [_Z14timedReductionPKfPfPl_param_0];
	ld.param.u64 	%rd3, [_Z14timedReductionPKfPfPl_param_1];
	ld.param.u64 	%rd4, [_Z14timedReductionPKfPfPl_param_2];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	setp.ne.s32	%p2, %r2, 0;
	@%p2 bra 	BB0_2;

	// inline asm
	mov.u32 	%r7, %clock;
	// inline asm
	cvt.s64.s32	%rd5, %r7;
	mul.wide.s32 	%rd6, %r1, 8;
	add.s64 	%rd7, %rd1, %rd6;
	st.global.u64 	[%rd7], %rd5;

BB0_2:
	cvta.to.global.u64 	%rd8, %rd2;
	mul.wide.s32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f2, [%rd10];
	shl.b32 	%r8, %r2, 2;
	mov.u32 	%r9, shared;
	add.s32 	%r3, %r9, %r8;
	st.shared.f32 	[%r3], %f2;
	mov.u32 	%r22, %ntid.x;
	add.s32 	%r10, %r22, %r2;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd8, %rd11;
	ld.global.f32 	%f3, [%rd12];
	shl.b32 	%r11, %r10, 2;
	add.s32 	%r12, %r9, %r11;
	st.shared.f32 	[%r12], %f3;
	setp.lt.s32	%p3, %r22, 1;
	@%p3 bra 	BB0_7;

BB0_3:
	mov.u32 	%r5, %r22;
	bar.sync 	0;
	setp.ge.s32	%p4, %r2, %r5;
	@%p4 bra 	BB0_6;

	ld.shared.f32 	%f4, [%r3];
	add.s32 	%r13, %r5, %r2;
	shl.b32 	%r14, %r13, 2;
	add.s32 	%r16, %r9, %r14;
	ld.shared.f32 	%f1, [%r16];
	setp.geu.f32	%p5, %f1, %f4;
	@%p5 bra 	BB0_6;

	st.shared.f32 	[%r3], %f1;

BB0_6:
	shr.u32 	%r17, %r5, 31;
	add.s32 	%r18, %r5, %r17;
	shr.s32 	%r22, %r18, 1;
	setp.gt.s32	%p6, %r5, 1;
	@%p6 bra 	BB0_3;

BB0_7:
	@%p2 bra 	BB0_9;

	ld.shared.f32 	%f5, [shared];
	cvta.to.global.u64 	%rd13, %rd3;
	mul.wide.s32 	%rd14, %r1, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.f32 	[%rd15], %f5;

BB0_9:
	setp.eq.s32	%p1, %r2, 0;
	bar.sync 	0;
	@!%p1 bra 	BB0_11;
	bra.uni 	BB0_10;

BB0_10:
	// inline asm
	mov.u32 	%r19, %clock;
	// inline asm
	cvt.s64.s32	%rd16, %r19;
	mov.u32 	%r20, %nctaid.x;
	add.s32 	%r21, %r20, %r1;
	mul.wide.u32 	%rd17, %r21, 8;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.u64 	[%rd18], %rd16;

BB0_11:
	ret;
}


