
---------- Begin Simulation Statistics ----------
final_tick                                  802069000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70733                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867404                       # Number of bytes of host memory used
host_op_rate                                    90189                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.14                       # Real time elapsed on the host
host_tick_rate                               56732270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1275067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000802                       # Number of seconds simulated
sim_ticks                                   802069000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.696914                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   98372                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               100691                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5571                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            165990                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                461                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1080                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              619                       # Number of indirect misses.
system.cpu.branchPred.lookups                  219082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17275                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          186                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    306900                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   281875                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4925                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     199789                       # Number of branches committed
system.cpu.commit.bw_lim_events                 52224                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           64677                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1002214                       # Number of instructions committed
system.cpu.commit.committedOps                1277279                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1413768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.903457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.876583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       987072     69.82%     69.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       154917     10.96%     80.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        84338      5.97%     86.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64865      4.59%     91.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        32631      2.31%     93.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        18179      1.29%     94.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        16914      1.20%     96.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2628      0.19%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        52224      3.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1413768                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15547                       # Number of function calls committed.
system.cpu.commit.int_insts                   1131445                       # Number of committed integer instructions.
system.cpu.commit.loads                        187072                       # Number of loads committed
system.cpu.commit.membars                         384                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          861      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756222     59.21%     59.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7535      0.59%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2196      0.17%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          10982      0.86%     60.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         10950      0.86%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        15330      1.20%     62.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           2212      0.17%     63.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         16014      1.25%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1597      0.13%     64.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2100      0.16%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2000      0.16%     64.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3853      0.30%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          187072     14.65%     79.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         258328     20.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1277279                       # Class of committed instruction
system.cpu.commit.refs                         445400                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     96081                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1275067                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.604137                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.604137                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 82108                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   652                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                98023                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1358377                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1084738                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    247292                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5006                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2463                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5683                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      219082                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    152353                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        280757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4472                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1084912                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   11304                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.136573                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1138279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             116108                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.676320                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1424827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.963096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.316195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1167753     81.96%     81.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23013      1.62%     83.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    24166      1.70%     85.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28398      1.99%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    27426      1.92%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    25283      1.77%     90.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18813      1.32%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    13091      0.92%     93.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    96884      6.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1424827                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       198851                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      2697032                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      3011653                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        19765                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      19340755                       # number of prefetches that crossed the page
system.cpu.idleCycles                          179313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6056                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   208283                       # Number of branches executed
system.cpu.iew.exec_nop                          2840                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.822424                       # Inst execution rate
system.cpu.iew.exec_refs                       456678                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     261093                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10921                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                198580                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                444                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1048                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               263479                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1342112                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                195585                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6963                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1319284                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    165                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11420                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5006                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11629                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           134                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              381                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        11508                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5145                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             52                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4257                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1799                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1076275                       # num instructions consuming a value
system.cpu.iew.wb_count                       1315831                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571906                       # average fanout of values written-back
system.cpu.iew.wb_producers                    615528                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.820272                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1317272                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1549144                       # number of integer regfile reads
system.cpu.int_regfile_writes                  790207                       # number of integer regfile writes
system.cpu.ipc                               0.623388                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.623388                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               912      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                789921     59.56%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 8150      0.61%     60.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     60.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2197      0.17%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   4      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               10983      0.83%     61.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              10950      0.83%     62.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           15330      1.16%     63.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                2212      0.17%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              16029      1.21%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1803      0.14%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2375      0.18%     64.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2136      0.16%     65.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3984      0.30%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               197291     14.88%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              261941     19.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1326247                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       30815                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.023235                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     671      2.18%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      9      0.03%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc              2190      7.11%      9.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     54      0.18%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     55      0.18%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      9.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1508      4.89%     14.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 26328     85.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1257571                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3911710                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1218831                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1304303                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1338828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1326247                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 444                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           64188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               224                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             39                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        33334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1424827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.930813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.712826                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              957793     67.22%     67.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              156022     10.95%     78.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               82607      5.80%     83.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               88024      6.18%     90.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               51154      3.59%     93.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               36072      2.53%     96.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               26455      1.86%     98.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               16367      1.15%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10333      0.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1424827                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.826765                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  98579                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             196650                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        97000                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             99209                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2664                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19889                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               198580                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              263479                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1098232                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  45403                       # number of misc regfile writes
system.cpu.numCycles                          1604140                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   23161                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1164220                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    619                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1088736                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2273399                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1351794                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1243625                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    248881                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  11437                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5006                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 16636                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    79387                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1585117                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          42407                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3209                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     28568                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            446                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           120966                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2703006                       # The number of ROB reads
system.cpu.rob.rob_writes                     2695009                       # The number of ROB writes
system.cpu.timesIdled                           23900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   119887                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   92023                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       238879                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1393                       # Transaction distribution
system.membus.trans_dist::ReadExReq               457                       # Transaction distribution
system.membus.trans_dist::ReadExResp              457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1393                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       118400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  118400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1863                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2339000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9811500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            119193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       118450                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             458                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118517                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          678                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          173                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       355482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                358703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15165760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        97216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15262976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           119826                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000142                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011910                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 119809     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             119826                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          262835393                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             32.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1818444                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         177772500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            22.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                34100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        83361                       # number of demand (read+write) hits
system.l2.demand_hits::total                   117803                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               34100                       # number of overall hits
system.l2.overall_hits::.cpu.data                 342                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        83361                       # number of overall hits
system.l2.overall_hits::total                  117803                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1056                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                794                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1850                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1056                       # number of overall misses
system.l2.overall_misses::.cpu.data               794                       # number of overall misses
system.l2.overall_misses::total                  1850                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     65007000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        148223500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83216500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     65007000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       148223500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            35156                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        83361                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               119653                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           35156                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        83361                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              119653                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.030038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.698944                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.015461                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.030038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.698944                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.015461                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78803.503788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81872.795970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80120.810811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78803.503788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81872.795970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80120.810811                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1850                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1850                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72656500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     57067000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    129723500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72656500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     57067000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    129723500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.030038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.698944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.015461                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.030038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.698944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.015461                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68803.503788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71872.795970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70120.810811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68803.503788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71872.795970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70120.810811                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          383                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              383                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       118433                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           118433                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       118433                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       118433                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     37422500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37422500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81887.308534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81887.308534                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     32852500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32852500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71887.308534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71887.308534                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          34100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        83361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             117461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1056                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1056                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        35156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        83361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.030038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78803.503788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78803.503788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1056                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1056                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72656500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72656500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.030038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68803.503788                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68803.503788                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     27584500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27584500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.497050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.497050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81853.115727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81853.115727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24214500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24214500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.497050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.497050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71853.115727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71853.115727                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               160                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.075145                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.075145                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       247500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       247500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.075145                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.075145                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19038.461538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19038.461538                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1648.564897                       # Cycle average of tags in use
system.l2.tags.total_refs                      238849                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2014                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    118.594340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.758780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1004.821987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       640.984130                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.019561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.050310                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.056580                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1912910                       # Number of tag accesses
system.l2.tags.data_accesses                  1912910                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          67584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          50816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             118400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1850                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          84262077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          63356145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             147618222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     84262077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         84262077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         84262077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         63356145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            147618222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     18849500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53537000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10188.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28938.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1363                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.121150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.404430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.657470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          180     36.96%     36.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          135     27.72%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80     16.43%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      4.52%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      4.31%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.67%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.82%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.82%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      5.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          487                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 118400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  118400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       147.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    147.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     798801000                       # Total gap between requests
system.mem_ctrls.avgGap                     431784.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        50816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 84262077.202834174037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 63356145.169555239379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29196750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24340250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27648.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30655.23                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2020620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1073985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6468840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        251849370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         95977920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          420698655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.516787                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    247097000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     26591500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    528380500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1456560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               774180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6740160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        138628560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        191316480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          402223860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.482865                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    496077750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     26605250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    279386000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        97898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            97898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        97898                       # number of overall hits
system.cpu.icache.overall_hits::total           97898                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        54455                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          54455                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        54455                       # number of overall misses
system.cpu.icache.overall_misses::total         54455                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    704002492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    704002492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    704002492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    704002492                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       152353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       152353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       152353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       152353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.357427                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.357427                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.357427                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.357427                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 12928.151538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12928.151538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 12928.151538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12928.151538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2669                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               280                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.532143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             60819                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       118451                       # number of writebacks
system.cpu.icache.writebacks::total            118451                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        19299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        19299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19299                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        35156                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        35156                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        35156                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        83361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       118517                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    520034993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    520034993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    520034993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   1024028967                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1544063960                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.230754                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.230754                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.230754                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.777911                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14792.211657                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14792.211657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14792.211657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12284.269227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13028.206586                       # average overall mshr miss latency
system.cpu.icache.replacements                 118451                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        97898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           97898                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        54455                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         54455                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    704002492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    704002492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       152353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       152353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.357427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.357427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 12928.151538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12928.151538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        19299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        35156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        35156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    520034993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    520034993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.230754                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.230754                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14792.211657                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14792.211657                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        83361                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        83361                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   1024028967                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   1024028967                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12284.269227                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12284.269227                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.782216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              216413                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            118515                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.826039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    18.270457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    45.511758                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.285476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.711121                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            423221                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           423221                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       450138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           450138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       450415                       # number of overall hits
system.cpu.dcache.overall_hits::total          450415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4646                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4646                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4660                       # number of overall misses
system.cpu.dcache.overall_misses::total          4660                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    207442881                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    207442881                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    207442881                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    207442881                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       454784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       454784                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       455075                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       455075                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010216                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010216                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010240                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010240                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44649.780672                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44649.780672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44515.639700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44515.639700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6184                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.171429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          383                       # number of writebacks
system.cpu.dcache.writebacks::total               383                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3341                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3341                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1309                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1309                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72478495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72478495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72808495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72808495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002876                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002876                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55539.076628                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55539.076628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55621.462949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55621.462949                       # average overall mshr miss latency
system.cpu.dcache.replacements                    603                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       195284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          195284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     79847500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     79847500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       196722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       196722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55526.773296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55526.773296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47397.626113                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47397.626113                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       254854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         254854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    127372883                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    127372883                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       258055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39791.591065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39791.591065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2577                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2577                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          624                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          624                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     40316997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40316997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64610.572115                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64610.572115                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          277                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           277                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048110                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.048110                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013746                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013746                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        82500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        82500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          404                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          404                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          384                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          384                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           574.510303                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              452512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            345.692895                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   574.510303                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.561045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.561045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          680                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            913035                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           913035                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    802069000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    802069000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
