

// --------------------------------------------------
//	RISC-V Configuration
// --------------------------------------------------
`define	DEBUG
`define	DMEM_INIT
`define	IMEM_INIT

//`define	DMEM_INIT_FILE		"/home/sonseokjin/zaram_training/RV32I/core/common/riscv_dmem.mif"
//`define	IMEM_INIT_FILE		"/home/sonseokjin/zaram_training/RV32I/core/singlecycle/riscvtest.txt"
