// Seed: 392283914
module module_0 (
    id_1,
    id_2
);
  inout tri1 id_2;
  input wire id_1;
  assign module_1.id_10 = 0;
  id_3(
      id_3
  );
  assign id_2 = 1 - id_2;
  wire id_4;
  assign id_3 = -1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output supply1 id_2,
    output wor id_3,
    input wor id_4,
    input wire id_5,
    input wor id_6,
    input tri0 id_7,
    output wor id_8,
    output wand id_9,
    output logic id_10,
    input wand id_11,
    input uwire id_12,
    input supply0 id_13,
    output tri1 id_14,
    output wor id_15,
    input tri id_16,
    input wor id_17,
    input wor id_18,
    output tri1 id_19,
    output tri1 id_20
);
  logic id_22;
  assign id_20 = -1 - id_4;
  task id_23(logic id_24, output [1 'b0 : 1] id_25);
    begin : LABEL_0
      if (1) begin : LABEL_1
        id_10 <= 1;
      end
    end
  endtask
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_22,
      id_22
  );
  assign {id_16, id_16, id_6, id_23, id_18} = id_22;
  wire id_26 = id_12;
  assign id_8 = 1;
endmodule
