

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
7 gated/generated clock tree(s) driving 2073 clock pin(s) of sequential element(s)
0 instances converted, 2073 sequential instances remain driven by gated/generated clocks

========================================================================================================= Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance           Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       oschIns                        OSCH                   2051       ControlUnit\.RAM_0[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       aluIns.arithres_RNO_0[16]      ORCALUT4               1          aluIns.arithres[16]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       aluIns.regALU\.un2_mux_i_0     ORCALUT4               16         aluIns.arithres[0]        No clocks found on inputs                                                                                                     
@K:CKID0004       un1_start_15_0_a2_0_a2         ORCALUT4               2          PC_2_.res_lat             No clocks found on inputs                                                                                                     
@K:CKID0005       sel_pad_RNI3QS41_1[0]          ORCALUT4               1          PC_3_.res_lat             No clocks found on inputs                                                                                                     
@K:CKID0006       un1_start_54_0_a2_0_a2         ORCALUT4               1          PC_4_.res_lat             No clocks found on inputs                                                                                                     
@K:CKID0007       un1_start_20_0_a2_0_a2         ORCALUT4               1          PC_1_.res_lat             No clocks found on inputs                                                                                                     
===========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

