# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 0.000512 512 70 210 37824 0.88 4.98074 26.5726 32.4876 32.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 330 3.2e-05 2048 75 880 243712 178.455 56.0531 1124.69 1691.54 3050.97 3051.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.000256 1024 50 450 75968 3.42896 30.9942 131.485 165.953 166.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1990 0.001024 1024 120 130 18944 0.694848 2.25206 26.5342 29.5405 29.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 0.001024 4096 230 1030 14208 2.71955 52.8252 105.825 161.413 161.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 0.000128 4096 150 1800 142912 28.4374 963.685 846.107 1838.27 1838.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1880 6.4e-05 4096 290 3930 290176 46.2766 55.5879 4838.9 1692.58 6633.42 6633.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 700 3.2e-05 2048 190 1890 411648 139.318 56.1994 1899.1 1691.56 3786.38 3786.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1710 0.000512 512 370 720 34560 1.26534 0.93904 14.4069 51.4464 68.1584 68.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000256 1024 160 2680 39936 8.39229 3.40522 124.897 105.614 242.485 242.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 0.000512 512 70 210 37800 0.88064 5.7815 26.3071 33.0225 33.0839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 330 3.2e-05 2048 75 880 241920 178.87 56.1132 1118.4 1674.57 3028.15 3028.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.000256 1024 50 450 75960 3.42528 35.2861 130.972 169.729 169.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1990 0.001024 1024 120 130 18936 0.693152 2.61968 26.2779 29.6349 29.7048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 0.001024 4096 230 1030 14184 2.71728 60.7428 104.724 168.229 168.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.000128 4096 150 1800 142848 28.4058 1088.36 837.666 1954.48 1954.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1880 6.4e-05 4096 290 3930 290160 46.4138 55.7091 5572.63 1675.45 7350.29 7350.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 700 3.2e-05 2048 190 1890 410112 139.743 56.1516 2185.85 1676.83 4058.78 4058.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 0.000512 512 370 720 34272 1.2663 0.9424 16.617 51.1877 70.1158 70.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000256 1024 160 2680 39168 8.37549 3.38506 147.683 103.749 263.355 263.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 0.000512 512 70 210 37760 0.88064 6.09894 26.5446 33.577 33.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 330 3.2e-05 2048 75 880 243200 178.516 56.1727 1190.97 1692.07 3117.92 3118.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.000256 1024 50 450 75920 3.42314 37.1068 133.325 173.898 173.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1990 0.001024 1024 120 130 18880 0.691936 2.73757 26.4745 29.9451 30.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 0.001024 4096 230 1030 14160 2.7136 63.7174 105.674 172.151 172.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.000128 4096 150 1800 142880 28.4228 1138.08 846.205 2012.75 2012.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1880 6.4e-05 4096 290 3930 290080 46.2899 55.6667 5814.5 1692.03 7608.57 7608.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 700 3.2e-05 2048 190 1890 409600 139.714 56.0967 2280.69 1691.91 4168.62 4168.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 0.000512 512 370 720 34240 1.26541 0.935936 17.4095 51.3289 71.0385 71.1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000256 1024 160 2680 38400 8.36288 3.37261 151.492 104.27 267.656 267.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 0.000512 512 70 210 37728 0.877088 5.632 26.2984 32.8582 32.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 330 3.2e-05 2048 75 880 242688 177.63 55.9995 1005.11 1674.03 2912.96 2913.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.000256 1024 50 450 75936 3.42832 34.6112 132.984 171.068 171.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1990 0.001024 1024 120 130 18912 0.696032 2.5552 26.3036 29.5972 29.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 0.001024 4096 230 1030 14112 2.71974 59.3792 104.552 166.692 166.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.000128 4096 150 1800 142848 28.4293 1060.45 838.523 1927.45 1927.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1880 6.4e-05 4096 290 3930 290112 46.1943 55.5829 5416.09 1677.43 7195.37 7195.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 700 3.2e-05 2048 190 1890 408576 139.359 55.9763 2122.72 1676.64 3994.88 3995.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 0.000512 512 370 720 34176 1.26938 0.935264 16.0627 51.1583 69.5243 69.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000256 1024 160 2680 38400 8.34464 3.36058 140.585 103.354 255.799 255.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 0.000512 512 70 210 37700 0.876544 5.71779 26.2665 32.9132 32.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 330 3.2e-05 2048 75 880 243200 178.135 56.189 989.722 1674.08 2898.32 2898.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.000256 1024 50 450 75900 3.42426 35.0478 132.921 171.437 171.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1990 0.001024 1024 120 130 18900 0.696416 2.62416 28.1052 31.4703 31.5414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 0.001024 4096 230 1030 14100 2.71974 59.9289 116.506 179.201 179.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.000128 4096 150 1800 142800 28.418 1072.23 837.781 1938.47 1938.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1880 6.4e-05 4096 290 3930 290200 46.5218 55.7343 5486.29 1677.21 7265.83 7265.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 700 3.2e-05 2048 190 1890 409600 139.65 56.0889 2151.19 1674.19 4021.32 4021.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 0.000512 512 370 720 34400 1.2689 0.94096 16.2292 51.1549 69.693 69.7928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000256 1024 160 2680 38400 8.38432 3.37306 143.064 103.299 258.284 258.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 0.000512 512 70 210 37744 0.876992 5.8409 26.2941 33.0663 33.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 330 3.2e-05 2048 75 880 240128 178.642 56.0134 1061.3 1672.35 2968.5 2968.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.000256 1024 50 450 75824 3.42128 36.182 132.827 172.474 172.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1990 0.001024 1024 120 130 18816 0.69296 2.68698 26.1652 29.5893 29.6565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 0.001024 4096 230 1030 14112 2.71987 61.8353 104.537 169.136 169.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.000128 4096 150 1800 142800 28.4058 1096.74 837.484 1962.68 1962.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1880 6.4e-05 4096 290 3930 290080 46.2595 55.6503 5591.06 1674.96 7368.01 7368.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 700 3.2e-05 2048 190 1890 408576 139.48 55.9757 2196.37 1672.47 4064.51 4064.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 0.000512 512 370 720 34048 1.25677 0.929792 16.9227 49.9203 69.1297 69.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000256 1024 160 2680 39424 8.32986 3.38022 150.281 103.614 265.762 265.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 0.000512 512 70 210 37680 0.876544 5.92061 26.2853 33.1368 33.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 330 3.2e-05 2048 75 880 238080 178.618 55.9789 663.492 1669.92 2568.2 2568.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.000256 1024 50 450 75840 3.42426 36.2484 132.629 172.346 172.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1990 0.001024 1024 120 130 18840 0.692416 2.70592 26.2361 29.678 29.7395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 0.001024 4096 230 1030 14160 2.73408 62.1704 104.939 169.886 169.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.000128 4096 150 1800 142800 28.4143 1104.92 838.371 1971.75 1971.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1880 6.4e-05 4096 290 3930 289920 46.4216 55.7014 5636.94 1678.7 7417.84 7417.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 700 3.2e-05 2048 190 1890 407040 139.71 56.062 2202.9 1670.04 4068.92 4069.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 0.000512 512 370 720 34080 1.27347 0.941568 16.9047 51.2403 70.4617 70.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000256 1024 160 2680 38400 8.38474 3.37306 147.167 103.386 262.474 262.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 0.000512 512 70 210 37760 0.882688 5.78381 26.3407 33.0597 33.1203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 330 3.2e-05 2048 75 880 241664 177.363 55.8748 652.172 1671.32 2556.93 2557.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.000256 1024 50 450 75904 3.42826 35.0997 131.696 170.267 170.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1990 0.001024 1024 120 130 18816 0.695584 2.62144 26.215 29.5745 29.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 0.001024 4096 230 1030 14080 2.71766 59.7825 104.538 167.081 167.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 0.000128 4096 150 1800 142848 28.4447 1069.93 838.576 1937 1937.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1880 6.4e-05 4096 290 3930 290048 46.2534 55.5934 5452.72 1676.86 7231.51 7231.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 700 3.2e-05 2048 190 1890 409600 138.926 55.958 2144.28 1671.22 4010.59 4010.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 0.000512 512 370 720 34304 1.2697 0.940352 16.5007 51.2608 70.0718 70.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000256 1024 160 2680 38912 8.47549 3.41069 144.3 104.765 261.114 261.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 0.000512 512 70 210 37632 0.880384 5.70666 26.2816 32.92 32.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 330 3.2e-05 2048 75 880 239616 176.957 55.7986 650.559 1664.78 2548.3 2548.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.000256 1024 50 450 75840 3.43347 35.3992 131.248 170.124 170.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1990 0.001024 1024 120 130 18816 0.6976 2.60525 26.282 29.6264 29.6878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 0.001024 4096 230 1030 14016 2.71798 60.0556 104.48 167.295 167.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 0.000128 4096 150 1800 142656 28.434 1077.44 837.378 1943.3 1943.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1880 6.4e-05 4096 290 3930 289920 46.2576 55.5921 5497.05 1675.49 7274.47 7274.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 700 3.2e-05 2048 190 1890 405504 139.135 55.6607 2136.98 1664.87 3996.84 3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 0.000512 512 370 720 33792 1.25766 0.927744 16.4524 49.8958 68.6356 68.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000256 1024 160 2680 36864 8.48438 3.37101 138.33 103.413 253.757 253.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 0.000512 512 70 210 37600 0.874208 6.1256 26.263 33.3168 33.3757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 330 3.2e-05 2048 75 880 236800 178.144 55.8256 689.388 1665.5 2589.06 2589.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.000256 1024 50 450 75800 3.41958 37.8412 132.211 173.518 173.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1990 0.001024 1024 120 130 18800 0.69488 2.76947 26.2698 29.7777 29.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 0.001024 4096 230 1030 14000 2.7177 64.2237 104.433 171.418 171.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 0.000128 4096 150 1800 142600 28.4119 1142.01 837.136 2007.6 2007.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1880 6.4e-05 4096 290 3930 289600 46.4071 55.7036 5846.9 1674.53 7623.62 7623.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 700 3.2e-05 2048 190 1890 403200 139.936 55.8955 2266.16 1665.63 4127.82 4127.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 0.000512 512 370 720 33600 1.26941 0.927872 17.7777 49.9036 69.9796 70.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000256 1024 160 2680 38400 8.39821 3.3792 153.85 103.416 269.207 269.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 0.000512 512 70 210 37632 0.88064 7.05974 26.3229 34.3163 34.3777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 330 3.2e-05 2048 75 880 237568 178.622 55.9145 811.429 1670.44 2716.61 2716.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 0.000256 1024 50 450 75776 3.71453 44.6464 130.57 178.976 179.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1990 0.001024 1024 120 130 18688 0.693056 3.22259 26.1942 30.1533 30.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 0.001024 4096 230 1030 13824 2.69878 74.9342 103.79 181.466 181.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.000128 4096 150 1800 142592 28.4161 1346.62 837.487 2212.57 2212.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1880 6.4e-05 4096 290 3930 289280 46.2275 55.5861 6821.02 1674.52 8597.44 8597.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 700 3.2e-05 2048 190 1890 409600 138.707 55.9428 2690.14 1672.34 4557.33 4557.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 0.000512 512 370 720 32768 1.2513 0.917504 20.6099 49.6007 72.4796 72.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000256 1024 160 2680 36864 8.65632 3.41181 171.142 104.867 288.24 288.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1450 0.000512 512 70 210 37856 0.881184 4.852 26.3509 32.1352 32.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 330 3.2e-05 2048 75 885 240640 180.062 56.0776 1190.87 1676.93 3104.13 3104.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1250 0.000256 1024 50 450 76000 3.42835 29.7282 134.003 167.203 167.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1990 0.001024 1024 120 135 18976 0.698304 2.29453 26.3357 29.3916 29.4432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 880 0.001024 4096 230 1035 14208 2.72864 52.2076 104.88 159.861 159.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1230 0.000128 4096 150 1800 142944 28.4426 1789.47 838.862 2656.82 2656.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1880 6.4e-05 4096 290 3930 290240 46.2471 55.5889 4796.06 1678.63 6576.62 6576.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 700 3.2e-05 2048 190 1890 411648 139.288 56.0512 1878.9 1676.97 3751.41 3751.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1710 0.000512 512 370 720 34432 1.26307 0.938432 13.9289 51.2045 67.4385 67.5342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.000256 1024 160 2685 39936 8.38592 3.4304 128.734 104.666 245.377 245.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 0.000512 512 70 210 37840 0.880448 4.90906 26.3093 32.151 32.2112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 330 3.2e-05 2048 75 885 240640 180.11 56.4368 1307.68 1674.96 3219.38 3219.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.000256 1024 50 450 75960 3.42394 30.3289 132.301 166.099 166.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1990 0.001024 1024 120 135 18960 0.69632 2.32035 26.2915 29.3687 29.4178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 880 0.001024 4096 230 1035 14200 2.72848 52.5204 104.76 160.052 160.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 0.000128 4096 150 1800 142920 28.4303 946.704 837.777 1812.96 1813.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1880 6.4e-05 4096 290 3930 290240 46.4913 55.699 4824.66 1675.37 6602.31 6602.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 700 3.2e-05 2048 190 1890 410880 139.88 56.1508 1896.98 1678.78 3771.99 3772.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1710 0.000512 512 370 720 34400 1.2625 0.935936 14.2721 51.164 67.7334 67.8288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000256 1024 160 2685 40320 8.42634 3.44426 131.75 104.899 248.679 248.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 0.000512 512 70 210 37824 0.879424 4.93722 26.3305 32.2001 32.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 330 3.2e-05 2048 75 885 239616 180.028 56.1563 1200.33 1673.91 3110.63 3110.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.000256 1024 50 450 75984 3.42426 30.0052 132.575 166.047 166.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1990 0.001024 1024 120 135 18960 0.696224 2.3287 26.3307 29.4177 29.4686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 880 0.001024 4096 230 1035 14208 2.73139 52.6487 104.945 160.369 160.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 0.000128 4096 150 1800 142896 28.4467 943.114 838.525 1810.13 1810.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1880 6.4e-05 4096 290 3930 290208 46.3344 55.6483 4817.23 1677.01 6596.31 6596.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 700 3.2e-05 2048 190 1890 410112 139.45 56.021 1881.78 1674.19 3751.64 3751.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1710 0.000512 512 370 720 34560 1.26595 0.94208 14.298 51.2561 67.8616 67.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000256 1024 160 2685 39936 8.36272 3.41606 129.813 104.325 246.07 246.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 0.000512 512 70 210 37800 0.877472 4.97709 26.3249 32.2298 32.2947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 330 3.2e-05 2048 75 885 238336 180.412 56.1275 1133.55 1674.25 3044.54 3044.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.000256 1024 50 450 75936 3.42198 30.8836 134.582 168.931 168.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1990 0.001024 1024 120 135 18928 0.697184 2.38406 26.3048 29.4458 29.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 0.001024 4096 230 1035 14168 2.72752 54.0078 104.798 161.579 161.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.000128 4096 150 1800 142912 28.4412 964.913 838.825 1832.23 1832.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1880 6.4e-05 4096 290 3930 290192 46.4855 55.695 4904.81 1677.33 6684.41 6684.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 700 3.2e-05 2048 190 1890 410368 139.609 56.0693 1935.15 1674.53 3805.57 3805.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1710 0.000512 512 370 720 34496 1.26496 0.94176 14.6795 51.2626 68.2535 68.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000256 1024 160 2685 40320 8.40525 3.42426 134.228 104.87 251.105 251.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 0.000512 512 70 210 37824 0.882848 5.26541 26.3431 32.5407 32.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 330 3.2e-05 2048 75 885 239616 179.812 56.0291 997.47 1676.67 2910.19 2910.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.000256 1024 50 450 75968 3.43277 32.1208 131.229 166.829 166.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1990 0.001024 1024 120 135 18944 0.70064 2.45914 26.3261 29.5277 29.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 0.001024 4096 230 1035 14144 2.72435 55.0113 104.692 162.471 162.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.000128 4096 150 1800 142912 28.434 986.976 838.681 1854.14 1854.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1880 6.4e-05 4096 290 3930 290048 46.2935 55.5848 4984.27 1678.42 6764.66 6764.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 700 3.2e-05 2048 190 1890 411648 139.172 55.9793 1967.64 1676.8 3839.8 3839.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 0.000512 512 370 720 34304 1.26602 0.936736 14.6153 51.4469 68.3658 68.4649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000256 1024 160 2685 39936 8.39344 3.44486 129.531 104.686 246.221 246.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 0.000512 512 70 210 37800 0.88064 5.87162 26.3118 33.1178 33.1776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 330 3.2e-05 2048 75 885 239616 179.516 56.0947 1045.01 1674.77 2955.58 2955.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.000256 1024 50 450 75960 3.42842 36.5198 132.005 171.998 172.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1990 0.001024 1024 120 135 18936 0.69424 2.78099 26.3068 29.826 29.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 0.001024 4096 230 1035 14184 2.72998 62.834 104.87 170.478 170.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.000128 4096 150 1800 142848 28.4225 1106.23 837.772 1972.47 1972.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1880 6.4e-05 4096 290 3930 290160 46.3942 55.7226 5647.45 1676.31 7425.96 7426.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 700 3.2e-05 2048 190 1890 410112 139.662 56.1193 2229.52 1676.85 4102.35 4102.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 0.000512 512 370 720 34272 1.26976 0.939424 16.932 51.1881 70.4295 70.5237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000256 1024 160 2685 39168 8.38166 3.38211 151.211 103.762 266.902 267.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 0.000512 512 70 210 37760 0.880352 5.78643 26.3613 33.0798 33.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 330 3.2e-05 2048 75 885 240640 179.022 56.2688 989.941 1674.99 2900.42 2900.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.000256 1024 50 450 75920 3.424 35.6946 133.069 172.233 172.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1990 0.001024 1024 120 135 18880 0.696192 2.75251 26.236 29.7284 29.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 0.001024 4096 230 1035 14160 2.72368 61.3045 104.755 168.827 168.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.000128 4096 150 1800 142880 28.4262 1079.44 837.925 1945.84 1945.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1880 6.4e-05 4096 290 3930 290080 46.2727 55.6598 5501.26 1676.43 7279.7 7279.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 700 3.2e-05 2048 190 1890 409600 139.697 56.1155 2173.7 1675.02 4044.74 4044.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 0.000512 512 370 720 34240 1.26323 0.936064 16.4589 50.0262 68.7868 68.8837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000256 1024 160 2685 38400 8.35712 3.37101 144.638 103.228 259.749 259.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 0.000512 512 70 210 37728 0.88064 6.13354 26.2747 33.3385 33.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 330 3.2e-05 2048 75 885 239616 178.444 56.0108 1121.98 1672.59 3029.22 3029.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.000256 1024 50 450 75936 3.43245 38.273 132.897 174.646 174.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1990 0.001024 1024 120 135 18912 0.6944 2.9583 26.3053 30.0027 30.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 0.001024 4096 230 1035 14112 2.7248 65.551 104.607 172.927 172.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 0.000128 4096 150 1800 142848 28.4286 1151.12 837.797 2017.39 2017.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1880 6.4e-05 4096 290 3930 290112 46.164 55.5864 5858.92 1675.83 7636.58 7636.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 700 3.2e-05 2048 190 1890 408576 139.221 55.9927 2308.95 1672.74 4177.09 4177.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 0.000512 512 370 720 34176 1.26806 0.937984 17.8079 51.1409 71.2569 71.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000256 1024 160 2685 38400 8.34378 3.36262 154.043 103.268 269.177 269.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 0.000512 512 70 210 37700 0.874176 6.23821 26.2869 33.4525 33.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 330 3.2e-05 2048 75 885 240000 178.819 56.1101 699.01 1675.43 2609.56 2609.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.000256 1024 50 450 75900 3.4207 37.8535 133.012 174.33 174.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1990 0.001024 1024 120 135 18900 0.694272 2.94611 26.3209 30.0014 30.0605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 0.001024 4096 230 1035 14100 2.71382 65.0497 104.673 172.479 172.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 0.000128 4096 150 1800 142800 28.4175 1143.42 838.466 2010.36 2010.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1880 6.4e-05 4096 290 3930 290200 46.5095 55.7302 5823.92 1678.42 7604.66 7604.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 700 3.2e-05 2048 190 1890 409600 139.491 56.2442 2298.78 1675.51 4170.22 4170.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 0.000512 512 370 720 34400 1.26861 0.939584 17.853 51.1768 71.3393 71.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000256 1024 160 2685 38400 8.3689 3.37398 153.214 103.384 268.503 268.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 0.000512 512 70 210 37744 0.878592 6.14086 26.325 33.3952 33.4574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 330 3.2e-05 2048 75 885 236544 179.158 56.0175 694.869 1674.24 2604.48 2604.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.000256 1024 50 450 75824 3.42221 38.1747 131.819 173.458 173.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1990 0.001024 1024 120 135 18816 0.696 2.94243 26.2246 29.9043 29.9623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 0.001024 4096 230 1035 14112 2.72192 65.3943 104.781 172.942 172.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 0.000128 4096 150 1800 142800 28.4159 1151.09 838.433 2017.98 2018.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1880 6.4e-05 4096 290 3930 290080 46.2513 55.6484 5875.29 1676.83 7654.1 7654.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 700 3.2e-05 2048 190 1890 408576 139.401 56.199 2313.77 1674.36 4183.94 4184.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 0.000512 512 370 720 34048 1.25581 0.929216 17.5786 49.9529 69.8189 69.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000256 1024 160 2685 39424 8.31606 3.3777 158.31 103.729 273.889 274.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 0.000512 512 70 210 37680 0.876544 6.10387 26.288 33.3203 33.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 330 3.2e-05 2048 75 885 238080 178.411 55.9967 686.392 1670.31 2591.31 2591.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.000256 1024 50 450 75840 3.42323 37.4377 132.566 173.47 173.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1990 0.001024 1024 120 135 18840 0.694304 2.85206 26.2676 29.8557 29.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 0.001024 4096 230 1035 14040 2.71533 63.9772 104.453 171.188 171.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 0.000128 4096 150 1800 142800 28.414 1136 838.568 2003.03 2003.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1880 6.4e-05 4096 290 3930 289920 46.4093 55.7049 5804.17 1676.99 7583.36 7583.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 700 3.2e-05 2048 190 1890 407040 139.727 55.9434 2267.61 1673.64 4137.12 4137.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 0.000512 512 370 720 34080 1.27446 0.938176 17.2649 51.2474 70.8292 70.9202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000256 1024 160 2685 38400 8.38128 3.37178 152.015 103.446 267.464 267.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 0.000512 512 70 210 37760 0.87968 5.82861 26.3276 33.0863 33.1469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 330 3.2e-05 2048 75 885 237568 178.676 55.8519 656.225 1670.55 2561.5 2561.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.000256 1024 50 450 75904 3.4263 35.9014 130.594 169.966 170.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1990 0.001024 1024 120 135 18816 0.692224 2.77786 26.225 29.7383 29.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 0.001024 4096 230 1035 14080 2.72358 61.6587 104.637 169.062 169.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 0.000128 4096 150 1800 142848 28.4283 1088.51 838.214 1955.2 1955.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1880 6.4e-05 4096 290 3930 290048 46.2602 55.5916 5555.39 1676.13 7333.45 7333.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 700 3.2e-05 2048 190 1890 409600 138.819 55.8572 2186.07 1670.55 4051.49 4051.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 0.000512 512 370 720 34304 1.27187 0.93984 16.6562 51.2494 70.2174 70.3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000256 1024 160 2685 38912 8.47645 3.41203 147.217 104.71 263.98 264.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 0.000512 512 70 210 37632 0.876544 6.43277 26.2855 33.6465 33.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 330 3.2e-05 2048 75 885 233472 178.579 55.7786 754.282 1665.1 2653.93 2654.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.000256 1024 50 450 75840 3.42848 42.1015 131.164 176.738 176.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1990 0.001024 1024 120 135 18816 0.69632 3.15994 26.3171 30.2177 30.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 0.001024 4096 230 1035 14016 2.71974 71.7387 104.628 179.127 179.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 0.000128 4096 150 1800 142656 28.4218 1262.22 837.534 2128.22 2128.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1880 6.4e-05 4096 290 3930 289920 46.2076 55.6052 6406.08 1675.8 8183.77 8183.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 700 3.2e-05 2048 190 1890 405504 138.891 55.6728 2505.93 1665.15 4365.83 4365.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 0.000512 512 370 720 33792 1.2616 0.928096 19.5354 51.5864 73.4101 73.5068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000256 1024 160 2685 36864 8.48246 3.36896 162.012 103.427 277.447 277.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 0.000512 512 70 210 37600 0.8752 6.70534 26.2645 33.8996 33.9578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 330 3.2e-05 2048 75 885 236800 178.136 55.8838 768.187 1665.53 2667.93 2668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.000256 1024 50 450 75800 3.41904 42.0132 130.098 175.578 175.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1990 0.001024 1024 120 135 18800 0.694592 3.27475 26.2951 30.3097 30.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 0.001024 4096 230 1035 14000 2.72013 71.7824 104.569 179.117 179.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 0.000128 4096 150 1800 142600 28.4192 1267.98 837.148 2133.6 2133.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1880 6.4e-05 4096 290 3930 289600 46.3731 55.686 6473.73 1675.24 8251.12 8251.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 700 3.2e-05 2048 190 1890 403200 139.824 55.8487 2505.67 1667.74 4369.29 4369.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 0.000512 512 370 720 33600 1.26032 0.927744 20.1146 49.9009 72.3068 72.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000256 1024 160 2685 38400 8.38816 3.37882 170.677 103.421 286.03 286.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 0.000512 512 70 210 37632 0.884 6.31808 26.3463 33.5995 33.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 330 3.2e-05 2048 75 885 237568 178.626 55.8623 703.738 1671.88 2610.3 2610.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 0.000256 1024 50 450 75776 3.42467 38.3836 131.713 173.565 173.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1990 0.001024 1024 120 135 18688 0.690528 2.95414 26.2441 29.9525 30.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 0.001024 4096 230 1035 13824 2.71082 64.8644 104.013 171.631 171.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 0.000128 4096 150 1800 142592 28.4222 1161.49 838.102 2028.06 2028.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1880 6.4e-05 4096 290 3930 289280 46.2324 55.5868 5903.96 1675.21 7681.07 7681.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 700 3.2e-05 2048 190 1890 409600 138.79 55.921 2332.47 1671.95 4199.33 4199.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 0.000512 512 370 720 32768 1.25574 0.915008 17.3201 49.6199 69.2133 69.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000256 1024 160 2685 36864 8.65882 3.40794 148.427 104.958 265.614 265.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1450 0.000512 512 70 220 37792 0.880928 4.81459 26.334 32.0832 32.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 330 3.2e-05 2048 75 880 240640 179.922 56.2005 1263.27 1676.58 3176.17 3176.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 0.000256 1024 50 460 75936 3.42426 28.8132 132.882 165.162 165.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1990 0.001024 1024 120 140 18944 0.69792 2.24662 26.3125 29.3167 29.3682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 880 0.001024 4096 230 1040 14176 2.72534 49.5564 104.827 157.153 157.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1230 0.000128 4096 150 1800 142944 28.435 1731.38 838.697 2598.56 2598.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1880 6.4e-05 4096 290 3940 290240 46.2807 55.5829 4516.93 1677.27 6296.15 6296.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 700 3.2e-05 2048 190 1900 409600 139.828 55.9698 1778.87 1695.22 3670.08 3670.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1710 0.000512 512 370 720 34432 1.26269 0.93856 13.3833 51.2043 66.8905 66.9873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000256 1024 160 2680 39936 8.38278 3.42448 122.243 104.651 238.865 238.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 0.000512 512 70 220 37760 0.884736 5.4272 26.3013 32.6656 32.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 330 3.2e-05 2048 75 880 240640 179.895 56.0988 1252.82 1675.39 3164.41 3164.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.000256 1024 50 460 75920 3.42416 32.7496 131.58 167.798 167.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1990 0.001024 1024 120 140 18920 0.69728 2.55376 26.2717 29.5832 29.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 880 0.001024 4096 230 1040 14160 2.72794 56.0963 104.71 163.578 163.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 0.000128 4096 150 1800 142920 28.432 994.154 837.99 1860.62 1860.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1880 6.4e-05 4096 290 3940 290160 46.4589 55.6931 5073.31 1677.33 6852.89 6852.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 700 3.2e-05 2048 190 1900 409600 140.115 56.1336 2001.76 1675.52 3873.74 3873.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1710 0.000512 512 370 720 34400 1.26944 0.939968 15.2475 51.1694 68.7268 68.8215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000256 1024 160 2680 40320 8.42848 3.44474 138.467 104.929 255.429 255.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 0.000512 512 70 220 37776 0.882688 5.1241 26.3109 32.3692 32.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 330 3.2e-05 2048 75 880 239616 179.645 56.0251 1032.94 1672.36 2941.17 2941.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.000256 1024 50 460 75936 3.43043 30.6315 133.207 167.312 167.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1990 0.001024 1024 120 140 18912 0.698368 2.39427 26.2637 29.4176 29.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 0.001024 4096 230 1040 14160 2.72608 51.878 104.736 159.385 159.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 0.000128 4096 150 1800 142896 28.4333 922.376 837.755 1788.61 1788.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1880 6.4e-05 4096 290 3940 290208 46.308 55.6483 4717.86 1675.49 6495.39 6495.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 700 3.2e-05 2048 190 1900 408576 139.828 55.9825 1858.4 1676.18 3730.58 3730.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1710 0.000512 512 370 720 34368 1.26646 0.939008 14.0772 51.2378 67.6202 67.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000256 1024 160 2680 39936 8.35674 3.39763 128.017 104.227 244.178 244.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 0.000512 512 70 220 37744 0.879744 5.22282 26.3279 32.4828 32.5407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 330 3.2e-05 2048 75 880 238336 180.114 56.0537 1077.71 1674.28 2988.35 2988.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.000256 1024 50 460 75880 3.42522 31.3021 133.13 167.9 167.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1990 0.001024 1024 120 140 18928 0.69632 2.43098 26.3256 29.5125 29.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 0.001024 4096 230 1040 14168 2.73613 53.2649 104.937 160.981 161.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.000128 4096 150 1800 142912 28.4368 944.282 839.148 1811.91 1811.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1880 6.4e-05 4096 290 3940 290192 46.4447 55.7036 4788.67 1677.34 6568.24 6568.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 700 3.2e-05 2048 190 1900 408576 139.959 56.0471 1882.56 1678.45 3757.21 3757.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 0.000512 512 370 720 34496 1.26566 0.94016 14.6744 51.2618 68.2441 68.3391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000256 1024 160 2680 40320 8.40621 3.42019 131.182 104.874 248.057 248.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 0.000512 512 70 220 37760 0.881856 5.26109 26.3452 32.5399 32.5989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 330 3.2e-05 2048 75 880 239616 179.734 56.1819 961.926 1677.02 2875.05 2875.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.000256 1024 50 460 75904 3.42426 31.8924 133.315 168.674 168.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1990 0.001024 1024 120 140 18880 0.694976 2.4664 26.2743 29.4789 29.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 0.001024 4096 230 1040 14144 2.72666 53.9436 104.85 161.563 161.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 0.000128 4096 150 1800 142912 28.4444 956.017 838.872 1823.38 1823.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1880 6.4e-05 4096 290 3940 290048 46.2828 55.5878 4825.65 1678.56 6606.16 6606.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 700 3.2e-05 2048 190 1900 409600 139.728 56.1459 1902.56 1677.06 3775.69 3775.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 0.000512 512 370 720 34304 1.2631 0.937344 14.3445 51.2291 67.874 67.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000256 1024 160 2680 39936 8.38707 3.40429 124.57 106.754 243.271 243.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 0.000512 512 70 220 37728 0.880512 6.54403 26.3208 33.7964 33.8596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 330 3.2e-05 2048 75 880 239616 179.284 56.2162 1094.67 1676.2 3006.56 3006.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.000256 1024 50 460 75888 3.4263 39.4184 133.113 176 176.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1990 0.001024 1024 120 140 18864 0.694272 3.02467 26.2573 30.0179 30.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 0.001024 4096 230 1040 14112 2.72125 66.2522 104.713 173.73 173.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.000128 4096 150 1800 142848 28.4203 1158.21 838.464 2025.14 2025.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1880 6.4e-05 4096 290 3940 290160 46.3891 55.7177 5916.1 1677.07 7695.37 7695.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 700 3.2e-05 2048 190 1900 410112 139.543 56.0716 2346.47 1678.38 4220.66 4220.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 0.000512 512 370 720 34272 1.26922 0.943232 18.1441 51.2116 71.6717 71.7696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000256 1024 160 2680 39168 8.3711 3.38426 158.83 103.851 274.599 274.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 0.000512 512 70 220 37584 0.87856 4.65312 26.249 31.8319 31.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 330 3.2e-05 2048 75 880 235008 179.314 55.9277 1153.89 1668.37 3057.7 3057.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.000256 1024 50 460 75744 3.42406 27.5408 130.417 161.427 161.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1990 0.001024 1024 120 140 18720 0.690656 2.19987 26.1305 29.083 29.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 0.001024 4096 230 1040 13968 2.71494 46.0358 104.214 153.009 153.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 0.000128 4096 150 1800 142704 28.4219 805.668 837.311 1671.45 1671.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1880 6.4e-05 4096 290 3940 290016 46.2087 55.6462 4095.92 1674.84 5872.69 5872.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 700 3.2e-05 2048 190 1900 405504 139.582 55.8797 1609.71 1668.49 3473.86 3474.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 0.000512 512 370 720 33984 1.26506 0.932576 12.7367 49.9856 65.0203 65.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000256 1024 160 2680 36864 8.37011 3.34234 104.173 102.288 218.351 218.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 0.000512 512 70 220 37680 0.879264 6.47667 26.2986 33.7094 33.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 330 3.2e-05 2048 75 880 240640 178.706 56.1187 1037.82 1677.08 2949.91 2950.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.000256 1024 50 460 75840 3.42506 37.7897 133.153 174.411 174.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1990 0.001024 1024 120 140 18880 0.69552 2.94723 26.2941 29.9782 30.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 0.001024 4096 230 1040 14080 2.7177 63.7108 104.594 171.065 171.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.000128 4096 150 1800 142880 28.4651 1121.48 838.786 1988.78 1988.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1880 6.4e-05 4096 290 3940 290080 46.2498 55.6716 5732.18 1677.22 7511.41 7511.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 700 3.2e-05 2048 190 1900 409600 139.55 56.0497 2266.56 1679.06 4141.42 4141.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 0.000512 512 370 720 34240 1.26362 0.936864 17.5089 50.0589 69.8702 69.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000256 1024 160 2680 38400 8.35366 3.36486 148.847 103.36 264.082 264.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 0.000512 512 70 220 37600 0.878048 4.5609 26.3016 31.7921 31.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 330 3.2e-05 2048 75 880 240640 178.624 56.0087 1053.62 1677.24 2965.69 2965.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.000256 1024 50 460 75680 3.41994 26.7116 134.105 164.28 164.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1990 0.001024 1024 120 140 18720 0.691072 2.16966 26.182 29.086 29.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 0.001024 4096 230 1040 13920 2.70746 44.4669 104.155 151.372 151.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 0.000128 4096 150 1800 142720 28.4288 783.573 838.257 1650.31 1650.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1880 6.4e-05 4096 290 3940 289920 46.148 55.5949 3984.3 1677.45 5763.57 5763.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 700 3.2e-05 2048 190 1900 409600 139.259 56.0237 1581.28 1678.2 3454.95 3455.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 0.000512 512 370 720 33920 1.25712 0.924736 12.2246 49.8981 64.4055 64.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000256 1024 160 2680 38400 8.34835 3.36499 105.261 103.461 220.594 220.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 0.000512 512 70 220 37728 0.882976 5.94842 26.3154 33.199 33.2651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 330 3.2e-05 2048 75 880 239616 178.152 55.974 639.874 1672.71 2546.91 2547.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.000256 1024 50 460 75840 3.42406 35.445 130.827 169.739 169.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1990 0.001024 1024 120 140 18816 0.69232 2.78698 26.2023 29.7256 29.7842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 0.001024 4096 230 1040 14112 2.72166 59.8173 104.745 167.329 167.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 0.000128 4096 150 1800 142848 28.4466 1053.22 837.857 1919.57 1919.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1880 6.4e-05 4096 290 3940 290112 46.1599 55.5972 5383.66 1675.97 7161.47 7161.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 700 3.2e-05 2048 190 1900 408576 139.196 56.0067 2118.07 1672.89 3986.36 3986.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 0.000512 512 370 720 34176 1.26592 0.93776 16.1914 51.1413 69.6382 69.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000256 1024 160 2680 38400 8.34189 3.36723 140.583 103.277 255.732 255.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 0.000512 512 70 220 37632 0.882368 4.2504 26.3364 31.5209 31.5808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 330 3.2e-05 2048 75 880 233472 178.986 55.6454 836.624 1684.66 2756.11 2756.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.000256 1024 50 460 75648 3.42605 25.5252 131.038 160.036 160.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1990 0.001024 1024 120 140 18624 0.690144 1.96403 26.1019 28.7994 28.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 0.001024 4096 230 1040 14016 2.72739 42.8544 104.842 150.468 150.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 0.000128 4096 150 1800 142656 28.4385 749.576 838.315 1616.38 1616.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1880 6.4e-05 4096 290 3940 289920 46.2045 55.5848 3810.16 1677.78 5589.81 5589.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 700 3.2e-05 2048 190 1900 405504 138.872 55.9903 1496.59 1666.26 3357.9 3358.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 0.000512 512 370 720 33792 1.25786 0.926368 11.6169 49.9231 63.8204 63.9174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000256 1024 160 2680 36864 8.48666 3.37123 96.4168 103.494 211.929 212.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 0.000512 512 70 220 37700 0.879296 6.1608 26.3025 33.393 33.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 330 3.2e-05 2048 75 880 240000 178.776 56.0864 671.349 1673.84 2580.24 2580.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.000256 1024 50 460 75800 3.42221 37.1373 132.837 173.439 173.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1990 0.001024 1024 120 140 18800 0.696064 2.908 26.1857 29.8319 29.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 880 0.001024 4096 230 1040 14100 2.7233 62.568 104.712 170.048 170.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 0.000128 4096 150 1800 142800 28.4119 1095.22 837.67 1961.35 1961.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1880 6.4e-05 4096 290 3940 290200 46.4688 55.7494 5593.35 1676.84 7372.5 7372.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 700 3.2e-05 2048 190 1900 409600 139.509 56.1249 2215.47 1692.85 4104.16 4104.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 0.000512 512 370 720 34000 1.27517 0.937984 16.6851 51.1525 70.152 70.2482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000256 1024 160 2680 38400 8.37834 3.37171 147.55 103.286 262.749 262.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 0.000512 512 70 220 37600 0.877376 4.42029 26.2942 31.6413 31.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 330 3.2e-05 2048 75 880 236800 178.604 55.884 854.427 1665.06 2754.16 2754.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.000256 1024 50 460 75600 3.42016 26.2332 129.862 159.557 159.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1990 0.001024 1024 120 140 18600 0.69296 2.07869 26.0433 28.8589 28.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 880 0.001024 4096 230 1040 14000 2.7193 44.1368 104.68 151.581 151.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 0.000128 4096 150 1800 142600 28.4262 770.497 836.911 1635.88 1635.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1880 6.4e-05 4096 290 3940 289600 46.347 55.6932 3913.61 1674.07 5689.8 5689.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 700 3.2e-05 2048 190 1900 403200 139.808 55.849 1531.77 1665 3392.61 3392.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 0.000512 512 370 720 33600 1.2641 0.929376 11.8887 49.8924 64.0749 64.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000256 1024 160 2680 38400 8.38192 3.37475 103.674 103.388 218.976 219.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 0.000512 512 70 220 37632 0.878016 7.70458 26.2851 34.9206 34.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 330 3.2e-05 2048 75 880 236544 179.103 55.9729 843.829 1674.23 2753.33 2753.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.000256 1024 50 460 75824 3.41962 47.3398 131.078 181.879 181.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1990 0.001024 1024 120 140 18816 0.692192 3.72221 26.2469 30.7034 30.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 0.001024 4096 230 1040 14112 2.72752 79.4599 104.921 187.15 187.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 0.000128 4096 150 1800 142800 28.411 1391.85 838.424 2258.73 2258.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1880 6.4e-05 4096 290 3940 290080 46.2295 55.6769 7077.5 1676.82 8856.31 8856.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 700 3.2e-05 2048 190 1900 408576 139.334 56.0026 2793.51 1674.17 4663.2 4663.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 0.000512 512 370 720 34048 1.25184 0.930048 22.2071 49.9494 74.4404 74.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000256 1024 160 2680 39424 8.32346 3.3792 190.86 103.727 306.447 306.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 0.000512 512 70 220 37408 0.874496 5.06726 26.1854 32.1814 32.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 330 3.2e-05 2048 75 880 236544 178.915 56.0626 1251.89 1673.12 3160.17 3160.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.000256 1024 50 460 75712 3.42102 31.2093 132.842 167.516 167.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1990 0.001024 1024 120 140 18592 0.690464 2.45283 26.0733 29.2598 29.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 0.001024 4096 230 1040 13888 2.71043 51.7047 104.236 158.696 158.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 0.000128 4096 150 1800 142688 28.4084 920.125 837.743 1786.32 1786.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1880 6.4e-05 4096 290 3940 289856 46.1558 55.5764 4685.75 1676.04 6463.6 6463.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 700 3.2e-05 2048 190 1900 408576 139.117 56.0028 1840.83 1673.19 3709.32 3709.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 0.000512 512 370 720 34048 1.2663 0.934048 14.5966 50.0041 66.9011 66.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000256 1024 160 2680 35840 8.35206 3.30509 113.76 101.39 226.962 227.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 0.000512 512 70 220 37680 0.87872 7.52026 26.2993 34.7525 34.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 330 3.2e-05 2048 75 880 238080 178.364 56.0407 811.733 1668.63 2714.96 2715.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.000256 1024 50 460 75840 3.41974 45.2604 132.784 181.507 181.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1990 0.001024 1024 120 140 18840 0.69632 3.58966 26.2654 30.5924 30.6512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 0.001024 4096 230 1040 14040 2.72099 75.8518 104.488 183.105 183.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 0.000128 4096 150 1800 142800 28.4084 1337.87 837.726 2204.05 2204.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1880 6.4e-05 4096 290 3940 289920 46.3765 55.7003 6811.42 1675.29 8588.86 8588.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 700 3.2e-05 2048 190 1900 407040 139.522 55.9657 2668.93 1670.61 4535.22 4535.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 0.000512 512 370 720 34080 1.2743 0.941728 21.6006 51.2174 75.137 75.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000256 1024 160 2680 38400 8.37706 3.36941 178.259 103.304 293.47 293.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 0.000512 512 70 220 37440 0.877536 5.12842 26.2395 32.2979 32.3603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 330 3.2e-05 2048 75 880 238080 178.124 55.9441 551.992 1670.45 2456.7 2456.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.000256 1024 50 460 75600 3.42502 30.7559 131.601 165.825 165.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1990 0.001024 1024 120 140 18720 0.693728 2.5471 26.2986 29.5823 29.6416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 0.001024 4096 230 1040 13920 2.71853 51.4312 104.579 158.772 158.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 0.000128 4096 150 1800 142560 28.4177 906.195 837.825 1772.48 1772.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1880 6.4e-05 4096 290 3940 289440 46.2377 55.6728 4605.19 1676.26 6383.44 6383.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 700 3.2e-05 2048 190 1900 407040 139.264 55.8879 1809.64 1670.55 3675.54 3675.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 0.000512 512 370 720 33600 1.26186 0.929312 13.9269 49.9503 66.1718 66.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000256 1024 160 2680 38400 8.37392 3.37981 120.745 103.557 236.217 236.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 0.000512 512 70 220 37632 0.879904 7.29123 26.2754 34.4986 34.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 330 3.2e-05 2048 75 880 237568 178.657 55.9514 786.724 1670.14 2691.67 2691.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.000256 1024 50 460 75776 3.42416 43.8843 130.698 178.049 178.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1990 0.001024 1024 120 140 18816 0.694528 3.49094 26.2475 30.4779 30.5418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 0.001024 4096 230 1040 14080 2.71974 74.3158 104.751 181.831 181.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 0.000128 4096 150 1800 142848 28.4343 1304.39 838.068 2170.94 2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1880 6.4e-05 4096 290 3940 290048 46.207 55.5984 6652.44 1675.86 8430.19 8430.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 700 3.2e-05 2048 190 1900 405504 139.781 55.9186 2590.5 1672.27 4458.67 4458.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 0.000512 512 370 720 34304 1.26976 0.940032 21.048 51.2504 74.6086 74.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000256 1024 160 2680 38912 8.47302 3.40787 175.344 104.699 292.087 292.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 0.000512 512 70 220 37376 0.878592 4.97082 26.1859 32.084 32.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 330 3.2e-05 2048 75 880 237568 178.685 55.8916 531.343 1670.34 2436.46 2436.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 0.000256 1024 50 460 75520 3.42019 29.7804 130.285 163.528 163.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1990 0.001024 1024 120 140 18688 0.694112 2.39197 26.2432 29.3732 29.4307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 0.001024 4096 230 1040 13824 2.71088 49.4013 104.053 156.208 156.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 0.000128 4096 150 1800 142592 28.4283 876.833 837.316 1742.62 1742.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1880 6.4e-05 4096 290 3940 289280 46.2316 55.6037 4451.37 1673.66 6226.95 6227.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 700 3.2e-05 2048 190 1900 401408 140.543 56.0552 1720.97 1670.45 3588.22 3588.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 0.000512 512 370 720 32768 1.256 0.915296 13.2257 49.5965 65.0941 65.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000256 1024 160 2680 36864 8.65379 3.41402 112.068 104.856 229.152 229.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 0.000512 512 70 220 37632 0.882368 6.45872 26.3128 33.7066 33.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 330 3.2e-05 2048 75 880 233472 178.523 55.6395 676.571 1664.63 2575.56 2575.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.000256 1024 50 460 75648 3.42426 38.2261 129.904 171.598 171.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1990 0.001024 1024 120 140 18624 0.68816 2.88928 26.0728 29.6941 29.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 0.001024 4096 230 1040 14016 2.72202 64.7616 104.741 172.268 172.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 0.000128 4096 150 1800 142656 28.4215 1142.08 837.292 2007.85 2007.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1880 6.4e-05 4096 290 3940 289920 46.2224 55.5919 5818.9 1675.33 7596.12 7596.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 700 3.2e-05 2048 190 1900 405504 138.89 55.7066 2272.28 1668.47 4135.54 4135.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 0.000512 512 370 720 33792 1.25482 0.927712 17.875 49.8905 70.047 70.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000256 1024 160 2680 36864 8.47754 3.37133 145.412 103.393 260.819 260.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 0.000512 512 70 220 37248 0.878112 4.4503 26.2164 31.5956 31.6571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 330 3.2e-05 2048 75 880 221184 179.231 55.0605 451.676 1650.24 2336.41 2336.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.000256 1024 50 460 75264 3.41715 27.1308 129.433 160.023 160.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1990 0.001024 1024 120 140 18432 0.692224 2.03126 26.1075 28.8727 28.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 0.001024 4096 230 1040 13824 2.72515 44.9221 104.85 152.542 152.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 0.000128 4096 150 1800 142464 28.428 795.123 838.093 1661.69 1661.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1880 6.4e-05 4096 290 3940 289536 46.2142 55.5786 4041.31 1676.03 5819.22 5819.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 700 3.2e-05 2048 190 1900 393216 139.492 55.0714 1540.69 1650.28 3385.73 3385.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 0.000512 512 370 720 33792 1.26694 0.934784 12.3002 50.0451 64.6507 64.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000256 1024 160 2680 30720 8.56141 3.24883 85.5568 99.6296 197.159 197.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 0.000512 512 70 220 37600 0.880512 6.64445 26.3147 33.8905 33.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 330 3.2e-05 2048 75 880 236800 178.097 55.826 712.134 1666.53 2612.78 2612.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.000256 1024 50 460 75600 3.42109 39.686 131.028 174.177 174.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1990 0.001024 1024 120 140 18600 0.693824 3.12522 26.0692 29.9308 29.9887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 880 0.001024 4096 230 1040 14000 2.71974 66.9532 104.773 174.489 174.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 0.000128 4096 150 1800 142600 28.4226 1169.16 837.63 2035.26 2035.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1880 6.4e-05 4096 290 3940 289600 46.379 55.6998 5937.73 1676.41 7716.3 7716.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 700 3.2e-05 2048 190 1900 403200 139.778 55.8469 2317.04 1670.33 4183.19 4183.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 0.000512 512 370 720 33600 1.26669 0.92992 18.1263 49.9172 70.3404 70.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000256 1024 160 2680 38400 8.38144 3.37827 158.136 103.482 273.542 273.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 0.000512 512 70 220 37200 0.874336 4.95475 26.1665 32.0477 32.1085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 330 3.2e-05 2048 75 880 230400 176.847 55.2509 495.997 1648.85 2377.15 2377.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 0.000256 1024 50 460 75200 3.41606 28.1011 130.328 161.891 161.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1990 0.001024 1024 120 140 18400 0.690176 2.2025 26.0526 28.9881 29.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 0.001024 4096 230 1040 13600 2.69949 46.0007 103.639 152.382 152.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 0.000128 4096 150 1800 142400 28.4183 831.247 837.453 1697.17 1697.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1880 6.4e-05 4096 290 3940 289600 46.2356 55.6729 4281.26 1675.58 6058.83 6058.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 700 3.2e-05 2048 190 1900 396800 138.659 55.319 1638.62 1653.25 3486.04 3486.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 0.000512 512 370 720 33600 1.27702 0.936672 13.2626 50.0337 65.6112 65.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000256 1024 160 2680 38400 8.39888 3.38317 113.702 103.679 229.329 229.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 0.000512 512 70 216 37824 0.88064 4.75331 26.3474 32.0328 32.0922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 330 3.2e-05 2048 75 888 242688 179.254 56.0423 1190.13 1676.77 3102.4 3102.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.000256 1024 50 456 75968 3.4304 28.3238 132.722 164.519 164.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1990 0.001024 1024 120 144 18944 0.69632 2.31165 26.3363 29.4033 29.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 880 0.001024 4096 230 1032 14240 2.72592 48.8919 104.962 156.626 156.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1230 0.000128 4096 150 1800 142944 28.4449 1683.45 838.787 2550.73 2550.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1880 6.4e-05 4096 290 3936 290240 46.2452 55.5887 4473.24 1678.9 6254.05 6254.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 700 3.2e-05 2048 190 1896 407552 140.129 55.9923 1750.08 1699.19 3645.58 3645.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1710 0.000512 512 370 720 34432 1.2648 0.937216 13.1714 51.2103 66.6816 66.7791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000256 1024 160 2688 39936 8.3817 3.42013 120.864 104.654 237.481 237.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 0.000512 512 70 216 37800 0.882656 5.02374 26.3357 32.2931 32.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 330 3.2e-05 2048 75 888 241920 179.939 56.2264 1127.31 1676.82 3040.49 3040.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.000256 1024 50 456 75960 3.42797 30.3308 131.515 165.32 165.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1990 0.001024 1024 120 144 18920 0.696224 2.44666 26.3129 29.5164 29.5675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 880 0.001024 4096 230 1032 14200 2.72275 51.7401 104.796 159.305 159.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 0.000128 4096 150 1800 142920 28.4321 922.325 839.375 1790.18 1790.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1880 6.4e-05 4096 290 3936 290160 46.4475 55.7116 4699.43 1677.26 6478.94 6479.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 700 3.2e-05 2048 190 1896 407040 140.595 56.1357 1845.9 1681.88 3724.7 3724.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1710 0.000512 512 370 720 34400 1.26349 0.936992 13.8519 51.1877 67.3404 67.4345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000256 1024 160 2688 40320 8.42714 3.44659 129.397 105.01 246.434 246.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 0.000512 512 70 216 37776 0.881312 4.96874 26.3225 32.2244 32.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 330 3.2e-05 2048 75 888 241152 178.992 55.9792 1061.63 1674.06 2970.85 2971.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.000256 1024 50 456 75936 3.42221 30.1378 134.454 168.057 168.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1990 0.001024 1024 120 144 18912 0.698368 2.42854 26.3172 29.5045 29.5558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 0.001024 4096 230 1032 14208 2.73462 51.5517 104.874 159.205 159.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 0.000128 4096 150 1800 142896 28.4245 907.266 838.598 1774.33 1774.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1880 6.4e-05 4096 290 3936 290112 46.3176 55.6493 4631.49 1678.37 6411.92 6412.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 700 3.2e-05 2048 190 1896 407040 140.126 56.0353 1817.98 1674.11 3688.46 3688.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1710 0.000512 512 370 720 34368 1.26733 0.940736 14.0715 51.2608 67.6426 67.7359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000256 1024 160 2688 39168 8.41776 3.39968 124.169 104.335 240.494 240.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 0.000512 512 70 216 37728 0.880224 3.36211 26.3054 30.599 30.6565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 330 3.2e-05 2048 75 888 239616 179.261 56.2453 1121.84 1673.07 3030.62 3030.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.000256 1024 50 456 75840 3.4209 19.5582 130.878 153.903 153.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1990 0.001024 1024 120 144 18816 0.694112 1.6385 26.2289 28.624 28.6715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 880 0.001024 4096 230 1032 14112 2.72384 32.8847 104.551 140.204 140.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 0.000128 4096 150 1800 142848 28.4315 584.239 838.727 1451.44 1451.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1880 6.4e-05 4096 290 3936 290112 46.1608 55.5771 2995.8 1676.34 4773.95 4774.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 700 3.2e-05 2048 190 1896 405504 140.167 56.0026 1170.1 1673.02 3039.49 3039.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1710 0.000512 512 370 720 34176 1.26624 0.937696 9.15027 51.1481 62.6026 62.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000256 1024 160 2688 38400 8.34589 3.3792 78.9807 103.296 194.163 194.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 0.000512 512 70 216 37800 0.879936 5.71613 26.3224 32.9703 33.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 330 3.2e-05 2048 75 888 241920 178.428 56.2337 1171.8 1672.7 3079.35 3079.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.000256 1024 50 456 75936 3.42762 35.1771 131.843 170.491 170.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1990 0.001024 1024 120 144 18872 0.696192 2.81306 26.2471 29.798 29.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 0.001024 4096 230 1032 14168 2.73066 59.461 104.619 166.854 166.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.000128 4096 150 1800 142912 28.4366 1056.55 838.038 1923.07 1923.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1880 6.4e-05 4096 290 3936 290080 46.3892 55.7138 5372.11 1675.75 7150.04 7150.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 700 3.2e-05 2048 190 1896 406784 140.179 56.0624 2098.57 1687.05 3982.06 3982.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 0.000512 512 370 720 34496 1.26934 0.94176 16.5728 51.2444 70.1276 70.2243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000256 1024 160 2688 39424 8.46237 3.4168 143.992 104.77 260.804 260.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 0.000512 512 70 216 37744 0.879808 3.78266 26.3238 31.04 31.0989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 330 3.2e-05 2048 75 888 240128 178.669 56.0081 1210.26 1673.08 3118.21 3118.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.000256 1024 50 456 75824 3.4191 22.3429 131.971 157.774 157.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1990 0.001024 1024 120 144 18816 0.694336 1.81274 26.2502 28.8189 28.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 0.001024 4096 230 1032 14112 2.72182 37.6402 104.635 145.042 145.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 0.000128 4096 150 1800 142800 28.4105 669.466 837.856 1535.78 1535.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1880 6.4e-05 4096 290 3936 289856 46.2413 55.666 3379.81 1676.89 5158.69 5158.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 700 3.2e-05 2048 190 1896 404992 140.39 56.0745 1324.2 1677.89 3198.75 3198.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1710 0.000512 512 370 720 34048 1.25654 0.928224 10.4153 49.9241 62.6212 62.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000256 1024 160 2688 37632 8.45824 3.37715 87.7372 103.66 203.403 203.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 0.000512 512 70 216 37760 0.8808 5.57056 26.325 32.8277 32.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 330 3.2e-05 2048 75 888 241664 178.348 56.0906 1021.81 1677.03 2933.47 2933.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.000256 1024 50 456 75904 3.42221 34.1077 132.373 169.948 170.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1990 0.001024 1024 120 144 18880 0.694176 2.76467 26.2938 29.795 29.8598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 0.001024 4096 230 1032 14208 2.73146 57.8307 104.975 165.581 165.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.000128 4096 150 1800 142912 28.4492 1022.03 838.867 1889.39 1889.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1880 6.4e-05 4096 290 3936 290048 46.2653 55.5928 5163.57 1678.22 6943.73 6943.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 700 3.2e-05 2048 190 1896 407552 139.976 55.9841 2029.46 1677.14 3902.76 3902.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 0.000512 512 370 720 34304 1.26774 0.938624 15.6256 51.2272 69.1593 69.2531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000256 1024 160 2688 39936 8.37958 3.40547 134.393 104.71 251.045 251.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 0.000512 512 70 216 37632 0.881152 3.84621 26.2592 31.0398 31.1005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 330 3.2e-05 2048 75 888 237568 179.381 55.8813 1086.33 1670.15 2991.94 2992.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.000256 1024 50 456 75776 3.42237 23.0195 132.769 159.254 159.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1990 0.001024 1024 120 144 18816 0.696064 1.81811 26.2677 28.8413 28.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 0.001024 4096 230 1032 14080 2.7177 38.1938 104.531 145.485 145.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 0.000128 4096 150 1800 142848 28.4325 682.058 838.078 1548.61 1548.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1880 6.4e-05 4096 290 3936 290048 46.2152 55.5909 3385.9 1675.88 5163.67 5163.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 700 3.2e-05 2048 190 1896 405504 139.84 55.8857 1325.36 1670.1 3191.37 3191.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 0.000512 512 370 720 34304 1.27168 0.938816 10.2401 51.2418 63.791 63.8853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000256 1024 160 2688 38912 8.47222 3.41011 85.1116 104.702 201.866 201.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 0.000512 512 70 216 37728 0.879872 6.12938 26.2868 33.3482 33.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 330 3.2e-05 2048 75 888 241920 178.587 56.1858 1004.49 1674.79 2914.25 2914.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.000256 1024 50 456 75888 3.42166 37.3298 131.957 172.749 172.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1990 0.001024 1024 120 144 18864 0.694624 3.03923 26.2588 30.0349 30.1002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 0.001024 4096 230 1032 14184 2.72637 63.4219 104.788 170.98 171.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.000128 4096 150 1800 142848 28.4283 1114.45 837.769 1980.7 1980.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1880 6.4e-05 4096 290 3936 290016 46.3956 55.7147 5688.47 1675.67 7466.33 7466.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 700 3.2e-05 2048 190 1896 407808 140.102 56.1541 2243.11 1677 4116.56 4116.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 0.000512 512 370 720 34272 1.26909 0.93968 17.1003 51.1918 70.6044 70.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000256 1024 160 2688 39168 8.37536 3.38534 153.292 103.767 268.975 269.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 0.000512 512 70 216 37584 0.87664 4.41459 26.262 31.6076 31.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 330 3.2e-05 2048 75 888 239616 178.051 55.8921 1000.57 1670.36 2905.09 2905.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.000256 1024 50 456 75744 3.42221 26.3168 130.431 160.215 160.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1990 0.001024 1024 120 144 18720 0.693248 2.17907 26.2189 29.1335 29.2004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 0.001024 4096 230 1032 14112 2.73021 44.7442 104.886 152.403 152.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 0.000128 4096 150 1800 142704 28.4221 779.42 838.176 1646.07 1646.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1880 6.4e-05 4096 290 3936 289728 46.2308 55.6312 3964.74 1676.85 5743.53 5743.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 700 3.2e-05 2048 190 1896 405504 139.552 55.8817 1556.11 1674.99 3426.72 3426.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 0.000512 512 370 720 33984 1.26278 0.937312 11.9463 50.012 64.2593 64.3548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000256 1024 160 2688 36864 8.37488 3.34192 101.026 102.406 215.311 215.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 0.000512 512 70 216 37760 0.881568 5.91667 26.3338 33.1871 33.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 330 3.2e-05 2048 75 888 240640 178.849 56.0645 938.011 1676.88 2850 2850.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.000256 1024 50 456 75920 3.43024 35.4306 133.22 172.124 172.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1990 0.001024 1024 120 144 18880 0.696 2.84272 26.3116 29.8951 29.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 0.001024 4096 230 1032 14160 2.7247 60.1855 104.789 167.745 167.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.000128 4096 150 1800 142880 28.4314 1058.85 838.83 1926.15 1926.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1880 6.4e-05 4096 290 3936 290080 46.2577 55.6667 5415.52 1677.02 7194.54 7194.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 700 3.2e-05 2048 190 1896 407040 140.067 56.0431 2126.96 1677 4000.33 4000.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 0.000512 512 370 720 34240 1.26179 0.936064 16.2132 50.0565 68.5683 68.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000256 1024 160 2688 38400 8.3511 3.3655 142.617 103.344 257.83 257.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 0.000512 512 70 216 37600 0.880192 4.27706 26.2596 31.47 31.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 330 3.2e-05 2048 75 888 240640 178.576 56.0373 875.527 1675.69 2786.02 2786.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.000256 1024 50 456 75840 3.4304 25.5869 133.143 162.203 162.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1990 0.001024 1024 120 144 18720 0.692224 2.13645 26.1811 29.0536 29.1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 0.001024 4096 230 1032 14080 2.72787 43.1728 104.702 150.647 150.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 0.000128 4096 150 1800 142720 28.4126 756.781 837.559 1622.8 1622.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1880 6.4e-05 4096 290 3936 289920 46.1435 55.595 3842.9 1676.04 5620.77 5620.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 700 3.2e-05 2048 190 1896 404480 140.305 55.9884 1507.65 1675.65 3379.78 3379.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 0.000512 512 370 720 33920 1.25939 0.927744 11.656 49.8729 63.8193 63.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000256 1024 160 2688 38400 8.35392 3.37094 102.194 103.366 217.437 217.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 0.000512 512 70 216 37728 0.880608 7.29542 26.3244 34.5527 34.6146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 330 3.2e-05 2048 75 888 239616 178.029 55.8896 832.366 1674.2 2740.68 2740.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.000256 1024 50 456 75840 3.42221 45.5517 128.925 177.942 178.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1990 0.001024 1024 120 144 18816 0.69216 3.70893 26.2468 30.6915 30.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 0.001024 4096 230 1032 14112 2.71846 76.759 104.616 184.138 184.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 0.000128 4096 150 1800 142848 28.4343 1347.81 838.597 2214.88 2214.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1880 6.4e-05 4096 290 3936 290112 46.1365 55.5868 6854.71 1678.29 8634.81 8634.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 700 3.2e-05 2048 190 1896 405504 139.913 56.0391 2690.75 1676.28 4563.18 4563.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 0.000512 512 370 720 34176 1.26461 0.935936 21.3478 51.1589 74.8113 74.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000256 1024 160 2688 38400 8.34208 3.36365 180.842 103.366 296.075 296.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 0.000512 512 70 216 37632 0.878912 4.7391 26.3071 31.9786 32.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 330 3.2e-05 2048 75 888 233472 178.539 55.7015 1196.71 1664.83 3095.97 3096.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.000256 1024 50 456 75648 3.42179 29.3828 133.041 165.889 165.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1990 0.001024 1024 120 144 18624 0.690848 2.38634 26.0957 29.2173 29.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 0.001024 4096 230 1032 14016 2.71766 49.5165 104.532 156.808 156.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 0.000128 4096 150 1800 142656 28.4142 873.705 837.39 1739.55 1739.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1880 6.4e-05 4096 290 3936 289920 46.2244 55.5889 4464.76 1676.62 6243.26 6243.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 700 3.2e-05 2048 190 1896 399360 140.133 55.6492 1712.07 1664.77 3572.81 3572.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 0.000512 512 370 720 33792 1.26054 0.924096 13.845 49.8956 66.0271 66.1238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000256 1024 160 2688 36864 8.48096 3.36506 112.816 103.41 228.233 228.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 0.000512 512 70 216 37700 0.878592 7.3321 26.3086 34.5702 34.6294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 330 3.2e-05 2048 75 888 240000 178.689 56.1869 818.079 1675.05 2728.19 2728.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.000256 1024 50 456 75900 3.43213 44.7444 132.205 180.423 180.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1990 0.001024 1024 120 144 18800 0.692224 3.59722 26.2268 30.559 30.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 0.001024 4096 230 1032 14100 2.72202 75.5603 104.563 182.89 182.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 0.000128 4096 150 1800 142800 28.4241 1328.55 838.277 2195.3 2195.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1880 6.4e-05 4096 290 3936 290000 46.4712 55.7425 6774.06 1677.35 8553.7 8553.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 700 3.2e-05 2048 190 1896 406400 140.291 56.193 2652.15 1674.98 4523.79 4523.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 0.000512 512 370 720 34000 1.2759 0.93968 21.2398 51.1697 74.7232 74.8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000256 1024 160 2688 38400 8.37283 3.37453 178.383 103.362 293.653 293.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 0.000512 512 70 216 37600 0.882752 5.0209 26.3055 32.2619 32.3252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 330 3.2e-05 2048 75 888 236800 178.135 55.8147 1184.2 1666.74 3085.08 3085.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.000256 1024 50 456 75800 3.42835 30.4561 132.319 166.246 166.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1990 0.001024 1024 120 144 18600 0.69008 2.59994 26.0945 29.4276 29.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 0.001024 4096 230 1032 14000 2.72384 51.3965 104.57 158.732 158.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 0.000128 4096 150 1800 142600 28.4125 903.937 837.752 1770.15 1770.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1880 6.4e-05 4096 290 3936 289600 46.3667 55.6995 4595.9 1676.61 6374.66 6374.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 700 3.2e-05 2048 190 1896 403200 139.835 55.7992 1789.81 1666.68 3652.32 3652.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 0.000512 512 370 720 33600 1.26336 0.929792 13.7129 49.9199 65.9241 66.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000256 1024 160 2688 38400 8.38893 3.3777 121.325 103.493 236.743 236.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 0.000512 512 70 216 37744 0.878208 6.99184 26.3305 34.2528 34.3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 330 3.2e-05 2048 75 888 240128 178.146 56.0607 807.192 1672.87 2714.47 2714.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.000256 1024 50 456 75824 3.42221 43.9473 131.766 179.181 179.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1990 0.001024 1024 120 144 18816 0.694016 3.4983 26.2507 30.4841 30.5437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 0.001024 4096 230 1032 14112 2.71798 74.4694 104.621 181.852 181.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.000128 4096 150 1800 142800 28.4242 1310.25 837.747 2176.47 2176.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1880 6.4e-05 4096 290 3936 289856 46.2582 55.65 6650.8 1676.13 8428.92 8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 700 3.2e-05 2048 190 1896 404992 140.252 56.0666 2599.4 1674.75 4470.66 4470.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 0.000512 512 370 720 34048 1.26016 0.929792 20.5145 49.9263 72.7316 72.8243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000256 1024 160 2688 37632 8.4567 3.3833 171.057 103.65 286.711 286.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 0.000512 512 70 216 37632 0.879104 4.76816 26.3484 32.0472 32.1067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 330 3.2e-05 2048 75 888 236544 178.913 56.0148 524.617 1674.87 2434.61 2434.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.000256 1024 50 456 75712 3.42205 29.0611 131.092 163.619 163.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1990 0.001024 1024 120 144 18592 0.690176 2.41949 26.1205 29.2726 29.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 0.001024 4096 230 1032 13888 2.70566 48.6915 104.114 155.554 155.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 0.000128 4096 150 1800 142688 28.41 861.189 838.535 1728.18 1728.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1880 6.4e-05 4096 290 3936 289856 46.158 55.5764 4381.74 1679.13 6162.68 6162.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 700 3.2e-05 2048 190 1896 401408 140.673 56.0058 1701.21 1674.79 3572.86 3573.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 0.000512 512 370 720 34048 1.26893 0.932576 13.4071 50.0247 65.7313 65.8275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000256 1024 160 2688 35840 8.348 3.30138 108.446 101.487 221.743 221.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 0.000512 512 70 216 37680 0.879072 6.58445 26.3134 33.8302 33.8907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 330 3.2e-05 2048 75 888 238080 178.368 55.9616 773.551 1670.16 2678.23 2678.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.000256 1024 50 456 75840 3.4215 42.4899 130.769 176.725 176.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1990 0.001024 1024 120 144 18840 0.694816 3.39558 26.3089 30.443 30.5011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 0.001024 4096 230 1032 14040 2.71174 71.5355 104.362 178.652 178.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 0.000128 4096 150 1800 142800 28.4137 1260.48 838.489 2127.43 2127.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1880 6.4e-05 4096 290 3936 289920 46.3626 55.7131 6416.09 1676.83 8195.08 8195.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 700 3.2e-05 2048 190 1896 403200 140.339 55.9854 2512.5 1672.42 4381.44 4381.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 0.000512 512 370 720 34080 1.26976 0.939712 19.7388 51.2394 73.2897 73.3819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000256 1024 160 2688 38400 8.37462 3.3751 170.472 103.399 285.779 285.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 0.000512 512 70 216 37440 0.876512 4.61005 26.2254 31.7607 31.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 330 3.2e-05 2048 75 888 238080 178.208 55.8941 500.419 1670.46 2405.18 2405.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.000256 1024 50 456 75600 3.4207 27.6456 132.433 163.542 163.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1990 0.001024 1024 120 144 18720 0.695776 2.1945 26.3175 29.2489 29.3069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 0.001024 4096 230 1032 13920 2.71523 45.7631 104.546 153.069 153.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 0.000128 4096 150 1800 142560 28.4182 811.225 837.833 1677.52 1677.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1880 6.4e-05 4096 290 3936 289440 46.2522 55.659 4130.68 1676.17 5908.84 5908.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 700 3.2e-05 2048 190 1896 399360 140.89 55.8983 1598.52 1670.49 3466 3466.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 0.000512 512 370 720 33600 1.26525 0.93184 12.8609 49.9543 65.1076 65.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000256 1024 160 2688 38400 8.3729 3.37693 110.153 103.56 225.623 225.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 0.000512 512 70 216 37632 0.879008 6.51242 26.2792 33.721 33.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 330 3.2e-05 2048 75 888 237568 178.61 55.9862 737.897 1671.36 2644.05 2644.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.000256 1024 50 456 75776 3.41888 40.747 131.758 175.967 176.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1990 0.001024 1024 120 144 18816 0.694368 3.20794 26.2863 30.231 30.2888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 0.001024 4096 230 1032 14080 2.7191 68.3686 104.61 175.743 175.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 0.000128 4096 150 1800 142848 28.4262 1206.38 838.691 2073.54 2073.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1880 6.4e-05 4096 290 3936 290048 46.2252 55.5848 6137.84 1677.9 7917.63 7917.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 700 3.2e-05 2048 190 1896 405504 139.746 55.9107 2407.61 1671.46 4274.92 4275.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 0.000512 512 370 720 34304 1.26822 0.940608 18.765 51.2694 72.3444 72.4398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000256 1024 160 2688 38912 8.46774 3.40611 164.548 104.778 281.362 281.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 0.000512 512 70 216 37376 0.879296 4.5696 26.1749 31.6745 31.7358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 330 3.2e-05 2048 75 888 237568 178.583 55.8569 499.168 1670.66 2404.46 2404.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 0.000256 1024 50 456 75520 3.42042 27.5681 132.369 163.405 163.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1990 0.001024 1024 120 144 18688 0.696064 2.29408 26.2716 29.3044 29.3648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 0.001024 4096 230 1032 13824 2.70762 45.8446 103.852 152.449 152.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 0.000128 4096 150 1800 142592 28.426 821.589 837.388 1687.45 1687.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1880 6.4e-05 4096 290 3936 289280 46.2115 55.5887 4174.37 1673.8 5950.06 5950.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 700 3.2e-05 2048 190 1896 401408 140.585 55.9959 1615.87 1670.61 3483.25 3483.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 0.000512 512 370 720 32768 1.25142 0.915456 12.448 49.5984 64.3199 64.4118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000256 1024 160 2688 36864 8.65997 3.40787 105.355 104.869 222.453 222.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 0.000512 512 70 225 37760 0.881984 5.5257 26.3133 32.7728 32.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 330 3.2e-05 2048 75 875 236544 180.427 56.1275 1238.57 1675.34 3150.66 3150.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.000256 1024 50 450 76000 3.43062 32.0328 133.486 168.994 169.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1990 0.001024 1024 120 150 18912 0.69632 2.72298 26.2963 29.7727 29.8216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 880 0.001024 4096 230 1025 14272 2.72998 55.2015 104.855 162.833 162.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1230 0.000128 4096 150 1800 142944 28.4324 1931.87 838.059 2798.41 2798.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1880 6.4e-05 4096 290 3950 290176 46.1954 55.5761 5054.11 1676 6831.97 6832.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 700 3.2e-05 2048 190 1900 407552 139.983 55.9694 1985.86 1675.63 3857.64 3857.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1710 0.000512 512 370 725 34432 1.26323 0.936192 15.1434 51.1813 68.625 68.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000256 1024 160 2675 40448 8.33274 3.42659 138.011 104.567 254.492 254.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 0.000512 512 70 225 37760 0.882688 5.02147 26.3196 32.2759 32.3334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 330 3.2e-05 2048 75 875 235520 181.866 56.1707 1057.93 1675.32 2971.48 2971.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.000256 1024 50 450 75960 3.42346 28.6341 131.641 163.744 163.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1990 0.001024 1024 120 150 18880 0.694304 2.43622 26.2699 29.4589 29.5085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 880 0.001024 4096 230 1025 14240 2.72179 49.3522 104.72 156.835 156.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 0.000128 4096 150 1800 142920 28.4283 887.294 837.965 1753.73 1753.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1880 6.4e-05 4096 290 3950 290160 46.4637 55.7012 4533.58 1676.44 6312.27 6312.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 700 3.2e-05 2048 190 1900 407040 140.54 56.1329 1779.92 1675.37 3652.16 3652.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1710 0.000512 512 370 725 34400 1.26576 0.93936 13.4112 51.1644 66.8804 66.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000256 1024 160 2675 40320 8.43526 3.44474 123.808 104.916 240.763 240.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 0.000512 512 70 225 37680 0.878592 3.32186 26.3135 30.5698 30.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 330 3.2e-05 2048 75 875 235520 181.798 56.0722 1053.97 1676.93 2968.96 2969.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.000256 1024 50 450 75920 3.41856 18.8755 130.548 152.885 152.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1990 0.001024 1024 120 150 18800 0.69232 1.62202 26.2322 28.6052 28.6536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 880 0.001024 4096 230 1025 14160 2.7177 32.0369 104.595 139.394 139.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1230 0.000128 4096 150 1800 142880 28.4318 1660.36 838.707 2527.55 2527.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1880 6.4e-05 4096 290 3950 290080 46.2725 55.6769 2922.72 1677.1 4701.85 4701.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 700 3.2e-05 2048 190 1900 407040 140.246 56.0362 1147.59 1676.84 3020.91 3021.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1710 0.000512 512 370 725 34240 1.26298 0.935488 8.84592 50.0535 61.1966 61.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000256 1024 160 2675 38400 8.36166 3.38579 76.286 103.343 191.532 191.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 0.000512 512 70 225 37728 0.880544 5.38374 26.3264 32.641 32.7011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 330 3.2e-05 2048 75 875 235008 180.821 56.1235 1023.09 1674.07 2934.29 2934.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.000256 1024 50 450 75984 3.42986 30.6806 133.47 167.623 167.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1990 0.001024 1024 120 150 18864 0.692192 2.60019 26.2776 29.6283 29.6775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 0.001024 4096 230 1025 14256 2.72963 53.1744 104.939 160.886 160.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 0.000128 4096 150 1800 142896 28.4365 942.756 838.62 1809.85 1809.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1880 6.4e-05 4096 290 3950 290112 46.274 55.6535 4839.23 1677.9 6619.14 6619.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 700 3.2e-05 2048 190 1900 405504 140.428 56.121 1888.85 1674.18 3759.77 3759.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1710 0.000512 512 370 725 34560 1.26685 0.940384 14.6858 51.2562 68.2501 68.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000256 1024 160 2675 39936 8.35533 3.39648 130.568 104.33 246.816 246.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 0.000512 512 70 225 37632 0.878784 3.62291 26.2758 30.829 30.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 330 3.2e-05 2048 75 875 233472 181.062 55.894 1079.94 1673.05 2990.15 2990.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.000256 1024 50 450 75936 3.43133 20.0356 133.116 156.625 156.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1990 0.001024 1024 120 150 18816 0.694272 1.764 26.2612 28.7795 28.8296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 880 0.001024 4096 230 1025 14208 2.7289 34.3204 104.87 141.962 142.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 0.000128 4096 150 1800 142848 28.4211 609.228 838.024 1475.72 1475.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1880 6.4e-05 4096 290 3950 290112 46.2017 55.5745 3128.85 1676.29 4906.99 4907.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 700 3.2e-05 2048 190 1900 405504 140.096 55.974 1219.27 1672.97 3088.51 3088.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1710 0.000512 512 370 725 34176 1.2664 0.93456 9.43597 51.1399 62.882 62.9778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000256 1024 160 2675 38400 8.35203 3.3785 81.2827 103.294 196.466 196.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 0.000512 512 70 225 37744 0.878752 5.69549 26.3227 32.9492 33.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 330 3.2e-05 2048 75 875 234752 180.427 56.0495 1084.14 1672.94 2993.75 2993.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.000256 1024 50 450 75936 3.41811 33.0691 133.919 170.447 170.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1990 0.001024 1024 120 150 18872 0.698048 2.81792 26.2835 29.8407 29.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 0.001024 4096 230 1025 14224 2.7232 57.1621 104.748 164.676 164.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.000128 4096 150 1800 142912 28.4368 1016.57 838.163 1883.21 1883.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1880 6.4e-05 4096 290 3950 290080 46.3915 55.712 5174.72 1676.93 6953.84 6954.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 700 3.2e-05 2048 190 1900 406784 140.235 56.1131 2021.69 1673.06 3891.29 3891.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 0.000512 512 370 725 34496 1.27005 0.937984 16.0909 51.2432 69.6444 69.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000256 1024 160 2675 40320 8.39213 3.41907 140.526 104.785 257.286 257.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 0.000512 512 70 225 37632 0.879712 3.78061 26.2846 30.9968 31.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 330 3.2e-05 2048 75 875 232960 180.644 55.9934 1114.8 1672.81 3024.45 3024.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 0.000256 1024 50 450 75824 3.41811 21.2216 130.857 155.54 155.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1990 0.001024 1024 120 150 18816 0.694976 1.81072 26.278 28.8464 28.8972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 0.001024 4096 230 1025 14112 2.7216 35.9026 104.424 143.092 143.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 0.000128 4096 150 1800 142800 28.413 646.124 837.717 1512.3 1512.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1880 6.4e-05 4096 290 3950 289856 46.2543 55.6531 3261.39 1675.43 5038.8 5038.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 700 3.2e-05 2048 190 1900 404992 140.358 55.9698 1274.59 1672.76 3143.89 3144.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1710 0.000512 512 370 725 34048 1.26074 0.93184 10.0315 49.9285 62.2547 62.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000256 1024 160 2675 39424 8.31907 3.3751 87.454 103.643 202.964 203.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 0.000512 512 70 225 37696 0.882624 5.95274 26.3151 33.2024 33.2677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 330 3.2e-05 2048 75 875 235520 180.035 56.158 976.42 1676.84 2889.65 2889.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.000256 1024 50 450 75968 3.43098 34.943 132.172 170.59 170.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1990 0.001024 1024 120 150 18880 0.693792 2.98762 26.3206 30.0444 30.1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 0.001024 4096 230 1025 14208 2.7207 59.1197 104.768 166.655 166.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.000128 4096 150 1800 142912 28.4342 1051.91 838.777 1919.17 1919.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1880 6.4e-05 4096 290 3950 290048 46.2384 55.5915 5335.92 1677.6 7115.44 7115.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 700 3.2e-05 2048 190 1900 407552 139.914 56.0825 2103.92 1676.94 3977.06 3977.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 0.000512 512 370 725 34304 1.26477 0.938944 16.1201 51.2299 69.6561 69.7527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000256 1024 160 2675 39936 8.38397 3.40822 140.759 104.696 257.405 257.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 0.000512 512 70 225 37632 0.882688 4.11274 26.3136 31.3626 31.4221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 330 3.2e-05 2048 75 875 233472 180.477 55.8689 1045.2 1671.55 2953.28 2953.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.000256 1024 50 450 75904 3.4304 23.3825 133.142 159.997 160.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1990 0.001024 1024 120 150 18816 0.692832 1.95939 26.3255 29.0411 29.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 0.001024 4096 230 1025 14080 2.7192 39.372 104.425 146.558 146.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 0.000128 4096 150 1800 142848 28.4385 702.652 838.789 1569.92 1569.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1880 6.4e-05 4096 290 3950 290048 46.2174 55.5935 3522.14 1677.28 5301.3 5301.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 700 3.2e-05 2048 190 1900 405504 139.865 55.8606 1378.79 1671.46 3246.17 3246.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 0.000512 512 370 725 34304 1.26973 0.94 10.79 51.2685 64.3694 64.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000256 1024 160 2675 38912 8.47613 3.40592 88.0258 104.782 204.863 204.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 0.000512 512 70 225 37728 0.883104 6.50922 26.3222 33.7668 33.8265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 330 3.2e-05 2048 75 875 235008 180.567 56.1165 954.298 1674.75 2865.93 2866.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.000256 1024 50 450 75960 3.42915 36.7309 133.065 173.27 173.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1990 0.001024 1024 120 150 18864 0.694272 3.17258 26.2904 30.1995 30.2682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 0.001024 4096 230 1025 14184 2.71974 62.6892 104.595 170.049 170.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 0.000128 4096 150 1800 142848 28.4118 1111.46 837.772 1977.69 1977.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1880 6.4e-05 4096 290 3950 290016 46.4115 55.7259 5712.43 1675.63 7490.29 7490.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 700 3.2e-05 2048 190 1900 405504 140.624 56.2613 2232.22 1677.43 4106.74 4106.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 0.000512 512 370 725 34272 1.26742 0.940032 17.2834 51.1931 70.7907 70.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000256 1024 160 2675 39168 8.36838 3.38534 152.504 103.764 268.175 268.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 0.000512 512 70 225 37584 0.886912 4.62205 26.2983 31.8586 31.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 330 3.2e-05 2048 75 875 230400 180.642 55.9387 941.048 1670.47 2848.3 2848.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.000256 1024 50 450 75888 3.4263 26.5585 132.692 162.721 162.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1990 0.001024 1024 120 150 18720 0.69248 2.31146 26.2123 29.2596 29.3247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 0.001024 4096 230 1025 14112 2.72109 45.2999 104.695 152.76 152.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 0.000128 4096 150 1800 142704 28.4201 797.491 838.171 1664.13 1664.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1880 6.4e-05 4096 290 3950 289728 46.2274 55.6372 4063.58 1676.86 5842.39 5842.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 700 3.2e-05 2048 190 1900 400896 140.458 55.9476 1576.68 1670.4 3443.68 3443.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 0.000512 512 370 725 33984 1.26237 0.93552 12.3558 50.0195 64.6748 64.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000256 1024 160 2675 36864 8.36662 3.34003 102.807 102.423 217.096 217.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 0.000512 512 70 225 37680 0.882688 6.20749 26.2943 33.4356 33.4974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 330 3.2e-05 2048 75 875 235520 180.428 56.0824 905.111 1675.53 2817.35 2817.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.000256 1024 50 450 75920 3.42474 35.9547 130.999 170.424 170.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1990 0.001024 1024 120 150 18800 0.6928 3.02166 26.2094 29.9684 30.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 0.001024 4096 230 1025 14160 2.71914 61.1054 104.517 168.386 168.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 0.000128 4096 150 1800 142880 28.429 1080.64 838.619 1947.74 1947.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1880 6.4e-05 4096 290 3950 290080 46.2647 55.681 5529.05 1675.63 7306.71 7306.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 700 3.2e-05 2048 190 1900 407040 140.019 56.1209 2178.36 1675.69 4050.39 4050.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 0.000512 512 370 725 34240 1.26378 0.934112 16.53 50.0298 68.8604 68.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000256 1024 160 2675 38400 8.35398 3.36912 145.455 103.258 260.597 260.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 0.000512 512 70 225 37600 0.884224 4.48307 26.3156 31.7362 31.7972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 330 3.2e-05 2048 75 875 235520 179.991 55.9862 840.502 1677.28 2753.96 2754.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 0.000256 1024 50 450 75840 3.72566 25.374 132.141 161.284 161.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1990 0.001024 1024 120 150 18720 0.692224 2.24675 26.2337 29.2156 29.2845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 0.001024 4096 230 1025 14080 2.72179 43.2478 104.614 150.628 150.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 0.000128 4096 150 1800 142720 28.4202 759.401 838.354 1626.22 1626.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1880 6.4e-05 4096 290 3950 289920 46.1507 55.593 3876.35 1677.61 5655.79 5655.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 700 3.2e-05 2048 190 1900 404480 140.269 56.0333 1515.75 1677.33 3389.58 3389.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 0.000512 512 370 725 33920 1.25699 0.929792 11.7602 49.8995 63.9451 64.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000256 1024 160 2675 38400 8.34586 3.37306 101.837 103.466 217.179 217.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 0.000512 512 70 225 37632 0.87904 7.50477 26.2728 34.7078 34.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 330 3.2e-05 2048 75 875 233472 179.628 55.9244 783.712 1672.78 2692.24 2692.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.000256 1024 50 450 75936 3.42848 43.6847 129.997 177.153 177.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1990 0.001024 1024 120 150 18816 0.695904 3.7353 26.2561 30.7292 30.7855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 0.001024 4096 230 1025 14208 2.73011 74.5943 104.855 182.221 182.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 0.000128 4096 150 1800 142848 28.4243 1314.26 837.9 2180.63 2180.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1880 6.4e-05 4096 290 3950 290112 46.1578 55.5807 6707.04 1676.03 8484.91 8485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 700 3.2e-05 2048 190 1900 405504 139.836 55.9147 2621.31 1675.06 4492.33 4492.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 0.000512 512 370 725 34176 1.26566 0.933888 21.2926 51.1392 74.7369 74.8319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000256 1024 160 2675 38400 8.33523 3.36458 175.326 103.279 290.47 290.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 0.000512 512 70 225 37440 0.876544 5.02493 26.2045 32.1604 32.2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 330 3.2e-05 2048 75 875 227328 180.05 55.7427 1121.23 1664.82 3022.03 3022.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.000256 1024 50 450 75840 3.43027 29.5567 132.212 165.242 165.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1990 0.001024 1024 120 150 18624 0.69392 2.52928 26.126 29.3922 29.4566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 0.001024 4096 230 1025 14016 2.72051 50.0326 104.338 157.135 157.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 0.000128 4096 150 1800 142656 28.4249 886.971 837.386 1752.83 1752.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1880 6.4e-05 4096 290 3950 289920 46.2194 55.6142 4526.67 1676.21 6304.79 6304.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 700 3.2e-05 2048 190 1900 399360 140.121 55.6524 1743.06 1664.75 3603.78 3603.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 0.000512 512 370 725 33792 1.26086 0.927744 13.8167 49.894 65.9986 66.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000256 1024 160 2675 36864 8.48573 3.4017 113.484 103.41 228.938 229.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 0.000512 512 70 225 37700 0.88064 7.59248 26.3433 34.8677 34.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 330 3.2e-05 2048 75 875 233600 180.307 56.104 784.745 1675.4 2696.75 2696.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.000256 1024 50 450 75900 3.41978 43.6079 133.222 180.292 180.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1990 0.001024 1024 120 150 18800 0.693536 3.70275 26.2632 30.7 30.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 0.001024 4096 230 1025 14200 2.72486 74.4559 105.094 182.318 182.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 0.000128 4096 150 1800 142800 28.4092 1318.94 838.459 2185.85 2185.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1880 6.4e-05 4096 290 3950 290000 46.4537 55.7404 6758.51 1677.86 8538.65 8538.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 700 3.2e-05 2048 190 1900 406400 140.299 56.1404 2634.32 1675.36 4506.31 4506.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 0.000512 512 370 725 34400 1.27149 0.938688 21.6598 51.1739 75.146 75.2412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000256 1024 160 2675 38400 8.37421 3.37338 175.237 103.378 290.526 290.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 0.000512 512 70 225 37600 0.877216 5.17101 26.3244 32.4271 32.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 330 3.2e-05 2048 75 875 230400 179.966 55.7714 1109.8 1665.77 3011.5 3011.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.000256 1024 50 450 75800 3.42426 29.4067 132.215 165.087 165.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1990 0.001024 1024 120 150 18600 0.690336 2.64477 26.1065 29.4858 29.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 0.001024 4096 230 1025 14000 2.71155 50.0161 104.315 157.085 157.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 0.000128 4096 150 1800 142600 28.4172 886.876 837.257 1752.59 1752.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1880 6.4e-05 4096 290 3950 289600 46.3654 55.7086 4523.47 1674.8 6300.43 6300.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 700 3.2e-05 2048 190 1900 403200 139.811 55.8346 1749.53 1665.69 3611.06 3611.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 0.000512 512 370 725 33600 1.26515 0.927744 13.7463 49.9036 65.9438 66.0315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000256 1024 160 2675 38400 8.39094 3.37715 117.596 103.434 232.949 233.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 0.000512 512 70 225 37632 0.877728 7.00422 26.2851 34.2204 34.2814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 330 3.2e-05 2048 75 875 232960 180.148 56.1108 761.803 1673.27 2671.53 2671.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 0.000256 1024 50 450 75824 3.42822 42.549 133.85 179.868 179.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1990 0.001024 1024 120 150 18816 0.694048 3.57376 26.2854 30.5951 30.6531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 0.001024 4096 230 1025 14112 2.71667 72.2378 104.442 179.439 179.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 0.000128 4096 150 1800 142800 28.4182 1276.23 837.856 2142.55 2142.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1880 6.4e-05 4096 290 3950 289856 46.2234 55.6527 6499.58 1675.71 8277.25 8277.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 700 3.2e-05 2048 190 1900 404992 140.204 56.1213 2548.47 1673.11 4418.11 4418.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 0.000512 512 370 725 34048 1.25981 0.933728 20.003 49.9299 72.2254 72.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000256 1024 160 2675 39424 8.31987 3.38051 174.696 103.663 290.22 290.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 0.000512 512 70 225 37408 0.87856 4.82918 26.2245 31.9841 32.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 330 3.2e-05 2048 75 875 229376 180.563 55.9311 492.162 1674.55 2403.39 2403.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 0.000256 1024 50 450 75712 3.42541 27.8546 132.87 164.191 164.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1990 0.001024 1024 120 150 18592 0.69216 2.47808 26.1498 29.3637 29.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 0.001024 4096 230 1025 13888 2.70541 46.9156 103.919 153.584 153.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 0.000128 4096 150 1800 142688 28.4324 833.92 838.429 1700.83 1700.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1880 6.4e-05 4096 290 3950 289856 46.1701 55.5791 4249.9 1678.07 6029.8 6029.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 700 3.2e-05 2048 190 1900 401408 140.653 55.9642 1652.32 1674.64 3523.77 3523.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 0.000512 512 370 725 34048 1.26349 0.933888 13.0008 50.0222 65.3199 65.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000256 1024 160 2675 35840 8.34874 3.30022 104.891 101.474 218.171 218.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 0.000512 512 70 225 37680 0.883904 6.84237 26.3174 34.0956 34.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 330 3.2e-05 2048 75 875 230400 180.26 56.1945 727.659 1668.89 2633.2 2633.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.000256 1024 50 450 75840 3.42493 41.1347 131.699 176.301 176.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1990 0.001024 1024 120 150 18720 0.692896 3.43325 26.1587 30.3275 30.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 0.001024 4096 230 1025 14160 2.72182 69.8778 104.724 177.366 177.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 0.000128 4096 150 1800 142800 28.4151 1232.22 837.769 2098.45 2098.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1880 6.4e-05 4096 290 3950 289920 46.3414 55.712 6287.2 1675.37 8064.7 8064.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 700 3.2e-05 2048 190 1900 403200 140.326 55.9365 2453.47 1668.72 4318.65 4318.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 0.000512 512 370 725 34080 1.27213 0.940064 19.3015 51.222 72.8382 72.9323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000256 1024 160 2675 38400 8.37427 3.37101 165.098 103.31 280.31 280.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 0.000512 512 70 225 37440 0.882688 4.76826 26.241 31.9427 32.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 330 3.2e-05 2048 75 875 230400 180.048 56.0671 485.293 1669.05 2390.65 2390.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.000256 1024 50 450 75600 3.42205 27.4309 133.352 164.248 164.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1990 0.001024 1024 120 150 18480 0.687552 2.3041 25.9958 29.0305 29.0898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 0.001024 4096 230 1025 13920 2.70886 45.7038 104.086 152.539 152.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 0.000128 4096 150 1800 142560 28.4204 822.562 837.118 1688.15 1688.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1880 6.4e-05 4096 290 3950 289440 46.2377 55.647 4194.5 1674.91 5971.37 5971.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 700 3.2e-05 2048 190 1900 399360 140.913 55.8961 1618.16 1669.09 3484.25 3484.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 0.000512 512 370 725 33600 1.2649 0.934176 12.9678 49.9234 65.1942 65.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000256 1024 160 2675 38400 8.37453 3.37923 110.529 103.472 225.913 226.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 0.000512 512 70 225 37632 0.882752 6.93248 26.2863 34.1535 34.2138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 330 3.2e-05 2048 75 875 233472 179.687 56.1439 705.458 1669.69 2611.17 2611.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.000256 1024 50 450 75904 3.4263 39.3101 131.602 174.384 174.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1990 0.001024 1024 120 150 18816 0.69392 3.28528 26.2921 30.3143 30.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 0.001024 4096 230 1025 14080 2.7177 66.5138 104.314 173.589 173.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 0.000128 4096 150 1800 142848 28.4372 1182.94 837.87 2049.29 2049.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1880 6.4e-05 4096 290 3950 290048 46.2033 55.5827 6035.34 1675.43 7812.64 7812.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 700 3.2e-05 2048 190 1900 405504 139.747 55.8816 2354.82 1669.69 4220.33 4220.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 0.000512 512 370 725 34304 1.27242 0.940704 19.0076 51.2433 72.5653 72.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000256 1024 160 2675 38912 8.46941 3.40816 159.484 107.059 278.582 278.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 0.000512 512 70 225 37376 0.878592 4.77594 26.2041 31.9099 31.9705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 330 3.2e-05 2048 75 875 229376 180.301 56.1029 489.594 1670.47 2396.67 2396.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 0.000256 1024 50 450 75776 3.42678 27.7428 132.934 164.147 164.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1990 0.001024 1024 120 150 18688 0.695616 2.44746 26.2996 29.4856 29.5467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 0.001024 4096 230 1025 13824 2.69888 46.1967 103.719 152.659 152.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 0.000128 4096 150 1800 142592 28.4221 843.184 837.377 1709.03 1709.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1880 6.4e-05 4096 290 3950 289280 46.2152 55.5772 4299.69 1674.52 6076.09 6076.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 700 3.2e-05 2048 190 1900 401408 140.55 55.9555 1657.61 1670.55 3524.86 3525.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 0.000512 512 370 725 32768 1.25427 0.915072 12.8281 49.5982 64.6975 64.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000256 1024 160 2675 36864 8.66835 3.4104 107.105 104.868 224.215 224.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 0.000512 512 70 224 37760 0.8824 4.86797 26.3271 32.1282 32.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 330 3.2e-05 2048 75 896 234496 181.605 55.9986 1055.06 1676.56 2969.42 2969.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 0.000256 1024 50 448 76000 3.4304 27.7852 134.586 165.843 165.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1990 0.001024 1024 120 160 18880 0.697856 2.53955 26.325 29.6237 29.6714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 880 0.001024 4096 230 1024 14272 2.73818 48.0749 104.907 155.763 155.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1230 0.000128 4096 150 1824 142752 28.3441 1631.63 838.595 2498.61 2498.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1880 6.4e-05 4096 290 3936 290240 46.2096 55.5855 4401.32 1677.24 6180.43 6180.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 700 3.2e-05 2048 190 1888 407552 140.116 56.0456 1727.6 1676.64 3600.59 3600.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1710 0.000512 512 370 736 34432 1.26362 0.937664 13.1499 51.1958 66.6504 66.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000256 1024 160 2688 39936 8.37827 3.4304 119.855 104.643 236.465 236.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1450 0.000512 512 70 224 37696 0.88288 3.21181 26.2924 30.441 30.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 330 3.2e-05 2048 75 896 233472 182.218 55.9882 1050.96 1675.62 2964.99 2965.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1250 0.000256 1024 50 448 75968 3.4303 18.2661 132.991 154.731 154.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1990 0.001024 1024 120 160 18816 0.695136 1.68659 26.264 28.7061 28.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 880 0.001024 4096 230 1024 14208 2.72531 31.3508 104.652 138.772 138.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1230 0.000128 4096 150 1824 142720 28.3429 1631.6 837.99 2497.99 2498.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1880 6.4e-05 4096 290 3936 290048 46.2685 55.5915 2832.56 1675.51 4610.02 4610.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 700 3.2e-05 2048 190 1888 407552 140.089 56.0333 1111.5 1675.44 2983.27 2983.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1710 0.000512 512 370 736 34304 1.26717 0.939968 8.64 51.2039 62.1515 62.2453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.000256 1024 160 2688 39936 8.39338 3.4263 77.5174 104.614 194.113 194.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 0.000512 512 70 224 37760 0.880512 5.03574 26.3372 32.3046 32.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 330 3.2e-05 2048 75 896 234240 181.939 56.2735 1097.37 1676.81 3012.59 3012.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 0.000256 1024 50 448 76000 3.42835 28.5957 131.719 163.785 163.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1990 0.001024 1024 120 160 18840 0.697952 2.61104 26.2904 29.6604 29.7103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 880 0.001024 4096 230 1024 14240 2.72794 49.4588 104.79 157.02 157.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 0.000128 4096 150 1824 142760 28.3832 895.947 838.801 1763.18 1763.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1880 6.4e-05 4096 290 3936 290240 46.4467 55.7016 4515.04 1677.27 6294.54 6294.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 700 3.2e-05 2048 190 1888 407040 140.556 56.1348 1764.3 1676.94 3638.13 3638.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1710 0.000512 512 370 736 34400 1.2615 0.939904 13.7258 51.1869 67.2142 67.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000256 1024 160 2688 40320 8.42592 3.44362 123.897 105.009 240.934 241.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 0.000512 512 70 224 37680 0.882688 3.37667 26.2914 30.6058 30.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 330 3.2e-05 2048 75 896 232960 181.692 56.0292 1087.55 1675.87 3001.33 3001.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 0.000256 1024 50 448 75920 3.42221 18.6543 132.222 154.341 154.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1990 0.001024 1024 120 160 18800 0.694304 1.75606 26.2681 28.7797 28.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 880 0.001024 4096 230 1024 14160 2.724 31.89 104.499 139.158 139.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1230 0.000128 4096 150 1824 142720 28.3738 579.198 838.2 1445.82 1445.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1880 6.4e-05 4096 290 3936 290080 46.2659 55.6732 2907.31 1676.04 4685.37 4685.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 700 3.2e-05 2048 190 1888 407040 140.079 56.063 1138.7 1675.69 3010.73 3010.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1710 0.000512 512 370 736 34240 1.25965 0.932096 8.87856 50.0325 61.2045 61.3007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000256 1024 160 2688 38400 8.35683 3.38563 76.3226 103.713 191.94 192.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 0.000512 512 70 224 37728 0.879136 5.51344 26.3244 32.7729 32.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 330 3.2e-05 2048 75 896 233472 180.715 55.9879 1070.39 1674.07 2981.35 2981.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 0.000256 1024 50 448 75984 3.42848 31.4311 131.11 166.013 166.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1990 0.001024 1024 120 160 18864 0.696672 2.82419 26.3286 29.9088 29.9564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 0.001024 4096 230 1024 14256 2.73322 53.7464 104.913 161.434 161.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 0.000128 4096 150 1824 142752 28.3838 966.328 838.786 1833.54 1833.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1880 6.4e-05 4096 290 3936 290208 46.2628 55.6539 4876.29 1677.18 6655.47 6655.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 700 3.2e-05 2048 190 1888 407040 139.88 55.9718 1914.57 1687.81 3798.44 3798.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1710 0.000512 512 370 736 34560 1.26659 0.941248 15.3079 51.256 68.8711 68.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000256 1024 160 2688 39936 8.34694 3.40173 133.113 104.332 249.367 249.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 0.000512 512 70 224 37632 0.880096 3.55459 26.2668 30.7546 30.8142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 330 3.2e-05 2048 75 896 233472 180.728 56.0114 1145.26 1673 3055.2 3055.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 0.000256 1024 50 448 75936 3.4265 20.3818 133.163 157.015 157.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1990 0.001024 1024 120 160 18816 0.694368 1.90781 26.305 28.9672 29.0161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 880 0.001024 4096 230 1024 14208 2.73043 34.7218 104.832 142.328 142.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 0.000128 4096 150 1824 142656 28.3301 616.061 838.319 1482.76 1482.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1880 6.4e-05 4096 290 3936 290112 46.1519 55.5964 3103.78 1676.25 4881.86 4881.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 700 3.2e-05 2048 190 1888 405504 139.929 55.9433 1218.81 1672.77 3087.66 3087.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1710 0.000512 512 370 736 34176 1.26416 0.93392 9.8345 51.1334 63.2663 63.3595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000256 1024 160 2688 38400 8.34496 3.3833 82.7591 103.286 197.927 198.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 0.000512 512 70 224 37744 0.880192 5.28051 26.3331 32.5485 32.6063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 330 3.2e-05 2048 75 896 232960 181.032 56.2668 987.649 1673.84 2898.98 2899.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 0.000256 1024 50 448 75936 3.42051 31.0155 132.94 167.42 167.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1990 0.001024 1024 120 160 18816 0.69424 2.7911 26.2719 29.799 29.8651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 880 0.001024 4096 230 1024 14224 2.72522 53.0097 104.769 160.547 160.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 0.000128 4096 150 1824 142744 28.3709 951.003 838.662 1818.08 1818.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1880 6.4e-05 4096 290 3936 290192 46.4118 55.7112 4768.85 1676.91 6547.97 6548.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 700 3.2e-05 2048 190 1888 406784 140.183 56.1325 1874.54 1690.12 3761.17 3761.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 0.000512 512 370 736 34496 1.26976 0.936896 14.5819 51.2553 68.1458 68.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000256 1024 160 2688 40320 8.39427 3.41402 132.157 104.843 248.963 249.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 0.000512 512 70 224 37632 0.877952 3.47434 26.2967 30.7 30.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 330 3.2e-05 2048 75 896 232960 181.124 56.0618 996.476 1674 2907.87 2908.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 0.000256 1024 50 448 75824 3.41974 19.9137 132.191 155.566 155.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1990 0.001024 1024 120 160 18704 0.696288 1.88816 26.1952 28.8392 28.8872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 0.001024 4096 230 1024 14112 2.7153 34.1422 104.469 141.371 141.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 0.000128 4096 150 1824 142688 28.3875 615.526 838.655 1482.62 1482.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1880 6.4e-05 4096 290 3936 290080 46.2397 55.6585 3066.15 1677.94 4846.07 4846.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 700 3.2e-05 2048 190 1888 404992 140.388 55.9961 1198.28 1678.7 3073.57 3073.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1710 0.000512 512 370 736 34048 1.25808 0.929216 9.4057 49.9383 61.6359 61.7267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000256 1024 160 2688 39424 8.32454 3.37971 83.2122 103.714 198.805 198.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 0.000512 512 70 224 37632 0.880736 3.01229 26.3165 30.2613 30.3191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 330 3.2e-05 2048 75 896 231168 181.874 56.0505 1080.93 1673.01 2992.06 2992.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 0.000256 1024 50 448 75768 3.42221 16.4127 132.979 152.858 152.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1990 0.001024 1024 120 160 18648 0.692544 1.63062 26.1771 28.5595 28.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 880 0.001024 4096 230 1024 14112 2.72474 28.0965 104.696 135.56 135.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 0.000128 4096 150 1824 142632 28.375 510.846 838.496 1377.76 1377.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1880 6.4e-05 4096 290 3936 289968 46.3929 55.7012 2517.48 1675.15 4294.81 4294.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 700 3.2e-05 2048 190 1888 403200 140.773 56.0353 977.138 1672.94 2847.08 2847.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1710 0.000512 512 370 736 33600 1.25821 0.927616 7.70259 49.8077 59.8003 59.8938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000256 1024 160 2688 40320 8.41142 3.43894 69.9231 106.873 188.804 188.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 0.000512 512 70 224 37696 0.88064 5.51251 26.281 32.7265 32.7852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 330 3.2e-05 2048 75 896 233472 180.588 56.0662 878.48 1675.03 2790.36 2790.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 0.000256 1024 50 448 75968 3.4271 31.6518 133.11 168.232 168.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1990 0.001024 1024 120 160 18816 0.695488 2.84483 26.2554 29.84 29.9054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 0.001024 4096 230 1024 14208 2.72701 53.6204 104.63 161.018 161.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 0.000128 4096 150 1824 142720 28.3435 970.941 837.97 1837.3 1837.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1880 6.4e-05 4096 290 3936 290048 46.2698 55.5935 4826.67 1675.8 6604.42 6604.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 700 3.2e-05 2048 190 1888 407552 140.089 56.0741 1896.09 1675.15 3767.59 3767.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 0.000512 512 370 736 34304 1.26733 0.936096 14.85 51.1945 68.3513 68.4455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000256 1024 160 2688 39936 8.38902 3.40771 127.84 104.586 244.382 244.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 0.000512 512 70 224 37632 0.881888 3.81133 26.3071 31.0531 31.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 330 3.2e-05 2048 75 896 229376 181.183 56.0015 866.856 1671.15 2775.38 2775.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 0.000256 1024 50 448 75904 3.43242 21.5839 130.701 155.762 155.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1990 0.001024 1024 120 160 18688 0.694848 1.94211 26.1978 28.8775 28.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 0.001024 4096 230 1024 14080 2.72029 36.256 104.374 143.395 143.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 0.000128 4096 150 1824 142592 28.3382 0 838.148 866.495 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 0.000512 512 70 224 37440 0.876672 3.24867 26.2237 30.4016 30.4632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 330 3.2e-05 2048 75 896 227328 181.237 55.8717 896.077 1666.19 2799.58 2799.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 0.000256 1024 50 448 75840 3.42963 18.0326 131.738 153.245 153.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1990 0.001024 1024 120 160 18624 0.692 1.73878 26.2004 28.6914 28.7402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 0.001024 4096 230 1024 14016 2.7177 30.2672 104.399 137.427 137.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 0.000128 4096 150 1824 142464 28.3271 545.93 837.993 1412.3 1412.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1880 6.4e-05 4096 290 3936 289920 46.2262 55.5981 2665.84 1676.92 4444.66 4444.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 700 3.2e-05 2048 190 1888 399360 140.05 55.8734 1029.27 1669.07 2894.46 2894.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1710 0.000512 512 370 736 33792 1.26294 0.926176 8.18973 49.9122 60.3966 60.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000256 1024 160 2688 36864 8.48426 3.36563 63.4762 103.495 178.999 179.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 0.000512 512 70 224 37728 0.882752 7.57146 26.3148 34.8261 34.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 330 3.2e-05 2048 75 896 232704 180.54 56.2737 1277.48 1674.77 3189.26 3189.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 0.000256 1024 50 448 75960 3.42944 44.9597 131.194 179.627 179.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1990 0.001024 1024 120 160 18792 0.693056 4.09123 26.2432 31.0706 31.1357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 0.001024 4096 230 1024 14184 2.71917 76.2407 104.568 183.572 183.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 0.000128 4096 150 1824 142704 28.3978 1365.29 837.942 2231.68 2231.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1880 6.4e-05 4096 290 3936 290160 46.377 55.7147 6848.91 1675.81 8626.9 8627.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 700 3.2e-05 2048 190 1888 407808 140.052 56.2555 2701.87 1674.87 4573.26 4573.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 0.000512 512 370 736 34272 1.2695 0.941728 21.5489 51.1813 75.0432 75.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000256 1024 160 2688 39168 8.3687 3.38358 184.336 103.763 300.016 300.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 0.000512 512 70 224 37584 0.880512 4.89174 26.2691 32.0907 32.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 330 3.2e-05 2048 75 896 230400 180.06 55.9453 1163.6 1668.84 3068.64 3068.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 0.000256 1024 50 448 75888 3.4303 28.6043 131.498 163.576 163.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1990 0.001024 1024 120 160 18720 0.694272 2.6303 26.245 29.6124 29.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 0.001024 4096 230 1024 14112 2.71552 48.8748 104.569 156.203 156.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 0.000128 4096 150 1824 142560 28.3611 881.049 837.562 1747.02 1747.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1880 6.4e-05 4096 290 3936 290016 46.2174 55.6436 4439.62 1675.32 6216.88 6216.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 700 3.2e-05 2048 190 1888 405504 139.583 56.015 1720.76 1672.06 3588.61 3588.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 0.000512 512 370 736 33984 1.26112 0.931872 14.0967 49.9864 66.375 66.4686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000256 1024 160 2688 36864 8.36957 3.34074 111.993 102.394 226.254 226.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 0.000512 512 70 224 37584 0.878816 4.2088 26.3352 31.476 31.5355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 330 3.2e-05 2048 75 896 228096 181.127 56.0204 1302.91 1670.31 3210.55 3210.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 0.000256 1024 50 448 75816 3.43034 23.8553 130.513 157.842 157.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1990 0.001024 1024 120 160 18576 0.692224 2.28694 26.1619 29.2006 29.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 0.001024 4096 230 1024 14040 2.72109 40.0121 104.643 147.418 147.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 0.000128 4096 150 1824 142560 28.4124 722.229 838.929 1589.62 1589.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1880 6.4e-05 4096 290 3936 289440 46.3928 55.7121 3629.96 1675.23 5407.37 5407.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 700 3.2e-05 2048 190 1888 400896 140.785 55.9395 1404.94 1674.18 3276.03 3276.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 0.000512 512 370 736 32832 1.25926 0.9192 11.4174 49.6707 63.3645 63.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000256 1024 160 2688 38016 8.32506 3.34294 95.7406 102.481 210.058 210.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 0.000512 512 70 224 37680 0.88416 7.20003 26.29 34.4253 34.4882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 330 3.2e-05 2048 75 896 232960 180.388 56.0988 1183.69 1675.78 3096.14 3096.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 0.000256 1024 50 448 75920 3.42016 41.8038 132.051 177.318 177.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1990 0.001024 1024 120 160 18800 0.692576 3.85338 26.274 30.8636 30.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 0.001024 4096 230 1024 14160 2.72198 0 104.501 107.233 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 0.000512 512 70 224 37600 0.878688 5.0319 26.3124 32.2738 32.3323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 330 3.2e-05 2048 75 896 230400 180.608 56.0387 1086.81 1676.93 3000.57 3000.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 0.000256 1024 50 448 75840 3.4216 28.0769 132.386 163.928 163.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1990 0.001024 1024 120 160 18720 0.693536 2.62554 26.2814 29.642 29.7065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 0.001024 4096 230 1024 14080 2.72355 0 104.557 107.291 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 0.000512 512 70 224 37440 0.874528 4.11043 26.2369 31.273 31.3364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 330 3.2e-05 2048 75 896 230400 180.249 55.9483 1165.71 1669.06 3071.17 3071.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 0.000256 1024 50 448 75600 3.42099 23.5517 130.458 157.474 157.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1990 0.001024 1024 120 160 18480 0.689888 2.20307 26.0465 28.9818 29.0497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 0.001024 4096 230 1024 13920 2.70282 40.1689 104.055 146.972 147.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 0.000128 4096 150 1824 142560 28.3812 728.257 838.078 1594.77 1594.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1880 6.4e-05 4096 290 3936 289440 46.2205 55.6566 3648.17 1674.75 5424.88 5424.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 700 3.2e-05 2048 190 1888 399360 140.951 55.9836 1390.23 1673.21 3260.58 3260.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 0.000512 512 370 736 33600 1.26733 0.92656 11.2353 49.9188 63.4502 63.5471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000256 1024 160 2688 38400 8.3671 3.3792 95.1738 103.471 210.544 210.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 0.000512 512 70 224 37632 0.8808 6.5273 26.299 33.7592 33.8197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 330 3.2e-05 2048 75 896 233472 179.568 56.0148 723.819 1674.43 2634.02 2634.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 0.000256 1024 50 448 75936 3.43232 39.5936 131.899 174.969 175.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1990 0.001024 1024 120 160 18816 0.692832 3.62701 26.3311 30.6939 30.7504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 0.001024 4096 230 1024 14208 2.72419 67.5072 104.927 175.203 175.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 0.000128 4096 150 1824 142656 28.3405 1205.84 838.623 2072.85 2072.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1880 6.4e-05 4096 290 3936 290112 46.1627 55.5829 6068.79 1678.75 7849.36 7849.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 700 3.2e-05 2048 190 1888 405504 139.86 55.9264 2383.37 1677.46 4256.81 4256.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 0.000512 512 370 736 34176 1.26499 0.937504 18.7967 51.1588 72.2583 72.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000256 1024 160 2688 38400 8.34109 3.36448 160.624 103.379 275.871 275.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 0.000512 512 70 224 37440 0.882688 4.62522 26.222 31.7813 31.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 330 3.2e-05 2048 75 896 227328 180.121 55.6629 953.063 1666.31 2855.36 2855.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 0.000256 1024 50 448 75840 3.42659 26.1072 131.232 160.809 160.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1990 0.001024 1024 120 160 18624 0.69248 2.55472 26.1956 29.4863 29.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 0.001024 4096 230 1024 14016 2.72106 44.2804 104.396 151.442 151.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 0.000128 4096 150 1824 142464 28.3279 788.382 838.021 1654.78 1654.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1880 6.4e-05 4096 290 3936 289920 46.2357 55.6 3965.29 1676.92 5744.13 5744.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 700 3.2e-05 2048 190 1888 399360 140.041 55.8815 1530.82 1670.68 3397.62 3397.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 0.000512 512 370 736 33792 1.26157 0.92912 12.4528 49.9096 64.6525 64.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000256 1024 160 2688 36864 8.48333 3.37142 100.835 103.494 216.34 216.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 0.000512 512 70 224 37440 0.880576 4.1945 26.2674 31.3948 31.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 330 3.2e-05 2048 75 896 221184 180.385 55.407 908.694 1656.85 2801.53 2801.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 0.000256 1024 50 448 75744 3.43174 22.5915 132.631 158.698 158.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1990 0.001024 1024 120 160 18432 0.69024 2.07107 26.049 28.854 28.9209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 0.001024 4096 230 1024 13824 2.70051 37.8142 103.802 144.36 144.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 0.000128 4096 150 1824 142272 28.3238 681.918 836.8 1547.09 1547.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1880 6.4e-05 4096 290 3936 289728 46.1558 55.5761 3419.73 1676.05 5197.59 5197.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 700 3.2e-05 2048 190 1888 396288 139.633 55.2902 1314.71 1661.69 3171.52 3171.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 0.000512 512 370 736 33408 1.25555 0.92336 10.3852 49.6962 62.3614 62.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000256 1024 160 2688 32256 8.41693 3.24634 76.9997 99.4185 188.235 188.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 0.000512 512 70 224 37700 0.877152 6.84842 26.3125 34.0885 34.1517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 330 3.2e-05 2048 75 896 233600 180.312 56.0939 714.52 1673.59 2624.71 2624.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 0.000256 1024 50 448 75900 3.42323 39.0456 133.126 175.639 175.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1990 0.001024 1024 120 160 18800 0.694976 3.51578 26.284 30.5364 30.5971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 0.001024 4096 230 1024 14200 2.72384 66.5069 104.78 174.054 174.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 0.000128 4096 150 1824 142700 28.3771 1192.84 838.026 2059.29 2059.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1880 6.4e-05 4096 290 3936 290200 46.4586 55.7363 5988.55 1675.9 7766.73 7766.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 700 3.2e-05 2048 190 1888 406400 140.358 56.191 2343.06 1673.34 4213.14 4213.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 0.000512 512 370 736 34400 1.26698 0.939808 19.2003 51.1451 72.653 72.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000256 1024 160 2688 38400 8.37805 3.37101 157.773 103.263 272.942 273.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 0.000512 512 70 224 37600 0.878592 4.75562 26.339 32.0255 32.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 330 3.2e-05 2048 75 896 230400 179.802 55.8899 489.167 1666.88 2391.94 2392.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 0.000256 1024 50 448 75800 3.41827 27.2788 131.474 162.213 162.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1990 0.001024 1024 120 160 18600 0.692224 2.45725 26.1777 29.3691 29.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 0.001024 4096 230 1024 14000 2.71584 45.482 104.362 152.606 152.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 0.000128 4096 150 1824 142600 28.375 839.373 838.773 1706.57 1706.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1880 6.4e-05 4096 290 3936 289600 46.3609 55.7011 4228.28 1675.91 6006.33 6006.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 700 3.2e-05 2048 190 1888 403200 139.825 55.8407 1629.29 1666.93 3492.08 3492.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 0.000512 512 370 736 33600 1.26362 0.928512 13.0548 49.9215 65.2706 65.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000256 1024 160 2688 38400 8.39651 3.37718 110.174 103.506 225.617 225.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 0.000512 512 70 224 37500 0.879008 4.0609 26.3369 31.3281 31.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 330 3.2e-05 2048 75 896 230400 181.182 56.1848 926.357 1675.78 2839.69 2839.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 0.000256 1024 50 448 75600 3.42173 22.6756 133.968 160.107 160.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1990 0.001024 1024 120 160 18600 0.693984 2.22413 26.314 29.2733 29.3397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 0.001024 4096 230 1024 13800 2.7016 38.163 103.817 144.726 144.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 0.000128 4096 150 1824 142500 28.3764 695.828 838.779 1563.03 1563.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1880 6.4e-05 4096 290 3936 289800 46.4732 55.7388 3492.46 1676.48 5271.23 5271.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 700 3.2e-05 2048 190 1888 403200 141.019 56.25 1355.6 1675.73 3228.78 3228.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 0.000512 512 370 736 33600 1.27168 0.934528 10.8048 49.9852 63.0965 63.1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000256 1024 160 2688 38400 8.40506 3.38221 92.8044 103.637 208.391 208.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 0.000512 512 70 224 37632 0.87888 6.46144 26.2992 33.6923 33.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 330 3.2e-05 2048 75 896 232960 180.184 56.0054 696.406 1674.24 2607.03 2607.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 0.000256 1024 50 448 75824 3.41914 38.1087 132.868 174.439 174.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1990 0.001024 1024 120 160 18704 0.692224 3.51456 26.2 30.4481 30.5078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 880 0.001024 4096 230 1024 14112 2.71594 64.9605 104.484 172.203 172.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 0.000128 4096 150 1824 142688 28.373 1172.41 838.79 2039.62 2039.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1880 6.4e-05 4096 290 3936 290080 46.2265 55.6482 5872.56 1677.7 7652.21 7652.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 700 3.2e-05 2048 190 1888 404992 140.281 56.0128 2297.37 1674.36 4168.22 4168.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 0.000512 512 370 736 34048 1.25619 0.927744 18.2822 49.9473 70.5102 70.6048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000256 1024 160 2688 39424 8.31843 3.38067 159.087 103.728 274.673 274.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 0.000512 512 70 224 37408 0.875712 4.6633 26.1918 31.7834 31.8423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 330 3.2e-05 2048 75 896 229376 180.512 56.1753 477.019 1672.89 2386.79 2387.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 0.000256 1024 50 448 75712 3.42166 26.5773 130.864 160.906 160.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1990 0.001024 1024 120 160 18592 0.694272 2.56614 26.1712 29.4732 29.5303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 0.001024 4096 230 1024 13888 2.70541 44.9692 103.774 151.489 151.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 0.000128 4096 150 1824 142464 28.3443 814.16 837.245 1679.8 1679.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1880 6.4e-05 4096 290 3936 289856 46.1476 55.6052 4099.9 1675.6 5877.33 5877.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 700 3.2e-05 2048 190 1888 401408 140.68 56.044 1584.79 1677.04 3458.75 3458.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 0.000512 512 370 736 34048 1.26368 0.932128 12.8123 49.9936 65.103 65.1965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000256 1024 160 2688 35840 8.33984 3.69664 100.716 101.361 214.269 214.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 0.000512 512 70 224 37296 0.876128 3.99174 26.2256 31.1475 31.2091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 330 3.2e-05 2048 75 896 225792 182.083 56.0071 856.817 1675.02 2770.12 2770.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 0.000256 1024 50 448 75600 3.42016 22.117 132.904 158.485 158.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1990 0.001024 1024 120 160 18480 0.694816 2.28077 26.2043 29.222 29.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 0.001024 4096 230 1024 13776 2.70746 37.4704 103.895 144.116 144.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 0.000128 4096 150 1824 142464 28.375 670.215 838.875 1537.51 1537.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1880 6.4e-05 4096 290 3936 289632 46.2049 55.6524 3361.01 1675.82 5138.76 5138.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 700 3.2e-05 2048 190 1888 397824 141.907 56.2043 1291.29 1678.23 3167.82 3167.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 0.000512 512 370 736 32256 1.2529 0.913408 10.1215 49.5004 61.887 61.9812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000256 1024 160 2688 37632 8.2273 3.30752 87.9678 101.636 201.293 201.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 0.000512 512 70 224 37680 0.879136 6.69696 26.5728 34.1998 34.2692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 330 3.2e-05 2048 75 896 230400 180.258 55.9636 673.056 1685.11 2594.59 2594.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 0.000256 1024 50 448 75840 3.4183 36.8916 132.651 173.006 173.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1990 0.001024 1024 120 160 18720 0.692 3.42592 26.4591 30.6229 30.6839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 0.001024 4096 230 1024 14160 2.71798 63.8299 105.72 172.312 172.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 0.000128 4096 150 1824 142680 28.3685 1150.35 846.306 2025.07 2025.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1880 6.4e-05 4096 290 3936 289920 46.3842 55.7083 5791.82 1691.82 7585.81 7585.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 700 3.2e-05 2048 190 1888 403200 140.372 55.9739 2229.66 1685.11 4111.32 4111.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 0.000512 512 370 736 34080 1.27446 0.94208 18.1717 51.4578 71.9459 72.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000256 1024 160 2688 38400 8.3737 3.37306 149.575 104.325 265.809 265.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 0.000512 512 70 224 37440 0.876096 4.72659 26.2391 31.8937 31.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 330 3.2e-05 2048 75 896 230400 179.987 55.9068 482.323 1669.33 2387.74 2387.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 0.000256 1024 50 448 75600 3.42614 26.6169 129.329 159.415 159.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1990 0.001024 1024 120 160 18480 0.687072 2.46397 26.0547 29.2496 29.3094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 0.001024 4096 230 1024 13920 2.70358 45.5837 104.077 152.407 152.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 0.000128 4096 150 1824 142560 28.4056 813.98 838.219 1680.65 1680.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1880 6.4e-05 4096 290 3936 289440 46.2315 55.6564 4077.42 1675.74 5855.13 5855.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 700 3.2e-05 2048 190 1888 399360 140.873 55.9695 1578.63 1669.61 3445.28 3445.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 0.000512 512 370 736 33600 1.26666 0.930592 12.5388 49.9244 64.7595 64.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000256 1024 160 2688 38400 8.37846 3.37715 108.412 103.488 223.817 223.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 0.000512 512 70 224 37440 0.88064 3.98365 26.3211 31.2381 31.2975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 330 3.2e-05 2048 75 896 230400 180.294 56.0944 398.562 1669.64 2304.79 2304.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 0.000256 1024 50 448 75600 3.41974 22.2731 131.627 157.362 157.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1990 0.001024 1024 120 160 18360 0.689824 2.09306 26.0507 28.8755 28.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 0.001024 4096 230 1024 13680 2.6911 36.8146 103.424 142.975 143.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 0.000128 4096 150 1824 142200 28.33 678.405 836.921 1543.7 1543.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1880 6.4e-05 4096 290 3936 289440 46.377 55.7128 3425.39 1674.39 5201.95 5202.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 700 3.2e-05 2048 190 1888 403200 140.428 55.9948 1323.47 1669.59 3189.67 3189.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 0.000512 512 370 736 31680 1.25494 0.90752 9.95418 49.3643 61.5805 61.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000256 1024 160 2688 34560 8.42989 3.29536 81.2554 101.07 194.209 194.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 0.000512 512 70 224 37632 0.884736 6.42064 26.3141 33.6708 33.7312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 330 3.2e-05 2048 75 896 229376 180.354 55.9598 673.636 1671.49 2581.64 2581.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 0.000256 1024 50 448 75904 3.42432 37.591 131.875 172.934 172.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1990 0.001024 1024 120 160 18688 0.692192 3.37053 26.198 30.3049 30.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 0.001024 4096 230 1024 14080 2.71754 63.6046 104.399 170.764 170.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 0.000128 4096 150 1824 142592 28.3279 0 838.342 866.677 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 0.000512 512 70 224 37376 0.877696 4.82106 26.1998 31.9504 32.0102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 330 3.2e-05 2048 75 896 229376 180.3 56.0067 457.256 1670.43 2364.19 2364.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 0.000256 1024 50 448 75776 3.43085 25.4486 132.898 161.822 161.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1990 0.001024 1024 120 160 18432 0.690176 2.41786 26.0083 29.1572 29.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 0.001024 4096 230 1024 13824 2.7009 42.8155 103.631 149.19 149.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 0.000128 4096 150 1824 142336 28.326 774.675 837.074 1640.12 1640.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1880 6.4e-05 4096 290 3936 289280 46.2172 55.5938 3888.22 1673.76 5663.87 5663.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 700 3.2e-05 2048 190 1888 401408 140.507 55.8619 1512.44 1672.82 3381.82 3381.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 0.000512 512 370 736 32768 1.2576 0.9152 11.6844 49.5929 63.5465 63.6411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000256 1024 160 2688 36864 8.66563 3.40832 99.2678 104.867 216.371 216.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 0.000512 512 70 224 37248 0.876544 3.95469 26.2027 31.0862 31.1458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 330 3.2e-05 2048 75 896 221184 179.152 55.124 398.63 1648.89 2281.99 2282.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 0.000256 1024 50 448 75648 3.4263 23.003 130.023 156.494 156.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1990 0.001024 1024 120 160 18432 0.694304 2.21258 26.1779 29.1272 29.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 0.001024 4096 230 1024 13824 2.7183 38.6191 104.315 145.696 145.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 0.000128 4096 150 1824 142080 28.317 0 836.604 864.93 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 0.000512 512 70 240 37664 0.881056 5.34918 26.3117 32.5944 32.6565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 330 3.2e-05 2048 75 880 229376 182.352 56.0068 1088 1675.67 3002.22 3002.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.000256 1024 50 480 75840 3.42563 30.3993 131.551 165.419 165.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1990 0.001024 1024 120 160 18880 0.693536 2.5847 26.3108 29.6522 29.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 880 0.001024 4096 230 1040 14176 2.72198 49.6235 104.765 157.157 157.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1230 0.000128 4096 150 1800 142944 28.4337 891.05 838.193 1757.72 1757.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1880 6.4e-05 4096 290 3960 290176 46.2364 55.6124 4497.66 1676.85 6276.44 6276.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 700 3.2e-05 2048 190 1920 409600 139.633 55.9743 1788.07 1675.7 3659.59 3659.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1710 0.000512 512 370 720 34176 1.26768 0.940096 13.6488 51.1881 67.1476 67.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000256 1024 160 2680 39936 8.37309 3.42835 122.002 104.584 238.545 238.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1450 0.000512 512 70 240 37632 0.881696 3.60858 26.3266 30.8684 30.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 330 3.2e-05 2048 75 880 229376 182.502 56.066 1088.66 1676.85 3004.27 3004.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1250 0.000256 1024 50 480 75776 3.41706 19.7878 134.57 157.817 157.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1990 0.001024 1024 120 160 18816 0.693792 1.74899 26.2895 28.7902 28.8388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 880 0.001024 4096 230 1040 14144 2.72586 32.1147 104.839 139.725 139.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1230 0.000128 4096 150 1800 142912 28.4292 1643.67 839.449 2511.6 2511.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1880 6.4e-05 4096 290 3960 290048 46.2643 55.593 2898.18 1677.15 4677.27 4677.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 700 3.2e-05 2048 190 1920 409600 139.669 56.1052 1153.64 1679.99 3029.6 3029.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1710 0.000512 512 370 720 34048 1.2695 0.936704 8.79242 51.2266 62.3228 62.4173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.000256 1024 160 2680 39936 8.39546 3.42406 78.6505 104.699 195.327 195.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 0.000512 512 70 240 37680 0.883936 5.93715 26.3137 33.1877 33.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 330 3.2e-05 2048 75 880 229120 182.473 56.1963 1158.85 1674.96 3072.68 3072.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.000256 1024 50 480 75840 3.4263 34.9956 133.267 171.733 171.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1990 0.001024 1024 120 160 18840 0.694272 2.96419 26.258 29.9767 30.0266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 880 0.001024 4096 230 1040 14160 2.72563 57.1322 104.688 164.589 164.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 0.000128 4096 150 1800 142920 28.4311 1003.34 837.773 1869.59 1869.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1880 6.4e-05 4096 290 3960 290080 46.3939 55.704 5144.86 1675.4 6922.45 6922.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 700 3.2e-05 2048 190 1920 409600 139.842 56.0968 2037.1 1678.58 3911.82 3911.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1710 0.000512 512 370 720 34080 1.26544 0.940032 15.5902 51.1655 69.0634 69.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000256 1024 160 2680 40320 8.41635 3.44474 140.123 104.902 257.044 257.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 0.000512 512 70 240 37600 0.880544 3.96509 26.3005 31.1978 31.2574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 330 3.2e-05 2048 75 880 227840 182.628 56.0647 1148.45 1675.73 3063.05 3063.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.000256 1024 50 480 75760 3.42118 22.614 132.194 158.274 158.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1990 0.001024 1024 120 160 18800 0.692288 1.93283 26.2682 28.9535 29.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 880 0.001024 4096 230 1040 14080 2.72384 36.4821 104.505 143.754 143.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 0.000128 4096 150 1800 142880 28.4321 636.966 838.11 1503.55 1503.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1880 6.4e-05 4096 290 3960 289920 46.25 55.6746 3246.83 1677.1 5025.93 5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 700 3.2e-05 2048 190 1920 409600 139.585 56.2277 1295.44 1675.72 3167.15 3167.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1710 0.000512 512 370 720 33920 1.26621 0.93472 10.0706 50.0373 62.4109 62.5064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000256 1024 160 2680 38400 8.35574 3.38502 85.4426 103.274 200.615 200.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 0.000512 512 70 240 37560 0.878432 3.34275 26.3184 30.5903 30.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 330 3.2e-05 2048 75 880 226560 182.372 56.0377 1135.84 1670.12 3044.56 3044.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.000256 1024 50 480 75720 3.42384 18.5693 132.729 154.765 154.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1990 0.001024 1024 120 160 18720 0.69392 1.71008 26.2326 28.696 28.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 880 0.001024 4096 230 1040 14040 2.72019 29.7512 104.578 137.093 137.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1230 0.000128 4096 150 1800 142800 28.4148 1913.18 838.464 2780.1 2780.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1880 6.4e-05 4096 290 3960 289920 46.3546 55.7097 2646.39 1677.79 4426.32 4426.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 700 3.2e-05 2048 190 1920 407040 139.563 55.9484 1051.12 1675.2 2922.01 2922.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1710 0.000512 512 370 720 34080 1.2737 0.940352 8.51034 51.24 62.0641 62.1589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000256 1024 160 2680 38400 8.37846 3.39104 70.0216 103.399 185.349 185.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 0.000512 512 70 240 37632 0.882624 5.64646 26.3195 32.9011 32.9624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 330 3.2e-05 2048 75 880 227328 182.254 56.032 990.366 1674.42 2903.26 2903.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.000256 1024 50 480 75840 3.4345 32.1501 132.283 167.913 167.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1990 0.001024 1024 120 160 18864 0.700032 2.80538 26.3332 29.8999 29.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 0.001024 4096 230 1040 14160 2.72227 52.353 104.848 159.971 160.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.000128 4096 150 1800 142896 28.4303 916.63 838.687 1783.8 1783.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1880 6.4e-05 4096 290 3960 290112 46.2821 55.6461 4709.44 1678.91 6490.36 6490.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 700 3.2e-05 2048 190 1920 408576 139.546 56.0148 1871.05 1674.28 3741.1 3741.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1710 0.000512 512 370 720 34176 1.27398 0.94208 14.1962 51.2636 67.778 67.8766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000256 1024 160 2680 39168 8.4113 3.4881 125.222 104.342 241.645 241.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 0.000512 512 70 240 37536 0.878592 3.70442 26.2735 30.9098 30.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 330 3.2e-05 2048 75 880 227328 181.94 55.9112 966.548 1673.05 2877.64 2877.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.000256 1024 50 480 75744 3.42221 21.3378 133.095 157.898 157.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1990 0.001024 1024 120 160 18816 0.694848 1.86746 26.3128 28.9366 28.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 0.001024 4096 230 1040 14112 2.72586 34.8218 104.764 142.357 142.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 0.000128 4096 150 1800 142848 28.4273 599.285 838.032 1465.79 1465.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1880 6.4e-05 4096 290 3960 290112 46.1802 55.593 3066.62 1676.29 4844.76 4844.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 700 3.2e-05 2048 190 1920 408576 139.257 56.0907 1219.78 1673.04 3088.37 3088.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1710 0.000512 512 370 720 33792 1.27725 0.937984 9.39258 51.139 62.846 62.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000256 1024 160 2680 38400 8.33965 3.36691 80.5406 103.295 195.714 195.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 0.000512 512 70 240 37440 0.879136 3.15181 26.2556 30.3391 30.3999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 330 3.2e-05 2048 75 880 225792 182.529 55.9678 1041.88 1670.18 2950.75 2950.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.000256 1024 50 480 75744 3.42656 17.6026 131.789 152.861 152.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1990 0.001024 1024 120 160 18720 0.69264 1.55949 26.2651 28.578 28.6278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 880 0.001024 4096 230 1040 13968 2.70934 28.6085 104.322 135.683 135.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 0.000128 4096 150 1800 142704 28.4279 493.652 838.263 1360.39 1360.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1880 6.4e-05 4096 290 3960 289728 46.2338 55.646 2522.44 1677.31 4301.71 4301.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 700 3.2e-05 2048 190 1920 405504 139.504 55.9636 1000.97 1673.64 2870.27 2870.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1710 0.000512 512 370 720 33408 1.27376 0.935936 7.76605 50.0143 60.0916 60.1848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000256 1024 160 2680 36864 8.37706 3.3559 64.3227 102.398 178.609 178.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 0.000512 512 70 240 37632 0.880448 7.53789 26.3172 34.787 34.8488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 330 3.2e-05 2048 75 880 227584 181.737 56.1053 1299.8 1673.91 3211.74 3211.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.000256 1024 50 480 75824 3.42221 46.9791 132.968 183.412 183.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1990 0.001024 1024 120 160 18816 0.694048 3.92605 26.274 30.9373 31.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 0.001024 4096 230 1040 14168 2.72998 74.6926 104.913 182.377 182.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.000128 4096 150 1800 142912 28.4399 1315.53 838.791 2182.81 2182.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1880 6.4e-05 4096 290 3960 290080 46.3772 55.7128 6676.44 1676.97 8455.59 8455.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 700 3.2e-05 2048 190 1920 408576 139.616 56.0368 2674.91 1674.02 4544.78 4544.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 0.000512 512 370 720 34272 1.27024 0.941728 21.5422 51.2656 75.1206 75.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000256 1024 160 2680 39424 8.45907 3.41997 181.949 104.85 298.833 298.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 0.000512 512 70 240 37520 0.87648 4.9063 26.2627 32.0962 32.1555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 330 3.2e-05 2048 75 880 225792 181.877 56.0889 1334.15 1672.82 3245.12 3245.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.000256 1024 50 480 75712 3.42301 29.4973 133.886 166.85 166.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1990 0.001024 1024 120 160 18704 0.692288 2.47008 26.1743 29.3983 29.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 0.001024 4096 230 1040 14112 2.72899 47.8641 104.839 155.475 155.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 0.000128 4096 150 1800 142800 28.4104 827.732 838.357 1694.55 1694.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1880 6.4e-05 4096 290 3960 289856 46.25 55.6539 4208.89 1675.43 5986.3 5986.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 700 3.2e-05 2048 190 1920 408576 139.32 55.9931 1681.52 1677.07 3554.09 3554.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 0.000512 512 370 720 33600 1.26685 0.929792 13.1758 49.9259 65.399 65.4931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000256 1024 160 2680 37632 8.4568 3.37856 109.348 103.645 225.001 225.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 0.000512 512 70 240 37464 0.876448 4.15571 26.263 31.3486 31.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 330 3.2e-05 2048 75 880 225792 181.99 56.1147 1323.89 1672.95 3235.13 3235.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.000256 1024 50 480 75600 3.43821 24.0633 133.795 161.339 161.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1990 0.001024 1024 120 160 18648 0.692576 2.10237 26.1794 29.035 29.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 0.001024 4096 230 1040 13944 2.70634 38.3673 104.231 145.348 145.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 0.000128 4096 150 1800 142800 28.4365 676.874 838.011 1543.37 1543.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1880 6.4e-05 4096 290 3960 289632 46.3819 55.7066 3426.06 1675.1 5203.32 5203.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 700 3.2e-05 2048 190 1920 408576 139.516 56.107 1370.73 1677.15 3243.69 3243.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1710 0.000512 512 370 720 33600 1.25939 0.929024 10.6066 49.8149 62.7105 62.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000256 1024 160 2680 37632 8.6295 3.42592 89.1805 104.917 206.323 206.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 0.000512 512 70 240 37632 0.882304 7.30147 26.3319 34.5668 34.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 330 3.2e-05 2048 75 880 229376 181.172 56.0325 1145.7 1677.03 3060.13 3060.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.000256 1024 50 480 75776 3.4185 43.654 132.118 179.235 179.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1990 0.001024 1024 120 160 18816 0.69632 3.76547 26.2895 30.7925 30.8598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 0.001024 4096 230 1040 14144 2.71997 69.8798 104.855 177.497 177.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 0.000128 4096 150 1800 142912 28.4364 1219.97 839.106 2087.56 2087.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1880 6.4e-05 4096 290 3960 290048 46.2193 55.6069 6208.07 1677.1 7987.08 7987.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 700 3.2e-05 2048 190 1920 409600 139.396 56.0044 2481.79 1677.07 4354.46 4354.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 0.000512 512 370 720 34048 1.26778 0.937536 20.0494 51.2241 73.579 73.6736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000256 1024 160 2680 39936 8.38269 3.40717 168.809 104.709 285.463 285.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 0.000512 512 70 240 37504 0.877024 4.81485 26.289 32.036 32.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 330 3.2e-05 2048 75 880 225280 181.703 55.9026 1140.06 1671.72 3049.57 3049.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.000256 1024 50 480 75648 3.42358 28.0948 130.518 162.079 162.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1990 0.001024 1024 120 160 18688 0.694272 2.37984 26.2086 29.325 29.3888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 0.001024 4096 230 1040 14080 2.72211 45.0659 104.847 152.678 152.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 0.000128 4096 150 1800 142848 28.4332 785.77 838.866 1653.12 1653.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1880 6.4e-05 4096 290 3960 290048 46.2203 55.5769 3955.85 1677.62 5735.36 5735.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 700 3.2e-05 2048 190 1920 405504 139.784 56.0558 1561.19 1671.93 3429.15 3429.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 0.000512 512 370 720 33792 1.27968 0.94176 12.489 51.2713 66.0838 66.1793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000256 1024 160 2680 38912 8.4759 3.40634 101.174 104.796 218.01 218.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 0.000512 512 70 240 37440 0.877664 4.01613 26.2868 31.2335 31.2923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 330 3.2e-05 2048 75 880 221184 181.724 55.6609 1178.07 1666.99 3082.64 3082.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.000256 1024 50 480 75648 3.42426 22.674 132.424 158.567 158.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1990 0.001024 1024 120 160 18624 0.69312 1.93222 26.1995 28.8848 28.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 0.001024 4096 230 1040 14016 2.72208 36.2325 104.847 143.845 143.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 0.000128 4096 150 1800 142656 28.4262 635.963 838.159 1502.59 1502.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1880 6.4e-05 4096 290 3960 289920 46.2228 55.5852 3208.75 1677.09 4987.72 4987.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 700 3.2e-05 2048 190 1920 405504 138.901 55.7121 1267.62 1666.31 3128.73 3128.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 0.000512 512 370 720 33024 1.27123 0.925856 9.98291 49.9151 62.1959 62.2937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000256 1024 160 2680 36864 8.48192 3.36995 79.0304 103.503 194.558 194.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 0.000512 512 70 240 37584 0.878496 7.31482 26.278 34.5238 34.5825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 330 3.2e-05 2048 75 880 228096 181.859 56.1104 1081.16 1674.71 2994.04 2994.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.000256 1024 50 480 75816 3.63987 44.4712 132 180.154 180.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1990 0.001024 1024 120 160 18792 0.693952 3.80109 26.2487 30.7857 30.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 0.001024 4096 230 1040 14112 2.71603 71.9073 104.62 179.288 179.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.000128 4096 150 1800 142848 28.4195 1249.52 837.741 2115.73 2115.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1880 6.4e-05 4096 290 3960 290016 46.3733 55.7222 6382.44 1676.27 8160.88 8160.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 700 3.2e-05 2048 190 1920 407808 140.037 56.1233 2540.94 1676.5 4413.79 4413.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 0.000512 512 370 720 33984 1.27459 0.938176 19.788 51.187 73.288 73.3809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000256 1024 160 2680 39168 8.37408 3.38346 171.634 103.754 287.304 287.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 0.000512 512 70 240 37440 0.8784 5.16096 26.2513 32.3436 32.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 330 3.2e-05 2048 75 880 225792 181.414 55.9002 981.034 1670.2 2888.74 2888.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.000256 1024 50 480 75744 3.42982 28.8199 131.586 163.88 163.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1990 0.001024 1024 120 160 18720 0.693536 2.50669 26.2706 29.5113 29.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 0.001024 4096 230 1040 13968 2.71066 46.7636 104.325 153.841 153.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 0.000128 4096 150 1800 142704 28.4262 810.107 838.092 1676.67 1676.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1880 6.4e-05 4096 290 3960 289728 46.2244 55.6846 4130.61 1676.69 5909.29 5909.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 700 3.2e-05 2048 190 1920 405504 139.637 55.9355 1637.23 1675.18 3508.17 3508.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 0.000512 512 370 720 33408 1.26957 0.931872 12.6372 50.015 64.9572 65.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000256 1024 160 2680 36864 8.37555 3.33626 105.303 102.397 219.57 219.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 0.000512 512 70 240 37368 0.873504 4.53814 26.2477 31.7128 31.7706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 330 3.2e-05 2048 75 880 221184 182.967 56.0579 1035.34 1670.18 2944.74 2944.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 0.000256 1024 50 480 75600 3.41875 25.4702 131.482 160.414 160.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1990 0.001024 1024 120 160 18576 0.694272 2.39408 26.1609 29.2904 29.3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 0.001024 4096 230 1040 13824 2.70541 41.0572 103.911 147.717 147.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 0.000128 4096 150 1800 142560 28.4159 716.384 837.51 1582.35 1582.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1880 6.4e-05 4096 290 3960 289440 46.3759 55.7091 3654.73 1675.3 5432.2 5432.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 700 3.2e-05 2048 190 1920 400896 140.826 55.9818 1430.92 1675.01 3302.93 3303.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 0.000512 512 370 720 32832 1.2633 0.922464 10.9647 49.6742 62.9253 63.0242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000256 1024 160 2680 38016 8.32957 3.34461 96.015 102.469 210.313 210.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 0.000512 512 70 240 37152 0.87424 4.08218 26.1565 31.1644 31.2247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 330 3.2e-05 2048 75 880 221184 180.524 55.3158 1096.07 1658.39 2990.5 2990.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.000256 1024 50 480 75456 3.42106 22.9048 130.592 156.961 157.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1990 0.001024 1024 120 160 18432 0.690304 1.98301 26.0731 28.8095 28.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 0.001024 4096 230 1040 13824 2.7127 36.8962 104.336 143.988 144.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 0.000128 4096 150 1800 142560 28.4416 639.984 838.177 1506.65 1506.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1880 6.4e-05 4096 290 3960 289728 46.1353 55.5767 3278.35 1677.62 5057.77 5057.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 700 3.2e-05 2048 190 1920 396288 139.623 55.2984 1266.37 1662.65 3124.15 3124.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1710 0.000512 512 370 720 32256 1.26698 0.92432 9.72938 49.7269 61.7467 61.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000256 1024 160 2680 32256 8.42534 3.24608 73.0445 99.5106 184.401 184.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 0.000512 512 70 240 37600 0.88064 7.1929 26.3201 34.4457 34.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 330 3.2e-05 2048 75 880 227840 181.714 56.191 1011.48 1677.06 2926.63 2926.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.000256 1024 50 480 75760 3.42029 41.6297 132.114 177.209 177.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1990 0.001024 1024 120 160 18800 0.69504 3.49926 26.2872 30.5258 30.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 0.001024 4096 230 1040 14080 2.72349 67.1695 104.591 174.529 174.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.000128 4096 150 1800 142880 28.4222 1174.06 838.787 2041.31 2041.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1880 6.4e-05 4096 290 3960 289920 46.2467 55.6962 5988.82 1677.18 7768.02 7768.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 700 3.2e-05 2048 190 1920 409600 139.507 56.066 2388.52 1677.15 4261.44 4261.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 0.000512 512 370 720 33920 1.26294 0.935424 18.8608 50.0576 71.2188 71.3156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000256 1024 160 2680 38400 8.34442 3.3695 157.348 103.352 272.57 272.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 0.000512 512 70 240 37440 0.879392 4.96416 26.246 32.1439 32.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 330 3.2e-05 2048 75 880 225280 182.012 56.0538 927.202 1675.98 2841.43 2841.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.000256 1024 50 480 75680 3.4256 28.5386 133.083 165.089 165.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1990 0.001024 1024 120 160 18720 0.69504 2.40435 26.2689 29.4103 29.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 0.001024 4096 230 1040 13920 2.7095 45.5429 104.081 152.375 152.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 0.000128 4096 150 1800 142720 28.4261 803.194 837.689 1669.35 1669.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1880 6.4e-05 4096 290 3960 289920 46.1619 55.6049 4124.33 1676.95 5903.12 5903.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 700 3.2e-05 2048 190 1920 409600 139.239 56.135 1636.54 1675.91 3508 3508.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 0.000512 512 370 720 33280 1.26365 0.925792 12.875 49.8791 65.0467 65.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000256 1024 160 2680 38400 8.35584 3.36998 108.083 103.381 223.342 223.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 0.000512 512 70 240 37440 0.878592 4.35926 26.3206 31.6139 31.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 330 3.2e-05 2048 75 880 222720 182.08 55.935 891.667 1670.82 2800.69 2800.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.000256 1024 50 480 75600 3.41789 23.9671 131.527 158.957 159.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1990 0.001024 1024 120 160 18480 0.692928 2.13709 26.0741 28.9464 29.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 0.001024 4096 230 1040 13920 2.72394 38.9123 104.595 146.277 146.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 0.000128 4096 150 1800 142560 28.4183 671.99 837.93 1538.38 1538.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1880 6.4e-05 4096 290 3960 289440 46.2407 55.6646 3435.34 1677.05 5214.38 5214.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 700 3.2e-05 2048 190 1920 407040 139.28 55.9296 1363.7 1670.58 3229.68 3229.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 0.000512 512 370 720 33600 1.25846 0.931616 10.9034 49.9488 63.1442 63.2422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000256 1024 160 2680 38400 8.37402 3.37651 91.1961 103.569 206.672 206.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 0.000512 512 70 240 37120 0.873248 4.07613 26.1272 31.1281 31.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 330 3.2e-05 2048 75 880 225280 182.323 56.0384 989.151 1675.83 2903.54 2903.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 0.000256 1024 50 480 75520 3.42112 23.6502 133.102 160.219 160.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1990 0.001024 1024 120 160 18560 0.695808 2.15402 26.2578 29.1493 29.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 0.001024 4096 230 1040 13760 2.70998 37.6796 104.046 144.48 144.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 0.000128 4096 150 1800 142400 28.4236 677.456 836.533 1542.46 1542.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1880 6.4e-05 4096 290 3960 289280 46.2956 55.5954 3448.04 1673.17 5223.17 5223.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 700 3.2e-05 2048 190 1920 409600 139.412 56.0353 1357.32 1680.81 3233.76 3233.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 0.000512 512 370 720 33280 1.27478 0.935968 10.5351 49.981 62.8257 62.9207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000256 1024 160 2680 35840 8.5944 3.3751 82.4577 103.562 198.145 198.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 0.000512 512 70 240 37536 0.878592 6.92349 26.2788 34.1351 34.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 330 3.2e-05 2048 75 880 227328 180.956 56.0559 652.249 1673.89 2563.35 2563.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.000256 1024 50 480 75744 3.42227 39.0262 132.096 174.587 174.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1990 0.001024 1024 120 160 18816 0.69552 3.36298 26.3227 30.4222 30.4841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 0.001024 4096 230 1040 14112 2.72083 63.4348 104.818 171.016 171.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 0.000128 4096 150 1800 142848 28.4442 1113.44 838.421 1980.35 1980.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1880 6.4e-05 4096 290 3960 290112 46.1438 55.593 5717.84 1677.27 7496.93 7497.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 700 3.2e-05 2048 190 1920 408576 139.12 55.9588 2251.16 1673.77 4120.21 4120.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 0.000512 512 370 720 33792 1.26909 0.937984 17.9266 51.1571 71.391 71.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000256 1024 160 2680 38400 8.33347 3.36486 147.379 103.342 262.583 262.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 0.000512 512 70 240 37440 0.880768 4.93411 26.2676 32.1336 32.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 330 3.2e-05 2048 75 880 221184 181.63 55.7993 454.006 1665.07 2356.7 2356.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.000256 1024 50 480 75648 3.42221 28.1978 133.203 164.866 164.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1990 0.001024 1024 120 160 18624 0.694272 2.41523 26.1794 29.3313 29.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 0.001024 4096 230 1040 14016 2.7217 44.9478 104.777 152.493 152.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 0.000128 4096 150 1800 142656 28.418 790.653 837.503 1656.62 1656.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1880 6.4e-05 4096 290 3960 289920 46.2336 55.5969 4036.98 1675.78 5814.67 5814.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 700 3.2e-05 2048 190 1920 405504 138.86 55.6297 1594.82 1665.1 3454.6 3454.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 0.000512 512 370 720 33024 1.2681 0.927648 12.157 49.8935 64.3506 64.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000256 1024 160 2680 36864 8.47552 3.37059 101.792 103.424 217.222 217.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 0.000512 512 70 240 37152 0.87424 4.19421 26.1269 31.2455 31.3076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 330 3.2e-05 2048 75 880 221184 180.458 55.4025 806.497 1656.49 2699.03 2699.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.000256 1024 50 480 75456 3.42378 23.2962 130.279 157.042 157.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1990 0.001024 1024 120 160 18432 0.689376 1.99434 26.0435 28.7688 28.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 0.001024 4096 230 1040 13824 2.70938 37.4743 104.214 144.44 144.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 0.000128 4096 150 1800 142560 28.4241 649.629 837.208 1515.31 1515.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1880 6.4e-05 4096 290 3960 289728 46.1704 55.5958 3318.16 1675.68 5095.68 5095.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 700 3.2e-05 2048 190 1920 396288 139.603 55.3932 1283.37 1656.43 3134.98 3135.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 0.000512 512 370 720 32256 1.26774 0.923648 9.89658 49.6986 61.8874 61.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000256 1024 160 2680 32256 8.41616 3.24682 73.9658 99.3956 185.181 185.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 0.000512 512 70 240 37248 0.87856 3.91578 26.2675 31.1144 31.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 330 3.2e-05 2048 75 880 208896 182.699 55.0704 750.503 1649.08 2637.54 2637.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.000256 1024 50 480 75264 3.42016 21.6934 129.484 154.64 154.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1990 0.001024 1024 120 160 18432 0.694272 1.88211 26.1799 28.7979 28.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 0.001024 4096 230 1040 13824 2.7249 34.6048 104.767 142.14 142.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 0.000128 4096 150 1800 142464 28.4162 607.4 837.503 1473.36 1473.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1880 6.4e-05 4096 290 3960 289536 46.2179 55.585 3095.69 1674.74 4872.31 4872.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 700 3.2e-05 2048 190 1920 393216 139.483 55.0777 1191.18 1649.04 3034.97 3035.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 0.000512 512 370 720 32256 1.28195 0.935424 9.29546 50.0282 61.6422 61.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000256 1024 160 2680 30720 8.57072 3.25222 66.3547 99.5574 177.892 178.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 0.000512 512 70 240 37600 0.877728 7.04138 26.3342 34.3052 34.3661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 330 3.2e-05 2048 75 880 227200 181.993 56.1788 677.875 1675.42 2591.66 2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.000256 1024 50 480 75700 3.42163 40.8046 131.876 176.146 176.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1990 0.001024 1024 120 160 18800 0.69632 3.60589 26.3148 30.6589 30.7159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 0.001024 4096 230 1040 14100 2.72973 65.5618 104.806 173.142 173.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 0.000128 4096 150 1800 142800 28.4058 1148.51 838.56 2015.52 2015.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1880 6.4e-05 4096 290 3960 290000 46.4527 55.7384 5866.18 1677.76 7646.21 7646.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 700 3.2e-05 2048 190 1920 406400 140.309 56.1262 2326.73 1677.64 4201.01 4201.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 0.000512 512 370 720 34000 1.27414 0.938048 17.8226 51.1714 71.3073 71.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000256 1024 160 2680 38400 8.37056 3.36803 154.394 103.383 269.676 269.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 0.000512 512 70 240 37400 0.878592 5.19101 26.2664 32.3876 32.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 330 3.2e-05 2048 75 880 224000 181.358 56.0411 456.306 1666.93 2360.83 2360.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.000256 1024 50 480 75600 3.4223 27.7729 132.212 163.45 163.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1990 0.001024 1024 120 160 18600 0.691488 2.50819 26.1778 29.4186 29.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 0.001024 4096 230 1040 14000 2.72192 44.487 104.804 152.056 152.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 0.000128 4096 150 1800 142600 28.4134 780.11 837.831 1646.4 1646.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1880 6.4e-05 4096 290 3960 289600 46.3771 55.6947 3983.18 1675.96 5761.28 5761.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 700 3.2e-05 2048 190 1920 403200 139.799 55.7903 1568.85 1672 3436.63 3436.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 0.000512 512 370 720 33600 1.26746 0.928096 12.2554 49.9199 64.4731 64.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000256 1024 160 2680 38400 8.38947 3.38074 105.637 103.507 221.072 221.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 0.000512 512 70 240 37200 0.874944 4.31475 26.1734 31.4139 31.4739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 330 3.2e-05 2048 75 880 220800 184.21 56.1556 798.131 1674.51 2713.2 2713.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 0.000256 1024 50 480 75300 3.41606 24.2833 133.685 161.429 161.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1990 0.001024 1024 120 160 18600 0.694656 2.16845 26.2925 29.1988 29.2657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 0.001024 4096 230 1040 13800 2.70928 38.8833 104.173 145.809 145.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 0.000128 4096 150 1800 142500 28.4162 698.012 837.134 1563.61 1563.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1880 6.4e-05 4096 290 3960 289200 46.459 55.7484 3575 1675.06 5352.35 5352.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 700 3.2e-05 2048 190 1920 403200 141.077 56.1038 1370.84 1674.3 3242.52 3242.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 0.000512 512 370 720 33600 1.27392 0.935936 10.8692 49.962 63.1447 63.2402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000256 1024 160 2680 38400 8.40797 3.38531 92.7197 103.551 208.218 208.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 0.000512 512 70 240 37200 0.878592 4.26122 26.241 31.4325 31.4934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 330 3.2e-05 2048 75 880 217600 180.445 55.2597 782.028 1648.88 2666.8 2666.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 0.000256 1024 50 480 75200 3.41446 22.485 131.504 157.446 157.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1990 0.001024 1024 120 160 18400 0.690624 2.06282 26.1591 28.9561 29.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 0.001024 4096 230 1040 13600 2.70349 35.0896 103.635 141.471 141.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 0.000128 4096 150 1800 142400 28.432 622.545 837.119 1488.14 1488.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1880 6.4e-05 4096 290 3960 289600 46.2435 55.7172 3178.39 1675.6 4956.03 4956.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 700 3.2e-05 2048 190 1920 396800 138.7 55.1629 1236.36 1648.83 3079.24 3079.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 0.000512 512 370 720 33600 1.27226 0.932128 10.0658 50.0325 62.4024 62.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000256 1024 160 2680 38400 8.39776 3.38125 84.8315 103.684 200.446 200.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 0.000512 512 70 240 37664 0.88064 5.87366 26.3046 33.1106 33.1706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 330 3.2e-05 2048 75 912 226304 182.651 56.0065 1107.77 1675.41 3022.03 3022.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.000256 1024 50 480 75840 3.41936 33.3867 132.261 169.108 169.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1990 0.001024 1024 120 144 18944 0.696736 2.57325 26.3113 29.6403 29.6886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 880 0.001024 4096 230 1056 14112 2.73002 54.5799 104.843 162.195 162.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1230 0.000128 4096 150 1824 142752 28.3502 971.297 838.015 1837.71 1837.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1880 6.4e-05 4096 290 3936 290048 46.1748 55.5794 4843.56 1676.27 6621.66 6621.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 700 3.2e-05 2048 190 1920 407552 139.779 55.9764 1910.94 1675.52 3782.41 3782.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1710 0.000512 512 370 720 34432 1.26368 0.940032 14.9104 51.1834 68.3986 68.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000256 1024 160 2688 38400 8.49558 3.42205 126.849 104.565 243.487 243.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1450 0.000512 512 70 240 37632 0.882784 3.77488 26.33 31.0407 31.1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 330 3.2e-05 2048 75 912 225280 183.112 55.9903 1105.07 1676.86 3021.23 3021.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 0.000256 1024 50 480 75776 3.42221 21.7375 134.387 159.59 159.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1990 0.001024 1024 120 144 18880 0.696576 1.77011 26.2903 28.8174 28.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 880 0.001024 4096 230 1056 14080 2.72653 35.5738 104.93 143.274 143.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1230 0.000128 4096 150 1824 142720 28.3505 1940.7 838.699 2807.8 2807.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1880 6.4e-05 4096 290 3936 289920 46.2409 55.5882 3091.04 1676.95 4869.91 4870
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 700 3.2e-05 2048 190 1920 407552 139.928 56.0005 1233.83 1676.8 3106.74 3106.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1710 0.000512 512 370 720 34304 1.26662 0.936352 9.62355 51.2261 63.1516 63.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000256 1024 160 2688 37888 8.55574 3.42221 81.491 104.706 198.328 198.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1450 0.000512 512 70 240 37536 0.88048 3.12374 26.2668 30.3229 30.3826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 330 3.2e-05 2048 75 912 224256 182.754 56.0154 1096.02 1673.23 3008.22 3008.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1250 0.000256 1024 50 480 75744 3.42157 17.9651 130.941 152.371 152.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1990 0.001024 1024 120 144 18816 0.693696 1.42541 26.2288 28.4089 28.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 880 0.001024 4096 230 1056 14016 2.72336 29.4197 104.686 136.871 136.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1230 0.000128 4096 150 1824 142656 28.3343 1937.99 837.947 2804.32 2804.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1880 6.4e-05 4096 290 3936 289920 46.1632 55.5972 2553.65 1676.27 4331.76 4331.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 700 3.2e-05 2048 190 1920 405504 139.853 56.2945 1013.1 1673.05 2882.48 2882.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1710 0.000512 512 370 720 34176 1.26608 0.93456 7.77827 51.1426 61.2211 61.3104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.000256 1024 160 2688 36864 8.45978 3.38102 65.3713 103.298 180.663 180.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 0.000512 512 70 240 37680 0.881024 5.62726 26.3439 32.9044 32.9637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 330 3.2e-05 2048 75 912 226560 183.68 56.1204 1099.59 1676.77 3016.36 3016.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.000256 1024 50 480 75840 3.42669 32.0434 131.666 167.18 167.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1990 0.001024 1024 120 144 18920 0.697952 2.4543 26.3108 29.522 29.5722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 880 0.001024 4096 230 1056 14080 2.72157 52.6687 104.801 160.235 160.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 0.000128 4096 150 1824 142760 28.3776 929.307 838.762 1796.5 1796.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1880 6.4e-05 4096 290 3936 290000 46.4307 55.6956 4687.96 1677.22 6467.38 6467.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 700 3.2e-05 2048 190 1920 407040 140.385 56.2518 1861.54 1676.92 3735.3 3735.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1710 0.000512 512 370 720 34400 1.26755 0.93952 13.9878 51.1919 67.4874 67.5811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000256 1024 160 2688 39040 8.52438 3.44858 125.471 105.018 242.626 242.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 0.000512 512 70 240 37600 0.88064 3.70278 26.3283 30.966 31.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 330 3.2e-05 2048 75 912 225280 183.657 56.0941 1088.19 1676.98 3005.12 3005.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.000256 1024 50 480 75760 3.41827 21.2992 131.43 156.192 156.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1990 0.001024 1024 120 144 18880 0.695968 1.70966 26.3122 28.7766 28.8275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 880 0.001024 4096 230 1056 14000 2.7223 34.7607 104.587 142.114 142.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 0.000128 4096 150 1824 142720 28.3861 608.095 838.765 1475.29 1475.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1880 6.4e-05 4096 290 3936 289920 46.2438 55.6687 3054.87 1676.99 4833.85 4833.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 700 3.2e-05 2048 190 1920 407040 140.092 56.1363 1215.3 1680.31 3092.05 3092.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1710 0.000512 512 370 720 34240 1.26435 0.938048 9.22614 50.0517 61.5843 61.6821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000256 1024 160 2688 37120 8.4559 3.38976 78.4895 103.346 193.838 193.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 0.000512 512 70 240 37560 0.87904 3.18694 26.3195 30.4379 30.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 330 3.2e-05 2048 75 912 222720 183.689 55.9518 1073.65 1670.15 2983.63 2983.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.000256 1024 50 480 75720 3.42221 17.5206 130.64 151.628 151.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1990 0.001024 1024 120 144 18840 0.697184 1.37174 26.3106 28.4385 28.4865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 880 0.001024 4096 230 1056 13920 2.71331 28.4134 104.371 135.54 135.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1230 0.000128 4096 150 1824 142680 28.3754 501.107 838.783 1368.31 1368.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1880 6.4e-05 4096 290 3936 289680 46.3817 55.717 2503.15 1676.82 4282.15 4282.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 700 3.2e-05 2048 190 1920 403200 140.43 55.978 989.21 1670.1 2855.92 2856.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1710 0.000512 512 370 720 34080 1.27386 0.944128 7.78643 51.2453 61.3464 61.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000256 1024 160 2688 36480 8.52454 3.39149 63.9108 103.396 179.376 179.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 0.000512 512 70 240 37632 0.878592 7.28816 26.3176 34.5365 34.5952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 330 3.2e-05 2048 75 912 224256 182.03 55.9986 1358.98 1674.13 3271.33 3271.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.000256 1024 50 480 75840 3.42691 45.8183 133.069 182.359 182.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1990 0.001024 1024 120 144 18912 0.69552 3.53494 26.3122 30.6007 30.6489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 0.001024 4096 230 1056 14064 2.72384 73.0575 104.766 180.589 180.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 0.000128 4096 150 1824 142752 28.3791 1286.89 839.496 2154.82 2154.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1880 6.4e-05 4096 290 3936 290016 46.2377 55.6531 6470.71 1677.45 8250.14 8250.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 700 3.2e-05 2048 190 1920 405504 140.04 56.1103 2583.03 1692.12 4471.49 4471.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 0.000512 512 370 720 34368 1.26576 0.940032 20.6136 51.2578 74.179 74.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000256 1024 160 2688 38400 8.46851 3.40214 173.535 104.334 289.911 290.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 0.000512 512 70 240 37536 0.878592 4.7409 26.2858 31.9561 32.0161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 330 3.2e-05 2048 75 912 224256 181.978 55.98 1314.86 1674 3227.01 3227.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 0.000256 1024 50 480 75744 3.42205 28.7066 131.883 164.054 164.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1990 0.001024 1024 120 144 18816 0.69424 2.21379 26.2437 29.2115 29.2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 0.001024 4096 230 1056 14016 2.72378 46.8248 104.746 154.335 154.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 0.000128 4096 150 1824 142656 28.3294 812.258 838.907 1679.54 1679.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1880 6.4e-05 4096 290 3936 289920 46.1492 55.6022 4083.5 1677.24 5862.57 5862.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 700 3.2e-05 2048 190 1920 405504 139.873 55.9082 1622.1 1677.84 3495.91 3496.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1710 0.000512 512 370 720 34176 1.26854 0.937984 12.6084 51.1565 66.0729 66.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000256 1024 160 2688 36864 8.46013 3.36621 104.714 103.355 220.064 220.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 0.000512 512 70 240 37440 0.876544 4.11706 26.2521 31.299 31.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 330 3.2e-05 2048 75 912 221184 182.648 56.0247 1422.96 1670.03 3331.85 3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 0.000256 1024 50 480 75744 3.42691 23.3466 131.765 158.579 158.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1990 0.001024 1024 120 144 18720 0.6904 1.79814 26.1771 28.726 28.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 880 0.001024 4096 230 1056 13968 2.72179 37.7385 104.751 145.256 145.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 0.000128 4096 150 1824 142560 28.3607 656.912 838.572 1523.89 1523.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1880 6.4e-05 4096 290 3936 289728 46.2029 55.6554 3305.09 1676.51 5083.54 5083.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 700 3.2e-05 2048 190 1920 400896 140.455 55.9555 1300.71 1669.97 3167.3 3167.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1710 0.000512 512 370 720 33984 1.26589 0.933888 10.4182 50.0123 62.7311 62.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000256 1024 160 2688 36864 8.37094 3.35421 84.7307 102.386 198.999 199.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 0.000512 512 70 240 37440 0.878592 3.5239 26.2877 30.74 30.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 330 3.2e-05 2048 75 912 221184 181.705 55.6913 1412.13 1666.21 3315.92 3316.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 0.000256 1024 50 480 75648 3.42262 19.6157 131.211 154.293 154.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1990 0.001024 1024 120 144 18624 0.693024 1.68605 26.1179 28.5563 28.6057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 880 0.001024 4096 230 1056 13824 2.71366 31.8526 104.248 138.856 138.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1230 0.000128 4096 150 1824 142464 28.3296 554.072 838.033 1420.48 1420.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1880 6.4e-05 4096 290 3936 289536 46.2312 55.5957 2786.94 1676.95 4565.81 4565.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 700 3.2e-05 2048 190 1920 399360 144.324 55.6257 1093.86 1666.15 2960.16 2960.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1710 0.000512 512 370 720 33792 1.2625 0.927968 8.72752 49.917 60.9333 61.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000256 1024 160 2688 36864 8.4865 3.38608 71.9826 103.494 187.503 187.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 0.000512 512 70 240 37632 0.878592 7.03776 26.3164 34.2857 34.3488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 330 3.2e-05 2048 75 912 224000 182.58 56.146 1167.72 1673.91 3080.54 3080.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.000256 1024 50 480 75824 3.42387 42.3485 131.905 177.717 177.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1990 0.001024 1024 120 144 18872 0.693792 3.19139 26.2634 30.1911 30.2574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 0.001024 4096 230 1056 14056 2.72032 67.9226 104.735 175.423 175.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 0.000128 4096 150 1824 142744 28.375 1192.15 838.596 2059.17 2059.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1880 6.4e-05 4096 290 3936 289968 46.3692 55.7053 5968.5 1677.53 7748.19 7748.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 700 3.2e-05 2048 190 1920 404992 140.56 56.0294 2387.68 1673.84 4258.3 4258.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 0.000512 512 370 720 34496 1.2648 0.94 19.6186 51.2638 73.1856 73.2784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000256 1024 160 2688 38528 8.53786 3.42365 161.704 104.837 278.658 278.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 0.000512 512 70 240 37520 0.877952 4.64486 26.2637 31.8398 31.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 330 3.2e-05 2048 75 912 222208 183.036 56.0335 1119.26 1672.86 3031.38 3031.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 0.000256 1024 50 480 75712 3.80518 26.7624 131.758 162.368 162.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1990 0.001024 1024 120 144 18816 0.694304 2.1489 26.2471 29.1336 29.2024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 0.001024 4096 230 1056 14000 2.72 43.1984 104.671 150.633 150.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1230 0.000128 4096 150 1824 142688 28.366 760.712 838.079 1627.2 1627.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1880 6.4e-05 4096 290 3936 289856 46.2569 55.6503 3799.18 1675.46 5576.63 5576.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 700 3.2e-05 2048 190 1920 404992 140.251 56.0792 1511.38 1677.27 3385.18 3385.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 0.000512 512 370 720 34048 1.26003 0.927744 12.3018 49.9283 64.5167 64.6185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000256 1024 160 2688 37632 8.46378 3.37741 100.057 103.642 215.698 215.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 0.000512 512 70 240 37464 0.879808 3.92794 26.2841 31.1441 31.2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 330 3.2e-05 2048 75 912 220416 183.734 56.0536 1169.26 1674.38 3083.63 3083.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.000256 1024 50 480 75600 3.42048 22.0347 132.008 157.508 157.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1990 0.001024 1024 120 144 18648 0.694272 1.65085 26.1235 28.5293 28.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 0.001024 4096 230 1056 13944 2.72371 35.1264 104.761 142.657 142.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 0.000128 4096 150 1824 142632 28.3776 625.77 838.906 1493.1 1493.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1880 6.4e-05 4096 290 3936 289632 46.3602 55.6961 3120.08 1676.54 4898.76 4898.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 700 3.2e-05 2048 190 1920 403200 140.795 56.0913 1235.26 1674.33 3106.67 3106.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1710 0.000512 512 370 720 33600 1.26067 0.928224 9.88048 49.8394 62.013 62.1098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000256 1024 160 2688 37632 8.63514 3.42714 81.9344 105.01 199.181 199.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 0.000512 512 70 240 37408 0.876544 3.53933 26.2851 30.751 30.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 330 3.2e-05 2048 75 912 222208 182.884 55.9288 1174.68 1674.32 3088 3088.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 0.000256 1024 50 480 75488 3.42224 19.8511 131.873 155.19 155.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1990 0.001024 1024 120 144 18592 0.691776 1.58358 26.1119 28.4481 28.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 880 0.001024 4096 230 1056 13888 2.7233 32.6803 104.749 140.195 140.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 0.000128 4096 150 1824 142464 28.3282 567.544 838.066 1433.98 1434.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1880 6.4e-05 4096 290 3936 289856 46.1491 55.593 2826.56 1677.22 4605.61 4605.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 700 3.2e-05 2048 190 1920 401408 140.648 55.9677 1112.18 1674.25 2983.24 2983.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1710 0.000512 512 370 720 34048 1.26902 0.933536 8.86938 50.0207 61.1933 61.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000256 1024 160 2688 35840 8.35891 3.30506 70.5983 101.463 183.899 184.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 0.000512 512 70 240 37632 0.881184 6.81926 26.3312 34.0854 34.1476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 330 3.2e-05 2048 75 912 225280 182.165 56.0007 1029.89 1677.2 2945.45 2945.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 0.000256 1024 50 480 75776 3.4263 40.9468 133.175 177.59 177.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1990 0.001024 1024 120 144 18880 0.69824 3.248 26.2961 30.2847 30.3534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 0.001024 4096 230 1056 14080 2.72998 66.2029 104.945 173.92 173.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 0.000128 4096 150 1824 142720 28.3443 1157.61 838.779 2024.78 2024.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1880 6.4e-05 4096 290 3936 289920 46.2447 55.589 5787.37 1677.86 7567.15 7567.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 700 3.2e-05 2048 190 1920 407552 139.878 56.0043 2318.51 1677.15 4191.73 4191.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 0.000512 512 370 720 34304 1.26883 0.940032 18.233 51.2296 71.7709 71.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000256 1024 160 2688 37888 8.54906 3.40755 149.086 104.712 265.909 266.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 0.000512 512 70 240 37504 0.88096 4.59981 26.2622 31.7938 31.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 330 3.2e-05 2048 75 912 221184 183.023 55.9868 1017.54 1670.12 2926.86 2927.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 0.000256 1024 50 480 75648 3.42022 26.405 133.571 163.44 163.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1990 0.001024 1024 120 144 18816 0.693952 2.12144 26.2699 29.1283 29.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 0.001024 4096 230 1056 13952 2.72362 42.9629 104.497 150.226 150.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 0.000128 4096 150 1824 142592 28.3227 0 837.993 866.325 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 0.000512 512 70 240 37440 0.88096 3.9471 26.2896 31.1691 31.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 330 3.2e-05 2048 75 912 221184 181.819 55.6488 1004.55 1666.37 2908.58 2908.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 0.000256 1024 50 480 75648 3.42083 22.3583 131.191 157.012 157.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1990 0.001024 1024 120 144 18624 0.692768 1.8985 26.1196 28.7524 28.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 0.001024 4096 230 1056 13824 2.71098 36.0796 104.254 143.085 143.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 0.000128 4096 150 1824 142464 28.3415 632.189 838.1 1498.68 1498.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1880 6.4e-05 4096 290 3936 289536 46.2088 55.595 3129.8 1677.1 4908.78 4908.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 700 3.2e-05 2048 190 1920 399360 140.056 55.6279 1225.31 1666.3 3087.49 3087.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 0.000512 512 370 720 33792 1.25968 0.931776 9.50269 49.9197 61.7141 61.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000256 1024 160 2688 36864 8.48352 3.37411 75.8389 103.505 191.357 191.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 0.000512 512 70 240 37376 0.876352 3.50979 26.2874 30.7257 30.7846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 330 3.2e-05 2048 75 912 221184 183.102 55.8823 1062.75 1672.09 2974.02 2974.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 0.000256 1024 50 480 75520 3.42346 19.7609 131.746 154.973 155.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1990 0.001024 1024 120 144 18688 0.695904 1.74531 26.2949 28.798 28.8477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 0.001024 4096 230 1056 13824 2.72333 31.7394 104.601 139.107 139.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 0.000128 4096 150 1824 142336 28.33 557.212 837.771 1423.36 1423.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1880 6.4e-05 4096 290 3936 289280 46.2418 55.6096 2751.63 1675.44 4528.99 4529.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 700 3.2e-05 2048 190 1920 401408 140.59 55.8662 1084.19 1672.04 2952.88 2953.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1710 0.000512 512 370 720 32768 1.25603 0.917344 8.31389 49.6255 60.2117 60.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000256 1024 160 2688 36864 8.66576 3.41165 67.5066 104.967 184.726 184.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 0.000512 512 70 240 37584 0.88032 6.94067 26.301 34.1737 34.2344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 330 3.2e-05 2048 75 912 225792 182.542 56.162 983.54 1676.36 2898.8 2898.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 0.000256 1024 50 480 75816 3.58256 39.7865 131.05 174.463 174.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1990 0.001024 1024 120 144 18864 0.69376 3.11469 26.2805 30.1311 30.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 880 0.001024 4096 230 1056 14040 2.71891 65.2186 104.776 172.755 172.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 0.000128 4096 150 1824 142704 28.3877 1143.35 839.092 2010.87 2010.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1880 6.4e-05 4096 290 3936 289872 46.3935 55.7063 5762.59 1677.22 7541.99 7542.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 700 3.2e-05 2048 190 1920 405504 140.518 56.0817 2275.62 1693.87 4166.29 4166.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 0.000512 512 370 720 34272 1.26995 0.94208 18.3421 51.2115 71.8678 71.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000256 1024 160 2688 38016 8.45318 3.38086 150.57 106.218 268.78 268.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 0.000512 512 70 240 37440 0.878592 4.9976 26.2333 32.1594 32.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 330 3.2e-05 2048 75 912 221184 182.673 56.0087 895.919 1669.02 2803.82 2803.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 0.000256 1024 50 480 75744 3.4304 27.7565 131.497 162.73 162.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1990 0.001024 1024 120 144 18720 0.692 2.17491 26.1612 29.0723 29.1369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 880 0.001024 4096 230 1056 13968 2.72192 45.4303 104.679 152.874 152.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 0.000128 4096 150 1824 142560 28.3603 788.111 837.577 1654.09 1654.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1880 6.4e-05 4096 290 3936 289728 46.2234 55.6485 3974.46 1675.95 5752.36 5752.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 700 3.2e-05 2048 190 1920 400896 140.484 56.0067 1555.27 1668.83 3420.78 3420.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 0.000512 512 370 720 33984 1.26538 0.93376 12.3348 49.9899 64.6248 64.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000256 1024 160 2688 36864 8.376 3.33658 101.835 102.316 216.022 216.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 0.000512 512 70 240 37368 0.875904 4.19635 26.2531 31.376 31.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 330 3.2e-05 2048 75 912 221184 183.146 56.0148 953.602 1670.39 2863.34 2863.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 0.000256 1024 50 480 75600 3.41811 23.5985 131.507 158.565 158.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1990 0.001024 1024 120 144 18576 0.692224 1.82477 26.0844 28.6429 28.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 0.001024 4096 230 1056 13824 2.71606 37.961 104.373 145.091 145.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 0.000128 4096 150 1824 142560 28.3846 668.408 838.651 1535.49 1535.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1880 6.4e-05 4096 290 3936 289440 46.3708 55.7011 3366.77 1675.51 5144.43 5144.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 700 3.2e-05 2048 190 1920 400896 140.793 55.9336 1319.88 1670.34 3187.13 3187.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 0.000512 512 370 720 32832 1.26301 0.918496 9.98275 49.7367 62.0039 62.1002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000256 1024 160 2688 34560 8.60643 3.34243 81.1629 102.493 195.765 195.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 0.000512 512 70 240 37152 0.872512 4.05856 26.1269 31.1124 31.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 330 3.2e-05 2048 75 912 211968 182.926 55.6631 911.184 1656.62 2806.58 2806.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 0.000256 1024 50 480 75456 3.42221 23.6667 130.281 157.414 157.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1990 0.001024 1024 120 144 18432 0.68832 1.85379 25.9604 28.5474 28.6148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 0.001024 4096 230 1056 13824 2.72384 38.7805 104.649 146.197 146.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 0.000128 4096 150 1824 142272 28.3416 670.642 836.584 1535.61 1535.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1880 6.4e-05 4096 290 3936 289728 46.1553 55.6146 3379.85 1675.66 5157.37 5157.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 700 3.2e-05 2048 190 1920 396288 139.688 55.334 1311.43 1656.41 3163.05 3163.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 0.000512 512 370 720 33408 1.25334 0.923456 10.3293 49.7003 62.3074 62.4026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000256 1024 160 2688 32256 8.42026 3.24262 76.2548 99.3934 187.467 187.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 0.000512 512 70 240 37600 0.880256 6.9856 26.3145 34.2328 34.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 330 3.2e-05 2048 75 912 225280 182.4 56.0613 942.276 1676.74 2857.67 2857.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.000256 1024 50 480 75760 3.42035 39.0984 132.1 174.664 174.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1990 0.001024 1024 120 144 18880 0.696256 3.1129 26.3089 30.1605 30.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 0.001024 4096 230 1056 14000 2.71843 63.7792 104.578 171.12 171.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 0.000128 4096 150 1824 142720 28.3731 1136.68 838.699 2003.79 2003.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1880 6.4e-05 4096 290 3936 289920 46.2359 55.6585 5708.67 1676.86 7487.51 7487.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 700 3.2e-05 2048 190 1920 407040 139.901 56.0322 2243.7 1678.93 4118.76 4118.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 0.000512 512 370 720 34240 1.26659 0.936128 17.7204 50.0524 70.0804 70.1724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000256 1024 160 2688 37120 8.44736 3.36486 143.399 103.34 258.711 258.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 0.000512 512 70 240 37440 0.879392 4.95632 26.2426 32.1306 32.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 330 3.2e-05 2048 75 912 225280 182.184 55.9924 887.083 1675.68 2801.12 2801.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 0.000256 1024 50 480 75680 3.42016 28.3197 133.072 164.854 164.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1990 0.001024 1024 120 144 18720 0.693952 2.3712 26.1844 29.2932 29.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 0.001024 4096 230 1056 13920 2.72384 46.7661 104.495 154.03 154.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 0.000128 4096 150 1824 142560 28.3259 0 837.62 865.956 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 0.000512 512 70 240 37440 0.878496 4.25939 26.3215 31.511 31.5712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 330 3.2e-05 2048 75 912 222720 182.286 55.9424 847.177 1670.65 2756.25 2756.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.000256 1024 50 480 75600 3.42288 23.5192 132.583 159.57 159.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1990 0.001024 1024 120 144 18720 0.696896 2.04179 26.3155 29.0981 29.1656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 0.001024 4096 230 1056 13680 2.70541 37.8817 103.741 144.37 144.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 0.000128 4096 150 1824 142560 28.3955 663.278 838.883 1530.6 1530.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1880 6.4e-05 4096 290 3936 289440 46.2381 55.6529 3345.11 1676.38 5123.46 5123.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 700 3.2e-05 2048 190 1920 399360 140.873 56.0277 1305.69 1670.62 3173.4 3173.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 0.000512 512 370 720 33600 1.26336 0.931648 10.2194 49.9572 62.4704 62.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000256 1024 160 2688 34560 8.6761 3.37331 81.0835 103.572 196.865 197.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 0.000512 512 70 240 37120 0.870976 3.97136 26.1587 31.0528 31.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 330 3.2e-05 2048 75 912 225280 182.643 56.0935 925.677 1677.79 2842.39 2842.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 0.000256 1024 50 480 75520 3.42032 21.7476 131.116 156.326 156.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1990 0.001024 1024 120 144 18560 0.692448 1.8935 26.2038 28.8323 28.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 0.001024 4096 230 1056 13760 2.71821 34.9865 104.6 142.35 142.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 0.000128 4096 150 1824 142400 28.3395 616.293 838.465 1483.14 1483.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1880 6.4e-05 4096 290 3936 289280 46.2614 55.6169 3092.77 1676.04 4870.76 4870.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 700 3.2e-05 2048 190 1920 399360 141.648 56.0286 1215.2 1681.18 3094.24 3094.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 0.000512 512 370 720 33280 1.27059 0.93184 9.42294 50.004 61.7303 61.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000256 1024 160 2688 35840 8.59792 3.3751 78.1895 103.678 193.998 194.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 0.000512 512 70 250 37632 0.884416 6.12499 26.346 33.4068 33.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 330 3.2e-05 2048 75 900 225280 182.902 56.0596 1176.22 1676.96 3092.34 3092.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 0.000256 1024 50 450 76000 3.42912 32.6589 132.571 168.701 168.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1990 0.001024 1024 120 150 18912 0.694272 2.81763 26.3244 29.8969 29.9467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 880 0.001024 4096 230 1050 14144 2.73203 57.0871 104.955 164.815 164.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1230 0.000128 4096 150 1800 142944 28.4447 1005.48 838.869 1872.84 1872.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1880 6.4e-05 4096 290 3950 290048 46.1594 55.5889 5093.22 1677.62 6872.67 6872.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 700 3.2e-05 2048 190 1900 399360 141.631 56.0275 1961.82 1681.18 3840.85 3841.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1710 0.000512 512 370 750 34176 1.26096 0.936224 15.8553 51.1963 69.3509 69.4495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000256 1024 160 2700 39936 8.36458 3.42422 138.083 104.666 254.697 254.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1450 0.000512 512 70 250 37568 0.88064 4.13315 26.3185 31.388 31.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 330 3.2e-05 2048 75 900 225280 183.285 55.9862 1177 1676.67 3093.14 3093.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 0.000256 1024 50 450 75968 3.42918 21.1385 133.614 158.223 158.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1990 0.001024 1024 120 150 18880 0.694112 1.91366 26.3181 28.9845 29.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 880 0.001024 4096 230 1050 14080 2.72592 36.3334 104.762 143.864 143.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1230 0.000128 4096 150 1800 142912 28.4349 1898.97 838.688 2766.14 2766.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1880 6.4e-05 4096 290 3950 289920 46.2281 55.593 3225.13 1676.74 5003.77 5003.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 700 3.2e-05 2048 190 1900 399360 141.72 56.165 1249.95 1676.75 3124.77 3124.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1710 0.000512 512 370 750 34048 1.26806 0.939488 10.2018 51.2123 63.7261 63.8183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000256 1024 160 2700 39936 8.38637 3.42426 88.7218 104.682 205.37 205.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1450 0.000512 512 70 250 37536 0.879168 3.4433 26.3254 30.7006 30.7589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 330 3.2e-05 2048 75 900 224256 182.838 55.8975 1167.67 1674.37 3080.97 3081.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1250 0.000256 1024 50 450 75936 3.43094 17.3425 133.204 154.022 154.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1990 0.001024 1024 120 150 18816 0.694336 1.54624 26.2872 28.5892 28.6392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 880 0.001024 4096 230 1050 14016 2.7191 30.2407 104.614 137.616 137.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1230 0.000128 4096 150 1800 142848 28.4231 1898.14 838.707 2765.32 2765.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1880 6.4e-05 4096 290 3950 289920 46.121 55.5892 2636.88 1677.63 4416.3 4416.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 700 3.2e-05 2048 190 1900 396288 141.905 55.9045 1015.87 1674.42 2888.29 2888.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1710 0.000512 512 370 750 33792 1.2711 0.935904 8.43136 51.154 61.8903 61.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.000256 1024 160 2700 38400 8.34016 3.38438 70.2898 103.378 185.547 185.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 0.000512 512 70 250 37600 0.88064 5.82042 26.3127 33.0665 33.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 330 3.2e-05 2048 75 900 225280 183.843 56.2788 1034.59 1675.37 2950.29 2950.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 0.000256 1024 50 450 75960 3.42266 30.3944 131.451 165.311 165.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1990 0.001024 1024 120 150 18880 0.69632 2.56906 26.2667 29.5916 29.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 880 0.001024 4096 230 1050 14120 2.72486 53.1737 104.769 160.709 160.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 0.000128 4096 150 1800 142920 28.4302 920.152 837.989 1786.62 1786.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1880 6.4e-05 4096 290 3950 290000 46.4425 55.6974 4716.82 1675.82 6494.86 6494.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 700 3.2e-05 2048 190 1900 399360 142.124 56.1396 1829.9 1675.42 3703.78 3703.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1710 0.000512 512 370 750 34240 1.2687 0.942016 14.7421 51.1606 68.2146 68.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000256 1024 160 2700 39680 8.46058 3.4433 128.491 104.919 245.47 245.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 0.000512 512 70 250 37520 0.88336 3.85568 26.2793 31.0704 31.1289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 330 3.2e-05 2048 75 900 225280 183.909 56.1423 1030.85 1675.48 2946.58 2946.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 0.000256 1024 50 450 75920 3.42221 19.7222 132.508 155.696 155.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1990 0.001024 1024 120 150 18800 0.69408 1.76064 26.2103 28.7258 28.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 880 0.001024 4096 230 1050 14080 2.72781 34.5073 104.767 142.046 142.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 0.000128 4096 150 1800 142880 28.4262 592.714 837.967 1459.15 1459.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1880 6.4e-05 4096 290 3950 289920 46.2509 55.6792 3029.89 1675.6 4807.49 4807.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 700 3.2e-05 2048 190 1900 399360 141.837 56.0533 1175.28 1675.41 3048.77 3048.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1710 0.000512 512 370 750 33920 1.26544 0.934336 9.53043 50.0213 61.8535 61.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000256 1024 160 2700 38400 8.35779 3.38461 80.4792 103.257 195.637 195.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 0.000512 512 70 250 37440 0.875232 3.23994 26.2524 30.4173 30.4768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 330 3.2e-05 2048 75 900 222720 183.85 55.9427 1018.76 1668.72 2927.47 2927.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 0.000256 1024 50 450 75840 3.41843 16.5954 131.588 151.647 151.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1990 0.001024 1024 120 150 18720 0.690432 1.4375 26.1633 28.3494 28.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 880 0.001024 4096 230 1050 14040 2.72954 29.1029 104.767 136.642 136.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1230 0.000128 4096 150 1800 142800 28.4068 497.48 837.77 1363.7 1363.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1880 6.4e-05 4096 290 3950 289680 46.3685 55.7059 2525.49 1675.51 4303.15 4303.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 700 3.2e-05 2048 190 1900 395520 142.056 56.0087 974.148 1672.48 2844.89 2845.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1710 0.000512 512 370 750 34080 1.2759 0.940032 8.10806 51.2089 61.6337 61.7267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000256 1024 160 2700 38400 8.37536 3.39594 67.5287 103.311 182.772 182.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 0.000512 512 70 250 37440 0.8808 2.93933 26.4635 30.3354 30.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 330 3.2e-05 2048 75 900 225280 183.369 56.0067 1033.3 1675.75 2948.62 2948.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 0.000256 1024 50 450 75840 3.42221 14.2607 131.499 149.225 149.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1990 0.001024 1024 120 150 18720 0.695232 1.41325 26.2142 28.3839 28.4327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 880 0.001024 4096 230 1050 13920 2.71533 24.4637 104.336 131.558 131.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1230 0.000128 4096 150 1800 142720 28.4296 1636.47 837.587 2502.54 2502.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1880 6.4e-05 4096 290 3950 289920 46.1625 55.5745 2180.46 1676.07 3958.34 3958.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 700 3.2e-05 2048 190 1900 399360 141.437 55.9694 844.263 1675.78 2717.64 2717.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1710 0.000512 512 370 750 33280 1.26435 0.92592 6.91875 49.8633 59.0781 59.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000256 1024 160 2700 38400 8.35418 3.38534 58.0379 103.367 173.303 173.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 0.000512 512 70 250 37584 0.880416 7.48992 26.2921 34.714 34.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 330 3.2e-05 2048 75 900 224256 182.208 55.978 1309.25 1672.15 3219.78 3219.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 0.000256 1024 50 450 75984 3.4273 42.2745 131.97 177.715 177.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1990 0.001024 1024 120 150 18864 0.69632 3.61456 26.2513 30.6218 30.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 0.001024 4096 230 1050 14112 2.72563 71.893 104.731 179.394 179.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 0.000128 4096 150 1800 142896 28.4365 1253.42 837.867 2119.77 2119.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1880 6.4e-05 4096 290 3950 289920 46.2121 55.6421 6393.83 1675.26 8171.03 8171.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 700 3.2e-05 2048 190 1900 397824 141.745 56.1685 2488.12 1672.39 4358.62 4358.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 0.000512 512 370 750 34176 1.26659 0.940032 20.9183 51.2266 74.4521 74.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000256 1024 160 2700 39168 8.4009 3.40144 173.903 104.214 290.094 290.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 0.000512 512 70 250 37536 0.882944 4.87018 26.3268 32.1367 32.1981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 330 3.2e-05 2048 75 900 224256 181.897 56.0614 1267.31 1674.34 3179.8 3179.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 0.000256 1024 50 450 75936 3.43181 26.1148 130.911 160.501 160.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1990 0.001024 1024 120 150 18816 0.69376 2.25232 26.2865 29.2937 29.3417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 0.001024 4096 230 1050 14016 2.71926 45.4451 104.608 152.818 152.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 0.000128 4096 150 1800 142848 28.4389 778.613 839.203 1646.3 1646.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1880 6.4e-05 4096 290 3950 289920 46.1465 55.5964 3972.12 1677.6 5751.54 5751.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 700 3.2e-05 2048 190 1900 396288 141.924 55.978 1535.62 1678.14 3411.86 3412.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1710 0.000512 512 370 750 33792 1.2728 0.935936 12.7508 51.1517 66.2131 66.3094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000256 1024 160 2700 38400 8.33712 3.3639 105.964 103.376 221.218 221.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 0.000512 512 70 250 37440 0.87856 4.16246 26.2665 31.3599 31.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 330 3.2e-05 2048 75 900 221184 182.715 55.9304 1370.25 1668.78 3277.88 3278.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 0.000256 1024 50 450 75888 3.42736 21.4028 132.699 157.571 157.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1990 0.001024 1024 120 150 18720 0.692448 1.84058 26.187 28.7811 28.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 880 0.001024 4096 230 1050 13968 2.72179 36.3747 104.509 143.65 143.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 0.000128 4096 150 1800 142704 28.414 638.175 837.874 1504.51 1504.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1880 6.4e-05 4096 290 3950 289728 46.242 55.6398 3256.89 1675.25 5034.11 5034.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 700 3.2e-05 2048 190 1900 396288 141.589 55.8888 1258.56 1668.74 3124.98 3125.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1710 0.000512 512 370 750 33408 1.27382 0.935744 10.3492 49.9776 62.6358 62.7329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000256 1024 160 2700 36864 8.37245 3.36077 83.4594 102.31 197.657 197.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 0.000512 512 70 250 37440 0.878784 3.6231 26.3012 30.8555 30.9207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 330 3.2e-05 2048 75 900 221184 181.882 55.7102 1365.53 1664.84 3268.16 3268.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 0.000256 1024 50 450 75840 3.42624 18.3689 130.163 152.002 152.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1990 0.001024 1024 120 150 18624 0.691776 1.73453 26.134 28.6194 28.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 880 0.001024 4096 230 1050 13824 2.71155 31.4716 104 138.225 138.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 0.000128 4096 150 1800 142656 28.428 543.668 837.391 1409.54 1409.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1880 6.4e-05 4096 290 3950 289536 46.21 55.5897 2771.64 1675.54 4549.06 4549.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 700 3.2e-05 2048 190 1900 393216 141.596 55.7647 1064.41 1664.77 2926.76 2926.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1710 0.000512 512 370 750 33024 1.2753 0.92912 8.75802 53.6974 64.7629 64.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000256 1024 160 2700 36864 8.488 3.38874 71.5271 103.412 186.972 187.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 0.000512 512 70 250 37576 0.880288 7.1721 26.2957 34.4004 34.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 330 3.2e-05 2048 75 900 224000 182.655 56.062 1145.8 1672.29 3057 3057.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 0.000256 1024 50 450 75936 3.42006 38.9144 130.726 173.104 173.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1990 0.001024 1024 120 150 18872 0.698368 3.25818 26.2738 30.2752 30.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 0.001024 4096 230 1050 14112 2.72902 65.5402 104.79 173.103 173.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 0.000128 4096 150 1800 142912 28.4372 1156.86 837.815 2023.16 2023.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1880 6.4e-05 4096 290 3950 289968 46.3864 55.7223 5873.47 1676.05 7651.71 7651.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 700 3.2e-05 2048 190 1900 397824 142.096 56.06 2288.03 1674.33 4160.73 4160.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 0.000512 512 370 750 34272 1.27408 0.94288 19.6177 51.2256 73.1663 73.2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000256 1024 160 2700 39424 8.46189 3.41811 161.481 104.746 278.265 278.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 0.000512 512 70 250 37520 0.878592 4.77366 26.3263 32.0286 32.0901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 330 3.2e-05 2048 75 900 222208 182.936 56.0968 1085.41 1674.4 2999.04 2999.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 0.000256 1024 50 450 75824 3.42109 24.6742 132.898 161.038 161.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1990 0.001024 1024 120 150 18816 0.69456 2.20144 26.3068 29.2462 29.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 0.001024 4096 230 1050 14000 2.71562 42.05 104.613 149.422 149.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 0.000128 4096 150 1800 142800 28.428 735.377 838.524 1602.38 1602.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1880 6.4e-05 4096 290 3950 289856 46.2577 55.6605 3740.22 1677.02 5519.24 5519.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 700 3.2e-05 2048 190 1900 397824 141.814 56.0435 1453.21 1679.07 3330.34 3330.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 0.000512 512 370 750 33600 1.26211 0.9304 12.396 49.9405 64.632 64.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000256 1024 160 2700 37632 8.45792 3.37901 98.3437 103.743 214.082 214.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 0.000512 512 70 250 37464 0.882432 4.00179 26.3028 31.2402 31.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 330 3.2e-05 2048 75 900 220416 183.726 56.107 1132.31 1673.1 3045.44 3045.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 0.000256 1024 50 450 75768 3.4185 20.1549 132.846 156.463 156.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1990 0.001024 1024 120 150 18648 0.692224 1.6777 26.129 28.5603 28.6102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 0.001024 4096 230 1050 13944 2.72237 34.4411 104.524 141.731 141.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 0.000128 4096 150 1800 142800 28.4736 606.265 838.099 1472.88 1472.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1880 6.4e-05 4096 290 3950 289632 46.3617 55.7101 3063.9 1675.25 4841.3 4841.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 700 3.2e-05 2048 190 1900 397824 142.078 56.0476 1191.2 1673.06 3062.59 3062.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1710 0.000512 512 370 750 33600 1.26573 0.926144 10.0797 49.8062 62.1811 62.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000256 1024 160 2700 37632 8.63242 3.42426 80.5243 104.928 197.685 197.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 0.000512 512 70 250 37408 0.88256 3.60666 26.302 30.8443 30.9035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 330 3.2e-05 2048 75 900 222208 182.897 56.1437 1127.24 1673.14 3039.61 3039.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 0.000256 1024 50 450 75712 3.42304 18.1904 132.964 154.623 154.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1990 0.001024 1024 120 150 18592 0.692224 1.61997 26.1282 28.5008 28.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 0.001024 4096 230 1050 13888 2.71952 31.8314 104.514 139.106 139.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 0.000128 4096 150 1800 142688 28.4134 547.052 837.741 1413.25 1413.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1880 6.4e-05 4096 290 3950 289856 46.1481 55.5824 2769.12 1676.06 4546.99 4547.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 700 3.2e-05 2048 190 1900 394240 142.357 55.9643 1065.66 1673.09 2937.26 2937.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1710 0.000512 512 370 750 33152 1.27683 0.933888 8.71597 49.9894 61.0194 61.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000256 1024 160 2700 35840 8.35795 3.30138 69.7774 101.391 183.001 183.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 0.000512 512 70 250 37568 0.882304 7.05661 26.3016 34.2932 34.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 330 3.2e-05 2048 75 900 225280 182.143 55.9942 1013.99 1675.46 2927.78 2927.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 0.000256 1024 50 450 75968 3.42915 38.2757 133.143 174.891 174.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1990 0.001024 1024 120 150 18880 0.692224 3.37453 26.302 30.4104 30.4783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 0.001024 4096 230 1050 14080 2.72384 65.2607 104.682 172.709 172.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 0.000128 4096 150 1800 142912 28.44 1143.04 838.078 2009.61 2009.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1880 6.4e-05 4096 290 3950 289920 46.2275 55.5911 5797.25 1675.69 7574.84 7574.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 700 3.2e-05 2048 190 1900 399360 141.631 56.0712 2261.88 1676.83 4136.61 4136.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 0.000512 512 370 750 34048 1.27232 0.937984 18.5548 51.1936 72.0589 72.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000256 1024 160 2700 39936 8.37683 3.40778 157.735 104.609 274.288 274.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 0.000512 512 70 250 37504 0.882688 4.82304 26.32 32.0766 32.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 330 3.2e-05 2048 75 900 221184 182.992 55.9118 1000.61 1671.53 2911.23 2911.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 0.000256 1024 50 450 75904 3.4263 24.8963 131.709 160.075 160.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1990 0.001024 1024 120 150 18816 0.694496 2.19952 26.3224 29.2579 29.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 0.001024 4096 230 1050 13952 2.71786 42.6245 104.423 149.809 149.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 0.000128 4096 150 1800 142848 28.4316 742.758 838.768 1610 1610.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1880 6.4e-05 4096 290 3950 289792 46.2161 55.5868 3759.44 1678.06 5539.38 5539.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 700 3.2e-05 2048 190 1900 397312 141.39 55.8797 1454.13 1671.56 3323.15 3323.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 0.000512 512 370 750 33792 1.27699 0.937984 11.9173 51.2621 65.4931 65.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000256 1024 160 2700 38912 8.47155 3.40643 99.4065 104.785 216.225 216.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 0.000512 512 70 250 37440 0.88064 4.24317 26.2988 31.475 31.5351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 330 3.2e-05 2048 75 900 221184 181.945 55.8066 990.876 1664.79 2893.61 2893.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 0.000256 1024 50 450 75840 3.42934 21.3963 132.235 157.104 157.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1990 0.001024 1024 120 150 18624 0.691808 1.99885 26.1277 28.8598 28.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 0.001024 4096 230 1050 13824 2.71155 36.5644 103.991 143.308 143.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 0.000128 4096 150 1800 142656 28.4284 631.785 837.383 1497.64 1497.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1880 6.4e-05 4096 290 3950 289536 46.212 55.5933 3183.86 1676.93 4962.68 4962.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 700 3.2e-05 2048 190 1900 393216 141.546 55.6989 1222.57 1668.39 3088.4 3088.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 0.000512 512 370 750 33024 1.27917 0.928064 9.84301 49.8835 62.0319 62.1271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000256 1024 160 2700 36864 8.48688 3.36963 78.68 103.405 194.098 194.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 0.000512 512 70 250 37376 0.881056 3.67821 26.3033 30.9158 30.9747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 330 3.2e-05 2048 75 900 221184 182.943 55.9906 1040.89 1670.71 2950.72 2950.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 0.000256 1024 50 450 75776 3.42758 19.0736 132.758 155.303 155.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1990 0.001024 1024 120 150 18688 0.693152 1.88371 26.3071 28.9501 28.9993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 0.001024 4096 230 1050 13824 2.71888 31.6416 104.353 138.758 138.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 0.000128 4096 150 1800 142592 28.4236 562.882 837.65 1429 1429.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1880 6.4e-05 4096 290 3950 289280 46.2197 55.5969 2830.37 1674.04 4606.3 4606.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 700 3.2e-05 2048 190 1900 393216 142.484 55.8827 1081.92 1670.66 2951.14 2951.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1710 0.000512 512 370 750 32768 1.25878 0.916352 8.87469 49.5882 60.739 60.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000256 1024 160 2700 36864 8.65933 3.40992 68.7016 104.88 185.824 185.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 0.000512 512 70 250 37584 0.882688 7.56499 26.3346 34.8337 34.8921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 330 3.2e-05 2048 75 900 223488 183.363 56.1147 975.979 1675.96 2891.61 2891.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 0.000256 1024 50 450 75960 3.42554 38.9693 133.143 175.583 175.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1990 0.001024 1024 120 150 18864 0.694272 3.34438 26.3068 30.3873 30.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 0.001024 4096 230 1050 14040 2.71795 67.2448 104.587 174.594 174.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 0.000128 4096 150 1800 142848 28.4109 1176.31 838.367 2043.13 2043.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1880 6.4e-05 4096 290 3950 289872 46.375 55.7108 6003.44 1676.98 7782.59 7782.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 700 3.2e-05 2048 190 1900 398592 142.157 56.0805 2308.82 1676.04 4183.28 4183.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 0.000512 512 370 750 33984 1.27402 0.9384 19.2721 51.1987 72.7829 72.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000256 1024 160 2700 39168 8.35958 3.38339 160.186 103.838 275.925 276.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 0.000512 512 70 250 37440 0.87968 5.36282 26.2875 32.5822 32.6412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 330 3.2e-05 2048 75 900 221184 182.817 55.9969 900.782 1670.03 2809.81 2809.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 0.000256 1024 50 450 75888 3.42979 27.7543 132.634 163.86 163.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1990 0.001024 1024 120 150 18720 0.693856 2.41459 26.2105 29.3618 29.4286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 0.001024 4096 230 1050 13968 2.71923 47.6088 104.586 154.956 155.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 0.000128 4096 150 1800 142704 28.4385 834.331 838.009 1700.82 1700.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1880 6.4e-05 4096 290 3950 289728 46.213 55.6442 4267.58 1677.2 6046.72 6046.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 700 3.2e-05 2048 190 1900 396288 141.598 55.8772 1638.13 1670.04 3505.83 3506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 0.000512 512 370 750 33408 1.27226 0.933024 13.2645 50.0003 65.5689 65.6642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000256 1024 160 2700 36864 8.36982 3.34045 108.287 102.388 222.54 222.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 0.000512 512 70 250 37368 0.876576 4.49846 26.2739 31.7 31.7605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 330 3.2e-05 2048 75 900 221184 183.096 55.9391 876.469 1669.23 2784.92 2785.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 0.000256 1024 50 450 75816 3.42835 23.0129 132.575 159.057 159.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1990 0.001024 1024 120 150 18576 0.69248 1.97837 26.0978 28.8109 28.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 0.001024 4096 230 1050 13824 2.70506 39.0592 104.139 145.946 146.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 0.000128 4096 150 1800 142560 28.4242 687.268 837.116 1552.85 1552.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1880 6.4e-05 4096 290 3950 289440 46.4015 55.7102 3517.18 1674.54 5293.92 5294.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 700 3.2e-05 2048 190 1900 393984 142.424 56.122 1347.06 1669.19 3214.99 3215.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 0.000512 512 370 750 32832 1.26262 0.921376 10.7574 49.6509 62.6904 62.7859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000256 1024 160 2700 38016 8.33286 3.34566 92.5161 102.428 206.778 206.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 0.000512 512 70 250 37152 0.87456 4.27008 26.174 31.3734 31.4348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 330 3.2e-05 2048 75 900 211968 182.864 55.4158 907.07 1657.07 2802.61 2802.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 0.000256 1024 50 450 75744 3.42854 21.6678 131.577 156.717 156.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1990 0.001024 1024 120 150 18432 0.688128 1.87373 26.0089 28.6142 28.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 0.001024 4096 230 1050 13824 2.72106 37.0367 104.524 144.323 144.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 0.000128 4096 150 1800 142560 28.4265 648.237 837.506 1514.21 1514.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1880 6.4e-05 4096 290 3950 289728 46.1314 55.5974 3305.06 1676.27 5083.14 5083.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 700 3.2e-05 2048 190 1900 387072 141.707 55.3083 1249.04 1657.01 3103.25 3103.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 0.000512 512 370 750 32256 1.26986 0.919552 9.91741 49.6932 61.9024 62.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000256 1024 160 2700 32256 8.42525 3.25219 74.3076 99.4282 185.568 185.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 0.000512 512 70 250 37080 0.874496 4.05914 26.1707 31.1554 31.2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 330 3.2e-05 2048 75 900 218880 184.096 56.0225 980.311 1669.38 2890 2890.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 0.000256 1024 50 450 75600 3.42323 19.9863 132.706 156.156 156.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1990 0.001024 1024 120 150 18360 0.688768 2.15754 25.9972 28.9029 28.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 0.001024 4096 230 1050 13680 2.70781 34.2043 104.131 141.088 141.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 0.000128 4096 150 1800 142560 28.4046 594.219 837.901 1460.57 1460.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1880 6.4e-05 4096 290 3950 288720 46.3825 55.7205 3023.65 1675.5 4801.33 4801.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 700 3.2e-05 2048 190 1900 391680 143.065 56.0993 1159.78 1669.33 3028.47 3028.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1710 0.000512 512 370 750 31680 1.25715 0.91136 9.07485 49.3589 60.7011 60.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000256 1024 160 2700 34560 8.43123 3.29254 74.9418 101.056 187.894 188.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 0.000512 512 70 250 37520 0.87984 7.23558 26.2781 34.4465 34.5078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 330 3.2e-05 2048 75 900 225280 182.346 56.066 937.341 1675.48 2851.42 2851.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 0.000256 1024 50 450 75920 3.42058 37.9694 134.151 175.583 175.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1990 0.001024 1024 120 150 18800 0.690176 3.29693 26.212 30.2419 30.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 0.001024 4096 230 1050 14080 2.7232 65.4215 104.767 172.955 173.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 0.000128 4096 150 1800 142880 28.4262 1136.42 837.991 2002.88 2002.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1880 6.4e-05 4096 290 3950 289920 46.2352 55.6748 5797.49 1675.61 7575.09 7575.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 700 3.2e-05 2048 190 1900 399360 141.694 56.0189 2251.51 1675.61 4125.02 4125.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 0.000512 512 370 750 33920 1.26755 0.933472 18.1968 50.0249 70.5239 70.6163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000256 1024 160 2700 38400 8.34995 3.36678 153.312 103.258 268.441 268.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 0.000512 512 70 250 37440 0.880672 5.33661 26.3044 32.5732 32.6358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 330 3.2e-05 2048 75 900 225280 182.042 56.0348 869.582 1677.07 2784.93 2785.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 0.000256 1024 50 450 75840 3.42256 25.9584 133.177 162.601 162.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1990 0.001024 1024 120 150 18720 0.69392 2.48432 26.2348 29.4564 29.5256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 0.001024 4096 230 1050 13920 2.71994 44.4472 104.422 151.634 151.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 0.000128 4096 150 1800 142720 28.4281 777.682 838.392 1644.55 1644.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1880 6.4e-05 4096 290 3950 289920 46.1601 55.591 3969.65 1678.02 5749.51 5749.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 700 3.2e-05 2048 190 1900 399360 141.442 56.0027 1544.18 1677.11 3418.93 3419.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 0.000512 512 370 750 33280 1.2601 0.927744 12.2955 49.8893 64.4742 64.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000256 1024 160 2700 38400 8.34426 3.37322 105.671 103.447 220.994 221.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 0.000512 512 70 250 37200 0.872448 4.47693 26.166 31.5696 31.6285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 330 3.2e-05 2048 75 900 222720 182.148 56.0988 834.806 1669.04 2742.28 2742.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 0.000256 1024 50 450 75600 3.42102 22.1805 131.252 156.897 156.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1990 0.001024 1024 120 150 18480 0.687648 2.13523 25.9972 28.8619 28.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 0.001024 4096 230 1050 13920 2.73027 37.8879 104.766 145.426 145.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 0.000128 4096 150 1800 142560 28.432 670.876 837.126 1536.48 1536.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1880 6.4e-05 4096 290 3950 289440 46.2797 55.657 3438.84 1674.72 5215.58 5215.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 700 3.2e-05 2048 190 1900 391680 142.73 55.8948 1293.2 1668.98 3161 3161.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 0.000512 512 370 750 33600 1.26918 0.929792 10.7981 49.9153 63.0127 63.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000256 1024 160 2700 38400 8.37459 3.37552 90.9849 103.471 206.358 206.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 0.000512 512 70 250 37120 0.874496 4.1841 26.1699 31.2823 31.3451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 330 3.2e-05 2048 75 900 225280 182.375 55.9908 835.027 1676.1 2749.69 2749.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 0.000256 1024 50 450 75520 3.4223 20.7534 130.824 155.043 155.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1990 0.001024 1024 120 150 18560 0.692224 1.97475 26.2103 28.9195 28.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 0.001024 4096 230 1050 13760 2.71827 36.3028 104.334 143.401 143.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 0.000128 4096 150 1800 142400 28.4117 611.092 836.869 1476.42 1476.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1880 6.4e-05 4096 290 3950 289280 46.2684 55.5945 3120.83 1674.28 4897.06 4897.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 700 3.2e-05 2048 190 1900 399360 141.671 56.0479 1218.94 1676.04 3092.88 3093.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 0.000512 512 370 750 33280 1.27504 0.932544 9.85686 49.9666 62.1316 62.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000256 1024 160 2700 35840 8.60451 3.37168 78.3064 103.578 194.015 194.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 0.000512 512 70 250 37200 0.877376 4.2825 26.3009 31.5126 31.5713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 330 3.2e-05 2048 75 900 204800 183.84 55.1936 828.097 1650.28 2717.61 2717.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 0.000256 1024 50 450 75600 3.41917 20.067 128.849 152.378 152.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1990 0.001024 1024 120 150 18400 0.69136 2.12637 26.1262 28.9846 29.0511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 0.001024 4096 230 1050 13600 2.70173 34.4642 103.996 141.206 141.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 0.000128 4096 150 1800 142400 28.4184 589.769 837.839 1456.08 1456.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1880 6.4e-05 4096 290 3950 289600 46.2424 55.6852 3020.83 1677.01 4799.85 4799.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 700 3.2e-05 2048 190 1900 384000 141.516 55.081 1125.93 1650.22 2972.94 2973.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 0.000512 512 370 750 33600 1.27504 0.935808 9.45766 50.0513 61.8246 61.9314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000256 1024 160 2700 38400 8.3919 3.37965 81.5453 103.773 197.243 197.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 0.000512 512 70 240 37664 0.880704 5.58704 26.3302 32.8504 32.9088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 330 3.2e-05 2048 75 900 218112 184.713 56.0678 1079.37 1676.79 2997.13 2997.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 0.000256 1024 50 480 75840 3.42045 31.8624 131.24 166.565 166.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1990 0.001024 1024 120 180 18784 0.698336 3.00627 26.3025 30.0667 30.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 880 0.001024 4096 230 1080 13984 2.72589 53.2579 104.897 160.921 160.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1230 0.000128 4096 150 1800 142944 28.4387 923.364 838.775 1790.62 1790.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1880 6.4e-05 4096 290 3960 290048 46.1926 55.5971 4683.97 1677.45 6463.3 6463.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 700 3.2e-05 2048 190 1920 397312 142.038 56.0101 1804.39 1691.35 3693.98 3694.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1710 0.000512 512 370 720 34048 1.27437 0.939808 14.0047 51.2045 67.5241 67.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000256 1024 160 2700 39936 8.37702 3.42426 127.781 104.658 244.397 244.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 0.000512 512 70 240 37632 0.883712 3.69389 26.3089 30.9391 30.9998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 330 3.2e-05 2048 75 900 217088 185.18 56.0497 1076.86 1675.47 2993.75 2993.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 0.000256 1024 50 480 75776 3.42426 21.207 131.223 155.895 155.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1990 0.001024 1024 120 180 18752 0.694272 2.01123 26.2872 29.0526 29.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 880 0.001024 4096 230 1080 13952 2.72957 35.2237 104.809 142.808 142.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1230 0.000128 4096 150 1800 142912 28.4398 1612.76 838.062 2479.31 2479.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1880 6.4e-05 4096 290 3960 289920 46.2297 55.6023 3049.85 1676.89 4828.66 4828.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 700 3.2e-05 2048 190 1920 397312 142.214 56.0465 1177.84 1679.97 3056.27 3056.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1710 0.000512 512 370 720 34048 1.27075 0.93824 9.22269 51.2015 62.7341 62.8327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000256 1024 160 2700 39936 8.38125 3.4263 83.7085 104.609 200.287 200.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1450 0.000512 512 70 240 37536 0.876544 3.14493 26.2881 30.3586 30.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 330 3.2e-05 2048 75 900 215040 185.173 55.9015 1061.18 1674.37 2976.82 2976.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1250 0.000256 1024 50 480 75744 3.42093 17.3384 131.351 152.154 152.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1990 0.001024 1024 120 180 18720 0.694848 1.7265 26.3049 28.7887 28.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 880 0.001024 4096 230 1080 13920 2.72915 28.7892 104.91 136.47 136.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1230 0.000128 4096 150 1800 142848 28.4302 1613.5 838.996 2480.97 2481.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1880 6.4e-05 4096 290 3960 289920 46.1812 55.5807 2474.25 1677.76 4253.85 4253.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 700 3.2e-05 2048 190 1920 396288 141.875 56.0172 956.451 1674.6 2829.15 2829.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1710 0.000512 512 370 720 33792 1.26928 0.934048 7.71549 51.1626 61.1817 61.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.000256 1024 160 2700 38400 8.34435 3.38262 66.3101 103.375 181.569 181.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1450 0.000512 512 70 240 37504 0.879616 2.78125 26.2632 29.9737 30.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 330 3.2e-05 2048 75 900 212992 185.386 55.9466 1053.82 1670.05 2965.4 2965.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1250 0.000256 1024 50 480 75648 3.41968 15.0073 130.742 149.211 149.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1990 0.001024 1024 120 180 18688 0.694752 1.56157 26.2793 28.597 28.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 880 0.001024 4096 230 1080 13824 2.71005 24.7828 104.46 131.997 132.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1230 0.000128 4096 150 1800 142848 28.4426 1612.92 838.034 2479.44 2479.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1880 6.4e-05 4096 290 3960 289792 46.2459 55.5889 2150.98 1675.78 3928.67 3928.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 700 3.2e-05 2048 190 1920 393216 142.399 55.8677 835.513 1669.97 2703.94 2704.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1710 0.000512 512 370 720 33792 1.27654 0.939072 6.7305 51.2477 60.2907 60.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.000256 1024 160 2700 38912 8.46982 3.42336 57.9571 104.692 174.698 174.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 0.000512 512 70 240 37680 0.88064 7.1721 26.3229 34.4269 34.4904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 330 3.2e-05 2048 75 900 218880 184.14 56.1892 1291.65 1675.4 3207.56 3207.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 0.000256 1024 50 480 75840 3.42678 45.1884 133.132 181.791 181.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1990 0.001024 1024 120 180 18800 0.696192 4.24608 26.3171 31.3162 31.3661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 880 0.001024 4096 230 1080 13960 2.72576 73.6215 104.724 181.115 181.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 0.000128 4096 150 1800 142920 28.4334 1254.4 838.012 2120.9 2120.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1880 6.4e-05 4096 290 3960 290000 46.3894 55.6954 6397.78 1677.57 8177.52 8177.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 700 3.2e-05 2048 190 1920 396800 142.416 56.2929 2487.69 1675.7 4362.3 4362.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1710 0.000512 512 370 720 34080 1.26797 0.935808 20.4354 51.1712 73.9123 74.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000256 1024 160 2700 39680 8.46362 3.42973 177.3 104.923 294.287 294.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 0.000512 512 70 240 37600 0.877376 4.67786 26.3184 31.9289 31.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 330 3.2e-05 2048 75 900 217600 183.897 56.0609 1360.95 1676.9 3278.01 3278.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 0.000256 1024 50 480 75760 3.42221 27.8916 131.076 162.431 162.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1990 0.001024 1024 120 180 18720 0.692704 2.74592 26.2822 29.7814 29.8321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 880 0.001024 4096 230 1080 13920 2.72384 46.4731 104.812 154.053 154.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 0.000128 4096 150 1800 142880 28.4257 778.613 838.698 1645.78 1645.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1880 6.4e-05 4096 290 3960 289920 46.2336 55.6708 3977.24 1677.02 5756.24 5756.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 700 3.2e-05 2048 190 1920 396800 142.176 56.0957 1540.17 1681.68 3420.32 3420.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1710 0.000512 512 370 720 33920 1.26656 0.935424 12.4668 50.0574 64.8249 64.9214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000256 1024 160 2700 38400 8.35725 3.38432 105.923 103.343 221.167 221.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 0.000512 512 70 240 37560 0.88064 3.9569 26.2979 31.1904 31.2525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 330 3.2e-05 2048 75 900 215040 184.326 55.9616 1323.23 1668.96 3232.68 3232.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 0.000256 1024 50 480 75720 3.42195 22.911 130.537 156.915 156.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1990 0.001024 1024 120 180 18720 0.696448 2.14794 26.3179 29.2223 29.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 880 0.001024 4096 230 1080 13800 2.71347 37.5236 104.313 144.594 144.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1230 0.000128 4096 150 1800 142800 28.4017 639.433 837.9 1505.78 1505.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1880 6.4e-05 4096 290 3960 289680 46.3501 55.7015 3257.71 1677.05 5036.9 5036.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 700 3.2e-05 2048 190 1920 391680 142.996 55.9862 1243.64 1672.57 3115.39 3115.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1710 0.000512 512 370 720 34080 1.27699 0.94208 10.3498 51.2169 63.884 63.9857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000256 1024 160 2700 38400 8.38938 3.38842 86.4844 103.324 201.749 201.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 0.000512 512 70 240 37440 0.877952 3.38691 26.2472 30.5649 30.6312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 330 3.2e-05 2048 75 900 215040 183.999 55.9967 1351.97 1675.69 3267.85 3268.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 0.000256 1024 50 480 75680 3.41955 19.3828 130.968 153.814 153.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1990 0.001024 1024 120 180 18560 0.693376 2.07344 26.1509 28.9783 29.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 880 0.001024 4096 230 1080 13760 2.71501 31.4638 104.292 138.517 138.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1230 0.000128 4096 150 1800 142720 28.4242 542.513 837.56 1408.54 1408.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1880 6.4e-05 4096 290 3960 289920 46.1647 55.5766 2765.09 1676.01 4542.92 4543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 700 3.2e-05 2048 190 1920 394240 142.697 56.149 1064.11 1675.63 2938.8 2938.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1710 0.000512 512 370 720 33280 1.26237 0.928896 8.71795 49.8706 60.8801 60.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000256 1024 160 2700 38400 8.35613 3.38739 73.9025 103.363 189.168 189.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 0.000512 512 70 240 37632 0.8808 6.88214 26.3204 34.134 34.1957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 330 3.2e-05 2048 75 900 216576 184.155 56.1581 1142.83 1674.02 3057.36 3057.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 0.000256 1024 50 480 75840 3.4297 41.3376 130.019 174.827 174.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1990 0.001024 1024 120 180 18768 0.694272 3.99219 26.3063 31.0537 31.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 0.001024 4096 230 1080 13968 2.72413 67.7315 104.897 175.396 175.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 0.000128 4096 150 1800 142896 28.4249 1149.56 838.588 2016.62 2016.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1880 6.4e-05 4096 290 3960 290016 46.2316 55.6469 5880.62 1677.14 7659.73 7659.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 700 3.2e-05 2048 190 1920 396288 142.081 56.0265 2283.87 1677.34 4159.52 4159.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 0.000512 512 370 720 34176 1.26637 0.940032 19.0898 51.2581 72.6551 72.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000256 1024 160 2700 39168 8.40544 3.40032 160.253 104.327 276.564 276.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 0.000512 512 70 240 37536 0.878304 4.54301 26.2857 31.7604 31.8196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 330 3.2e-05 2048 75 900 215040 184.002 55.9568 1099.63 1674.33 3014.11 3014.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 0.000256 1024 50 480 75744 3.42358 25.9395 133.068 162.474 162.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1990 0.001024 1024 120 180 18720 0.696384 2.52557 26.3089 29.5899 29.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 0.001024 4096 230 1080 13920 2.72925 42.7515 104.906 150.429 150.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 0.000128 4096 150 1800 142848 28.4548 721.703 838.666 1588.87 1588.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1880 6.4e-05 4096 290 3960 289920 46.1332 55.5858 3689.2 1678.37 5469.37 5469.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 700 3.2e-05 2048 190 1920 396288 141.919 55.9149 1429.87 1674.32 3302.22 3302.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1710 0.000512 512 370 720 33792 1.27418 0.937344 11.8169 51.1631 65.2927 65.3865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000256 1024 160 2700 38400 8.34682 3.36048 99.0415 103.374 214.293 214.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 0.000512 512 70 240 37440 0.87488 3.84205 26.2304 31.003 31.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 330 3.2e-05 2048 75 900 211968 184.347 56.066 1079.71 1668.82 2989.13 2989.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 0.000256 1024 50 480 75744 3.43053 21.257 133.766 158.497 158.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1990 0.001024 1024 120 180 18576 0.694272 2.05824 26.1509 28.9628 29.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 0.001024 4096 230 1080 13824 2.72006 35.1334 104.551 142.448 142.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 0.000128 4096 150 1800 142704 28.4411 595.14 837.383 1461.01 1461.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1880 6.4e-05 4096 290 3960 289728 46.2338 55.6635 3041.01 1676.62 4819.61 4819.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 700 3.2e-05 2048 190 1920 391680 142.673 55.9038 1162.55 1668.75 3030.06 3030.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1710 0.000512 512 370 720 33408 1.27158 0.93184 9.51408 49.9926 61.8077 61.9029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000256 1024 160 2700 36864 8.38694 3.33619 78.1547 102.313 192.36 192.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 0.000512 512 70 240 37440 0.876032 3.39658 26.2636 30.5916 30.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 330 3.2e-05 2048 75 900 208896 184.381 55.6812 1162.08 1664.81 3067.15 3067.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 0.000256 1024 50 480 75648 3.4263 19.2739 132.295 155.038 155.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1990 0.001024 1024 120 180 18624 0.69472 2.06029 26.2808 29.0988 29.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 880 0.001024 4096 230 1080 13824 2.73206 32.6472 104.809 140.232 140.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 0.000128 4096 150 1800 142656 28.4335 536.528 837.371 1402.38 1402.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1880 6.4e-05 4096 290 3960 289536 46.2129 55.5966 2741 1676.65 4519.54 4519.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 700 3.2e-05 2048 190 1920 393216 141.546 55.6851 1052.35 1666.22 2916 2916.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1710 0.000512 512 370 720 33024 1.27386 0.927744 8.32496 49.8934 60.5211 60.6185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000256 1024 160 2700 36864 8.49104 3.39126 70.5582 103.411 186.012 186.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 0.000512 512 70 240 37440 0.878048 3.12931 26.3119 30.3721 30.4308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 330 3.2e-05 2048 75 900 215040 184.045 55.9232 1191.81 1670.27 3102.25 3102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 0.000256 1024 50 480 75600 3.41894 16.8872 132.726 153.076 153.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1990 0.001024 1024 120 180 18480 0.692416 1.77485 26.1694 28.6934 28.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 880 0.001024 4096 230 1080 13680 2.71491 27.6282 104.374 134.759 134.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1230 0.000128 4096 150 1800 142560 28.4224 465.422 837.732 1331.62 1331.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1880 6.4e-05 4096 290 3960 289440 46.2631 55.6601 2378.97 1677.45 4158.43 4158.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 700 3.2e-05 2048 190 1920 391680 142.744 56.0575 908.089 1674.82 2781.91 2782.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1710 0.000512 512 370 720 33600 1.2617 0.932608 7.64378 49.9475 59.8891 59.9834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000256 1024 160 2700 38400 8.3777 3.39354 63.3972 103.546 178.87 178.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 0.000512 512 70 240 37632 0.880352 6.48458 26.2946 33.7124 33.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 330 3.2e-05 2048 75 900 216832 184.523 56.0456 1027.47 1672.48 2940.71 2940.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 0.000256 1024 50 480 75824 3.4263 39.3339 131.827 174.629 174.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1990 0.001024 1024 120 180 18760 0.694272 3.69597 26.2815 30.7147 30.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 0.001024 4096 230 1080 13944 2.72794 64.2854 104.712 171.768 171.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 0.000128 4096 150 1800 142912 28.4426 1102.33 837.937 1968.75 1968.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1880 6.4e-05 4096 290 3960 289968 46.3769 55.7036 5619.85 1675.54 7397.55 7397.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 700 3.2e-05 2048 190 1920 396032 142.408 56.0823 2170.36 1676.53 4045.56 4045.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 0.000512 512 370 720 34048 1.27674 0.944128 17.5943 51.2381 71.1516 71.2448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000256 1024 160 2700 39424 8.46035 3.41715 152.803 104.755 269.597 269.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 0.000512 512 70 240 37520 0.876384 4.36214 26.2649 31.5546 31.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 330 3.2e-05 2048 75 900 215040 184.27 56.0618 965.323 1673.05 2878.9 2879.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 0.000256 1024 50 480 75712 3.41786 24.943 133.898 162.305 162.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1990 0.001024 1024 120 180 18704 0.694784 2.50995 26.2861 29.5336 29.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 0.001024 4096 230 1080 13888 2.72528 40.8371 104.736 148.34 148.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 0.000128 4096 150 1800 142800 28.4058 701.788 837.829 1568.07 1568.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1880 6.4e-05 4096 290 3960 289856 46.2386 55.6482 3557.67 1676.37 5336 5336.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 700 3.2e-05 2048 190 1920 394240 142.519 55.9745 1369.2 1672.98 3240.87 3241.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 0.000512 512 370 720 33600 1.26342 0.927744 11.3055 49.9305 63.5295 63.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000256 1024 160 2700 37632 8.4616 3.38262 93.0176 103.657 208.675 208.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 0.000512 512 70 240 37464 0.875072 3.84614 26.2595 31.0321 31.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 330 3.2e-05 2048 75 900 215040 184.61 56.1352 1016.98 1672.61 2930.52 2930.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 0.000256 1024 50 480 75600 3.42573 20.9421 133.923 158.334 158.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1990 0.001024 1024 120 180 18648 0.695232 1.97731 26.278 29.0124 29.0607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 0.001024 4096 230 1080 13776 2.71648 34.2796 104.398 141.439 141.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 0.000128 4096 150 1800 142800 28.4406 594.401 837.847 1460.73 1460.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1880 6.4e-05 4096 290 3960 289632 46.3686 55.7097 3005.69 1674.76 4782.61 4782.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 700 3.2e-05 2048 190 1920 392448 143.39 56.079 1151.23 1672.65 3023.54 3023.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 0.000512 512 370 720 32928 1.27174 0.925696 9.4585 49.8148 61.5656 61.6617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000256 1024 160 2700 37632 8.62944 3.4263 78.8703 104.898 195.997 196.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 0.000512 512 70 240 37408 0.876768 3.22112 26.2575 30.4064 30.4677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 330 3.2e-05 2048 75 900 215040 184.103 56.0964 1003.98 1672.7 2917.06 2917.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 0.000256 1024 50 480 75488 3.41808 18.434 132.819 154.713 154.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1990 0.001024 1024 120 180 18592 0.693824 1.84093 26.2752 28.8673 28.9179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 0.001024 4096 230 1080 13664 2.7095 30.2919 104.098 137.141 137.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 0.000128 4096 150 1800 142688 28.4099 522.471 837.509 1388.43 1388.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1880 6.4e-05 4096 290 3960 289856 46.1401 55.5852 2639.72 1675.61 4417.13 4417.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 700 3.2e-05 2048 190 1920 394240 142.338 56.0745 1015.71 1672.64 2886.96 2887.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1710 0.000512 512 370 720 33152 1.27661 0.933888 8.33027 49.9969 60.6372 60.7293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000256 1024 160 2700 35840 8.35619 3.30122 65.4407 101.55 178.813 178.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 0.000512 512 70 240 37240 0.877856 2.89994 26.206 30.0343 30.0937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 330 3.2e-05 2048 75 900 206080 184.695 55.5407 966.265 1660.48 2867.17 2867.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 0.000256 1024 50 480 75600 3.42653 16.2516 130.955 150.676 150.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1990 0.001024 1024 120 180 18480 0.692224 1.51853 26.2278 28.4977 28.5467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 880 0.001024 4096 230 1080 13720 2.72118 25.7786 104.811 133.354 133.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 0.000128 4096 150 1800 142520 28.4119 465.852 837.849 1332.16 1332.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1880 6.4e-05 4096 290 3960 289520 46.3877 55.6954 2330.06 1676.74 4108.97 4109.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 700 3.2e-05 2048 190 1920 385280 143.067 55.5016 879.851 1664.53 2743.14 2743.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1710 0.000512 512 370 720 32480 1.27258 0.925696 7.40333 49.7623 59.4657 59.5594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000256 1024 160 2700 35840 8.50963 3.34848 57.9064 102.755 172.693 172.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 0.000512 512 70 240 37632 0.882688 6.44234 26.3242 33.7017 33.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 330 3.2e-05 2048 75 900 217088 183.94 55.9917 916.95 1676.63 2833.69 2833.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 0.000256 1024 50 480 75776 3.42221 37.6041 131.04 172.108 172.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1990 0.001024 1024 120 180 18752 0.695552 3.49325 26.2984 30.5287 30.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 0.001024 4096 230 1080 13952 2.72352 61.0016 104.882 168.649 168.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 0.000128 4096 150 1800 142912 28.4344 1047.81 838.654 1914.94 1914.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1880 6.4e-05 4096 290 3960 289920 46.2254 55.5937 5300.24 1676.7 7078.84 7078.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 700 3.2e-05 2048 190 1920 397312 142.012 56.0087 2063.93 1680.4 3942.54 3942.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 0.000512 512 370 720 34048 1.26707 0.93824 16.7826 51.2279 70.3154 70.4118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000256 1024 160 2700 39936 8.37264 3.4079 143.715 104.69 260.337 260.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 0.000512 512 70 240 37504 0.88016 4.56186 26.264 31.7595 31.8198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 330 3.2e-05 2048 75 900 212992 184.248 55.8734 835.154 1670 2745.47 2745.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 0.000256 1024 50 480 75648 3.42291 25.6492 132.504 161.621 161.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1990 0.001024 1024 120 180 18688 0.692832 2.53402 26.2801 29.5511 29.6203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 0.001024 4096 230 1080 13824 2.7161 41.763 104.446 148.97 149.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 0.000128 4096 150 1800 142848 28.4468 720.049 837.913 1586.46 1586.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1880 6.4e-05 4096 290 3960 289792 46.2252 55.5909 3621.43 1677.04 5400.37 5400.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 700 3.2e-05 2048 190 1920 393216 142.391 55.9838 1385.76 1669.76 3254.08 3254.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 0.000512 512 370 720 33792 1.27571 0.937984 11.1308 51.2505 64.6953 64.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000256 1024 160 2700 38912 8.47792 3.40992 92.9235 104.677 209.644 209.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 0.000512 512 70 240 37440 0.874496 3.85853 26.2603 31.0494 31.1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 330 3.2e-05 2048 75 900 208896 184.508 55.9088 872.659 1664.79 2778.05 2778.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 0.000256 1024 50 480 75648 3.42016 21.4691 133.211 158.142 158.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1990 0.001024 1024 120 180 18624 0.696128 2.22733 26.2814 29.2455 29.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 0.001024 4096 230 1080 13824 2.72845 35.7704 104.807 143.351 143.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 0.000128 4096 150 1800 142656 28.4209 596.897 837.374 1462.73 1462.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1880 6.4e-05 4096 290 3960 289536 46.2237 55.6242 3004.1 1676.37 4782.39 4782.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 700 3.2e-05 2048 190 1920 393216 141.607 55.638 1153.82 1668.26 3019.52 3019.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 0.000512 512 370 720 33024 1.2736 0.927392 9.1792 49.8965 61.3808 61.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000256 1024 160 2700 36864 8.49126 3.36896 73.2524 103.403 188.677 188.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 0.000512 512 70 240 37376 0.879776 3.48979 26.2846 30.7066 30.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 330 3.2e-05 2048 75 900 212992 184.38 55.9596 883.402 1671.87 2795.8 2795.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 0.000256 1024 50 480 75520 3.42365 19.8125 131.582 154.864 154.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1990 0.001024 1024 120 180 18432 0.692224 2.18659 26.1303 29.0516 29.1185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 0.001024 4096 230 1080 13568 2.70362 32.725 103.863 139.335 139.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 0.000128 4096 150 1800 142592 28.4183 553.96 838.282 1420.71 1420.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1880 6.4e-05 4096 290 3960 289280 46.2135 55.5901 2759.04 1675.21 4536.13 4536.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 700 3.2e-05 2048 190 1920 393216 142.458 55.8786 1061.26 1671.82 2931.6 2931.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 0.000512 512 370 720 32768 1.25597 0.916576 8.36842 49.619 60.2596 60.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000256 1024 160 2700 36864 8.66566 3.40963 64.9597 104.953 182.147 182.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 0.000512 512 70 240 37120 0.873792 3.16826 26.1538 30.2483 30.3096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 330 3.2e-05 2048 75 900 215040 184.652 55.98 944.63 1677.73 2863.18 2863.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 0.000256 1024 50 480 75520 3.42227 18.0958 133.386 154.948 155.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1990 0.001024 1024 120 180 18240 0.68624 1.88211 25.9626 28.5876 28.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 0.001024 4096 230 1080 13440 2.68922 29.7578 103.537 136.028 136.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 0.000128 4096 150 1800 142400 28.4193 505.485 837.484 1371.44 1371.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1880 6.4e-05 4096 290 3960 289280 46.2696 55.585 2519.51 1675.7 4297.14 4297.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 700 3.2e-05 2048 190 1920 389120 143.955 55.9879 960.477 1681.2 2841.81 2841.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1710 0.000512 512 370 720 33280 1.27494 0.93008 7.94349 50.0034 60.2548 60.3504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000256 1024 160 2700 35840 8.60515 3.37331 58.9569 103.676 174.783 174.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 0.000512 512 70 256 37600 0.87904 5.82656 26.3446 33.102 33.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 330 3.2e-05 2048 75 896 214016 185.623 55.9846 986.053 1676.79 2904.65 2904.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 0.000256 1024 50 448 76000 3.42896 29.4147 131.621 164.507 164.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1990 0.001024 1024 120 192 18752 0.694656 3.1583 26.3209 30.2358 30.2837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 880 0.001024 4096 230 1024 14272 2.73018 50.6697 104.916 158.359 158.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1230 0.000128 4096 150 1856 142528 28.4393 933.597 838.938 1801.02 1801.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1880 6.4e-05 4096 290 3968 289920 46.1747 55.5866 4617.46 1677.46 6396.75 6396.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 700 3.2e-05 2048 190 1920 402432 140.767 55.97 1820.45 1689.49 3706.87 3707.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1710 0.000512 512 370 768 34176 1.26176 0.937984 14.6349 51.1905 68.1232 68.2209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000256 1024 160 2688 38912 8.46061 3.42426 122.145 104.662 238.855 238.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 0.000512 512 70 256 37568 0.88064 3.84426 26.325 31.1011 31.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 330 3.2e-05 2048 75 896 212992 186.257 56.0754 981.359 1675.74 2899.62 2899.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 0.000256 1024 50 448 75968 3.42586 19.2095 131.626 154.304 154.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1990 0.001024 1024 120 192 18688 0.693408 2.07901 26.2609 29.0962 29.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 880 0.001024 4096 230 1024 14208 2.72432 33.1929 104.67 140.63 140.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1230 0.000128 4096 150 1856 142464 28.4262 1667.75 838.021 2534.25 2534.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1880 6.4e-05 4096 290 3968 289792 46.2208 55.5909 2961.25 1675.81 4738.95 4739.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 700 3.2e-05 2048 190 1920 401408 141.162 56.0046 1166.13 1675.73 3039.22 3039.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1710 0.000512 512 370 768 34048 1.27098 0.938208 9.47165 51.1925 62.9783 63.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000256 1024 160 2688 38912 8.46458 3.42835 79.1406 104.63 195.821 195.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1450 0.000512 512 70 256 37536 0.88064 3.25018 26.3347 30.5172 30.5787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 330 3.2e-05 2048 75 896 211968 186.087 55.932 972.501 1673.04 2887.77 2887.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1250 0.000256 1024 50 448 75936 3.42723 16.059 131.14 150.67 150.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1990 0.001024 1024 120 192 18624 0.692224 1.81123 26.2162 28.7804 28.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 880 0.001024 4096 230 1024 14208 2.73341 27.251 104.847 134.875 134.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1230 0.000128 4096 150 1856 142464 28.4374 1665.35 838.224 2532.06 2532.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1880 6.4e-05 4096 290 3968 289728 46.1523 55.5702 2444.26 1677.1 4223.16 4223.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 700 3.2e-05 2048 190 1920 399360 141.117 55.9227 963.362 1672.97 2833.56 2833.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1710 0.000512 512 370 768 33792 1.27213 0.935936 7.9912 51.1264 61.4278 61.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.000256 1024 160 2688 36864 8.45882 3.38125 62.9483 103.296 178.24 178.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1450 0.000512 512 70 256 37504 0.888416 2.91296 26.3274 30.1798 30.2408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 330 3.2e-05 2048 75 896 208896 186.646 55.858 960.603 1670.12 2873.41 2873.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1250 0.000256 1024 50 448 75904 3.42675 13.9269 132.175 149.574 149.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1990 0.001024 1024 120 192 18560 0.694272 1.63498 26.1677 28.5608 28.6106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 880 0.001024 4096 230 1024 14080 2.72464 23.3682 104.309 130.444 130.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1230 0.000128 4096 150 1856 142336 28.4225 1663.49 837.524 2529.48 2529.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1880 6.4e-05 4096 290 3968 289792 46.2438 55.5918 2115.13 1675.85 3892.9 3892.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 700 3.2e-05 2048 190 1920 397312 141.395 55.8961 822.967 1670.14 2690.58 2690.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1710 0.000512 512 370 768 33792 1.27853 0.942848 6.83152 51.2277 60.3811 60.4762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.000256 1024 160 2688 38912 8.46941 3.43245 56.6533 104.693 173.409 173.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 0.000512 512 70 256 37560 0.88064 7.42003 26.3021 34.6552 34.7193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 330 3.2e-05 2048 75 896 213760 184.864 56.1068 1202.28 1675.38 3118.83 3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 0.000256 1024 50 448 76000 3.42614 40.3196 129.992 173.78 173.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1990 0.001024 1024 120 192 18720 0.693728 4.33082 26.2676 31.3531 31.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 880 0.001024 4096 230 1024 14240 2.72589 68.448 104.699 175.917 175.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 0.000128 4096 150 1856 142520 28.432 1243.13 838.052 2109.67 2109.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1880 6.4e-05 4096 290 3968 289920 46.3872 55.714 6185.07 1675.82 7963.07 7963.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 700 3.2e-05 2048 190 1920 403200 140.92 56.2954 2450.6 1675.5 4323.52 4323.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1710 0.000512 512 370 768 34240 1.26646 0.937984 20.7462 51.1546 74.2048 74.3019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000256 1024 160 2688 39040 8.51574 3.42835 166.117 104.921 283.157 283.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 0.000512 512 70 256 37520 0.882688 4.83712 26.3264 32.0942 32.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 330 3.2e-05 2048 75 896 212480 185.213 56.0864 1272.36 1676.9 3190.75 3190.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 0.000256 1024 50 448 75920 3.42016 24.7112 133.236 161.411 161.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1990 0.001024 1024 120 192 18640 0.692256 2.78554 26.2341 29.7733 29.8227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 880 0.001024 4096 230 1024 14160 2.72595 0 104.575 107.309 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 0.000512 512 70 256 37440 0.878592 3.99731 26.2998 31.2262 31.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 330 3.2e-05 2048 75 896 211200 184.7 55.9564 1248.87 1670.31 3160.03 3160.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 0.000256 1024 50 448 75840 3.42221 20.5067 131.502 155.475 155.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1990 0.001024 1024 120 192 18600 0.693536 2.18573 26.2354 29.1722 29.2215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 880 0.001024 4096 230 1024 14160 2.72499 34.5827 104.795 142.146 142.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 0.000128 4096 150 1856 142440 28.4348 625.938 838.851 1493.27 1493.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1880 6.4e-05 4096 290 3968 289680 46.3841 55.7125 3112.15 1676.97 4891.3 4891.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 700 3.2e-05 2048 190 1920 399360 141.096 55.9806 1223.99 1670.26 3091.52 3091.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1710 0.000512 512 370 768 34080 1.27734 0.942048 10.3675 51.2275 63.9144 64.0113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000256 1024 160 2688 36480 8.52646 3.38944 78.3442 103.409 193.825 193.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 0.000512 512 70 256 37440 0.879488 3.51059 26.2996 30.7401 30.8005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 330 3.2e-05 2048 75 896 209920 185.089 56.2538 1265.86 1675.31 3182.72 3182.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 0.000256 1024 50 448 75840 3.42054 17.5462 133.071 154.081 154.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1990 0.001024 1024 120 192 18560 0.692704 2.14685 26.2064 29.1087 29.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 880 0.001024 4096 230 1024 14080 2.72253 29.6264 104.456 136.848 136.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1230 0.000128 4096 150 1856 142400 28.4346 541.104 837.867 1407.45 1407.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1880 6.4e-05 4096 290 3968 289600 46.1676 55.5589 2672.57 1675.64 4450.03 4450.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 700 3.2e-05 2048 190 1920 399360 141.435 56.0026 1050.55 1675.26 2923.44 2923.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1710 0.000512 512 370 768 33280 1.27037 0.924416 8.86896 49.8514 61.0197 61.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000256 1024 160 2688 35840 8.57197 3.38534 67.2098 103.343 182.661 182.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 0.000512 512 70 256 37400 0.877152 3.17834 26.3252 30.4317 30.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 330 3.2e-05 2048 75 896 204800 185.645 55.8244 1225.29 1666.91 3133.87 3134.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 0.000256 1024 50 448 75800 3.42093 16.2822 131.389 151.137 151.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1990 0.001024 1024 120 192 18400 0.690176 2.03059 26.0717 28.8541 28.9027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 880 0.001024 4096 230 1024 14000 2.71686 27.4529 104.355 134.566 134.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1230 0.000128 4096 150 1856 142200 28.4244 2243.52 837.906 3109.9 3109.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1880 6.4e-05 4096 290 3968 289200 46.3872 55.6971 2444.38 1675.96 4222.49 4222.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 700 3.2e-05 2048 190 1920 396800 141.14 55.8032 955.996 1666.93 2820.06 2820.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1710 0.000512 512 370 768 33600 1.26451 0.92784 8.13085 49.9055 60.3304 60.4248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000256 1024 160 2688 35200 8.65638 3.39635 59.9358 103.508 175.649 175.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 0.000512 512 70 256 37584 0.880384 7.09632 26.3477 34.3742 34.4379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 330 3.2e-05 2048 75 896 213504 184.486 55.9759 1076.2 1674.24 2991.1 2991.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 0.000256 1024 50 448 75984 3.42867 37.3268 131.019 171.817 171.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1990 0.001024 1024 120 192 18720 0.69632 4.11027 26.3044 31.1703 31.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 0.001024 4096 230 1024 14256 2.73334 62.8385 104.931 170.544 170.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 0.000128 4096 150 1856 142512 28.4486 1141.72 839.043 2009.25 2009.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1880 6.4e-05 4096 290 3968 289824 46.2295 55.6674 5695.91 1678.46 7476.36 7476.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 700 3.2e-05 2048 190 1920 400896 140.964 55.968 2253.43 1690.99 4141.54 4141.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 0.000512 512 370 768 34176 1.27098 0.94208 19.2789 51.2467 72.8387 72.9354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000256 1024 160 2688 38400 8.46128 3.39763 151.858 104.343 268.23 268.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 0.000512 512 70 256 37536 0.88256 4.68758 26.3434 31.9656 32.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 330 3.2e-05 2048 75 896 211968 184.75 55.9104 1037.25 1674.21 2952.32 2952.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 0.000256 1024 50 448 75936 3.4296 23.5561 131.053 158.08 158.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1990 0.001024 1024 120 192 18624 0.694144 2.59482 26.2328 29.5828 29.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 0.001024 4096 230 1024 14208 2.7305 39.3629 104.915 147.053 147.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 0.000128 4096 150 1856 142464 28.4395 714.599 838.774 1581.86 1581.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1880 6.4e-05 4096 290 3968 289728 46.1476 55.5819 3566.86 1677.46 5346.13 5346.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 700 3.2e-05 2048 190 1920 399360 141.088 55.9745 1408.84 1674.14 3280.26 3280.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1710 0.000512 512 370 768 33792 1.27619 0.939488 11.9838 51.1437 65.4488 65.5462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000256 1024 160 2688 36864 8.46122 3.36477 92.0135 103.365 207.379 207.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 0.000512 512 70 256 37440 0.881856 3.94445 26.316 31.1957 31.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 330 3.2e-05 2048 75 896 211968 184.392 55.9612 1029 1670.55 2940.12 2940.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 0.000256 1024 50 448 75888 3.42979 19.3516 131.76 154.586 154.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1990 0.001024 1024 120 192 18576 0.695872 2.12074 26.2368 29.1141 29.1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 0.001024 4096 230 1024 14112 2.71808 33.3394 104.669 140.773 140.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 0.000128 4096 150 1856 142416 28.4365 590.777 839.508 1458.77 1458.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1880 6.4e-05 4096 290 3968 289440 46.219 55.6419 2937 1676.86 4715.8 4715.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 700 3.2e-05 2048 190 1920 396288 141.505 55.8879 1144.8 1670.35 3012.75 3012.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1710 0.000512 512 370 768 33408 1.27565 0.933792 9.55296 49.9957 61.8569 61.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000256 1024 160 2688 36864 8.37482 3.33824 75.6253 102.413 189.927 190.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 0.000512 512 70 256 37440 0.88064 3.52909 26.3438 30.8044 30.8649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 330 3.2e-05 2048 75 896 208896 184.547 55.8039 1115.51 1666.07 3022.11 3022.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 0.000256 1024 50 448 75840 3.4303 16.978 131.422 151.874 151.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1990 0.001024 1024 120 192 18432 0.69056 2.08013 26.1001 28.9325 28.9833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 880 0.001024 4096 230 1024 14016 2.71824 29.6468 104.391 136.8 136.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 0.000128 4096 150 1856 142272 28.4329 521.754 838.155 1388.39 1388.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1880 6.4e-05 4096 290 3968 289536 46.2185 55.6012 2593.07 1677.41 4372.37 4372.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 700 3.2e-05 2048 190 1920 393216 141.585 55.6199 1003.85 1666.05 2867.29 2867.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1710 0.000512 512 370 768 33024 1.2713 0.92752 8.48246 49.9018 60.6814 60.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000256 1024 160 2688 36864 8.48877 3.38742 66.6657 103.486 182.182 182.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 0.000512 512 70 256 37200 0.872512 3.17165 26.2133 30.3094 30.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 330 3.2e-05 2048 75 896 207360 185.612 55.9145 1100.26 1670.63 3012.61 3012.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 0.000256 1024 50 448 75600 3.42221 15.0938 130.433 148.992 149.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1990 0.001024 1024 120 192 18480 0.694272 1.82067 26.2339 28.8074 28.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 880 0.001024 4096 230 1024 13920 2.70454 24.9113 104.136 131.798 131.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 0.000128 4096 150 1856 142320 28.431 461.238 838.759 1328.47 1328.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1880 6.4e-05 4096 290 3968 289440 46.246 55.6605 2294.6 1676.15 4072.74 4072.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 700 3.2e-05 2048 190 1920 399360 140.927 55.8936 903.367 1670.4 2770.78 2770.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1710 0.000512 512 370 768 33600 1.26848 0.928096 7.8217 49.9336 60.0596 60.1559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000256 1024 160 2688 34560 8.68477 3.39558 54.9563 103.557 170.752 170.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 0.000512 512 70 256 37576 0.880512 6.6799 26.3488 33.9593 34.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 330 3.2e-05 2048 75 896 213248 184.769 56.15 960.529 1674.26 2875.91 2876.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 0.000256 1024 50 448 75936 3.4241 34.8291 131.895 170.192 170.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1990 0.001024 1024 120 192 18704 0.694272 3.74499 26.2922 30.7738 30.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 0.001024 4096 230 1024 14224 2.72298 59.3288 104.795 166.892 166.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 0.000128 4096 150 1856 142464 28.4152 1072.92 838.631 1940.02 1940.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1880 6.4e-05 4096 290 3968 289856 46.3524 55.7049 5344.24 1677.97 7124.35 7124.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 700 3.2e-05 2048 190 1920 401408 141.073 56.0635 2110.12 1674.36 3981.81 3981.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 0.000512 512 370 768 34272 1.27334 0.942144 17.7867 51.2525 71.3587 71.4552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000256 1024 160 2688 39424 8.46269 3.42115 145.063 104.873 261.984 262.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 0.000512 512 70 256 37520 0.880736 4.47485 26.3217 31.7297 31.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 330 3.2e-05 2048 75 896 211456 185.302 56.0051 903.883 1672.94 2818.32 2818.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 0.000256 1024 50 448 75824 3.42221 22.2024 131.774 157.442 157.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1990 0.001024 1024 120 192 18592 0.693824 2.54131 26.1897 29.4677 29.5379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 0.001024 4096 230 1024 14112 2.7177 37.6657 104.396 144.822 144.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 0.000128 4096 150 1856 142352 28.4155 689.637 837.515 1555.61 1555.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1880 6.4e-05 4096 290 3968 289632 46.2352 55.6576 3407.6 1675.38 5184.95 5185.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 700 3.2e-05 2048 190 1920 401408 140.779 55.9772 1344.14 1676.68 3217.77 3217.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 0.000512 512 370 768 33600 1.26224 0.929376 11.3505 49.9115 63.5574 63.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000256 1024 160 2688 37632 8.46518 3.3785 88.3965 103.649 204.051 204.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 0.000512 512 70 256 37464 0.878336 3.91693 26.3145 31.1616 31.2217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 330 3.2e-05 2048 75 896 209664 185.854 56.0224 939.789 1672.5 2854.37 2854.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 0.000256 1024 50 448 75768 3.42058 18.9567 131.882 154.303 154.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1990 0.001024 1024 120 192 18480 0.69232 2.02749 26.1059 28.8859 28.9343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 0.001024 4096 230 1024 14112 2.72384 32.0395 104.671 139.477 139.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 0.000128 4096 150 1856 142296 28.4122 584.04 837.283 1449.78 1449.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1880 6.4e-05 4096 290 3968 289632 46.3682 55.6845 2887.86 1676.41 4666.4 4666.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 700 3.2e-05 2048 190 1920 397824 142.077 56.0599 1127.91 1676.33 3002.57 3002.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 0.000512 512 370 768 33600 1.26374 0.927616 9.54294 49.7932 61.6297 61.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000256 1024 160 2688 37632 8.63158 3.42426 75.7803 104.888 192.9 193.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 0.000512 512 70 256 37408 0.87984 3.29549 26.323 30.5524 30.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 330 3.2e-05 2048 75 896 207872 185.693 56.0384 920.494 1673.31 2835.73 2835.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 0.000256 1024 50 448 75712 3.42528 16.4461 132.956 152.87 152.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1990 0.001024 1024 120 192 18368 0.690176 1.8816 26.0426 28.6752 28.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 0.001024 4096 230 1024 13888 2.7095 27.5359 103.794 134.083 134.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 0.000128 4096 150 1856 142240 28.4207 513.799 837.833 1380.1 1380.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1880 6.4e-05 4096 290 3968 289408 46.1514 55.5825 2529.11 1676.22 4307.15 4307.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 700 3.2e-05 2048 190 1920 401408 140.647 55.99 1001.14 1673.09 2871.07 2871.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1710 0.000512 512 370 768 33152 1.27613 0.933888 8.5447 54.438 65.2949 65.3917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000256 1024 160 2688 35840 8.35853 3.29888 62.9367 101.395 176.164 176.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 0.000512 512 70 256 37240 0.87792 2.95526 26.2476 30.1332 30.1957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 330 3.2e-05 2048 75 896 206080 184.805 55.5561 917.995 1658.86 2817.42 2817.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 0.000256 1024 50 448 75600 3.42608 14.594 129.595 147.66 147.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1990 0.001024 1024 120 192 18480 0.696352 1.56058 26.2699 28.589 28.6395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 0.001024 4096 230 1024 14000 2.72694 24.3319 104.697 131.799 131.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 0.000128 4096 150 1856 142240 28.416 462.055 837.833 1328.35 1328.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1880 6.4e-05 4096 290 3968 288960 46.3669 55.694 2242.74 1675.18 4020.06 4020.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 700 3.2e-05 2048 190 1920 394240 140.825 55.4762 875.113 1662.1 2733.72 2733.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1710 0.000512 512 370 768 32480 1.27232 0.923616 7.27814 49.7275 59.3031 59.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000256 1024 160 2688 35840 8.50781 3.35395 56.6099 102.668 171.31 171.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 0.000512 512 70 256 37568 0.882688 6.78483 26.3412 34.0598 34.1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 330 3.2e-05 2048 75 896 212992 184.894 55.9588 872.98 1676.52 2790.55 2790.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 0.000256 1024 50 448 75968 3.43114 34.9739 131.091 169.54 169.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1990 0.001024 1024 120 192 18688 0.694272 3.68118 26.2724 30.6904 30.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 0.001024 4096 230 1024 14208 2.72144 58.9843 104.727 166.475 166.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 0.000128 4096 150 1856 142464 28.436 1069.28 838.678 1936.44 1936.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1880 6.4e-05 4096 290 3968 289792 46.2213 55.5889 5270.41 1676.59 7048.9 7048.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 700 3.2e-05 2048 190 1920 401408 141.145 56.1239 2090.19 1694.66 3982.31 3982.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 0.000512 512 370 768 34048 1.27139 0.94096 17.4706 51.2058 70.9885 71.0861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000256 1024 160 2688 38912 8.45946 3.40966 138.6 104.683 255.315 255.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 0.000512 512 70 256 37504 0.882688 4.76621 26.3179 32.0176 32.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 330 3.2e-05 2048 75 896 208896 185.363 55.921 791.448 1669.76 2702.68 2702.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 0.000256 1024 50 448 75904 3.42739 23.7242 131.586 158.779 158.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1990 0.001024 1024 120 192 18560 0.69344 2.64806 26.1628 29.5488 29.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 0.001024 4096 230 1024 14080 2.72077 39.1544 104.287 146.205 146.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 0.000128 4096 150 1856 142336 28.428 723.478 837.361 1589.31 1589.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1880 6.4e-05 4096 290 3968 289792 46.2336 55.6069 3544.72 1676.2 5322.84 5322.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 700 3.2e-05 2048 190 1920 397312 141.39 55.9273 1385.33 1669.71 3252.55 3252.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 0.000512 512 370 768 33792 1.27418 0.941664 11.3694 51.2303 64.917 65.0115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000256 1024 160 2688 38912 8.47917 3.40749 89.8893 104.677 206.612 206.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 0.000512 512 70 256 37440 0.88144 4.00384 26.3454 31.2834 31.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 330 3.2e-05 2048 75 896 208896 184.479 55.7158 839.412 1666.42 2746.22 2746.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 0.000256 1024 50 448 75840 3.43101 19.5441 131.304 154.322 154.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1990 0.001024 1024 120 192 18432 0.691072 2.34083 26.1065 29.1818 29.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 0.001024 4096 230 1024 14016 2.71565 33.7051 104.411 140.872 140.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 0.000128 4096 150 1856 142272 28.4265 600.25 838.377 1467.1 1467.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1880 6.4e-05 4096 290 3968 289536 46.2295 55.5909 2934.6 1677.29 4713.79 4713.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 700 3.2e-05 2048 190 1920 393216 141.554 55.7441 1136.48 1666.39 3000.36 3000.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 0.000512 512 370 768 33024 1.27597 0.929792 9.51299 49.9025 61.7234 61.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000256 1024 160 2688 36864 8.48643 3.36931 70.7492 103.51 186.274 186.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 0.000512 512 70 256 37376 0.884032 3.65898 26.3401 30.9358 30.9956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 330 3.2e-05 2048 75 896 204800 186.303 55.862 817.678 1671.68 2731.71 2731.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 0.000256 1024 50 448 75776 3.4304 18.1361 130.683 152.293 152.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1990 0.001024 1024 120 192 18432 0.692224 2.28659 26.1865 29.2097 29.2793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 0.001024 4096 230 1024 13824 2.70746 29.5096 103.701 135.961 136.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 0.000128 4096 150 1856 142080 28.4275 552.045 837.452 1417.97 1418.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1880 6.4e-05 4096 290 3968 289280 46.2193 55.5831 2691.09 1675.02 4468 4468.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 700 3.2e-05 2048 190 1920 393216 142.422 56.018 1045.23 1671.63 2915.49 2915.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 0.000512 512 370 768 32768 1.2559 0.916256 8.37542 49.6021 60.2517 60.3505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000256 1024 160 2688 36864 8.67642 3.40992 63.3141 104.941 180.497 180.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 0.000512 512 70 256 37120 0.877728 3.33024 26.1947 30.4553 30.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 330 3.2e-05 2048 75 896 204800 187.31 56.0159 864.708 1676.08 2784.32 2784.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 0.000256 1024 50 448 75520 3.42221 16.8632 133.296 153.625 153.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1990 0.001024 1024 120 192 18240 0.688192 1.98611 26.0005 28.7352 28.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 0.001024 4096 230 1024 13760 2.7064 28.534 103.621 134.905 134.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 0.000128 4096 150 1856 142080 28.4155 510.006 837.166 1375.63 1375.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1880 6.4e-05 4096 290 3968 288640 46.2837 55.593 2468.79 1673.41 4244.16 4244.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 700 3.2e-05 2048 190 1920 399360 141.707 56.0239 975.38 1676.02 2849.34 2849.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 0.000512 512 370 768 33280 1.27546 0.93264 7.96355 49.9642 60.235 60.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000256 1024 160 2688 35840 8.59862 3.3751 57.5207 103.575 173.241 173.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 0.000512 512 70 256 37248 0.88064 3.27885 26.3173 30.5302 30.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 330 3.2e-05 2048 75 896 196608 185.447 55.2129 825.823 1648.56 2715.23 2715.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 0.000256 1024 50 448 75648 3.43245 16.119 131.015 150.608 150.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1990 0.001024 1024 120 192 18048 0.687296 2.14899 26.0105 28.9058 28.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 0.001024 4096 230 1024 13824 2.72554 26.7832 104.296 133.845 133.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 0.000128 4096 150 1856 142080 28.4246 483.292 837.387 1349.15 1349.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1880 6.4e-05 4096 290 3968 288768 46.2231 55.5823 2332.99 1674.2 4109.06 4109.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 700 3.2e-05 2048 190 1920 380928 142.252 55.0174 881.016 1648.5 2726.98 2727.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1710 0.000512 512 370 768 32256 1.27891 0.93184 7.44566 50.0019 59.762 59.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000256 1024 160 2688 30720 8.56054 3.25222 46.0278 99.5277 157.537 157.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1450 0.000512 512 70 256 37616 0.880608 9.10787 26.3495 36.3896 36.4519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 330 3.2e-05 2048 75 896 202240 188.512 56.1847 1177.5 1676.72 3099.11 3099.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1250 0.000256 1024 50 512 75728 3.42835 55.7358 131.498 190.704 190.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1990 0.001024 1024 120 256 18528 0.7216 4.30707 26.3311 31.4041 31.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 880 0.001024 4096 230 1024 14288 2.73389 88.5368 104.915 196.228 196.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1230 0.000128 4096 150 1920 142080 28.4339 1889.1 839.036 2756.61 2756.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1880 6.4e-05 4096 290 3968 289984 46.2466 55.6479 4607.4 1679.1 6388.47 6388.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 700 3.2e-05 2048 190 1920 382464 146.684 56.15 2094.73 1676.87 3974.64 3974.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1710 0.000512 512 370 768 34112 1.2713 0.941984 14.9094 51.2683 68.4931 68.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 0.000256 1024 160 2688 39424 8.45293 3.41606 122.682 107.319 242.023 242.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1450 0.000512 512 70 256 37600 0.88112 6.42976 26.3455 33.7097 33.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 330 3.2e-05 2048 75 896 201728 188.195 55.9633 1009.95 1676.91 2931.22 2931.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 0.000256 1024 50 512 75712 3.43008 38.3306 133.494 175.298 175.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1990 0.001024 1024 120 256 18496 0.712768 4.67523 26.3101 31.741 31.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 880 0.001024 4096 230 1024 14272 2.73078 57.2463 104.923 164.944 165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1230 0.000128 4096 150 1920 142048 28.4327 1069.27 838.986 1936.73 1936.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1880 6.4e-05 4096 290 3968 289920 46.1508 55.5759 5115.66 1678.31 6895.78 6895.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 700 3.2e-05 2048 190 1920 381952 145.768 56.0425 1959.86 1677.01 3838.87 3839.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1710 0.000512 512 370 768 33920 1.2705 0.940032 17.5088 51.1899 71.0115 71.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000256 1024 160 2688 38912 8.45219 3.42966 137.841 104.665 254.547 254.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1450 0.000512 512 70 256 37568 0.882752 4.45283 26.3227 31.71 31.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 330 3.2e-05 2048 75 896 200704 188.768 55.9698 1007.37 1675.36 2927.66 2927.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 0.000256 1024 50 512 75648 3.42211 24.8463 133.294 161.609 161.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1990 0.001024 1024 120 256 18432 0.714752 3.20304 26.2392 30.1985 30.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 880 0.001024 4096 230 1024 14208 2.72595 37.8515 104.653 145.274 145.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1230 0.000128 4096 150 1920 142016 28.4344 694.323 837.967 1560.77 1560.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1880 6.4e-05 4096 290 3968 289792 46.2143 55.5889 3313.93 1675.43 5091.24 5091.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 700 3.2e-05 2048 190 1920 380928 146.119 55.9859 1265.65 1675.43 3143.38 3143.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1710 0.000512 512 370 768 33792 1.27322 0.939424 11.1825 51.1898 64.6871 64.7819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000256 1024 160 2688 38912 8.4569 3.42323 89.4177 104.6 206.054 206.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1450 0.000512 512 70 256 37536 0.884192 3.70893 26.3209 30.9662 31.0253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 330 3.2e-05 2048 75 896 199680 188.424 56.1132 1002.19 1672.75 2919.67 2919.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 0.000256 1024 50 512 75648 3.42835 20.2878 132.1 155.859 155.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1990 0.001024 1024 120 256 18432 0.712736 2.60768 26.2836 29.6484 29.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 880 0.001024 4096 230 1024 14208 2.72998 30.8331 104.823 138.43 138.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1230 0.000128 4096 150 1920 141984 28.4344 1815.39 838.188 2682.06 2682.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1880 6.4e-05 4096 290 3968 289728 46.1613 55.5827 2705.29 1676.02 4483.13 4483.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 700 3.2e-05 2048 190 1920 380928 145.778 55.9616 1035.37 1672.76 2910.06 2910.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1710 0.000512 512 370 768 33792 1.27098 0.937216 9.41901 51.1275 62.8563 62.9514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000256 1024 160 2688 36864 8.46269 3.38032 69.8367 103.279 185.114 185.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1450 0.000512 512 70 256 37504 0.88064 3.28333 26.3227 30.5363 30.5991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 330 3.2e-05 2048 75 896 196608 189.094 55.8735 986.803 1670.15 2902.11 2902.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 0.000256 1024 50 512 75520 3.42448 18.006 130.648 152.12 152.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1990 0.001024 1024 120 256 18304 0.712704 2.57843 26.1528 29.4854 29.5347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 880 0.001024 4096 230 1024 14080 2.72419 26.409 104.31 133.485 133.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1230 0.000128 4096 150 1920 141952 28.4404 1812.87 838.017 2679.37 2679.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1880 6.4e-05 4096 290 3968 289792 46.1967 55.5884 2418.21 1675.87 4195.94 4196.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 700 3.2e-05 2048 190 1920 376832 146.684 55.9131 916.645 1670.09 2789.52 2789.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1710 0.000512 512 370 768 33792 1.28288 0.941696 8.20902 51.227 61.7618 61.8594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000256 1024 160 2688 38912 8.48525 3.42525 64.7922 104.696 181.555 181.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1450 0.000512 512 70 256 37440 0.882944 2.90118 26.3025 30.1377 30.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 330 3.2e-05 2048 75 896 199680 188.597 56.0166 1001.34 1675.85 2922 2922.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 0.000256 1024 50 512 75520 3.42221 16.5622 132.173 152.199 152.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1990 0.001024 1024 120 256 18240 0.712352 2.36077 26.1119 29.2262 29.2741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 880 0.001024 4096 230 1024 14080 2.72662 0 104.483 107.218 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1450 0.000512 512 70 256 37440 0.882368 2.80781 26.5791 30.3209 30.3821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 330 3.2e-05 2048 75 896 196608 188.07 55.7054 984.651 1681.15 2909.76 2909.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1250 0.000256 1024 50 512 75456 3.42698 15.5912 131.578 150.64 150.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1990 0.001024 1024 120 256 18240 0.70976 1.95667 26.4066 29.1141 29.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 880 0.001024 4096 230 1024 14016 2.7176 23.0851 105.333 131.178 131.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1230 0.000128 4096 150 1920 141888 28.4318 1809.81 846.223 2684.51 2684.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1880 6.4e-05 4096 290 3968 289536 46.2208 55.6012 2046.62 1691.95 3840.47 3840.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 700 3.2e-05 2048 190 1920 374784 146.236 55.7811 768.527 1683.47 2654.21 2654.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1710 0.000512 512 370 768 33024 1.27462 0.92624 7.05158 51.1693 60.52 60.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.000256 1024 160 2688 36864 8.48637 3.38989 53.5465 104.422 169.997 170.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1450 0.000512 512 70 256 37408 0.876736 2.56227 26.3225 29.8124 29.8724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 330 3.2e-05 2048 75 896 200704 187.893 55.9896 1011.84 1673.15 2929.07 2929.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1250 0.000256 1024 50 512 75488 3.41859 14.2714 131.131 148.863 148.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1990 0.001024 1024 120 256 18144 0.708192 2.14429 26.0679 28.9635 29.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 880 0.001024 4096 230 1024 13888 2.70074 22.4296 103.795 128.97 129.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1230 0.000128 4096 150 1920 141792 28.4109 1809.45 837.671 2675.57 2675.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1880 6.4e-05 4096 290 3968 289408 46.1558 55.5817 1917.58 1677.61 3697 3697.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 700 3.2e-05 2048 190 1920 379904 146.036 55.943 731.416 1677.64 2611.22 2611.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1710 0.000512 512 370 768 33152 1.27568 0.932864 7.01306 49.9859 59.3136 59.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.000256 1024 160 2688 35840 8.35965 3.31622 49.3339 101.392 162.556 162.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1450 0.000512 512 70 256 37376 0.880736 2.76534 26.3234 30.0216 30.0823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 330 3.2e-05 2048 75 896 196608 188.818 55.8632 983.502 1670.45 2898.82 2898.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1250 0.000256 1024 50 512 75264 3.42064 14.0022 133.614 151.08 151.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1990 0.001024 1024 120 256 18176 0.71088 2.3296 26.1509 29.2351 29.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 880 0.001024 4096 230 1024 13824 2.70147 21.33 103.627 127.702 127.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1230 0.000128 4096 150 1920 141824 28.4447 1810.29 837.999 2676.78 2676.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1880 6.4e-05 4096 290 3968 289280 46.225 55.5937 1824.96 1673.97 3600.82 3600.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 700 3.2e-05 2048 190 1920 376832 146.691 55.9411 709.866 1670.4 2583.08 2583.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1710 0.000512 512 370 768 32768 1.26086 0.913408 6.42381 49.5825 58.2819 58.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.000256 1024 160 2688 36864 8.67504 3.42794 48.2138 104.87 165.354 165.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1450 0.000512 512 70 240 37408 0.876544 8.75942 26.2694 35.9594 36.0217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 330 3.2e-05 2048 75 900 215040 185.193 55.9679 1058.82 1673.08 2973.26 2973.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1250 0.000256 1024 50 480 75488 3.42019 54.2711 133.015 190.751 190.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1990 0.001024 1024 120 180 18592 0.718848 1.32627 26.284 28.3709 28.4237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 880 0.001024 4096 230 1080 13664 2.70672 88.1153 104.12 194.983 195.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1230 0.000128 4096 150 1800 142688 28.416 1612.39 837.704 2478.56 2478.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1880 6.4e-05 4096 290 3960 289856 46.1633 55.6004 1775.32 1675.98 3553.15 3553.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 700 3.2e-05 2048 190 1920 394240 142.89 56.0145 1274.3 1676.05 3149.45 3149.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1710 0.000512 512 370 720 33152 1.27648 0.932352 5.61619 49.999 57.9292 58.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 0.000256 1024 160 2700 35840 8.35962 3.29974 44.4444 101.388 157.649 157.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1450 0.000512 512 70 256 37408 0.878592 9.25302 26.3419 36.5255 36.5847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 330 3.2e-05 2048 75 896 207872 186.99 55.9309 953.614 1674.37 2871.1 2871.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1250 0.000256 1024 50 448 75712 3.42483 48.1649 132.142 183.775 183.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1990 0.001024 1024 120 192 18368 0.712704 1.39146 26.0693 28.2164 28.2667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 880 0.001024 4096 230 1024 13888 2.70755 83.7448 103.869 190.365 190.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1230 0.000128 4096 150 1856 142240 28.43 1663.8 838.161 2530.44 2530.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1880 6.4e-05 4096 290 3968 289408 46.1735 55.5824 1747.91 1678.88 3528.62 3528.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 700 3.2e-05 2048 190 1920 401408 141.379 55.9998 1298.88 1678.74 3175.19 3175.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1710 0.000512 512 370 768 33152 1.2737 0.93264 5.88096 50.0068 58.1935 58.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.000256 1024 160 2688 35840 8.35107 3.30016 43.9118 101.463 157.182 157.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1450 0.000512 512 70 250 37240 0.87776 9.22765 26.226 36.3827 36.4426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 330 3.2e-05 2048 75 900 215040 184.284 55.498 986.206 1658.9 2885.08 2885.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1250 0.000256 1024 50 450 75600 3.42221 50.5938 132.091 186.151 186.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1990 0.001024 1024 120 150 18480 0.719008 1.07725 26.0563 27.8939 27.9444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 880 0.001024 4096 230 1050 13720 2.7112 88.8387 103.911 195.504 195.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1230 0.000128 4096 150 1800 142520 28.4113 1633.01 837.15 2498.62 2498.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1880 6.4e-05 4096 290 3950 289520 46.379 55.7158 1791.11 1674.58 3567.86 3567.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 700 3.2e-05 2048 190 1900 385280 143.587 55.5416 1263.66 1663.45 3126.43 3126.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1710 0.000512 512 370 750 32480 1.27318 0.92528 5.79014 49.7355 57.8236 57.9195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.000256 1024 160 2700 35840 8.51418 3.35258 45.094 102.672 159.788 159.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1450 0.000512 512 70 240 37240 0.87472 8.88512 26.2084 36.0201 36.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 330 3.2e-05 2048 75 912 215040 184.166 55.6524 1041.09 1660.27 2941.37 2941.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1250 0.000256 1024 50 480 75600 3.42416 51.5822 131.213 186.262 186.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1990 0.001024 1024 120 144 18480 0.719712 1.05472 26.0468 27.8653 27.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 880 0.001024 4096 230 1056 13720 2.70995 88.2297 104.159 195.142 195.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1230 0.000128 4096 150 1824 142520 28.3698 1648.53 838.871 2515.82 2515.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1880 6.4e-05 4096 290 3936 289520 46.3593 55.7 1771.16 1675.96 3549.26 3549.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 700 3.2e-05 2048 190 1920 394240 141.425 55.6114 1278.95 1660.41 3136.59 3136.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1710 0.000512 512 370 720 33600 1.25949 0.923648 5.65101 49.7657 57.7011 57.7972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 0.000256 1024 160 2688 35840 8.51539 3.34739 44.7925 102.755 159.564 159.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1450 0.000512 512 70 224 37632 0.879968 8.0647 26.289 35.2865 35.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 330 3.2e-05 2048 75 896 229376 182.266 55.9455 1031.08 1670.15 2939.65 2939.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1250 0.000256 1024 50 448 75904 3.43002 49.5786 131.758 184.809 184.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1990 0.001024 1024 120 160 18688 0.718016 1.28045 26.1806 28.2208 28.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 880 0.001024 4096 230 1024 14080 2.71942 85.8176 104.311 192.893 192.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1230 0.000128 4096 150 1824 142592 28.3248 1629.06 837.656 2495.09 2495.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1880 6.4e-05 4096 290 3936 290048 46.262 55.5827 2049.95 1675.88 3827.77 3827.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 700 3.2e-05 2048 190 1888 405504 140.578 56.0224 1372.96 1670.1 3239.86 3240.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1710 0.000512 512 370 736 34304 1.27562 0.942336 6.30013 51.2396 59.8578 59.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 0.000256 1024 160 2688 38912 8.4712 3.40842 54.5588 104.695 171.291 171.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1450 0.000512 512 70 224 36960 0.868512 11.1376 26.0765 38.1349 38.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 330 3.2e-05 2048 75 896 215040 180.832 55.1409 1276.17 1649.36 3161.7 3161.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1250 0.000256 1024 50 448 75360 3.42205 20.3694 131.639 155.475 155.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1990 0.001024 1024 120 160 18240 0.71216 1.86387 26.0527 28.673 28.7232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 880 0.001024 4096 230 1024 13440 2.68099 34.4372 102.78 139.942 139.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1230 0.000128 4096 150 1824 142080 28.3402 2284.82 836.916 3150.12 3150.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1880 6.4e-05 4096 290 3936 288960 46.1379 55.5898 3060.63 1676.3 4838.74 4838.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 700 3.2e-05 2048 190 1888 384000 141.327 55.1351 1569.51 1649.48 3415.65 3415.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1710 0.000512 512 370 736 32640 1.27693 0.937984 9.0687 51.1366 62.5193 62.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.000256 1024 160 2688 38400 8.39312 3.38115 82.4166 103.811 198.157 198.289
