--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xlinix\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7299520 paths analyzed, 390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.795ns.
--------------------------------------------------------------------------------
Slack:                  3.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.739ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.CMUX    Topac                 0.633   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.739ns (3.706ns logic, 13.033ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.523ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B1      net (fanout=11)       2.308   M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B       Tilo                  0.259   _n0775
                                                       _n0775<5>1
    SLICE_X15Y43.C4      net (fanout=6)        0.750   _n0775
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.CMUX    Topac                 0.625   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.523ns (3.397ns logic, 13.126ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  3.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.534ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.DMUX    Tcind                 0.320   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X4Y39.A4       net (fanout=7)        1.394   alu1/M_adder_out[7]
    SLICE_X4Y39.A        Tilo                  0.254   M_alu1_out[7]
                                                       alu1/Mmux_out85
    SLICE_X4Y39.CX       net (fanout=14)       0.710   M_alu1_out[7]
    SLICE_X4Y39.CMUX     Tcxc                  0.182   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.534ns (3.619ns logic, 12.915ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  3.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.459ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A1      net (fanout=11)       1.740   M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A       Tilo                  0.259   M_state_q_FSM_FFd5_4
                                                       _n0632<5>1
    SLICE_X15Y43.C1      net (fanout=9)        1.254   _n0632
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.CMUX    Topac                 0.625   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.459ns (3.397ns logic, 13.062ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  3.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.438ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.AMUX    Tcina                 0.220   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X8Y39.B3       net (fanout=4)        1.202   alu1/M_adder_out[4]
    SLICE_X8Y39.B        Tilo                  0.254   Mmux_out56
                                                       alu1/Mmux_out56_1
    SLICE_X8Y39.D1       net (fanout=13)       0.635   Mmux_out56
    SLICE_X8Y39.CMUX     Topdc                 0.456   Mmux_out56
                                                       M_alu1_out[7]_GND_1_o_equal_153_o<7>21_SW0_F
                                                       M_alu1_out[7]_GND_1_o_equal_153_o<7>21_SW0
    SLICE_X8Y39.A1       net (fanout=4)        0.812   N95
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.438ns (3.793ns logic, 12.645ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  3.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.334ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B1      net (fanout=11)       2.308   M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B       Tilo                  0.259   _n0775
                                                       _n0775<5>1
    SLICE_X15Y43.C4      net (fanout=6)        0.750   _n0775
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.COUT    Topcya                0.482   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.DMUX    Tcind                 0.320   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X4Y39.A4       net (fanout=7)        1.394   alu1/M_adder_out[7]
    SLICE_X4Y39.A        Tilo                  0.254   M_alu1_out[7]
                                                       alu1/Mmux_out85
    SLICE_X4Y39.CX       net (fanout=14)       0.710   M_alu1_out[7]
    SLICE_X4Y39.CMUX     Tcxc                  0.182   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.334ns (3.326ns logic, 13.008ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  3.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.372ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.AMUX    Tcina                 0.220   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X13Y36.C1      net (fanout=4)        0.742   alu1/M_adder_out[4]
    SLICE_X13Y36.C       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out18_SW0
    SLICE_X13Y36.A2      net (fanout=3)        0.557   N262
    SLICE_X13Y36.A       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out19
    SLICE_X8Y39.A2       net (fanout=21)       1.476   M_alu1_out[0]
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.372ns (3.601ns logic, 12.771ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.318ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B1      net (fanout=11)       2.308   M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B       Tilo                  0.259   _n0775
                                                       _n0775<5>1
    SLICE_X15Y43.C4      net (fanout=6)        0.750   _n0775
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X16Y39.C6      net (fanout=14)       0.441   M_alu1_a[0]
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.CMUX    Topac                 0.633   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.318ns (3.660ns logic, 12.658ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.344ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.430   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    SLICE_X15Y43.D1      net (fanout=7)        1.349   M_state_q_FSM_FFd5_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.CMUX    Topac                 0.633   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.344ns (3.660ns logic, 12.684ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.270ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A1      net (fanout=11)       1.740   M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A       Tilo                  0.259   M_state_q_FSM_FFd5_4
                                                       _n0632<5>1
    SLICE_X15Y43.C1      net (fanout=9)        1.254   _n0632
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.COUT    Topcya                0.482   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.DMUX    Tcind                 0.320   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X4Y39.A4       net (fanout=7)        1.394   alu1/M_adder_out[7]
    SLICE_X4Y39.A        Tilo                  0.254   M_alu1_out[7]
                                                       alu1/Mmux_out85
    SLICE_X4Y39.CX       net (fanout=14)       0.710   M_alu1_out[7]
    SLICE_X4Y39.CMUX     Tcxc                  0.182   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.270ns (3.326ns logic, 12.944ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  3.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.257ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y43.D4      net (fanout=11)       1.262   M_state_q_FSM_FFd6_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.CMUX    Topac                 0.633   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.257ns (3.660ns logic, 12.597ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.254ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A1      net (fanout=11)       1.740   M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A       Tilo                  0.259   M_state_q_FSM_FFd5_4
                                                       _n0632<5>1
    SLICE_X15Y43.C1      net (fanout=9)        1.254   _n0632
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X16Y39.C6      net (fanout=14)       0.441   M_alu1_a[0]
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.CMUX    Topac                 0.633   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.254ns (3.660ns logic, 12.594ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.238ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B1      net (fanout=11)       2.308   M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B       Tilo                  0.259   _n0775
                                                       _n0775<5>1
    SLICE_X15Y43.C4      net (fanout=6)        0.750   _n0775
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.COUT    Topcya                0.482   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.AMUX    Tcina                 0.220   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X8Y39.B3       net (fanout=4)        1.202   alu1/M_adder_out[4]
    SLICE_X8Y39.B        Tilo                  0.254   Mmux_out56
                                                       alu1/Mmux_out56_1
    SLICE_X8Y39.D1       net (fanout=13)       0.635   Mmux_out56
    SLICE_X8Y39.CMUX     Topdc                 0.456   Mmux_out56
                                                       M_alu1_out[7]_GND_1_o_equal_153_o<7>21_SW0_F
                                                       M_alu1_out[7]_GND_1_o_equal_153_o<7>21_SW0
    SLICE_X8Y39.A1       net (fanout=4)        0.812   N95
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.238ns (3.500ns logic, 12.738ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.264ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.BMUX    Tcinb                 0.310   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X13Y36.C4      net (fanout=4)        0.544   alu1/M_adder_out[5]
    SLICE_X13Y36.C       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out18_SW0
    SLICE_X13Y36.A2      net (fanout=3)        0.557   N262
    SLICE_X13Y36.A       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out19
    SLICE_X8Y39.A2       net (fanout=21)       1.476   M_alu1_out[0]
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.264ns (3.691ns logic, 12.573ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  3.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.183ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y39.C2      net (fanout=11)       2.033   M_state_q_FSM_FFd6_1
    SLICE_X15Y39.C       Tilo                  0.259   M_state_q_FSM_FFd3_4
                                                       _n0795<5>1
    SLICE_X15Y43.C5      net (fanout=7)        0.685   _n0795
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.CMUX    Topac                 0.625   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.183ns (3.397ns logic, 12.786ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  3.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.174ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A1      net (fanout=11)       1.740   M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A       Tilo                  0.259   M_state_q_FSM_FFd5_4
                                                       _n0632<5>1
    SLICE_X15Y43.C1      net (fanout=9)        1.254   _n0632
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.COUT    Topcya                0.482   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.AMUX    Tcina                 0.220   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X8Y39.B3       net (fanout=4)        1.202   alu1/M_adder_out[4]
    SLICE_X8Y39.B        Tilo                  0.254   Mmux_out56
                                                       alu1/Mmux_out56_1
    SLICE_X8Y39.D1       net (fanout=13)       0.635   Mmux_out56
    SLICE_X8Y39.CMUX     Topdc                 0.456   Mmux_out56
                                                       M_alu1_out[7]_GND_1_o_equal_153_o<7>21_SW0_F
                                                       M_alu1_out[7]_GND_1_o_equal_153_o<7>21_SW0
    SLICE_X8Y39.A1       net (fanout=4)        0.812   N95
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.174ns (3.500ns logic, 12.674ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.172ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B1      net (fanout=11)       2.308   M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B       Tilo                  0.259   _n0775
                                                       _n0775<5>1
    SLICE_X15Y43.C4      net (fanout=6)        0.750   _n0775
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.COUT    Topcya                0.482   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.AMUX    Tcina                 0.220   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X13Y36.C1      net (fanout=4)        0.742   alu1/M_adder_out[4]
    SLICE_X13Y36.C       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out18_SW0
    SLICE_X13Y36.A2      net (fanout=3)        0.557   N262
    SLICE_X13Y36.A       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out19
    SLICE_X8Y39.A2       net (fanout=21)       1.476   M_alu1_out[0]
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.172ns (3.308ns logic, 12.864ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  3.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.173ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.CMUX    Topac                 0.633   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.CX      net (fanout=4)        1.537   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     16.173ns (3.706ns logic, 12.467ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  3.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.170ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.CMUX    Topac                 0.633   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.BX      net (fanout=4)        1.534   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     16.170ns (3.706ns logic, 12.464ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.168ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.CMUX    Topac                 0.633   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X13Y36.D2      net (fanout=7)        0.779   M_adder_out[2]
    SLICE_X13Y36.D       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out17
    SLICE_X13Y36.A3      net (fanout=6)        0.380   Mmux_out17
    SLICE_X13Y36.A       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out19
    SLICE_X8Y39.A2       net (fanout=21)       1.476   M_alu1_out[0]
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.168ns (3.540ns logic, 12.628ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  3.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.167ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.AMUX    Topaa                 0.456   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y34.A2      net (fanout=2)        0.962   alu1/M_adder_out[0]
    SLICE_X12Y34.A       Tilo                  0.254   N48
                                                       alu1/Mmux_out16
    SLICE_X13Y36.A6      net (fanout=8)        0.378   Mmux_out16
    SLICE_X13Y36.A       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out19
    SLICE_X8Y39.A2       net (fanout=21)       1.476   M_alu1_out[0]
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.167ns (3.358ns logic, 12.809ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  3.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.157ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.CMUX    Tcinc                 0.279   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X13Y36.C6      net (fanout=7)        0.468   M_adder_out[6]
    SLICE_X13Y36.C       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out18_SW0
    SLICE_X13Y36.A2      net (fanout=3)        0.557   N262
    SLICE_X13Y36.A       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out19
    SLICE_X8Y39.A2       net (fanout=21)       1.476   M_alu1_out[0]
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.157ns (3.660ns logic, 12.497ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  3.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.113ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B1      net (fanout=11)       2.308   M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B       Tilo                  0.259   _n0775
                                                       _n0775<5>1
    SLICE_X15Y43.C4      net (fanout=6)        0.750   _n0775
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X16Y39.C6      net (fanout=14)       0.441   M_alu1_a[0]
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.DMUX    Tcind                 0.320   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X4Y39.A4       net (fanout=7)        1.394   alu1/M_adder_out[7]
    SLICE_X4Y39.A        Tilo                  0.254   M_alu1_out[7]
                                                       alu1/Mmux_out85
    SLICE_X4Y39.CX       net (fanout=14)       0.710   M_alu1_out[7]
    SLICE_X4Y39.CMUX     Tcxc                  0.182   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.113ns (3.573ns logic, 12.540ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  3.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.108ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A1      net (fanout=11)       1.740   M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A       Tilo                  0.259   M_state_q_FSM_FFd5_4
                                                       _n0632<5>1
    SLICE_X15Y43.C1      net (fanout=9)        1.254   _n0632
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.COUT    Topcya                0.482   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.AMUX    Tcina                 0.220   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X13Y36.C1      net (fanout=4)        0.742   alu1/M_adder_out[4]
    SLICE_X13Y36.C       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out18_SW0
    SLICE_X13Y36.A2      net (fanout=3)        0.557   N262
    SLICE_X13Y36.A       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out19
    SLICE_X8Y39.A2       net (fanout=21)       1.476   M_alu1_out[0]
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.108ns (3.308ns logic, 12.800ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.144ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.AMUX    Tcina                 0.220   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X8Y39.B3       net (fanout=4)        1.202   alu1/M_adder_out[4]
    SLICE_X8Y39.B        Tilo                  0.254   Mmux_out56
                                                       alu1/Mmux_out56_1
    SLICE_X8Y39.C4       net (fanout=13)       0.367   Mmux_out56
    SLICE_X8Y39.CMUX     Tilo                  0.430   Mmux_out56
                                                       M_alu1_out[7]_GND_1_o_equal_153_o<7>21_SW0_G
                                                       M_alu1_out[7]_GND_1_o_equal_153_o<7>21_SW0
    SLICE_X8Y39.A1       net (fanout=4)        0.812   N95
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.144ns (3.767ns logic, 12.377ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  3.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.139ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D2      net (fanout=8)        1.698   M_state_q_FSM_FFd2_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.CMUX    Topac                 0.633   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X8Y40.A6       net (fanout=7)        1.257   M_adder_out[2]
    SLICE_X8Y40.A        Tilo                  0.254   N225
                                                       alu1/Mmux_out36
    SLICE_X4Y39.C5       net (fanout=17)       0.968   M_alu1_out[2]
    SLICE_X4Y39.CMUX     Tilo                  0.430   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5_G
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.C4       net (fanout=2)        0.614   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.C        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW2
    SLICE_X5Y39.C3       net (fanout=1)        0.767   N312
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.139ns (3.706ns logic, 12.433ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  3.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.139ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.430   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    SLICE_X15Y43.D1      net (fanout=7)        1.349   M_state_q_FSM_FFd5_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.DMUX    Tcind                 0.320   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X4Y39.A4       net (fanout=7)        1.394   alu1/M_adder_out[7]
    SLICE_X4Y39.A        Tilo                  0.254   M_alu1_out[7]
                                                       alu1/Mmux_out85
    SLICE_X4Y39.CX       net (fanout=14)       0.710   M_alu1_out[7]
    SLICE_X4Y39.CMUX     Tcxc                  0.182   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.139ns (3.573ns logic, 12.566ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.064ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B1      net (fanout=11)       2.308   M_state_q_FSM_FFd6_1
    SLICE_X15Y40.B       Tilo                  0.259   _n0775
                                                       _n0775<5>1
    SLICE_X15Y43.C4      net (fanout=6)        0.750   _n0775
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X12Y36.A2      net (fanout=14)       1.921   M_alu1_a[0]
    SLICE_X12Y36.COUT    Topcya                0.482   alu1/adder/Mmux_result3_rs_cy[3]
                                                       M_alu1_a[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.BMUX    Tcinb                 0.310   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X13Y36.C4      net (fanout=4)        0.544   alu1/M_adder_out[5]
    SLICE_X13Y36.C       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out18_SW0
    SLICE_X13Y36.A2      net (fanout=3)        0.557   N262
    SLICE_X13Y36.A       Tilo                  0.259   Mmux_out17
                                                       alu1/Mmux_out19
    SLICE_X8Y39.A2       net (fanout=21)       1.476   M_alu1_out[0]
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.064ns (3.398ns logic, 12.666ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  3.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.052ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X15Y43.D4      net (fanout=11)       1.262   M_state_q_FSM_FFd6_1
    SLICE_X15Y43.D       Tilo                  0.259   _n0646
                                                       _n0646<5>1
    SLICE_X17Y37.A3      net (fanout=13)       1.099   _n0646
    SLICE_X17Y37.A       Tilo                  0.259   Mmux_M_alu1_alufn11
                                                       Mmux_M_alu1_alufn1_SW0_SW0
    SLICE_X16Y39.D2      net (fanout=6)        0.964   N97
    SLICE_X16Y39.D       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_alufn1_1
    SLICE_X16Y39.C1      net (fanout=5)        1.136   Mmux_M_alu1_alufn1
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.DMUX    Tcind                 0.320   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X4Y39.A4       net (fanout=7)        1.394   alu1/M_adder_out[7]
    SLICE_X4Y39.A        Tilo                  0.254   M_alu1_out[7]
                                                       alu1/Mmux_out85
    SLICE_X4Y39.CX       net (fanout=14)       0.710   M_alu1_out[7]
    SLICE_X4Y39.CMUX     Tcxc                  0.182   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.052ns (3.573ns logic, 12.479ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  3.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.049ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A1      net (fanout=11)       1.740   M_state_q_FSM_FFd6_1
    SLICE_X17Y39.A       Tilo                  0.259   M_state_q_FSM_FFd5_4
                                                       _n0632<5>1
    SLICE_X15Y43.C1      net (fanout=9)        1.254   _n0632
    SLICE_X15Y43.C       Tilo                  0.259   _n0646
                                                       Mmux_M_alu1_a13
    SLICE_X16Y39.B1      net (fanout=1)        1.023   Mmux_M_alu1_a13
    SLICE_X16Y39.B       Tilo                  0.254   Mmux_M_alu1_alufn1
                                                       Mmux_M_alu1_a14
    SLICE_X16Y39.C6      net (fanout=14)       0.441   M_alu1_a[0]
    SLICE_X16Y39.C       Tilo                  0.255   Mmux_M_alu1_alufn1
                                                       alu1/adder/Mmux_result3_rs_lut<0>
    SLICE_X12Y36.A3      net (fanout=1)        1.012   alu1/adder/Mmux_result3_rs_lut[0]
    SLICE_X12Y36.COUT    Topcya                0.474   alu1/adder/Mmux_result3_rs_cy[3]
                                                       alu1/adder/Mmux_result3_rs_lut[0]_rt
                                                       alu1/adder/Mmux_result3_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result3_rs_cy[3]
    SLICE_X12Y37.DMUX    Tcind                 0.320   alu1/M_adder_out[7]
                                                       alu1/adder/Mmux_result3_rs_xor<7>
    SLICE_X4Y39.A4       net (fanout=7)        1.394   alu1/M_adder_out[7]
    SLICE_X4Y39.A        Tilo                  0.254   M_alu1_out[7]
                                                       alu1/Mmux_out85
    SLICE_X4Y39.CX       net (fanout=14)       0.710   M_alu1_out[7]
    SLICE_X4Y39.CMUX     Tcxc                  0.182   M_alu1_out[7]
                                                       M_alu1_out[7]_PWR_1_o_equal_125_o<7>1_SW5
    SLICE_X8Y39.A5       net (fanout=1)        0.815   N255
    SLICE_X8Y39.A        Tilo                  0.254   Mmux_out56
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B2       net (fanout=2)        1.042   M_state_q_FSM_FFd5-In12
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd6-In1
                                                       M_state_q_FSM_FFd5-In11_SW1
    SLICE_X5Y39.C2       net (fanout=1)        0.939   N311
    SLICE_X5Y39.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X17Y39.AX      net (fanout=4)        2.103   M_state_q_FSM_FFd5-In
    SLICE_X17Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     16.049ns (3.573ns logic, 12.476ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4_5/CLK
  Logical resource: M_state_q_FSM_FFd4_5/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_5/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_5/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_5/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_5/CLK
  Logical resource: M_state_q_FSM_FFd1_5/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_4/CLK
  Logical resource: M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X14Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_4/CLK
  Logical resource: M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X14Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_4/CLK
  Logical resource: M_state_q_FSM_FFd2_3/CK
  Location pin: SLICE_X14Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_4/CLK
  Logical resource: M_state_q_FSM_FFd2_4/CK
  Location pin: SLICE_X14Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X1Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X1Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.795|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7299520 paths, 0 nets, and 2040 connections

Design statistics:
   Minimum period:  16.795ns{1}   (Maximum frequency:  59.542MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 11:53:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



