/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  reg [13:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [32:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_0_27z = ~celloutsig_0_12z;
  assign celloutsig_1_2z = ~((celloutsig_1_1z[7] | celloutsig_1_1z[2]) & (celloutsig_1_0z | in_data[103]));
  assign celloutsig_1_19z = ~((in_data[163] | celloutsig_1_2z) & (celloutsig_1_3z | celloutsig_1_7z));
  assign celloutsig_0_14z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_0_23z = celloutsig_0_16z | ~(celloutsig_0_13z);
  assign celloutsig_0_9z = { celloutsig_0_5z[29:21], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z } >= celloutsig_0_7z;
  assign celloutsig_0_4z = { in_data[42:34], celloutsig_0_2z } > { in_data[25:19], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_7z[6:2], celloutsig_0_9z } > { celloutsig_0_7z[7:3], celloutsig_0_9z };
  assign celloutsig_0_6z = in_data[22:17] || { in_data[39], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_7z[11:6], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_11z } || { celloutsig_0_5z[25:7], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[16] & ~(in_data[45]);
  assign celloutsig_1_4z = { celloutsig_1_1z[5:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_1z[5:0] };
  assign celloutsig_1_1z = - in_data[142:133];
  assign celloutsig_0_7z = - { celloutsig_0_5z[11:3], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_20z = - celloutsig_0_5z[28:19];
  assign celloutsig_0_1z = { in_data[60:59], celloutsig_0_0z } !== in_data[85:83];
  assign celloutsig_0_12z = & { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_0z = | in_data[117:111];
  assign celloutsig_1_18z = | celloutsig_1_4z[4:0];
  assign celloutsig_0_33z = ~^ celloutsig_0_5z[27:16];
  assign celloutsig_0_13z = ^ celloutsig_0_7z[11:4];
  assign celloutsig_0_3z = in_data[48:40] - { in_data[61:56], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[74:52], celloutsig_0_2z, celloutsig_0_3z } - { in_data[66:45], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_5z[8:5], celloutsig_0_1z, celloutsig_0_4z } ~^ { celloutsig_0_5z[23:19], celloutsig_0_12z };
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_4z[3]);
  assign celloutsig_0_17z = ~((celloutsig_0_7z[4] & celloutsig_0_13z) | celloutsig_0_5z[27]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_32z = 14'h0000;
    else if (celloutsig_1_19z) celloutsig_0_32z = { celloutsig_0_20z[5:3], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_11z };
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
