set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[3]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[4]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[5]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[20]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[22]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[15]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[31]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[6]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[14]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[30]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[7]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[8]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[17]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[9]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[27]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[21]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[18]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[19]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[23]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[24]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[10]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[26]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[28]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[16]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[25]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[29]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[11]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[12]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[13]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[0]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[1]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_RDATA[2]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[24]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[20]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[21]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[22]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[31]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[23]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[25]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[30]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[26]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[29]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[27]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[28]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[4]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[0]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[14]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[17]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[1]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[2]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[15]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[3]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[13]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[18]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[19]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[11]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[5]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[6]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[7]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[12]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[8]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[9]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[16]}]
set_property MARK_DEBUG true [get_nets {M_AXI_GP0_WDATA[10]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {M_AXI_GP0_WDATA[0]} {M_AXI_GP0_WDATA[1]} {M_AXI_GP0_WDATA[2]} {M_AXI_GP0_WDATA[3]} {M_AXI_GP0_WDATA[4]} {M_AXI_GP0_WDATA[5]} {M_AXI_GP0_WDATA[6]} {M_AXI_GP0_WDATA[7]} {M_AXI_GP0_WDATA[8]} {M_AXI_GP0_WDATA[9]} {M_AXI_GP0_WDATA[10]} {M_AXI_GP0_WDATA[11]} {M_AXI_GP0_WDATA[12]} {M_AXI_GP0_WDATA[13]} {M_AXI_GP0_WDATA[14]} {M_AXI_GP0_WDATA[15]} {M_AXI_GP0_WDATA[16]} {M_AXI_GP0_WDATA[17]} {M_AXI_GP0_WDATA[18]} {M_AXI_GP0_WDATA[19]} {M_AXI_GP0_WDATA[20]} {M_AXI_GP0_WDATA[21]} {M_AXI_GP0_WDATA[22]} {M_AXI_GP0_WDATA[23]} {M_AXI_GP0_WDATA[24]} {M_AXI_GP0_WDATA[25]} {M_AXI_GP0_WDATA[26]} {M_AXI_GP0_WDATA[27]} {M_AXI_GP0_WDATA[28]} {M_AXI_GP0_WDATA[29]} {M_AXI_GP0_WDATA[30]} {M_AXI_GP0_WDATA[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {M_AXI_GP0_RDATA[0]} {M_AXI_GP0_RDATA[1]} {M_AXI_GP0_RDATA[2]} {M_AXI_GP0_RDATA[3]} {M_AXI_GP0_RDATA[4]} {M_AXI_GP0_RDATA[5]} {M_AXI_GP0_RDATA[6]} {M_AXI_GP0_RDATA[7]} {M_AXI_GP0_RDATA[8]} {M_AXI_GP0_RDATA[9]} {M_AXI_GP0_RDATA[10]} {M_AXI_GP0_RDATA[11]} {M_AXI_GP0_RDATA[12]} {M_AXI_GP0_RDATA[13]} {M_AXI_GP0_RDATA[14]} {M_AXI_GP0_RDATA[15]} {M_AXI_GP0_RDATA[16]} {M_AXI_GP0_RDATA[17]} {M_AXI_GP0_RDATA[18]} {M_AXI_GP0_RDATA[19]} {M_AXI_GP0_RDATA[20]} {M_AXI_GP0_RDATA[21]} {M_AXI_GP0_RDATA[22]} {M_AXI_GP0_RDATA[23]} {M_AXI_GP0_RDATA[24]} {M_AXI_GP0_RDATA[25]} {M_AXI_GP0_RDATA[26]} {M_AXI_GP0_RDATA[27]} {M_AXI_GP0_RDATA[28]} {M_AXI_GP0_RDATA[29]} {M_AXI_GP0_RDATA[30]} {M_AXI_GP0_RDATA[31]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets FCLK_CLK0]
