0.6
2018.1
Apr  4 2018
19:30:32
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/maxtri7x7_shift_0/src/fifo_maxtrix/hdl/fifo_generator_v13_2_rfs.v,1563868147,verilog,,,,fifo_generator_v13_2_2,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/maxtri7x7_shift_0/src/fifo_maxtrix/hdl/fifo_generator_v13_2_rfs.vhd,1563868147,vhdl,,,,axi_reg_slice;bin_cntr;bram_fifo_rstlogic;bram_sync_reg;builtin_extdepth;builtin_extdepth_low_latency;builtin_extdepth_v6;builtin_prim;builtin_prim_v6;builtin_top;builtin_top_v6;clk_x_pntrs_builtin;delay;fifo_generator_top;fifo_generator_v13_2_2_builtin;fifo_generator_v13_2_2_pkg;fifo_generator_v13_2_2_synth;input_blk;logic_builtin;output_blk;rd_pe_as;rd_pe_ss;reset_blk_ramfifo;reset_builtin;shft_ram;shft_wrapper;synchronizer_ff;wr_pf_as;wr_pf_ss,,,,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/maxtri7x7_shift_0/src/fifo_maxtrix/simulation/fifo_generator_vlog_beh.v,1563868147,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/maxtri7x7_shift_0/src/fifo_maxtrix/hdl/fifo_generator_v13_2_rfs.v,,fifo_generator_v13_2_2_CONV_VER;fifo_generator_v13_2_2_axic_reg_slice;fifo_generator_v13_2_2_beh_ver_ll_afifo;fifo_generator_v13_2_2_bhv_ver_as;fifo_generator_v13_2_2_bhv_ver_preload0;fifo_generator_v13_2_2_bhv_ver_ss;fifo_generator_v13_2_2_sync_stage;fifo_generator_vlog_beh,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
