// Seed: 220722929
module module_0 (
    output supply0 id_0,
    input tri1 id_1
);
  parameter id_3 = -1'b0;
endmodule
module module_1 #(
    parameter id_7 = 32'd15
) (
    output supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    output tri id_3,
    input tri1 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply1 _id_7
);
  wire [(  -1  ) : id_7] id_9;
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
module module_2 (
    input  tri1  id_0,
    output logic id_1
);
  always @(-1 or(id_0)) id_1 = id_0;
  assign module_3.id_5 = 0;
  wire id_3;
  wire ["" : -1] id_4;
endmodule
module module_3 #(
    parameter id_0 = 32'd72,
    parameter id_3 = 32'd80
) (
    input wand _id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand _id_3,
    input tri1 id_4,
    output logic id_5
);
  always @(posedge 1 or id_1) begin : LABEL_0
    id_5 = id_4;
  end
  wire id_7;
  ;
  module_2 modCall_1 (
      id_1,
      id_5
  );
  logic [id_0 : id_3] id_8;
  ;
endmodule
