###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       156644   # Number of WRITE/WRITEP commands
num_reads_done                 =       672073   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       520616   # Number of read row buffer hits
num_read_cmds                  =       672068   # Number of READ/READP commands
num_writes_done                =       156651   # Number of read requests issued
num_write_row_hits             =       117672   # Number of write row buffer hits
num_act_cmds                   =       191310   # Number of ACT commands
num_pre_cmds                   =       191282   # Number of PRE commands
num_ondemand_pres              =       167241   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9432186   # Cyles of rank active rank.0
rank_active_cycles.1           =      9120062   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       567814   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       879938   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       783899   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8208   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3189   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2021   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          761   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          966   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1266   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1508   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1857   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2985   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22064   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          249   # Write cmd latency (cycles)
write_latency[40-59]           =          363   # Write cmd latency (cycles)
write_latency[60-79]           =          691   # Write cmd latency (cycles)
write_latency[80-99]           =         1406   # Write cmd latency (cycles)
write_latency[100-119]         =         2443   # Write cmd latency (cycles)
write_latency[120-139]         =         3880   # Write cmd latency (cycles)
write_latency[140-159]         =         5247   # Write cmd latency (cycles)
write_latency[160-179]         =         6332   # Write cmd latency (cycles)
write_latency[180-199]         =         6657   # Write cmd latency (cycles)
write_latency[200-]            =       129365   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       250255   # Read request latency (cycles)
read_latency[40-59]            =        82260   # Read request latency (cycles)
read_latency[60-79]            =        99463   # Read request latency (cycles)
read_latency[80-99]            =        43102   # Read request latency (cycles)
read_latency[100-119]          =        32372   # Read request latency (cycles)
read_latency[120-139]          =        24553   # Read request latency (cycles)
read_latency[140-159]          =        15742   # Read request latency (cycles)
read_latency[160-179]          =        12106   # Read request latency (cycles)
read_latency[180-199]          =        10106   # Read request latency (cycles)
read_latency[200-]             =       102110   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.81967e+08   # Write energy
read_energy                    =  2.70978e+09   # Read energy
act_energy                     =  5.23424e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72551e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.2237e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88568e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69092e+09   # Active standby energy rank.1
average_read_latency           =      127.459   # Average read request latency (cycles)
average_interarrival           =      12.0663   # Average request interarrival latency (cycles)
total_energy                   =  1.69913e+10   # Total energy (pJ)
average_power                  =      1699.13   # Average power (mW)
average_bandwidth              =      7.07178   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       175427   # Number of WRITE/WRITEP commands
num_reads_done                 =       678330   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       525840   # Number of read row buffer hits
num_read_cmds                  =       678326   # Number of READ/READP commands
num_writes_done                =       175430   # Number of read requests issued
num_write_row_hits             =       132132   # Number of write row buffer hits
num_act_cmds                   =       196593   # Number of ACT commands
num_pre_cmds                   =       196563   # Number of PRE commands
num_ondemand_pres              =       171828   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9303809   # Cyles of rank active rank.0
rank_active_cycles.1           =      9252122   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       696191   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       747878   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       808598   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8636   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3316   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1836   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          746   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          967   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1308   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1538   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1863   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3123   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21829   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          350   # Write cmd latency (cycles)
write_latency[40-59]           =          449   # Write cmd latency (cycles)
write_latency[60-79]           =          872   # Write cmd latency (cycles)
write_latency[80-99]           =         1956   # Write cmd latency (cycles)
write_latency[100-119]         =         3196   # Write cmd latency (cycles)
write_latency[120-139]         =         5203   # Write cmd latency (cycles)
write_latency[140-159]         =         6904   # Write cmd latency (cycles)
write_latency[160-179]         =         8000   # Write cmd latency (cycles)
write_latency[180-199]         =         8557   # Write cmd latency (cycles)
write_latency[200-]            =       139916   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       249834   # Read request latency (cycles)
read_latency[40-59]            =        84740   # Read request latency (cycles)
read_latency[60-79]            =       102764   # Read request latency (cycles)
read_latency[80-99]            =        45010   # Read request latency (cycles)
read_latency[100-119]          =        32841   # Read request latency (cycles)
read_latency[120-139]          =        24880   # Read request latency (cycles)
read_latency[140-159]          =        15396   # Read request latency (cycles)
read_latency[160-179]          =        11927   # Read request latency (cycles)
read_latency[180-199]          =         9538   # Read request latency (cycles)
read_latency[200-]             =       101397   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.75732e+08   # Write energy
read_energy                    =  2.73501e+09   # Read energy
act_energy                     =  5.37878e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.34172e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.58981e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80558e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77332e+09   # Active standby energy rank.1
average_read_latency           =      123.585   # Average read request latency (cycles)
average_interarrival           =      11.7124   # Average request interarrival latency (cycles)
total_energy                   =  1.71253e+10   # Total energy (pJ)
average_power                  =      1712.53   # Average power (mW)
average_bandwidth              =      7.28542   # Average bandwidth
