init memory 4096
init cache 128 16 2 256 16 4
set cache_policy lru

# Fill L1 Set 0 (Size 128, Block 16, 2-way -> 4 sets)
# Addresses mapping to Set 0: 0x00, 0x40, 0x80 ...
access 0x00
access 0x40
access 0x80  # Should evict 0x00 (LRU)

# Access 0x00 again (Miss, should be brought back)
access 0x00

# L2 Access
access 0x100 # New set in L2

stats
dump memory
exit
