Fitter report for a10s
Mon Dec 16 14:05:43 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Ignored Assignments
  9. Incremental Compilation Preservation Summary
 10. Incremental Compilation Partition Settings
 11. Incremental Compilation Placement Preservation
 12. Pin-Out File
 13. Fitter Resource Usage Summary
 14. Fitter Partition Statistics
 15. Input Pins
 16. Output Pins
 17. Bidir Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Control Signals
 25. Global & Other Fast Signals Summary
 26. Global & Other Fast Signals Details
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. Fitter HSLP Summary
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+-----------------------------+-------------------------------------------------+
; Fitter Status               ; Successful - Mon Dec 16 14:05:42 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name               ; a10s                                            ;
; Top-level Entity Name       ; a10s                                            ;
; Family                      ; Arria 10                                        ;
; Device                      ; 10AS066K3F40E2SG                                ;
; Timing Models               ; Final                                           ;
; Logic utilization (in ALMs) ; 5,726 / 251,680 ( 2 % )                         ;
; Total registers             ; 10270                                           ;
; Total pins                  ; 439 / 864 ( 51 % )                              ;
; Total virtual pins          ; 0                                               ;
; Total block memory bits     ; 2,099,384 / 43,642,880 ( 5 % )                  ;
; Total RAM Blocks            ; 134 / 2,131 ( 6 % )                             ;
; Total DSP Blocks            ; 0 / 1,687 ( 0 % )                               ;
; Total HSSI RX channels      ; 0 / 36 ( 0 % )                                  ;
; Total HSSI TX channels      ; 0 / 36 ( 0 % )                                  ;
; Total PLLs                  ; 12 / 80 ( 15 % )                                ;
+-----------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                                       ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                                       ; 10AS066K3F40E2SG                      ;                                       ;
; Minimum Core Junction Temperature                                                            ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                                            ; 100                                   ;                                       ;
; Use smart compilation                                                                        ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                             ; On                                    ; On                                    ;
; Enable compact report table                                                                  ; Off                                   ; Off                                   ;
; Optimization Mode                                                                            ; Balanced                              ; Balanced                              ;
; Allow Register Merging                                                                       ; On                                    ; On                                    ;
; Allow Register Duplication                                                                   ; On                                    ; On                                    ;
; Allow Register Retiming                                                                      ; On                                    ; On                                    ;
; Disable the Legacy Timing Analyzer and use the latest version of the Timing Analyzer instead ; On                                    ; On                                    ;
; Router Timing Optimization Level                                                             ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                                            ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                                  ; 1.0                                   ; 1.0                                   ;
; Physical Synthesis                                                                           ; Off                                   ; Off                                   ;
; Enable unused RX clock workaround                                                            ; Off                                   ; Off                                   ;
; Preserve unused RX/TX channels                                                               ; Off                                   ; Off                                   ;
; Ignore the power supply of HSSI column when preserving unused RX/TX channels                 ; On                                    ; On                                    ;
; Automatically reserve CLKUSR pin for calibration purposes                                    ; On                                    ; On                                    ;
; Device initialization clock source                                                           ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                                         ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                                                 ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                                  ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                                             ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                                             ; Care                                  ; Care                                  ;
; Programmable Power Technology Optimization                                                   ; Automatic                             ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles                             ; 1.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                                            ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                                             ; Off                                   ; Off                                   ;
; Optimize Timing                                                                              ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                                     ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                                               ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                                   ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                                                ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                                  ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                                                ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                                         ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                                        ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                                    ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                                        ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                                            ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                                                 ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                                        ; Off                                   ; Off                                   ;
; Fitter Effort                                                                                ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                                     ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                                    ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                                            ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                                         ; On                                    ; On                                    ;
; Reserve all unused pins                                                                      ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                                  ; Auto                                  ; Auto                                  ;
; Optimize Design for Metastability                                                            ; On                                    ; On                                    ;
; Active Serial clock source                                                                   ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Enable input tri-state on active configuration pins in user mode                             ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                                               ; On                                    ; On                                    ;
+----------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.35        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.0%      ;
;     Processor 3            ;   6.9%      ;
;     Processor 4            ;   6.6%      ;
;     Processor 5            ;   6.5%      ;
;     Processor 6            ;   6.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                           ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port         ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a0                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a1                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a2                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a3                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a4                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a5                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a6                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a7                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a0                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a1                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a2                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a3                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a4                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a5                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a6                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a7                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a0                                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a1                                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a2                                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a3                                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a4                                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a5                                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a6                                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a7                                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a0                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a1                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a2                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a3                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a4                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a5                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a6                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a7                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a8                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a9                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a10                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a11                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a12                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a13                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a14                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a15                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a16                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a17                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a18                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a19                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a20                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a21                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a22                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a23                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a24                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a25                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a26                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a27                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a28                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a29                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a30                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ram_block1a31                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a0                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a1                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a2                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a3                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a4                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a5                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a6                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a7                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a8                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a9                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a10                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a11                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a13                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ram_block1a14                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a0                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a1                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a2                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a3                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a4                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a5                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a6                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a7                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a8                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a9                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a10                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a11                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a12                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a13                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a14                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a15                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a16                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a17                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a18                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a19                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a20                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a21                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a22                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a23                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a24                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a25                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a26                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a27                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a28                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a29                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a30                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ram_block1a31                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|CLOCKMEM:mm|CK_1HZ                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|CLOCKMEM:mm|CK_1HZ~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|CLOCKMEM:mm|CLK_DELAY[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|CLOCKMEM:mm|CLK_DELAY[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|CLOCKMEM:mm|CLK_DELAY[11]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|CLOCKMEM:mm|CLK_DELAY[11]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[9]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[17]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|CNT[2]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|CNT[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|ST[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|ST[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd|A[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd|A[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd|ST[3]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd|ST[3]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd|ST[4]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd|ST[4]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_POINTER:wpt|END_OK                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_POINTER:wpt|END_OK~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|ST[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|ST[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|ST[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|ST[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|ST[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|ST[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|ST[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|ST[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|W_POINTER_REG[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|W_POINTER_REG[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|W_WORD_GO                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|W_WORD_GO~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|getptr[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|getptr[1]~DUPLICATE                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[22]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[22]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[48]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[48]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[61]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[61]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|getptr[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|getptr[0]~DUPLICATE                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|getptr[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|getptr[1]~DUPLICATE                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b|free                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b|free~DUPLICATE                                                                                                                                   ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[32]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[32]~DUPLICATE                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[41]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[41]~DUPLICATE                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|getptr[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|getptr[1]~DUPLICATE                                                                                                   ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|w_data_init_r[36]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|w_data_init_r[36]~DUPLICATE                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|w_data_init_r[38]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|w_data_init_r[38]~DUPLICATE                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_pio_181_na6njny:dipsw_pio|edge_capture[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_avalon_pio_181_na6njny:dipsw_pio|edge_capture[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~DUPLICATE                                                                                                                     ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]~DUPLICATE                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~DUPLICATE                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~DUPLICATE                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~DUPLICATE                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~DUPLICATE                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS~DUPLICATE                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~DUPLICATE                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|a10s_ghrd_altera_merlin_multiplexer_181_zoswswa:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|a10s_ghrd_altera_merlin_multiplexer_181_zoswswa:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_master_agent:pb_lwh2f_m0_agent|hold_waitrequest                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_master_agent:pb_lwh2f_m0_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:button_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:ilc_avalon_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:ilc_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][135]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][135]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][142]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][142]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][128]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][128]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][136]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][136]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][137]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][137]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][143]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][143]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][132]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][132]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][135]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][135]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][136]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][136]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][137]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][137]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][129]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][129]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][130]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][130]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][132]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][132]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][136]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][136]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][139]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][139]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][141]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][141]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_traffic_limiter:hps_m_master_limiter|pending_response_count[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_traffic_limiter:hps_m_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_sc_fifo:sevensig_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_sc_fifo:sevensig_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_sc_fifo:sevensig_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_sc_fifo:sevensig_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_merlin_slave_translator:sevensig_avalon_slave_0_translator|av_readdata_pre[26]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_merlin_slave_translator:sevensig_avalon_slave_0_translator|av_readdata_pre[26]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux|saved_grant[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|mem[0][0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|mem[0][1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|mem[0][4]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|mem[0][6]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                           ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                  ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~DUPLICATE                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~DUPLICATE                                                                                                                                ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE                                                                                                                               ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:h2fw_clockbridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:h2fw_clockbridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:h2fw_clockbridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:h2fw_clockbridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:h2fw_clockbridge_s0_cmd_width_adapter|count[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:h2fw_clockbridge_s0_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_bridge:pb_lwh2f|cmd_address[7]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|altera_avalon_mm_bridge:pb_lwh2f|cmd_address[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; a10s_ghrd:u0|altera_avalon_mm_bridge:pb_lwh2f|cmd_read                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|altera_avalon_mm_bridge:pb_lwh2f|cmd_read~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; a10s_ghrd:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][12]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][15]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][16]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][18]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][20]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[1][10]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[1][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[1][11]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[1][15]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[1][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[1][29]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|interrupt_latency_counter:ilc|count_reg[1][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|sevenSigDisplay:sevensig|time_base_counter[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|sevenSigDisplay:sevensig|time_base_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; a10s_ghrd:u0|sevenSigDisplay:sevensig|time_base_counter[10]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|sevenSigDisplay:sevensig|time_base_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|sevenSigDisplay:sevensig|time_base_counter[11]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|sevenSigDisplay:sevensig|time_base_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; a10s_ghrd:u0|sevenSigDisplay:sevensig|time_base_counter[14]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; a10s_ghrd:u0|sevenSigDisplay:sevensig|time_base_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE ;                          ;                       ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_AUX0                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_AUX1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_UC0                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CLKUSR_100~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CLK_50_B2H~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[0]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[1]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[2]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[3]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[4]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[5]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[6]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[7]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[8]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_C2M_p[9]~output_PMA_TX_BUF_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[0]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[1]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[2]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[3]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[4]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[5]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[6]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[7]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[8]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_DP_M2C_p[9]~input_PMA_RX_BUF_RARP_FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_GBTCLK_M2C_p[0]~inputFITTER_INSERTED                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_GBTCLK_M2C_p[1]~inputFITTER_INSERTED                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; FMC_REFCLK_p~inputFITTER_INSERTED                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL0                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL1                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL2                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL3                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL4                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL5                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL6                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL7                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL8                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_PLL9                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX0                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX1                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX2                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX3                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX4                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX5                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX6                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX7                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX8                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RARP_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX9                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[0][0]                                                                       ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; PA_CORE_CLK_OUT          ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[0][0]~_Duplicate                                                                      ; PA_CORE_CLK_OUT          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0]                                                                       ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_1                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_2                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_3                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_4                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_5                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_6                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_7                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_8                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_9                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_10                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_11                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_12                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_13                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_14                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_15                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_16                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_17                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_18                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_19                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_20                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_21                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_22                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_23                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_24                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_25                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_26                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_27                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_28                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_29                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_30                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_31                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_32                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_33                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_34                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_35                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_36                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_37                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_38                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_39                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_40                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_41                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_42                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_43                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_44                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_45                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_46                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_47                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_48                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_49                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_50                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_51                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_52                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_53                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_54                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_55                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_56                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_57                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_58                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_59                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_60                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_61                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_62                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_63                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_64                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_65                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_66                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_67                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_68                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_69                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_70                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                                         ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_1                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_3                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_2                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_5                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_4                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_7                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_6                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_9                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_8                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_11                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_10                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_14                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_13                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_16                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_15                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_19                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_18                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_21                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_20                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_26                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_23                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_31                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_27                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_32                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_28                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_33                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_29                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_34                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_30                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_37                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_36                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_39                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_35                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_42                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_40                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_45                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_43                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_48                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_44                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_49                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_47                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_53                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_51                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_54                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_52                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_57                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_55                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_62                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_59                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_63                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_60                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_65                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_61                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_67                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_41                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_68                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_46                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_69                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_58                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_70                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_66                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT                                                                                                                                            ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; BLOCK_SELECT             ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT_Duplicate                                                                                                                                            ; BLOCK_SELECT             ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                                                                                                                                                    ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; CLK_OUT                  ;                ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate                                                                                                                                                    ; CLK_OUT                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1782.9            ;
; CLKUSR_100          ; CLKUSR_100           ; 944.6             ;
; CLK_50_B2H          ; CLK_50_B2H           ; 83.2              ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                   ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.306             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                  ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 2.299             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                   ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.281             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                  ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 2.260             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                  ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 2.254             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                  ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 2.244             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                   ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.222             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                   ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.190             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.166             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                     ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.152             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.126             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]   ; 2.092             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                   ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.086             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                     ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.086             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 2.061             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                     ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.059             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 2.039             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 2.035             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                               ; 2.024             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                     ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 2.010             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                               ; 1.997             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                     ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 1.997             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 1.984             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 1.977             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 1.977             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                               ; 1.974             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                               ; 1.969             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 1.962             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 1.946             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                               ; 1.926             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                     ; 1.923             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]   ; 1.920             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                               ; 1.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; 1.908             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                  ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                     ; 1.894             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.868             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.865             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.859             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.858             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; 1.857             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                       ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                               ; 1.851             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.843             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                  ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                               ; 1.834             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.834             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.834             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.829             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                       ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                               ; 1.804             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                            ; 1.790             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                        ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                               ; 1.787             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                            ; 1.784             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                               ; 1.738             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                            ; 1.730             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                       ; 1.729             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                       ; 1.687             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; 1.677             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                       ; 1.675             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                       ; 1.654             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 1.649             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                       ; 1.648             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                       ; 1.630             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                       ; 1.615             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                               ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                          ; 1.551             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.538             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.519             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.515             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.510             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.498             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                           ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                     ; 1.492             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                   ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.492             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                   ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.491             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                       ; 1.490             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.482             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                          ; 1.482             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                          ; 1.481             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                                                        ; 1.472             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                            ; 1.468             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                   ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.467             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                                                        ; 1.460             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.455             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                     ; 1.440             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                          ; 1.436             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; 1.434             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.423             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                               ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.423             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                                                        ; 1.420             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                           ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                       ; 1.415             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                            ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                   ; 1.403             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                               ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.397             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.393             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                                  ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 1.380             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                    ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                     ; 1.375             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                           ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                   ; 1.369             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                                  ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 1.366             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; 1.362             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                 ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                   ; 1.356             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                                  ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                  ; 1.346             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                               ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.345             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                               ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.343             ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                               ; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                               ; 1.341             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                   ;
+--------------+-------------------------------------------+--------------+----------------------+-------------------------+----------------------------+
; Name         ; Ignored Entity                            ; Ignored From ; Ignored To           ; Ignored Value           ; Ignored Source             ;
+--------------+-------------------------------------------+--------------+----------------------+-------------------------+----------------------------+
; Location     ;                                           ;              ; CLK_50_B2A           ; PIN_AW16                ; QSF Assignment             ;
; Location     ;                                           ;              ; CLK_50_B3F           ; PIN_F3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDCSCL_RX            ; PIN_AN27                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDCSDA_RX            ; PIN_AJ26                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_ACT_n          ; PIN_AD1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_AC_R[0]        ; PIN_AD5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_AC_R[1]        ; PIN_Y6                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_ALERT_n        ; PIN_AC12                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[0]           ; PIN_AC1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[10]          ; PIN_W5                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[11]          ; PIN_Y5                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[12]          ; PIN_AA9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[13]          ; PIN_AB7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[14]          ; PIN_AA7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[15]          ; PIN_AB10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[16]          ; PIN_AB11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[1]           ; PIN_AB1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[2]           ; PIN_AB4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[3]           ; PIN_AA5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[4]           ; PIN_AA3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[5]           ; PIN_AA4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[6]           ; PIN_Y2                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[7]           ; PIN_AA2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[8]           ; PIN_AB5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_A[9]           ; PIN_AB6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_BA[0]          ; PIN_Y7                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_BA[1]          ; PIN_AB9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_BG[0]          ; PIN_AA10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_BG[1]          ; PIN_AE2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_CK             ; PIN_AD3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_CKE            ; PIN_AC2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_CK_n           ; PIN_AD4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_CS_n           ; PIN_AE1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_C[0]           ; PIN_AC4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_C[1]           ; PIN_AB2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DBI_n[0]       ; PIN_AD9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DBI_n[1]       ; PIN_AJ5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DBI_n[2]       ; PIN_AK2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DBI_n[3]       ; PIN_AG2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DBI_n[4]       ; PIN_L2                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DBI_n[5]       ; PIN_L3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DBI_n[6]       ; PIN_U4                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DBI_n[7]       ; PIN_V8                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DBI_n[8]       ; PIN_V4                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS[0]         ; PIN_AE8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS[1]         ; PIN_AF7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS[2]         ; PIN_AN1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS[3]         ; PIN_AH2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS[4]         ; PIN_P1                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS[5]         ; PIN_J3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS[6]         ; PIN_R5                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS[7]         ; PIN_V9                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS[8]         ; PIN_V2                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS_n[0]       ; PIN_AD8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS_n[1]       ; PIN_AE7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS_n[2]       ; PIN_AN2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS_n[3]       ; PIN_AH3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS_n[4]       ; PIN_R1                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS_n[5]       ; PIN_K3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS_n[6]       ; PIN_R6                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS_n[7]       ; PIN_W9                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQS_n[8]       ; PIN_V3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[0]          ; PIN_AC11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[10]         ; PIN_AG6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[11]         ; PIN_AD6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[12]         ; PIN_AG5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[13]         ; PIN_AK5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[14]         ; PIN_AC7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[15]         ; PIN_AH6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[16]         ; PIN_AK1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[17]         ; PIN_AL4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[18]         ; PIN_AJ4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[19]         ; PIN_AM1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[1]          ; PIN_AD10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[20]         ; PIN_AK3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[21]         ; PIN_AL2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[22]         ; PIN_AJ3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[23]         ; PIN_AM2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[24]         ; PIN_AF2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[25]         ; PIN_AH1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[26]         ; PIN_AG4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[27]         ; PIN_AE5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[28]         ; PIN_AF3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[29]         ; PIN_AH4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[2]          ; PIN_AC9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[30]         ; PIN_AG1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[31]         ; PIN_AF4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[32]         ; PIN_K1                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[33]         ; PIN_P4                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[34]         ; PIN_N2                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[35]         ; PIN_K2                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[36]         ; PIN_M2                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[37]         ; PIN_P3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[38]         ; PIN_N1                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[39]         ; PIN_J1                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[3]          ; PIN_AG7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[40]         ; PIN_N3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[41]         ; PIN_P5                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[42]         ; PIN_M5                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[43]         ; PIN_R2                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[44]         ; PIN_N4                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[45]         ; PIN_P6                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[46]         ; PIN_L4                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[47]         ; PIN_R3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[48]         ; PIN_V6                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[49]         ; PIN_T7                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[4]          ; PIN_AD13                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[50]         ; PIN_U5                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[51]         ; PIN_U7                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[52]         ; PIN_T4                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[53]         ; PIN_W6                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[54]         ; PIN_T3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[55]         ; PIN_U6                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[56]         ; PIN_W8                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[57]         ; PIN_Y12                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[58]         ; PIN_Y11                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[59]         ; PIN_W10                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[5]          ; PIN_AD11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[60]         ; PIN_Y13                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[61]         ; PIN_Y8                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[62]         ; PIN_Y10                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[63]         ; PIN_W11                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[64]         ; PIN_V1                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[65]         ; PIN_Y1                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[66]         ; PIN_W3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[67]         ; PIN_W1                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[68]         ; PIN_Y3                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[69]         ; PIN_W4                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[6]          ; PIN_AC8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[70]         ; PIN_U1                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[71]         ; PIN_U2                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[7]          ; PIN_AF8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[8]          ; PIN_AE6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_DQ[9]          ; PIN_AJ6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_EVENT_n        ; PIN_T5                  ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_ODT            ; PIN_AC3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_PAR            ; PIN_AC6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_REFCLK_p       ; PIN_AB12                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_RESET_n        ; PIN_AE3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_RZQ            ; PIN_AA8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_SCL            ; PIN_AF5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4A_SDA            ; PIN_AJ1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_ACT_n          ; PIN_AH13                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_ALERT_n        ; PIN_AH11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[0]           ; PIN_AJ11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[10]          ; PIN_AM9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[11]          ; PIN_AL10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[12]          ; PIN_AV8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[13]          ; PIN_AT8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[14]          ; PIN_AT9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[15]          ; PIN_AR7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[16]          ; PIN_AR8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[1]           ; PIN_AH12                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[2]           ; PIN_AP11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[3]           ; PIN_AN11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[4]           ; PIN_AM10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[5]           ; PIN_AM11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[6]           ; PIN_AP9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[7]           ; PIN_AN9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[8]           ; PIN_AR10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_A[9]           ; PIN_AP10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_BA[0]          ; PIN_AU6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_BA[1]          ; PIN_AP8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_BG[0]          ; PIN_AN8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_BG[1]          ; PIN_AJ14                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_CK             ; PIN_AL13                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_CKE            ; PIN_AK10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_CK_n           ; PIN_AK13                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_CS_n           ; PIN_AJ13                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DBI_n[0]       ; PIN_AF10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DBI_n[1]       ; PIN_AL8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DBI_n[2]       ; PIN_AN7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DBI_n[3]       ; PIN_AN4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQS[0]         ; PIN_AE12                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQS[1]         ; PIN_AL7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQS[2]         ; PIN_AR6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQS[3]         ; PIN_AT2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQS_n[0]       ; PIN_AF13                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQS_n[1]       ; PIN_AK8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQS_n[2]       ; PIN_AP6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQS_n[3]       ; PIN_AT3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[0]          ; PIN_AJ9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[10]         ; PIN_AK6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[11]         ; PIN_AK7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[12]         ; PIN_AH8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[13]         ; PIN_AH7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[14]         ; PIN_AJ8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[15]         ; PIN_AE11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[16]         ; PIN_AT4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[17]         ; PIN_AM7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[18]         ; PIN_AP5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[19]         ; PIN_AL5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[1]          ; PIN_AG11                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[20]         ; PIN_AM5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[21]         ; PIN_AM6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[22]         ; PIN_AM4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[23]         ; PIN_AR5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[24]         ; PIN_AP1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[25]         ; PIN_AR3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[26]         ; PIN_AN3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[27]         ; PIN_AR1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[28]         ; PIN_AU2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[29]         ; PIN_AP4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[2]          ; PIN_AF9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[30]         ; PIN_AR2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[31]         ; PIN_AU1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[3]          ; PIN_AG12                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[4]          ; PIN_AG9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[5]          ; PIN_AF12                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[6]          ; PIN_AJ10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[7]          ; PIN_AG10                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[8]          ; PIN_AL9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_DQ[9]          ; PIN_AH9                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_ODT            ; PIN_AL12                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_PAR            ; PIN_AM12                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_REFCLK_p       ; PIN_AU7                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_RESET_n        ; PIN_AH14                ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4B_RZQ            ; PIN_AW8                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DDR4H_BG[1]          ; PIN_W26                 ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_AUX_SEL           ; PIN_AC28                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_AUX_p             ; PIN_AM22                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_DX_SEL            ; PIN_AB27                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_REFCLK_p          ; PIN_AM31                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_RX_p[0]           ; PIN_AV35                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_RX_p[1]           ; PIN_AT35                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_RX_p[2]           ; PIN_AN33                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_RX_p[3]           ; PIN_AP35                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_TX_p[0]           ; PIN_AW37                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_TX_p[1]           ; PIN_AV39                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_TX_p[2]           ; PIN_AU37                ; QSF Assignment             ;
; Location     ;                                           ;              ; DP_TX_p[3]           ; PIN_AT39                ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_REFCLK_p        ; PIN_V31                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_RX_5V_n         ; PIN_C29                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_RX_CEC          ; PIN_AP29                ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_RX_CLK_p        ; PIN_Y31                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_RX_D_p[0]       ; PIN_Y35                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_RX_D_p[1]       ; PIN_W37                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_RX_D_p[2]       ; PIN_W33                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_RX_HPD          ; PIN_AG27                ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_RX_SCL          ; PIN_V7                  ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_RX_SDA          ; PIN_T2                  ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_TX_CEC          ; PIN_AK26                ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_TX_CLK_p        ; PIN_V39                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_TX_D_p[0]       ; PIN_U37                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_TX_D_p[1]       ; PIN_T39                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_TX_D_p[2]       ; PIN_R37                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_TX_HPD          ; PIN_AF28                ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_TX_SCL          ; PIN_A25                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HDMI_TX_SDA          ; PIN_B25                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HPS_CLK_25           ; PIN_E22                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HPS_DIO[6]           ; PIN_H22                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HPS_DIO[7]           ; PIN_H19                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HPS_RESET_n          ; PIN_K21                 ; QSF Assignment             ;
; Location     ;                                           ;              ; HPS_WARM_RST_n       ; PIN_J21                 ; QSF Assignment             ;
; Location     ;                                           ;              ; OB_PCIE_REFCLK_p     ; PIN_AK31                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_PERST_n         ; PIN_AW20                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_REFCLK_p        ; PIN_AH31                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_RX_p[0]         ; PIN_AL33                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_RX_p[1]         ; PIN_AM35                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_RX_p[2]         ; PIN_AJ33                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_RX_p[3]         ; PIN_AK35                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_TX_p[0]         ; PIN_AR37                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_TX_p[1]         ; PIN_AP39                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_TX_p[2]         ; PIN_AN37                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_TX_p[3]         ; PIN_AM39                ; QSF Assignment             ;
; Location     ;                                           ;              ; PCIE_WAKE_n          ; PIN_AL19                ; QSF Assignment             ;
; Location     ;                                           ;              ; RX_SENSE_n           ; PIN_AC26                ; QSF Assignment             ;
; Location     ;                                           ;              ; RX_SENSE_p           ; PIN_AC27                ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_DEVICE_REFCLK_p ; PIN_M31                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_DEVICE_RX_p[0]  ; PIN_D35                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_DEVICE_RX_p[1]  ; PIN_B35                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_DEVICE_TX_p[0]  ; PIN_B39                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_DEVICE_TX_p[1]  ; PIN_A37                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_HOST_REFCLK_p   ; PIN_AF31                ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_HOST_RX_p[0]    ; PIN_AE33                ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_HOST_RX_p[1]    ; PIN_AF35                ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_HOST_TX_p[0]    ; PIN_AJ37                ; QSF Assignment             ;
; Location     ;                                           ;              ; SATA_HOST_TX_p[1]    ; PIN_AH39                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_LOS             ; PIN_AN6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_MOD0_PRSNT_n    ; PIN_AU4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_MOD1_SCL        ; PIN_AW6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_MOD2_SDA        ; PIN_AW5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_RATESEL[0]      ; PIN_AM19                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_RATESEL[1]      ; PIN_AN17                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_RX_p            ; PIN_AD35                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_TXDISABLE       ; PIN_AV6                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_TXFAULT         ; PIN_AP3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPA_TX_p            ; PIN_AG37                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_LOS             ; PIN_AN12                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_MOD0_PRSNT_n    ; PIN_AT5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_MOD1_SCL        ; PIN_AW4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_MOD2_SDA        ; PIN_AV4                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_RATESEL[0]      ; PIN_AR18                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_RATESEL[1]      ; PIN_AP18                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_RX_p            ; PIN_AC37                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_TXDISABLE       ; PIN_AU5                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_TXFAULT         ; PIN_AE10                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPB_TX_p            ; PIN_AF39                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_LOS             ; PIN_AN28                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_MOD0_PRSNT_n    ; PIN_B27                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_MOD1_SCL        ; PIN_AV3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_MOD2_SDA        ; PIN_AW3                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_RATESEL[0]      ; PIN_AK18                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_RATESEL[1]      ; PIN_AR17                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_RX_p            ; PIN_AC33                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_TXDISABLE       ; PIN_AP30                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_TXFAULT         ; PIN_AP28                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPC_TX_p            ; PIN_AE37                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_LOS             ; PIN_D26                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_MOD0_PRSNT_n    ; PIN_AL28                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_MOD1_SCL        ; PIN_AV2                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_MOD2_SDA        ; PIN_AV1                 ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_RATESEL[0]      ; PIN_AH18                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_RATESEL[1]      ; PIN_AW19                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_RX_p            ; PIN_AB35                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_TXDISABLE       ; PIN_AR28                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_TXFAULT         ; PIN_AP21                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFPD_TX_p            ; PIN_AD39                ; QSF Assignment             ;
; Location     ;                                           ;              ; SFP_REFCLK_p         ; PIN_AD31                ; QSF Assignment             ;
; Location     ;                                           ;              ; SINK_DP_HPD          ; PIN_AD28                ; QSF Assignment             ;
; Location     ;                                           ;              ; TYPEC_5V_EN          ; PIN_AT15                ; QSF Assignment             ;
; Location     ;                                           ;              ; TYPEC_PD_SCL         ; PIN_AF27                ; QSF Assignment             ;
; Location     ;                                           ;              ; TYPEC_PD_SDA         ; PIN_AE26                ; QSF Assignment             ;
; Location     ;                                           ;              ; TYPEC_PD_SLAVE_SCL   ; PIN_AG25                ; QSF Assignment             ;
; Location     ;                                           ;              ; TYPEC_PD_SLAVE_SDA   ; PIN_AH28                ; QSF Assignment             ;
; Location     ;                                           ;              ; USB20_OE_n           ; PIN_A24                 ; QSF Assignment             ;
; Location     ;                                           ;              ; USB20_SW             ; PIN_C27                 ; QSF Assignment             ;
; Location     ;                                           ;              ; USBDP_SW_CNF[0]      ; PIN_AA27                ; QSF Assignment             ;
; Location     ;                                           ;              ; USBDP_SW_CNF[1]      ; PIN_AB26                ; QSF Assignment             ;
; Location     ;                                           ;              ; USBDP_SW_CNF[2]      ; PIN_AB25                ; QSF Assignment             ;
; Location     ;                                           ;              ; USB_HOST_DEV_OE_n    ; PIN_AE27                ; QSF Assignment             ;
; Location     ;                                           ;              ; USB_HOST_DEV_SEL_n   ; PIN_AD26                ; QSF Assignment             ;
; Location     ;                                           ;              ; USB_REFCLK_p         ; PIN_AB31                ; QSF Assignment             ;
; Location     ;                                           ;              ; USB_RX_p             ; PIN_AA37                ; QSF Assignment             ;
; Location     ;                                           ;              ; USB_SSFX3_PATH_OE_n  ; PIN_AF25                ; QSF Assignment             ;
; Location     ;                                           ;              ; USB_SSFX3_PATH_SEL_n ; PIN_AE25                ; QSF Assignment             ;
; Location     ;                                           ;              ; USB_TX_p             ; PIN_AB39                ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; CLK_50_B2A           ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; CLK_50_B3F           ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDCSCL_RX            ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDCSDA_RX            ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_ACT_n          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_AC_R[0]        ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_AC_R[1]        ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_ALERT_n        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[0]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[10]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[11]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[12]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[13]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[14]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[15]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[16]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[1]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[2]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[3]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[4]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[5]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[6]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[7]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[8]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_A[9]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_BA[0]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_BA[1]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_BG[0]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_BG[1]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_CK             ; DIFFERENTIAL 1.2-V SSTL ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_CKE            ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_CK_n           ; DIFFERENTIAL 1.2-V SSTL ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_CS_n           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_C[0]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_C[1]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DBI_n[0]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DBI_n[1]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DBI_n[2]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DBI_n[3]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DBI_n[4]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DBI_n[5]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DBI_n[6]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DBI_n[7]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DBI_n[8]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS[0]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS[1]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS[2]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS[3]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS[4]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS[5]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS[6]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS[7]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS[8]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS_n[0]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS_n[1]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS_n[2]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS_n[3]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS_n[4]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS_n[5]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS_n[6]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS_n[7]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQS_n[8]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[0]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[10]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[11]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[12]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[13]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[14]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[15]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[16]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[17]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[18]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[19]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[1]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[20]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[21]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[22]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[23]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[24]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[25]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[26]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[27]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[28]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[29]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[2]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[30]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[31]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[32]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[33]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[34]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[35]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[36]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[37]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[38]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[39]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[3]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[40]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[41]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[42]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[43]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[44]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[45]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[46]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[47]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[48]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[49]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[4]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[50]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[51]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[52]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[53]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[54]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[55]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[56]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[57]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[58]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[59]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[5]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[60]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[61]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[62]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[63]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[64]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[65]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[66]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[67]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[68]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[69]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[6]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[70]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[71]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[7]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[8]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_DQ[9]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_EVENT_n        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_ODT            ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_PAR            ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_REFCLK_p       ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_RESET_n        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_RZQ            ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_SCL            ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4A_SDA            ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_ACT_n          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_ALERT_n        ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[0]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[10]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[11]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[12]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[13]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[14]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[15]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[16]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[1]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[2]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[3]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[4]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[5]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[6]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[7]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[8]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_A[9]           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_BA[0]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_BA[1]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_BG[0]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_BG[1]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_CK             ; DIFFERENTIAL 1.2-V SSTL ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_CKE            ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_CK_n           ; DIFFERENTIAL 1.2-V SSTL ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_CS_n           ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DBI_n[0]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DBI_n[1]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DBI_n[2]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DBI_n[3]       ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQS[0]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQS[1]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQS[2]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQS[3]         ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQS_n[0]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQS_n[1]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQS_n[2]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQS_n[3]       ; DIFFERENTIAL 1.2-V POD  ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[0]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[10]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[11]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[12]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[13]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[14]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[15]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[16]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[17]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[18]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[19]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[1]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[20]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[21]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[22]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[23]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[24]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[25]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[26]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[27]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[28]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[29]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[2]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[30]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[31]         ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[3]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[4]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[5]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[6]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[7]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[8]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_DQ[9]          ; 1.2-V POD               ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_ODT            ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_PAR            ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_REFCLK_p       ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_RESET_n        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4B_RZQ            ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DDR4H_BG[1]          ; SSTL-12                 ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_AUX_SEL           ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_AUX_p             ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_DX_SEL            ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_REFCLK_p          ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_RX_p[0]           ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_RX_p[1]           ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_RX_p[2]           ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_RX_p[3]           ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_TX_p[0]           ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_TX_p[1]           ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_TX_p[2]           ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; DP_TX_p[3]           ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_REFCLK_p        ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_RX_5V_n         ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_RX_CEC          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_RX_CLK_p        ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_RX_D_p[0]       ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_RX_D_p[1]       ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_RX_D_p[2]       ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_RX_HPD          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_RX_SCL          ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_RX_SDA          ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_TX_CEC          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_TX_CLK_p        ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_TX_D_p[0]       ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_TX_D_p[1]       ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_TX_D_p[2]       ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_TX_HPD          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_TX_SCL          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HDMI_TX_SDA          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HPS_CLK_25           ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HPS_DIO[6]           ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HPS_DIO[7]           ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HPS_RESET_n          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; HPS_WARM_RST_n       ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; OB_PCIE_REFCLK_p     ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_PERST_n         ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_REFCLK_p        ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_RX_p[0]         ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_RX_p[1]         ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_RX_p[2]         ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_RX_p[3]         ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_TX_p[0]         ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_TX_p[1]         ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_TX_p[2]         ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_TX_p[3]         ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; PCIE_WAKE_n          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; RX_SENSE_n           ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; RX_SENSE_p           ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_DEVICE_REFCLK_p ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_DEVICE_RX_p[0]  ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_DEVICE_RX_p[1]  ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_DEVICE_TX_p[0]  ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_DEVICE_TX_p[1]  ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_HOST_REFCLK_p   ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_HOST_RX_p[0]    ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_HOST_RX_p[1]    ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_HOST_TX_p[0]    ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SATA_HOST_TX_p[1]    ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_LOS             ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_MOD0_PRSNT_n    ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_MOD1_SCL        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_MOD2_SDA        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_RATESEL[0]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_RATESEL[1]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_RX_p            ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_TXDISABLE       ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_TXFAULT         ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPA_TX_p            ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_LOS             ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_MOD0_PRSNT_n    ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_MOD1_SCL        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_MOD2_SDA        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_RATESEL[0]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_RATESEL[1]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_RX_p            ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_TXDISABLE       ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_TXFAULT         ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPB_TX_p            ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_LOS             ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_MOD0_PRSNT_n    ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_MOD1_SCL        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_MOD2_SDA        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_RATESEL[0]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_RATESEL[1]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_RX_p            ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_TXDISABLE       ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_TXFAULT         ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPC_TX_p            ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_LOS             ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_MOD0_PRSNT_n    ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_MOD1_SCL        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_MOD2_SDA        ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_RATESEL[0]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_RATESEL[1]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_RX_p            ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_TXDISABLE       ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_TXFAULT         ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFPD_TX_p            ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SFP_REFCLK_p         ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; SINK_DP_HPD          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; TYPEC_5V_EN          ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; TYPEC_PD_SCL         ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; TYPEC_PD_SDA         ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; TYPEC_PD_SLAVE_SCL   ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; TYPEC_PD_SLAVE_SDA   ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USB20_OE_n           ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USB20_SW             ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USBDP_SW_CNF[0]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USBDP_SW_CNF[1]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USBDP_SW_CNF[2]      ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USB_HOST_DEV_OE_n    ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USB_HOST_DEV_SEL_n   ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USB_REFCLK_p         ; LVDS                    ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USB_RX_p             ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USB_SSFX3_PATH_OEN   ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USB_SSFX3_PATH_SELN  ; 1.8 V                   ; QSF Assignment             ;
; I/O Standard ; a10s                                      ;              ; USB_TX_p             ; HSSI DIFFERENTIAL I/O   ; QSF Assignment             ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[0]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[10]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[11]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[12]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[13]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[14]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[15]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[16]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[1]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[2]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[3]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[4]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[5]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[6]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[7]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[8]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_a[9]             ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_act_n[0]         ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_alert_n[0]       ; 1.2-V                   ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_ba[0]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_ba[1]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_bg[0]            ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_ck[0]            ; DIFFERENTIAL 1.2-V SSTL ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_ck_n[0]          ; DIFFERENTIAL 1.2-V SSTL ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_cke[0]           ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_cs_n[0]          ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dbi_n[0]         ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dbi_n[1]         ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dbi_n[2]         ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dbi_n[3]         ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[0]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[10]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[11]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[12]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[13]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[14]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[15]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[16]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[17]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[18]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[19]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[1]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[20]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[21]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[22]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[23]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[24]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[25]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[26]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[27]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[28]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[29]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[2]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[30]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[31]           ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[3]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[4]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[5]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[6]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[7]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[8]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dq[9]            ; 1.2-V POD               ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dqs[0]           ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dqs[1]           ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dqs[2]           ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dqs[3]           ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dqs_n[0]         ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dqs_n[1]         ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dqs_n[2]         ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_dqs_n[3]         ; DIFFERENTIAL 1.2-V POD  ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_odt[0]           ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_par[0]           ; SSTL-12                 ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; mem_reset_n[0]       ; 1.2-V                   ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; oct_rzqin            ; 1.2-V                   ; Compiler or HDL Assignment ;
; I/O Standard ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq ;              ; pll_ref_clk          ; LVDS                    ; Compiler or HDL Assignment ;
+--------------+-------------------------------------------+--------------+----------------------+-------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                                        ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Type                                 ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Placement (by node)                  ;                      ;                            ;                          ;
;     -- Requested                     ; 0.00 % ( 0 / 20723 ) ; 0.00 % ( 0 / 20723 )       ; 0.00 % ( 0 / 20723 )     ;
;     -- Achieved                      ; 0.00 % ( 0 / 20723 ) ; 0.00 % ( 0 / 20723 )       ; 0.00 % ( 0 / 20723 )     ;
;                                      ;                      ;                            ;                          ;
; Number of Tiles locked to High-Speed ; 0                    ;                            ;                          ;
+--------------------------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                 ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+
; Partition Name   ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents         ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+
; Top              ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                  ;
; sld_hub:auto_hub ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                       ;
+------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name   ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top              ; 0.00 % ( 0 / 20452 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub ; 0.00 % ( 0 / 271 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
+------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/output_files/a10s.pin.


+----------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                ;
+-------------------------------------------------------------+------------------------+-------+
; Resource                                                    ; Usage                  ; %     ;
+-------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,726 / 251,680        ; 2 %   ;
; ALMs needed [=A-B+C]                                        ; 5,726                  ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,226 / 251,680        ; 3 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,851                  ;       ;
;         [b] ALMs used for LUT logic                         ; 2,512                  ;       ;
;         [c] ALMs used for registers                         ; 2,863                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,599 / 251,680        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 99 / 251,680           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 81                     ;       ;
;         [c] Due to LAB input limits                         ; 18                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                      ;       ;
;                                                             ;                        ;       ;
; Difficulty packing design                                   ; Low                    ;       ;
;                                                             ;                        ;       ;
; Total LABs:  partially or completely used                   ; 1,019 / 25,168         ; 4 %   ;
;     -- Logic LABs                                           ; 1,019                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ;       ;
;                                                             ;                        ;       ;
; Combinational ALUT usage for logic                          ; 7,134                  ;       ;
;     -- 7 input functions                                    ; 86                     ;       ;
;     -- 6 input functions                                    ; 1,613                  ;       ;
;     -- 5 input functions                                    ; 1,021                  ;       ;
;     -- 4 input functions                                    ; 1,096                  ;       ;
;     -- <=3 input functions                                  ; 3,318                  ;       ;
;                                                             ;                        ;       ;
; Dedicated logic registers                                   ; 10,270                 ;       ;
;     -- By type:                                             ;                        ;       ;
;         -- Primary logic registers                          ; 9,426 / 503,360        ; 2 %   ;
;         -- Secondary logic registers                        ; 844 / 503,360          ; < 1 % ;
;     -- By function:                                         ;                        ;       ;
;         -- Design implementation registers                  ; 10,063                 ;       ;
;         -- Routing optimization registers                   ; 207                    ;       ;
;                                                             ;                        ;       ;
; Virtual pins                                                ; 0                      ;       ;
; I/O pins                                                    ; 439 / 864              ; 51 %  ;
;     -- Clock pins                                           ; 22 / 42                ; 52 %  ;
;     -- Dedicated input pins                                 ; 24 / 83                ; 29 %  ;
;                                                             ;                        ;       ;
; Hard processor system peripheral utilization                ;                        ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )        ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )        ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )          ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )        ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )        ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )        ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )        ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )        ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )          ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )          ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )          ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )        ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )          ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )          ;       ;
;     -- EMAC                                                 ; 1 / 3 ( 33 % )         ;       ;
;     -- I2C                                                  ; 1 / 5 ( 20 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )          ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )          ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )        ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )          ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )          ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )         ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )         ;       ;
;                                                             ;                        ;       ;
; M20K blocks                                                 ; 134 / 2,131            ; 6 %   ;
; Total MLAB memory bits                                      ; 0                      ;       ;
; Total block memory bits                                     ; 2,099,384 / 43,642,880 ; 5 %   ;
; Total block memory implementation bits                      ; 2,744,320 / 43,642,880 ; 6 %   ;
;                                                             ;                        ;       ;
; Total DSP Blocks                                            ; 0 / 1,687              ; 0 %   ;
;     -- Total Fixed Point DSP Blocks                         ; 0                      ;       ;
;     -- Total Floating Point DSP Blocks                      ; 0                      ;       ;
;                                                             ;                        ;       ;
; IOPLLs                                                      ; 2 / 16                 ; 13 %  ;
; FPLLs                                                       ; 0 / 16                 ; 0 %   ;
; Global signals                                              ; 3                      ;       ;
;     -- Global clocks                                        ; 3 / 32                 ; 9 %   ;
;     -- Regional clocks                                      ; 0 / 16                 ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 288                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                  ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                  ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 2                  ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 36                 ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 36                 ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 36                 ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 36                 ; 0 %   ;
; HSSI CDR PLL                                                ; 10 / 36                ; 28 %  ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 10 / 36                ; 28 %  ;
; HSSI ATX PLL                                                ; 0 / 12                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 14                 ; 7 %   ;
; Average interconnect usage (total/H/V)                      ; 1.1% / 1.0% / 1.3%     ;       ;
; Peak interconnect usage (total/H/V)                         ; 20.8% / 18.7% / 24.0%  ;       ;
;                                                             ;                        ;       ;
; Programmable power technology high-speed tiles              ; 436 / 13,367           ; 3 %   ;
; Programmable power technology low-power tiles               ; 12,931 / 13,367        ; 97 %  ;
;     -- low-power tiles that are used by the design          ; 1,509 / 12,931         ; 12 %  ;
;     -- unused tiles (low-power)                             ; 11,422 / 12,931        ; 88 %  ;
;                                                             ;                        ;       ;
; Programmable power technology high-speed LAB tiles          ; 301 / 9,417            ; 3 %   ;
; Programmable power technology low-power LAB tiles           ; 9,116 / 9,417          ; 97 %  ;
;     -- low-power LAB tiles that are used by the design      ; 1,445 / 9,116          ; 16 %  ;
;     -- unused LAB tiles (low-power)                         ; 7,671 / 9,116          ; 84 %  ;
;                                                             ;                        ;       ;
; Maximum fan-out                                             ; 8654                   ;       ;
; Highest non-global fan-out                                  ; 2860                   ;       ;
; Total fan-out                                               ; 76472                  ;       ;
; Average fan-out                                             ; 3.65                   ;       ;
+-------------------------------------------------------------+------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                    ;
+-------------------------------------------------------------+-------------------------+------------------------+
; Statistic                                                   ; Top                     ; sld_hub:auto_hub       ;
+-------------------------------------------------------------+-------------------------+------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5628 / 251680 ( 2 % )   ; 98 / 251680 ( < 1 % )  ;
; ALMs needed [=A-B+C]                                        ; 5628                    ; 98                     ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7116 / 251680 ( 3 % )   ; 110 / 251680 ( < 1 % ) ;
;         [a] ALMs used for LUT logic and registers           ; 1807                    ; 44                     ;
;         [b] ALMs used for LUT logic                         ; 2457                    ; 55                     ;
;         [c] ALMs used for registers                         ; 2852                    ; 11                     ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                       ; 0                      ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1587 / 251680 ( < 1 % ) ; 13 / 251680 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 99 / 251680 ( < 1 % )   ; 1 / 251680 ( < 1 % )   ;
;         [a] Due to location constrained logic               ; 0                       ; 0                      ;
;         [b] Due to LAB-wide signal conflicts                ; 81                      ; 1                      ;
;         [c] Due to LAB input limits                         ; 18                      ; 0                      ;
;         [d] Due to virtual I/Os                             ; 0                       ; 0                      ;
;                                                             ;                         ;                        ;
; Difficulty packing design                                   ; Low                     ; Low                    ;
;                                                             ;                         ;                        ;
; Total LABs:  partially or completely used                   ; 1005 / 25168 ( 4 % )    ; 15 / 25168 ( < 1 % )   ;
;     -- Logic LABs                                           ; 1005                    ; 15                     ;
;     -- Memory LABs (up to half of total LABs)               ; 0                       ; 0                      ;
;                                                             ;                         ;                        ;
; Combinational ALUT usage for logic                          ; 6974                    ; 160                    ;
;     -- 7 input functions                                    ; 82                      ; 4                      ;
;     -- 6 input functions                                    ; 1580                    ; 33                     ;
;     -- 5 input functions                                    ; 996                     ; 25                     ;
;     -- 4 input functions                                    ; 1074                    ; 22                     ;
;     -- <=3 input functions                                  ; 3242                    ; 76                     ;
; Combinational ALUT usage for route-throughs                 ; 2016                    ; 0                      ;
; Memory ALUT usage                                           ; 0                       ; 0                      ;
;     -- 64-address deep                                      ; 0                       ; 0                      ;
;     -- 32-address deep                                      ; 0                       ; 0                      ;
;                                                             ;                         ;                        ;
; Dedicated logic registers                                   ; 0                       ; 0                      ;
;     -- By type:                                             ;                         ;                        ;
;         -- Primary logic registers                          ; 9318 / 503360 ( 2 % )   ; 108 / 503360 ( < 1 % ) ;
;         -- Secondary logic registers                        ; 837 / 503360 ( < 1 % )  ; 7 / 503360 ( < 1 % )   ;
;     -- By function:                                         ;                         ;                        ;
;         -- Design implementation registers                  ; 9952                    ; 111                    ;
;         -- Routing optimization registers                   ; 203                     ; 4                      ;
;                                                             ;                         ;                        ;
;                                                             ;                         ;                        ;
; Virtual pins                                                ; 0                       ; 0                      ;
; I/O pins                                                    ; 439                     ; 0                      ;
; I/O registers                                               ; 0                       ; 0                      ;
; Total block memory bits                                     ; 2099384                 ; 0                      ;
; Total block memory implementation bits                      ; 2744320                 ; 0                      ;
; EC                                                          ; 230 / 85240 ( < 1 % )   ; 0 / 85240 ( 0 % )      ;
; JTAG                                                        ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; M20K block                                                  ; 134 / 2131 ( 6 % )      ; 0 / 2131 ( 0 % )       ;
; Clock enable block                                          ; 3 / 792 ( < 1 % )       ; 0 / 792 ( 0 % )        ;
; Impedance control block                                     ; 1 / 14 ( 7 % )          ; 0 / 14 ( 0 % )         ;
; Impedance logic block                                       ; 40 / 336 ( 11 % )       ; 0 / 336 ( 0 % )        ;
; PSEUDO DIFF OUT                                             ; 5 / 768 ( < 1 % )       ; 0 / 768 ( 0 % )        ;
; HPS EMAC peripheral                                         ; 1 / 3 ( 33 % )          ; 0 / 3 ( 0 % )          ;
; HPS GPIO peripheral                                         ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS I2C peripheral                                          ; 1 / 5 ( 20 % )          ; 0 / 5 ( 0 % )          ;
; HPS SDMMC peripheral                                        ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS UART peripheral                                         ; 1 / 2 ( 50 % )          ; 0 / 2 ( 0 % )          ;
; HPS USB peripheral                                          ; 1 / 2 ( 50 % )          ; 0 / 2 ( 0 % )          ;
; HPS DBG APB interface                                       ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; I/O lane circuitry                                          ; 8 / 64 ( 12 % )         ; 0 / 64 ( 0 % )         ;
; IOPLL                                                       ; 2 / 16 ( 12 % )         ; 0 / 16 ( 0 % )         ;
; I/O tile control logic                                      ; 2 / 16 ( 12 % )         ; 0 / 16 ( 0 % )         ;
; I/O reference clock tree                                    ; 2 / 16 ( 12 % )         ; 0 / 16 ( 0 % )         ;
; I/O AUX                                                     ; 1 / 2 ( 50 % )          ; 0 / 2 ( 0 % )          ;
; HPS Interface DDR                                           ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS boot from FPGA interface                                ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS clock resets interface                                  ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; FPGA-to-HPS interface                                       ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS FPGA-to-SDRAM interface                                 ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS-to-FPGA interface                                       ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS-to-FPGA lightweight interface                           ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS interrupts interface                                    ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS STM event interface                                     ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HSSI PMA AUX                                                ; 2 / 2 ( 100 % )         ; 0 / 2 ( 0 % )          ;
; HSSI PMA CDR REFCLK SELECT MUX                              ; 10 / 36 ( 27 % )        ; 0 / 36 ( 0 % )         ;
; HSSI PMA RX BUF                                             ; 10 / 36 ( 27 % )        ; 0 / 36 ( 0 % )         ;
; HSSI PMA TX BUF                                             ; 10 / 36 ( 27 % )        ; 0 / 36 ( 0 % )         ;
; HSSI REFCLK DIVIDER                                         ; 3 / 12 ( 25 % )         ; 0 / 12 ( 0 % )         ;
; CMU/CDR PLL                                                 ; 10 / 36 ( 27 % )        ; 0 / 36 ( 0 % )         ;
; HSSI PMA UC                                                 ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
;                                                             ;                         ;                        ;
; Connections                                                 ;                         ;                        ;
;     -- Input Connections                                    ; 1736                    ; 182                    ;
;     -- Registered Input Connections                         ; 728                     ; 124                    ;
;     -- Output Connections                                   ; 1208                    ; 710                    ;
;     -- Registered Output Connections                        ; 0                       ; 705                    ;
;                                                             ;                         ;                        ;
; Internal Connections                                        ;                         ;                        ;
;     -- Total Connections                                    ; 82662                   ; 1735                   ;
;     -- Registered Connections                               ; 35806                   ; 1399                   ;
;                                                             ;                         ;                        ;
; External Connections                                        ;                         ;                        ;
;     -- Top                                                  ; 2052                    ; 892                    ;
;     -- sld_hub:auto_hub                                     ; 892                     ; 0                      ;
;                                                             ;                         ;                        ;
; Partition Interface                                         ;                         ;                        ;
;     -- Input Ports                                          ; 140                     ; 120                    ;
;     -- Output Ports                                         ; 87                      ; 137                    ;
;     -- Bidir Ports                                          ; 297                     ; 0                      ;
;                                                             ;                         ;                        ;
; Registered Ports                                            ;                         ;                        ;
;     -- Registered Input Ports                               ; 0                       ; 3                      ;
;     -- Registered Output Ports                              ; 0                       ; 86                     ;
;                                                             ;                         ;                        ;
; Port Connectivity                                           ;                         ;                        ;
;     -- Input Ports driven by GND                            ; 0                       ; 17                     ;
;     -- Output Ports driven by GND                           ; 0                       ; 31                     ;
;     -- Input Ports driven by VCC                            ; 0                       ; 0                      ;
;     -- Output Ports driven by VCC                           ; 0                       ; 0                      ;
;     -- Input Ports with no Source                           ; 0                       ; 91                     ;
;     -- Output Ports with no Source                          ; 0                       ; 0                      ;
;     -- Input Ports with no Fanout                           ; 0                       ; 96                     ;
;     -- Output Ports with no Fanout                          ; 0                       ; 93                     ;
+-------------------------------------------------------------+-------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                          ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+-----------------------------+--------------+---------------------------+----------------------+-----------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Bus Hold ; Weak Pull Up ; I/O Standard                ; Termination  ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+-----------------------------+--------------+---------------------------+----------------------+-----------+
; CLKUSR_100             ; AJ18  ; 2A       ; 78           ; 7            ; 31           ; 8654                  ; 0                  ; yes    ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; CLK_50_B2H             ; AR23  ; 2H       ; 78           ; 88           ; 46           ; 815                   ; 0                  ; yes    ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; CLK_50_B3H             ; D11   ; 3H       ; 148          ; 196          ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; CPU_RESET_n            ; AN18  ; 2A       ; 78           ; 6            ; 16           ; 7                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; DDR4H_ALERT_n          ; A23   ; 2J       ; 78           ; 142          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; SSTL-12                     ; Off          ; --                        ; User                 ; no        ;
; DDR4H_REFCLK_p         ; M27   ; 2K       ; 78           ; 169          ; 46           ; 2                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; Differential ; --                        ; User                 ; no        ;
; DDR4H_REFCLK_p(n)      ; M26   ; 2K       ; 78           ; 170          ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; Differential ; --                        ; Fitter               ; no        ;
; DDR4H_RZQ              ; J26   ; 2K       ; 78           ; 171          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V                       ; Off          ; --                        ; User                 ; no        ;
; ETH_INT_n              ; AU19  ; 2G       ; 78           ; 65           ; 31           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; ETH_RX_p               ; AM20  ; 2G       ; 78           ; 69           ; 31           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; Off          ; --                        ; User                 ; no        ;
; ETH_RX_p(n)            ; AL20  ; 2G       ; 78           ; 70           ; 31           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; Off          ; --                        ; Fitter               ; no        ;
; FAN_ALERT_n            ; E25   ; 2L       ; 78           ; 201          ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; FMC_CLK_M2C_n[0]       ; L5    ; 3F       ; 148          ; 143          ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; FMC_CLK_M2C_n[1]       ; AW15  ; 2A       ; 78           ; 7            ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; FMC_CLK_M2C_p[0]       ; K5    ; 3F       ; 148          ; 142          ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; FMC_CLK_M2C_p[1]       ; AW14  ; 2A       ; 78           ; 6            ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[0]        ; P35   ; 1G       ; 0            ; 115          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[0](n)     ; P34   ; 1G       ; 0            ; 115          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_DP_M2C_p[1]        ; R33   ; 1G       ; 0            ; 116          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[1](n)     ; R32   ; 1G       ; 0            ; 116          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_DP_M2C_p[2]        ; M35   ; 1G       ; 0            ; 117          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[2](n)     ; M34   ; 1G       ; 0            ; 117          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_DP_M2C_p[3]        ; N33   ; 1G       ; 0            ; 119          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[3](n)     ; N32   ; 1G       ; 0            ; 119          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_DP_M2C_p[4]        ; K35   ; 1G       ; 0            ; 120          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[4](n)     ; K34   ; 1G       ; 0            ; 120          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_DP_M2C_p[5]        ; L33   ; 1G       ; 0            ; 121          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[5](n)     ; L32   ; 1G       ; 0            ; 121          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_DP_M2C_p[6]        ; H35   ; 1H       ; 0            ; 142          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[6](n)     ; H34   ; 1H       ; 0            ; 142          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_DP_M2C_p[7]        ; J33   ; 1H       ; 0            ; 143          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[7](n)     ; J32   ; 1H       ; 0            ; 143          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_DP_M2C_p[8]        ; F35   ; 1H       ; 0            ; 144          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[8](n)     ; F34   ; 1H       ; 0            ; 144          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_DP_M2C_p[9]        ; G33   ; 1H       ; 0            ; 146          ; 111          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; User                 ; no        ;
; FMC_DP_M2C_p[9](n)     ; G32   ; 1H       ; 0            ; 146          ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; High Speed Differential I/O ; r_r1         ; --                        ; Fitter               ; no        ;
; FMC_GBTCLK_M2C_p[0]    ; P31   ; 1G       ; 0            ; 122          ; 107          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; tristate_off ; --                        ; User                 ; no        ;
; FMC_GBTCLK_M2C_p[0](n) ; P30   ; 1G       ; 0            ; 122          ; 105          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; tristate_off ; --                        ; Fitter               ; no        ;
; FMC_GBTCLK_M2C_p[1]    ; K31   ; 1H       ; 0            ; 149          ; 107          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; tristate_off ; --                        ; User                 ; no        ;
; FMC_GBTCLK_M2C_p[1](n) ; K30   ; 1H       ; 0            ; 149          ; 105          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; tristate_off ; --                        ; Fitter               ; no        ;
; FMC_REFCLK_p           ; T31   ; 1G       ; 0            ; 118          ; 107          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; tristate_off ; --                        ; User                 ; no        ;
; FMC_REFCLK_p(n)        ; T30   ; 1G       ; 0            ; 118          ; 105          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; tristate_off ; --                        ; Fitter               ; no        ;
; FMC_RZQ                ; H9    ; 3G       ; 148          ; 171          ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_ENET_RX_CLK        ; K22   ; 2L       ; 78           ; 198          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0]    ; H23   ; 2L       ; 78           ; 202          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1]    ; J23   ; 2L       ; 78           ; 203          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2]    ; F24   ; 2L       ; 78           ; 206          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3]    ; G24   ; 2L       ; 78           ; 207          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV         ; L22   ; 2L       ; 78           ; 199          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_RXD                ; L20   ; HPS      ; 79           ; 188          ; 96           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT         ; L25   ; 2L       ; 78           ; 196          ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_USB_DIR            ; J25   ; 2L       ; 78           ; 198          ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; HPS_USB_NXT            ; H26   ; 2L       ; 78           ; 201          ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; KEY[0]                 ; AU15  ; 2A       ; 78           ; 8            ; 46           ; 33                    ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; KEY[1]                 ; AT15  ; 2A       ; 78           ; 9            ; 46           ; 33                    ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; PM_ALERT_n             ; D25   ; 2L       ; 78           ; 200          ; 61           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; SMA_CLKIN_p            ; AJ21  ; 2G       ; 78           ; 61           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; Off          ; --                        ; User                 ; no        ;
; SMA_CLKIN_p(n)         ; AH21  ; 2G       ; 78           ; 62           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                        ; Off          ; --                        ; Fitter               ; no        ;
; SW[0]                  ; AJ19  ; 2A       ; 78           ; 10           ; 16           ; 3                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; SW[1]                  ; AV16  ; 2A       ; 78           ; 17           ; 31           ; 3                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
; USBFX3_CTL11_A1        ; AU22  ; 2H       ; 78           ; 90           ; 16           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                       ; Off          ; --                        ; User                 ; no        ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+-----------------------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-----------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-----------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DDR4H_ACT_n         ; Y25   ; 2K       ; 78           ; 172          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[0]          ; U27   ; 2K       ; 78           ; 169          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[10]         ; T25   ; 2K       ; 78           ; 179          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[11]         ; U25   ; 2K       ; 78           ; 180          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[12]         ; K26   ; 2K       ; 78           ; 172          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[13]         ; G29   ; 2K       ; 78           ; 173          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[14]         ; H28   ; 2K       ; 78           ; 174          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[15]         ; K28   ; 2K       ; 78           ; 175          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[16]         ; L28   ; 2K       ; 78           ; 176          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[1]          ; V27   ; 2K       ; 78           ; 170          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[2]          ; P28   ; 2K       ; 78           ; 171          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[3]          ; N27   ; 2K       ; 78           ; 172          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[4]          ; N26   ; 2K       ; 78           ; 173          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[5]          ; P26   ; 2K       ; 78           ; 174          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[6]          ; R26   ; 2K       ; 78           ; 175          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[7]          ; R25   ; 2K       ; 78           ; 176          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[8]          ; R28   ; 2K       ; 78           ; 177          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_A[9]          ; R27   ; 2K       ; 78           ; 178          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_BA[0]         ; H27   ; 2K       ; 78           ; 178          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_BA[1]         ; E32   ; 2K       ; 78           ; 179          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_BG[0]         ; E31   ; 2K       ; 78           ; 180          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_CK            ; U26   ; 2K       ; 78           ; 177          ; 16           ; no              ; no                     ; 1         ; no         ; yes           ; no       ; Off          ; Differential 1.2-V SSTL     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_CKE           ; V28   ; 2K       ; 78           ; 175          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_CK_n          ; V26   ; 2K       ; 78           ; 178          ; 16           ; no              ; no                     ; 1         ; no         ; yes           ; no       ; Off          ; Differential 1.2-V SSTL     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_CS_n          ; W25   ; 2K       ; 78           ; 171          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_ODT           ; Y28   ; 2K       ; 78           ; 173          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_PAR           ; T27   ; 2K       ; 78           ; 180          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                     ; Default          ; Series 40 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDR4H_RESET_n       ; Y26   ; 2K       ; 78           ; 170          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.2 V                       ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_MDC             ; AT19  ; 2G       ; 78           ; 66           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_RST_n           ; AK20  ; 2G       ; 78           ; 63           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_TX_p            ; AP19  ; 2G       ; 78           ; 61           ; 31           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; LVDS                        ; Default          ; Off                               ; --                                                                                                                                                                                                                                                   ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; ETH_TX_p(n)         ; AN19  ; 2G       ; 78           ; 62           ; 31           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; LVDS                        ; Default          ; Off                               ; --                                                                                                                                                                                                                                                   ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[0]     ; M39   ; 1G       ; 0            ; 115          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[0](n)  ; M38   ; 1G       ; 0            ; 115          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[1]     ; L37   ; 1G       ; 0            ; 116          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[1](n)  ; L36   ; 1G       ; 0            ; 116          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[2]     ; K39   ; 1G       ; 0            ; 117          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[2](n)  ; K38   ; 1G       ; 0            ; 117          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[3]     ; J37   ; 1G       ; 0            ; 119          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[3](n)  ; J36   ; 1G       ; 0            ; 119          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[4]     ; H39   ; 1G       ; 0            ; 120          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[4](n)  ; H38   ; 1G       ; 0            ; 120          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[5]     ; G37   ; 1G       ; 0            ; 121          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[5](n)  ; G36   ; 1G       ; 0            ; 121          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[6]     ; F39   ; 1H       ; 0            ; 142          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[6](n)  ; F38   ; 1H       ; 0            ; 142          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[7]     ; E37   ; 1H       ; 0            ; 143          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[7](n)  ; E36   ; 1H       ; 0            ; 143          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[8]     ; D39   ; 1H       ; 0            ; 144          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[8](n)  ; D38   ; 1H       ; 0            ; 144          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FMC_DP_C2M_p[9]     ; C37   ; 1H       ; 0            ; 146          ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FMC_DP_C2M_p[9](n)  ; C36   ; 1H       ; 0            ; 146          ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0_DP             ; AU31  ; 2I       ; 78           ; 122          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0_D[0]           ; AT32  ; 2I       ; 78           ; 117          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0_D[1]           ; AR32  ; 2I       ; 78           ; 118          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0_D[2]           ; AU32  ; 2I       ; 78           ; 121          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0_D[3]           ; AU30  ; 2I       ; 78           ; 115          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0_D[4]           ; AT30  ; 2I       ; 78           ; 116          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0_D[5]           ; AU29  ; 2I       ; 78           ; 120          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0_D[6]           ; AV29  ; 2I       ; 78           ; 119          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1_DP             ; AR31  ; 2I       ; 78           ; 123          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1_D[0]           ; AT28  ; 2I       ; 78           ; 116          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1_D[1]           ; AT29  ; 2I       ; 78           ; 115          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1_D[2]           ; AR30  ; 2I       ; 78           ; 124          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1_D[3]           ; AM27  ; 2I       ; 78           ; 125          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1_D[4]           ; AL27  ; 2I       ; 78           ; 117          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1_D[5]           ; AK27  ; 2I       ; 78           ; 118          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1_D[6]           ; AM26  ; 2I       ; 78           ; 126          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; F25   ; 2L       ; 78           ; 196          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; D24   ; 2L       ; 78           ; 207          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; H24   ; 2L       ; 78           ; 200          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J24   ; 2L       ; 78           ; 201          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; M22   ; 2L       ; 78           ; 204          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; M21   ; 2L       ; 78           ; 205          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; G25   ; 2L       ; 78           ; 197          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HPS_TXD             ; J19   ; HPS      ; 79           ; 175          ; 96           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; M25   ; 2L       ; 78           ; 197          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]              ; C26   ; 2L       ; 78           ; 207          ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]              ; B24   ; 2L       ; 78           ; 205          ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMA_CLKOUT_p        ; AN21  ; 2G       ; 78           ; 65           ; 46           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; LVDS                        ; Default          ; Off                               ; --                                                                                                                                                                                                                                                   ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; SMA_CLKOUT_p(n)     ; AM21  ; 2G       ; 78           ; 66           ; 46           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; LVDS                        ; Default          ; Off                               ; --                                                                                                                                                                                                                                                   ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-----------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+------------+----------+--------------+------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard           ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+------------+----------+--------------+------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDCM6208_SCL         ; AK21  ; 2G       ; 78           ; 68           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; CDCM6208_SDA         ; AK22  ; 2G       ; 78           ; 67           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; DDR4H_DBI_n[0]       ; H18   ; 2J       ; 78           ; 153          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[59] (inverted) ;
; DDR4H_DBI_n[1]       ; E18   ; 2J       ; 78           ; 153          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[71] (inverted) ;
; DDR4H_DBI_n[2]       ; D16   ; 2J       ; 78           ; 153          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[83] (inverted) ;
; DDR4H_DBI_n[3]       ; E20   ; 2J       ; 78           ; 153          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[95] (inverted) ;
; DDR4H_DQS[0]         ; A20   ; 2J       ; 78           ; 146          ; 46           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oe (inverted)               ;
; DDR4H_DQS[1]         ; B17   ; 2J       ; 78           ; 146          ; 31           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oe (inverted)               ;
; DDR4H_DQS[2]         ; L15   ; 2J       ; 78           ; 146          ; 16           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oe (inverted)               ;
; DDR4H_DQS[3]         ; F18   ; 2J       ; 78           ; 146          ; 61           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oe (inverted)               ;
; DDR4H_DQS_n[0]       ; B20   ; 2J       ; 78           ; 147          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oebar (inverted)            ;
; DDR4H_DQS_n[1]       ; C17   ; 2J       ; 78           ; 147          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oebar (inverted)            ;
; DDR4H_DQS_n[2]       ; M15   ; 2J       ; 78           ; 147          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oebar (inverted)            ;
; DDR4H_DQS_n[3]       ; F19   ; 2J       ; 78           ; 147          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oebar (inverted)            ;
; DDR4H_DQ[0]          ; C19   ; 2J       ; 78           ; 150          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[56] (inverted) ;
; DDR4H_DQ[10]         ; D18   ; 2J       ; 78           ; 149          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[67] (inverted) ;
; DDR4H_DQ[11]         ; E17   ; 2J       ; 78           ; 152          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[70] (inverted) ;
; DDR4H_DQ[12]         ; A17   ; 2J       ; 78           ; 150          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[68] (inverted) ;
; DDR4H_DQ[13]         ; A15   ; 2J       ; 78           ; 144          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[62] (inverted) ;
; DDR4H_DQ[14]         ; A18   ; 2J       ; 78           ; 151          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[69] (inverted) ;
; DDR4H_DQ[15]         ; K17   ; 2J       ; 78           ; 143          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[61] (inverted) ;
; DDR4H_DQ[16]         ; J16   ; 2J       ; 78           ; 151          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[81] (inverted) ;
; DDR4H_DQ[17]         ; G16   ; 2J       ; 78           ; 144          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[74] (inverted) ;
; DDR4H_DQ[18]         ; H17   ; 2J       ; 78           ; 150          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[80] (inverted) ;
; DDR4H_DQ[19]         ; H16   ; 2J       ; 78           ; 145          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[75] (inverted) ;
; DDR4H_DQ[1]          ; B21   ; 2J       ; 78           ; 148          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[54] (inverted) ;
; DDR4H_DQ[20]         ; J15   ; 2J       ; 78           ; 148          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[78] (inverted) ;
; DDR4H_DQ[21]         ; G15   ; 2J       ; 78           ; 143          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[73] (inverted) ;
; DDR4H_DQ[22]         ; K15   ; 2J       ; 78           ; 149          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[79] (inverted) ;
; DDR4H_DQ[23]         ; C16   ; 2J       ; 78           ; 152          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[82] (inverted) ;
; DDR4H_DQ[24]         ; F20   ; 2J       ; 78           ; 150          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[92] (inverted) ;
; DDR4H_DQ[25]         ; D21   ; 2J       ; 78           ; 148          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[90] (inverted) ;
; DDR4H_DQ[26]         ; F17   ; 2J       ; 78           ; 144          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[86] (inverted) ;
; DDR4H_DQ[27]         ; G20   ; 2J       ; 78           ; 151          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[93] (inverted) ;
; DDR4H_DQ[28]         ; E21   ; 2J       ; 78           ; 149          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[91] (inverted) ;
; DDR4H_DQ[29]         ; C22   ; 2J       ; 78           ; 143          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[85] (inverted) ;
; DDR4H_DQ[2]          ; C21   ; 2J       ; 78           ; 149          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[55] (inverted) ;
; DDR4H_DQ[30]         ; G17   ; 2J       ; 78           ; 145          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[87] (inverted) ;
; DDR4H_DQ[31]         ; D20   ; 2J       ; 78           ; 152          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[94] (inverted) ;
; DDR4H_DQ[3]          ; A22   ; 2J       ; 78           ; 143          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[49] (inverted) ;
; DDR4H_DQ[4]          ; D19   ; 2J       ; 78           ; 151          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[57] (inverted) ;
; DDR4H_DQ[5]          ; B19   ; 2J       ; 78           ; 145          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[51] (inverted) ;
; DDR4H_DQ[6]          ; G19   ; 2J       ; 78           ; 152          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[58] (inverted) ;
; DDR4H_DQ[7]          ; A19   ; 2J       ; 78           ; 144          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[50] (inverted) ;
; DDR4H_DQ[8]          ; C18   ; 2J       ; 78           ; 148          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[66] (inverted) ;
; DDR4H_DQ[9]          ; B16   ; 2J       ; 78           ; 145          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 48 Ohm with Calibration    ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[63] (inverted) ;
; ETH_MDIO             ; AJ20  ; 2G       ; 78           ; 64           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_CLK2_BIDIR_n     ; AV17  ; 2A       ; 78           ; 15           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_CLK2_BIDIR_p     ; AW18  ; 2A       ; 78           ; 14           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_CLK3_BIDIR_n     ; D1    ; 3F       ; 148          ; 147          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_CLK3_BIDIR_p     ; C1    ; 3F       ; 148          ; 146          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_GA[0]            ; E11   ; 3H       ; 148          ; 197          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_GA[1]            ; AL18  ; 2A       ; 78           ; 12           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[0]          ; L12   ; 3H       ; 148          ; 203          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[10]         ; E13   ; 3H       ; 148          ; 205          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[11]         ; H14   ; 3H       ; 148          ; 207          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[12]         ; B10   ; 3H       ; 148          ; 205          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[13]         ; H12   ; 3H       ; 148          ; 205          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[14]         ; B12   ; 3H       ; 148          ; 207          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[15]         ; A8    ; 3H       ; 148          ; 197          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[16]         ; B9    ; 3H       ; 148          ; 199          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[17]         ; C13   ; 3H       ; 148          ; 201          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[18]         ; C11   ; 3H       ; 148          ; 203          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[19]         ; N7    ; 3F       ; 148          ; 145          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[1]          ; N12   ; 3H       ; 148          ; 207          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[20]         ; G10   ; 3H       ; 148          ; 207          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[21]         ; D9    ; 3H       ; 148          ; 203          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[22]         ; D8    ; 3H       ; 148          ; 201          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[23]         ; H11   ; 3H       ; 148          ; 199          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[2]          ; E10   ; 3H       ; 148          ; 197          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[3]          ; F12   ; 3H       ; 148          ; 199          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[4]          ; J13   ; 3H       ; 148          ; 201          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[5]          ; K11   ; 3H       ; 148          ; 201          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[6]          ; P13   ; 3H       ; 148          ; 197          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[7]          ; L14   ; 3H       ; 148          ; 205          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[8]          ; K13   ; 3H       ; 148          ; 203          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_n[9]          ; F14   ; 3H       ; 148          ; 199          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[0]          ; K12   ; 3H       ; 148          ; 202          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[10]         ; D13   ; 3H       ; 148          ; 204          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[11]         ; G14   ; 3H       ; 148          ; 206          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[12]         ; A10   ; 3H       ; 148          ; 204          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[13]         ; G12   ; 3H       ; 148          ; 204          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[14]         ; A12   ; 3H       ; 148          ; 206          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[15]         ; A7    ; 3H       ; 148          ; 196          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[16]         ; A9    ; 3H       ; 148          ; 198          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[17]         ; C12   ; 3H       ; 148          ; 200          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[18]         ; B11   ; 3H       ; 148          ; 202          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[19]         ; M7    ; 3F       ; 148          ; 144          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[1]          ; M12   ; 3H       ; 148          ; 206          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[20]         ; F10   ; 3H       ; 148          ; 206          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[21]         ; C9    ; 3H       ; 148          ; 202          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[22]         ; C8    ; 3H       ; 148          ; 200          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[23]         ; G11   ; 3H       ; 148          ; 198          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[2]          ; D10   ; 3H       ; 148          ; 196          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[3]          ; E12   ; 3H       ; 148          ; 198          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[4]          ; H13   ; 3H       ; 148          ; 200          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[5]          ; J11   ; 3H       ; 148          ; 200          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[6]          ; N13   ; 3H       ; 148          ; 196          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[7]          ; L13   ; 3H       ; 148          ; 204          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[8]          ; J14   ; 3H       ; 148          ; 202          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HA_p[9]          ; F13   ; 3H       ; 148          ; 198          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[0]          ; E2    ; 3F       ; 148          ; 151          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[10]         ; AL17  ; 2A       ; 78           ; 9            ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[11]         ; AH16  ; 2A       ; 78           ; 15           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[12]         ; AV13  ; 2A       ; 78           ; 13           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[13]         ; AU14  ; 2A       ; 78           ; 7            ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[14]         ; AP15  ; 2A       ; 78           ; 17           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[15]         ; AK17  ; 2A       ; 78           ; 13           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[16]         ; AU17  ; 2A       ; 78           ; 13           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[17]         ; AT18  ; 2A       ; 78           ; 11           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[18]         ; AM16  ; 2A       ; 78           ; 17           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[19]         ; AR16  ; 2A       ; 78           ; 11           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[1]          ; H4    ; 3F       ; 148          ; 145          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[20]         ; AN16  ; 2A       ; 78           ; 11           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[21]         ; AV19  ; 2A       ; 78           ; 9            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[2]          ; P8    ; 3F       ; 148          ; 147          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[3]          ; J5    ; 3F       ; 148          ; 153          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[4]          ; H3    ; 3F       ; 148          ; 147          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[5]          ; H6    ; 3F       ; 148          ; 151          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[6]          ; E3    ; 3F       ; 148          ; 149          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[7]          ; B2    ; 3F       ; 148          ; 143          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[8]          ; C2    ; 3F       ; 148          ; 149          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_n[9]          ; AT14  ; 2A       ; 78           ; 15           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[0]          ; E1    ; 3F       ; 148          ; 150          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[10]         ; AM17  ; 2A       ; 78           ; 8            ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[11]         ; AJ16  ; 2A       ; 78           ; 14           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[12]         ; AW13  ; 2A       ; 78           ; 12           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[13]         ; AV14  ; 2A       ; 78           ; 6            ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[14]         ; AP14  ; 2A       ; 78           ; 16           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[15]         ; AK16  ; 2A       ; 78           ; 12           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[16]         ; AU16  ; 2A       ; 78           ; 12           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[17]         ; AT17  ; 2A       ; 78           ; 10           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[18]         ; AM15  ; 2A       ; 78           ; 16           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[19]         ; AR15  ; 2A       ; 78           ; 10           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[1]          ; G4    ; 3F       ; 148          ; 144          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[20]         ; AP16  ; 2A       ; 78           ; 10           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[21]         ; AV18  ; 2A       ; 78           ; 8            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[2]          ; N8    ; 3F       ; 148          ; 146          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[3]          ; J4    ; 3F       ; 148          ; 152          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[4]          ; H2    ; 3F       ; 148          ; 146          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[5]          ; G5    ; 3F       ; 148          ; 150          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[6]          ; D3    ; 3F       ; 148          ; 148          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[7]          ; A2    ; 3F       ; 148          ; 142          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[8]          ; B1    ; 3F       ; 148          ; 148          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_HB_p[9]          ; AT13  ; 2A       ; 78           ; 14           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[0]          ; A4    ; 3G       ; 148          ; 180          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[10]         ; F8    ; 3G       ; 148          ; 178          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[11]         ; C6    ; 3G       ; 148          ; 172          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[12]         ; B5    ; 3G       ; 148          ; 180          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[13]         ; D6    ; 3G       ; 148          ; 176          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[14]         ; C7    ; 3G       ; 148          ; 178          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[15]         ; E7    ; 3G       ; 148          ; 170          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[16]         ; F5    ; 3G       ; 148          ; 174          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[17]         ; G9    ; 3G       ; 148          ; 174          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[18]         ; L8    ; 3G       ; 148          ; 170          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[19]         ; P9    ; 3F       ; 148          ; 153          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[1]          ; C3    ; 3G       ; 148          ; 176          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[20]         ; G7    ; 3G       ; 148          ; 172          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[21]         ; D4    ; 3G       ; 148          ; 174          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[22]         ; U12   ; 3F       ; 148          ; 145          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[23]         ; V12   ; 3F       ; 148          ; 143          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[24]         ; R12   ; 3G       ; 148          ; 174          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[25]         ; G2    ; 3F       ; 148          ; 145          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[26]         ; T8    ; 3F       ; 148          ; 151          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[27]         ; T13   ; 3G       ; 148          ; 172          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[28]         ; K6    ; 3F       ; 148          ; 153          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[29]         ; H1    ; 3F       ; 148          ; 143          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[2]          ; T10   ; 3F       ; 148          ; 147          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[30]         ; L7    ; 3F       ; 148          ; 151          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[31]         ; R10   ; 3G       ; 148          ; 170          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[32]         ; N6    ; 3F       ; 148          ; 149          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[33]         ; P11   ; 3G       ; 148          ; 180          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[3]          ; M11   ; 3G       ; 148          ; 178          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[4]          ; U10   ; 3F       ; 148          ; 149          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[5]          ; K10   ; 3G       ; 148          ; 178          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[6]          ; J8    ; 3G       ; 148          ; 176          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[7]          ; L10   ; 3G       ; 148          ; 180          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[8]          ; N9    ; 3G       ; 148          ; 176          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_n[9]          ; H7    ; 3G       ; 148          ; 170          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[0]          ; A3    ; 3G       ; 148          ; 179          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[10]         ; E8    ; 3G       ; 148          ; 177          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[11]         ; B6    ; 3G       ; 148          ; 171          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[12]         ; A5    ; 3G       ; 148          ; 179          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[13]         ; D5    ; 3G       ; 148          ; 175          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[14]         ; B7    ; 3G       ; 148          ; 177          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[15]         ; E6    ; 3G       ; 148          ; 169          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[16]         ; E5    ; 3G       ; 148          ; 173          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[17]         ; F9    ; 3G       ; 148          ; 173          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[18]         ; K8    ; 3G       ; 148          ; 169          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[19]         ; R8    ; 3F       ; 148          ; 152          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[1]          ; B4    ; 3G       ; 148          ; 175          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[20]         ; F7    ; 3G       ; 148          ; 171          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[21]         ; C4    ; 3G       ; 148          ; 173          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[22]         ; U11   ; 3F       ; 148          ; 144          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[23]         ; V11   ; 3F       ; 148          ; 142          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[24]         ; R11   ; 3G       ; 148          ; 173          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[25]         ; F2    ; 3F       ; 148          ; 144          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[26]         ; R7    ; 3F       ; 148          ; 150          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[27]         ; T12   ; 3G       ; 148          ; 171          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[28]         ; J6    ; 3F       ; 148          ; 152          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[29]         ; G1    ; 3F       ; 148          ; 142          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[2]          ; T9    ; 3F       ; 148          ; 146          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[30]         ; K7    ; 3F       ; 148          ; 150          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[31]         ; P10   ; 3G       ; 148          ; 169          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[32]         ; M6    ; 3F       ; 148          ; 148          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[33]         ; N11   ; 3G       ; 148          ; 179          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[3]          ; M10   ; 3G       ; 148          ; 177          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[4]          ; U9    ; 3F       ; 148          ; 148          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[5]          ; J10   ; 3G       ; 148          ; 177          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[6]          ; H8    ; 3G       ; 148          ; 175          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[7]          ; L9    ; 3G       ; 148          ; 179          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[8]          ; M9    ; 3G       ; 148          ; 175          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_LA_p[9]          ; G6    ; 3G       ; 148          ; 169          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_SCL              ; J9    ; 3G       ; 148          ; 172          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FMC_SDA              ; F4    ; 3F       ; 148          ; 153          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FPGA_I2C_SCL         ; M1    ; 3E       ; 148          ; 115          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; FPGA_I2C_SDA         ; M4    ; 3E       ; 148          ; 125          ; 31           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|SDAO (inverted)                                                                                                                                                                                                                ;
; HPS_DIO[0]           ; J18   ; HPS      ; 79           ; 190          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[5] (inverted)                                                                                           ;
; HPS_DIO[1]           ; F22   ; HPS      ; 79           ; 186          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[3] (inverted)                                                                                           ;
; HPS_DIO[2]           ; K18   ; HPS      ; 79           ; 185          ; 96           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; HPS_DIO[3]           ; E23   ; HPS      ; 79           ; 187          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[7] (inverted)                                                                                           ;
; HPS_DIO[4]           ; G21   ; HPS      ; 79           ; 181          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[9] (inverted)                                                                                           ;
; HPS_DIO[5]           ; H21   ; HPS      ; 79           ; 180          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[11] (inverted)                                                                                          ;
; HPS_ENET_MDIO        ; C24   ; 2L       ; 78           ; 206          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[1] (inverted)                                                                                           ;
; HPS_GPIO[0]          ; D23   ; HPS      ; 79           ; 178          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[31] (inverted)                                                                                          ;
; HPS_GPIO[1]          ; C23   ; HPS      ; 79           ; 184          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[33] (inverted)                                                                                          ;
; HPS_GPIO[2]          ; F23   ; HPS      ; 79           ; 177          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[35] (inverted)                                                                                          ;
; HPS_GPIO[3]          ; G22   ; HPS      ; 79           ; 182          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[37] (inverted)                                                                                          ;
; HPS_I2C0_SCLK        ; B30   ; 2L       ; 78           ; 199          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[29]                                                                                                     ;
; HPS_I2C0_SDAT        ; A30   ; 2L       ; 78           ; 198          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[28]                                                                                                     ;
; HPS_KEY              ; A29   ; 2L       ; 78           ; 200          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[41] (inverted)                                                                                          ;
; HPS_LED              ; D29   ; 2L       ; 78           ; 197          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[39] (inverted)                                                                                          ;
; HPS_USB_DATA[0]      ; K25   ; 2L       ; 78           ; 199          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[13] (inverted)                                                                                          ;
; HPS_USB_DATA[1]      ; G26   ; 2L       ; 78           ; 200          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[15] (inverted)                                                                                          ;
; HPS_USB_DATA[2]      ; E27   ; 2L       ; 78           ; 202          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[17] (inverted)                                                                                          ;
; HPS_USB_DATA[3]      ; F27   ; 2L       ; 78           ; 203          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[19] (inverted)                                                                                          ;
; HPS_USB_DATA[4]      ; L24   ; 2L       ; 78           ; 204          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[21] (inverted)                                                                                          ;
; HPS_USB_DATA[5]      ; M24   ; 2L       ; 78           ; 205          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[23] (inverted)                                                                                          ;
; HPS_USB_DATA[6]      ; K23   ; 2L       ; 78           ; 206          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[25] (inverted)                                                                                          ;
; HPS_USB_DATA[7]      ; L23   ; 2L       ; 78           ; 207          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[27] (inverted)                                                                                          ;
; I2C_INT              ; AH27  ; 2I       ; 78           ; 118          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; MPU_INT              ; E26   ; 2L       ; 78           ; 199          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; REFCLK0_SCL          ; AU20  ; 2G       ; 78           ; 67           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; REFCLK0_SDA          ; AT20  ; 2G       ; 78           ; 68           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; REFCLK1_SCL          ; AR22  ; 2G       ; 78           ; 63           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; REFCLK1_SDA          ; AR21  ; 2G       ; 78           ; 64           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; SRC_DP_HPD           ; AD25  ; 2I       ; 78           ; 116          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL0_SLCS_n   ; AV26  ; 2H       ; 78           ; 95           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL10         ; AU24  ; 2H       ; 78           ; 99           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL12_A0      ; AT23  ; 2H       ; 78           ; 91           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL15_INT_n   ; AW21  ; 2H       ; 78           ; 96           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL1_SLWR_n   ; AT22  ; 2H       ; 78           ; 91           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL2_SLOE_n   ; AT25  ; 2H       ; 78           ; 90           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL3_SLRD_n   ; AR27  ; 2H       ; 78           ; 93           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL4_FLAGA    ; AN22  ; 2G       ; 78           ; 70           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL5_FLAGB    ; AN23  ; 2H       ; 78           ; 95           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL6          ; AL24  ; 2H       ; 78           ; 99           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL7_PKTEND_n ; AL25  ; 2H       ; 78           ; 96           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL8          ; AV21  ; 2H       ; 78           ; 88           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_CTL9          ; AV22  ; 2H       ; 78           ; 97           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[0]         ; AU21  ; 2H       ; 78           ; 89           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[10]        ; AV28  ; 2H       ; 78           ; 93           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[11]        ; AU26  ; 2H       ; 78           ; 97           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[12]        ; AV23  ; 2H       ; 78           ; 93           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[13]        ; AU25  ; 2H       ; 78           ; 98           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[14]        ; AR25  ; 2H       ; 78           ; 91           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[15]        ; AP24  ; 2H       ; 78           ; 89           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[16]        ; AL23  ; 2H       ; 78           ; 90           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[17]        ; AM24  ; 2H       ; 78           ; 98           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[18]        ; AK25  ; 2H       ; 78           ; 97           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[19]        ; AM25  ; 2H       ; 78           ; 95           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[1]         ; AW23  ; 2H       ; 78           ; 92           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[20]        ; AT24  ; 2H       ; 78           ; 90           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[21]        ; AR26  ; 2H       ; 78           ; 96           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[22]        ; AP26  ; 2H       ; 78           ; 97           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[23]        ; AP25  ; 2H       ; 78           ; 88           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[24]        ; AN24  ; 2H       ; 78           ; 94           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[25]        ; AN26  ; 2H       ; 78           ; 94           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[26]        ; AK23  ; 2H       ; 78           ; 91           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[27]        ; AJ25  ; 2H       ; 78           ; 98           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[28]        ; AJ23  ; 2H       ; 78           ; 92           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[29]        ; AH23  ; 2H       ; 78           ; 93           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[2]         ; AW24  ; 2H       ; 78           ; 94           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[30]        ; AR20  ; 2G       ; 78           ; 71           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[31]        ; AP20  ; 2G       ; 78           ; 72           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[3]         ; AW25  ; 2H       ; 78           ; 89           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[4]         ; AW26  ; 2H       ; 78           ; 88           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[5]         ; AV24  ; 2H       ; 78           ; 95           ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[6]         ; AW28  ; 2H       ; 78           ; 92           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[7]         ; AW30  ; 2H       ; 78           ; 98           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[8]         ; AW29  ; 2H       ; 78           ; 99           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_DQ[9]         ; AV27  ; 2H       ; 78           ; 94           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_OTG_ID        ; AG26  ; 2I       ; 78           ; 120          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_PCLK          ; AT27  ; 2H       ; 78           ; 92           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_RESET_n       ; AJ24  ; 2H       ; 78           ; 99           ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_UART_RX       ; AU27  ; 2H       ; 78           ; 96           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
; USBFX3_UART_TX       ; AP23  ; 2H       ; 78           ; 89           ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                   ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+------------+----------+--------------+------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1J       ; 0 / 0 ( -- )      ; --            ; --           ;
; 1I       ; 0 / 0 ( -- )      ; --            ; --           ;
; 1H       ; 18 / 28 ( 64 % )  ; --            ; --           ;
; 1G       ; 28 / 28 ( 100 % ) ; --            ; --           ;
; 1F       ; 0 / 28 ( 0 % )    ; --            ; --           ;
; 1E       ; 0 / 28 ( 0 % )    ; --            ; --           ;
; 1D       ; 0 / 28 ( 0 % )    ; --            ; --           ;
; 1C       ; 0 / 28 ( 0 % )    ; --            ; --           ;
; 2L       ; 35 / 48 ( 73 % )  ; 1.8V          ; --           ;
; 2K       ; 31 / 48 ( 65 % )  ; 1.2V          ; --           ;
; 2J       ; 45 / 48 ( 94 % )  ; 1.2V          ; --           ;
; 2I       ; 19 / 48 ( 40 % )  ; 1.8V          ; --           ;
; 2H       ; 48 / 48 ( 100 % ) ; 1.8V          ; --           ;
; 2G       ; 21 / 24 ( 88 % )  ; 1.8V          ; --           ;
; 2A       ; 37 / 48 ( 77 % )  ; 1.8V          ; --           ;
; 3H       ; 48 / 48 ( 100 % ) ; 1.8V          ; --           ;
; 3G       ; 48 / 48 ( 100 % ) ; 1.8V          ; --           ;
; 3F       ; 47 / 48 ( 98 % )  ; 1.8V          ; --           ;
; 3E       ; 2 / 48 ( 4 % )    ; 1.2V          ; --           ;
; 3D       ; 0 / 48 ( 0 % )    ; 1.8V          ; --           ;
; 3C       ; 0 / 48 ( 0 % )    ; 1.8V          ; --           ;
; 3B       ; 0 / 48 ( 0 % )    ; 1.8V          ; --           ;
; 3A       ; 0 / 48 ( 0 % )    ; 1.8V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                                ;
+----------+------------+----------+------------------------------------------------------------------+--------+-----------------------------+---------+--------------+-----------------+----------+--------------+---------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                   ; Dir.   ; I/O Standard                ; Voltage ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ; Package Delay ;
+----------+------------+----------+------------------------------------------------------------------+--------+-----------------------------+---------+--------------+-----------------+----------+--------------+---------------+
; A2       ; 739        ; 3F       ; FMC_HB_p[7]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A3       ; 681        ; 3G       ; FMC_LA_p[0]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A4       ; 680        ; 3G       ; FMC_LA_n[0]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A5       ; 693        ; 3G       ; FMC_LA_p[12]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A6       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A7       ; 655        ; 3H       ; FMC_HA_p[15]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A8       ; 654        ; 3H       ; FMC_HA_n[15]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A9       ; 653        ; 3H       ; FMC_HA_p[16]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A10      ; 647        ; 3H       ; FMC_HA_p[12]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A11      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A12      ; 621        ; 3H       ; FMC_HA_p[14]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A13      ;            ;          ; VREFP_ADC                                                        ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A14      ;            ;          ; VREFN_ADC                                                        ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A15      ; 353        ; 2J       ; DDR4H_DQ[13]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 175ps         ;
; A16      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A17      ; 347        ; 2J       ; DDR4H_DQ[12]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 177ps         ;
; A18      ; 346        ; 2J       ; DDR4H_DQ[14]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 171ps         ;
; A19      ; 341        ; 2J       ; DDR4H_DQ[7]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 178ps         ;
; A20      ; 339        ; 2J       ; DDR4H_DQS[0]                                                     ; bidir  ; Differential 1.2-V POD      ;         ; --           ; Y               ; no       ; Off          ; 180ps         ;
; A21      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A22      ; 342        ; 2J       ; DDR4H_DQ[3]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 189ps         ;
; A23      ; 343        ; 2J       ; DDR4H_ALERT_n                                                    ; input  ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 190ps         ;
; A24      ; 227        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; A25      ; 229        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; A26      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A27      ; 238        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; A28      ; 239        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; A29      ; 243        ; 2L       ; HPS_KEY                                                          ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A30      ; 245        ; 2L       ; HPS_I2C0_SDAT                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; A31      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A32      ;            ;          ; RREF                                                             ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A36      ; 58         ; 1H       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A37      ; 59         ; 1H       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; A38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA1      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA2      ; 828        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA3      ; 831        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA4      ; 830        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA5      ; 832        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA6      ;            ; 3D       ; VCCIO3D                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AA7      ; 818        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA8      ; 821        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA9      ; 820        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA10     ; 812        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA11     ;            ; 3D       ; VCCIO3D                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AA12     ; 822        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA13     ;            ; 3D       ; VREFB3DN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA14     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AA15     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AA16     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA17     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AA18     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AA19     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AA20     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AA21     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA22     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AA23     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AA24     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AA25     ;            ; 2I       ; VREFB2IN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA26     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA27     ; 370        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AA28     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA29     ;            ; --       ; VCCH_GXBL                                                        ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AA30     ;            ; --       ; VCCT_GXBL1E                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AA31     ;            ; --       ; VCCT_GXBL1E                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AA32     ; 144        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA33     ; 145        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA36     ; 148        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA37     ; 149        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AA39     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB1      ; 834        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB2      ; 840        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB3      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB4      ; 833        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB5      ; 827        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB6      ; 826        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB7      ; 819        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB8      ;            ; 3D       ; VCCIO3D                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AB9      ; 813        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB10     ; 817        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB11     ; 816        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB12     ; 823        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB13     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB14     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AB15     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AB16     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AB17     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AB18     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB19     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AB20     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AB21     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AB22     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AB23     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB24     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AB25     ; 376        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB26     ; 377        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB27     ; 371        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AB28     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB30     ; 141        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB31     ; 140        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB32     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB34     ; 152        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB35     ; 153        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB36     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB37     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB38     ; 146        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AB39     ; 147        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC1      ; 835        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC2      ; 841        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC3      ; 843        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC4      ; 842        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC5      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC6      ; 836        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC7      ; 882        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC8      ; 889        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC9      ; 888        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC10     ;            ; 3C       ; VCCIO3C                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AC11     ; 892        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC12     ; 895        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC13     ;            ; 3C       ; VREFB3CN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC14     ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AC15     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC16     ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AC17     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AC18     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AC19     ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AC20     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC21     ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AC22     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AC23     ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AC24     ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AC25     ;            ; 2I       ; VCCIO2I                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AC26     ; 380        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC27     ; 381        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC28     ; 372        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AC29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC30     ;            ; --       ; VCCR_GXBL1E                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AC31     ;            ; --       ; VCCR_GXBL1E                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AC32     ; 156        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC33     ; 157        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC36     ; 160        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC37     ; 161        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AC39     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD1      ; 844        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD2      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD3      ; 839        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD4      ; 838        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD5      ; 837        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD6      ; 883        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD7      ;            ; 3C       ; VCCIO3C                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AD8      ; 890        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD9      ; 887        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD10     ; 886        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD11     ; 893        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD12     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD13     ; 894        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD14     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AD15     ;            ;          ; DNU                                                              ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD16     ;            ;          ; DNU                                                              ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD17     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD18     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AD19     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AD20     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AD21     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AD22     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD23     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AD24     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AD25     ; 378        ; 2I       ; SRC_DP_HPD                                                       ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AD26     ; 368        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD27     ;            ; 2I       ; VCCIO2I                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AD28     ; 373        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AD29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD30     ; 167        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD31     ; 166        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD32     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD34     ; 164        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD35     ; 165        ; 1E       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD36     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD37     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD38     ; 150        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AD39     ; 151        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE1      ; 845        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE2      ; 847        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE3      ; 846        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE4      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE5      ; 858        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE6      ; 872        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE7      ; 878        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE8      ; 891        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE9      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE10     ; 931        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE11     ; 930        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE12     ; 939        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE13     ;            ; 3B       ; VREFB3BN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE14     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE15     ;            ;          ; DNU                                                              ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE16     ;            ;          ; GNDSENSE                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE17     ;            ;          ; VCCLSENSE                                                        ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE18     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AE19     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE20     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AE21     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AE22     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AE23     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AE24     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE25     ; 379        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE26     ; 369        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE27     ; 382        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AE28     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE29     ;            ; --       ; VCCH_GXBL                                                        ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AE30     ;            ; --       ; VCCT_GXBL1D                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AE31     ;            ; --       ; VCCT_GXBL1D                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AE32     ; 176        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE33     ; 177        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE36     ; 154        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE37     ; 155        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AE39     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF1      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF2      ; 851        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF3      ; 850        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF4      ; 859        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF5      ; 873        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF6      ;            ; 3C       ; VCCIO3C                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AF7      ; 879        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF8      ; 884        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF9      ; 937        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF10     ; 936        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF11     ;            ; 3B       ; VCCIO3B                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AF12     ; 940        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF13     ; 938        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF14     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AF15     ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AF16     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF17     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AF18     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AF19     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AF20     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AF21     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF22     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AF23     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AF24     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AF25     ; 384        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF26     ;            ; 2I       ; VCCIO2I                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AF27     ; 383        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF28     ; 386        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AF29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF30     ; 169        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF31     ; 168        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF32     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF34     ; 172        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF35     ; 173        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF36     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF37     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF38     ; 158        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AF39     ; 159        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG1      ; 853        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG2      ; 852        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG3      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG4      ; 856        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG5      ; 877        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG6      ; 876        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG7      ; 885        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG8      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG9      ; 935        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG10     ; 934        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG11     ; 941        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG12     ; 942        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG13     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG14     ;            ; 3A       ; VREFB3AN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG15     ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AG16     ;            ; --       ; VCCBAT                                                           ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AG17     ;            ; --       ; VCCPGM                                                           ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AG18     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG19     ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AG20     ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AG21     ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AG22     ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AG23     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG24     ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; AG25     ; 385        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG26     ; 374        ; 2I       ; USBFX3_OTG_ID                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AG27     ; 387        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AG28     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG30     ;            ; --       ; VCCR_GXBL1D                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AG31     ;            ; --       ; VCCR_GXBL1D                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AG32     ; 184        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG33     ; 185        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG36     ; 162        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG37     ; 163        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AG39     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH1      ; 848        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH2      ; 855        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH3      ; 854        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH4      ; 857        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH5      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH6      ; 874        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH7      ; 921        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH8      ; 920        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH9      ; 922        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH10     ;            ; 3B       ; VCCIO3B                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AH11     ; 943        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH12     ; 978        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH13     ; 988        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH14     ; 990        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH15     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH16     ; 562        ; 2A       ; FMC_HB_n[11]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AH17     ;            ; --       ; VCCPGM                                                           ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AH18     ; 602        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH19     ;            ; 2A       ; VREFB2AN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH20     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH21     ; 486        ; 2G       ; SMA_CLKIN_p(n)                                                   ; input  ; LVDS                        ;         ; --           ; N               ; no       ; Off          ; --            ;
; AH22     ;            ; 2G       ; VREFB2GN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH23     ; 422        ; 2H       ; USBFX3_DQ[29]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AH24     ;            ; 2H       ; VREFB2HN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH25     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH26     ; 375        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH27     ; 388        ; 2I       ; I2C_INT                                                          ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AH28     ; 389        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AH29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH30     ; 195        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH31     ; 194        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH32     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH34     ; 180        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH35     ; 181        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH36     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH37     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH38     ; 170        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AH39     ; 171        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ1      ; 849        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ2      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ3      ; 861        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ4      ; 860        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ5      ; 875        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ6      ; 880        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ7      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ8      ; 923        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ9      ; 933        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ10     ; 932        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ11     ; 979        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ12     ;            ; 3A       ; VCCIO3A                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AJ13     ; 989        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ14     ; 991        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ15     ; 992        ; CSS      ; ^GND                                                             ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ16     ; 563        ; 2A       ; FMC_HB_p[11]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AJ17     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ18     ; 594        ; 2A       ; CLKUSR_100                                                       ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AJ19     ; 603        ; 2A       ; SW[0]                                                            ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AJ20     ; 496        ; 2G       ; ETH_MDIO                                                         ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AJ21     ; 487        ; 2G       ; SMA_CLKIN_p                                                      ; input  ; LVDS                        ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AJ22     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ23     ; 423        ; 2H       ; USBFX3_DQ[28]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AJ24     ; 416        ; 2H       ; USBFX3_RESET_n                                                   ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AJ25     ; 417        ; 2H       ; USBFX3_DQ[27]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AJ26     ; 390        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AJ27     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ28     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ29     ;            ; --       ; VCCH_GXBL                                                        ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AJ30     ;            ; --       ; VCCT_GXBL1C                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AJ31     ;            ; --       ; VCCT_GXBL1C                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AJ32     ; 192        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ33     ; 193        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ36     ; 174        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ37     ; 175        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AJ39     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK1      ; 865        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK2      ; 864        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK3      ; 870        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK4      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK5      ; 881        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK6      ; 925        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK7      ; 924        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK8      ; 926        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK9      ;            ; 3B       ; VCCIO3B                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AK10     ; 985        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK11     ; 984        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK12     ; 986        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK13     ; 982        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK14     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK15     ; 1001       ; CSS      ; ^nIO_PULLUP                                                      ; input  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK16     ; 565        ; 2A       ; FMC_HB_p[15]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AK17     ; 564        ; 2A       ; FMC_HB_n[15]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AK18     ; 595        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK19     ;            ; 2A       ; VCCIO2A                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AK20     ; 497        ; 2G       ; ETH_RST_n                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AK21     ; 480        ; 2G       ; CDCM6208_SCL                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AK22     ; 481        ; 2G       ; CDCM6208_SDA                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AK23     ; 424        ; 2H       ; USBFX3_DQ[26]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AK24     ;            ; 2H       ; VCCIO2H                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AK25     ; 418        ; 2H       ; USBFX3_DQ[18]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AK26     ; 391        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK27     ; 400        ; 2I       ; HEX1_D[5]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AK28     ; 394        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AK29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK30     ; 197        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK31     ; 196        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK32     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK34     ; 188        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK35     ; 189        ; 1D       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK36     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK37     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK38     ; 178        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AK39     ; 179        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL1      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL2      ; 871        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL3      ; 869        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL4      ; 868        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL5      ; 908        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL6      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL7      ; 927        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL8      ; 929        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL9      ; 928        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL10     ; 968        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL11     ;            ; 3A       ; VCCIO3A                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AL12     ; 987        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL13     ; 983        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL14     ; 996        ; CSS      ; altera_reserved_tck                                              ; input  ; 1.8 V                       ;         ; --           ; N               ; no       ; Off          ; --            ;
; AL15     ; 1004       ; CSS      ; ^GND                                                             ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL16     ;            ; 2A       ; VCCIO2A                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AL17     ; 568        ; 2A       ; FMC_HB_n[10]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AL18     ; 601        ; 2A       ; FMC_GA[1]                                                        ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AL19     ; 600        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL20     ; 490        ; 2G       ; ETH_RX_p(n)                                                      ; input  ; LVDS                        ;         ; --           ; N               ; no       ; Off          ; --            ;
; AL21     ;            ; 2G       ; VCCIO2G                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AL22     ; 476        ; 2G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL23     ; 425        ; 2H       ; USBFX3_DQ[16]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AL24     ; 428        ; 2H       ; USBFX3_CTL6                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AL25     ; 419        ; 2H       ; USBFX3_CTL7_PKTEND_n                                             ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AL26     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL27     ; 401        ; 2I       ; HEX1_D[4]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AL28     ; 395        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AL29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL30     ;            ; --       ; VCCR_GXBL1C                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AL31     ;            ; --       ; VCCR_GXBL1C                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; AL32     ; 204        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL33     ; 205        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL36     ; 182        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL37     ; 183        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AL39     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM1      ; 863        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM2      ; 862        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM3      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM4      ; 909        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM5      ; 913        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM6      ; 912        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM7      ; 916        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM8      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM9      ; 969        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM10     ; 975        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM11     ; 974        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM12     ; 980        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM13     ;            ; 3A       ; VCCIO3A                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AM14     ; 998        ; CSS      ; ^MSEL0                                                           ; input  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM15     ; 573        ; 2A       ; FMC_HB_p[18]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AM16     ; 572        ; 2A       ; FMC_HB_n[18]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AM17     ; 569        ; 2A       ; FMC_HB_p[10]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AM18     ;            ; 2A       ; VCCIO2A                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AM19     ; 606        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM20     ; 491        ; 2G       ; ETH_RX_p                                                         ; input  ; LVDS                        ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AM21     ; 482        ; 2G       ; SMA_CLKOUT_p(n)                                                  ; output ; LVDS                        ;         ; --           ; N               ; no       ; Off          ; --            ;
; AM22     ; 477        ; 2G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AM23     ;            ; 2H       ; VCCIO2H                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AM24     ; 429        ; 2H       ; USBFX3_DQ[17]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AM25     ; 420        ; 2H       ; USBFX3_DQ[19]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AM26     ; 404        ; 2I       ; HEX1_D[6]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AM27     ; 405        ; 2I       ; HEX1_D[3]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AM28     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM30     ; 223        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM31     ; 222        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM32     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM34     ; 200        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM35     ; 201        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM36     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM37     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM38     ; 186        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AM39     ; 187        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN1      ; 867        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN2      ; 866        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN3      ; 901        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN4      ; 900        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN5      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN6      ; 918        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN7      ; 917        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN8      ; 956        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN9      ; 972        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN10     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN11     ; 976        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN12     ; 981        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN13     ; 1006       ; CSS      ; ^nCE                                                             ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN14     ; 1000       ; CSS      ; ^MSEL2                                                           ; input  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN15     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN16     ; 566        ; 2A       ; FMC_HB_n[20]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AN17     ; 598        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN18     ; 607        ; 2A       ; CPU_RESET_n                                                      ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AN19     ; 498        ; 2G       ; ETH_TX_p(n)                                                      ; output ; LVDS                        ;         ; --           ; N               ; no       ; Off          ; --            ;
; AN20     ;            ; 2G       ; VCCIO2G                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AN21     ; 483        ; 2G       ; SMA_CLKOUT_p                                                     ; output ; LVDS                        ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AN22     ; 478        ; 2G       ; USBFX3_CTL4_FLAGA                                                ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AN23     ; 432        ; 2H       ; USBFX3_CTL5_FLAGB                                                ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AN24     ; 433        ; 2H       ; USBFX3_DQ[24]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AN25     ;            ; 2H       ; VCCIO2H                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AN26     ; 421        ; 2H       ; USBFX3_DQ[25]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AN27     ; 392        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN28     ; 393        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AN29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN30     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN31     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN32     ; 212        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN33     ; 213        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN36     ; 190        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN37     ; 191        ; 1D       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AN39     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP1      ; 898        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP2      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP3      ; 907        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP4      ; 906        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP5      ; 919        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP6      ; 914        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP7      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP8      ; 957        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP9      ; 973        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP10     ; 970        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP11     ; 977        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP12     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP13     ; 999        ; CSS      ; ^MSEL1                                                           ; input  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP14     ; 561        ; 2A       ; FMC_HB_p[14]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AP15     ; 560        ; 2A       ; FMC_HB_n[14]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AP16     ; 567        ; 2A       ; FMC_HB_p[20]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AP17     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP18     ; 599        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP19     ; 499        ; 2G       ; ETH_TX_p                                                         ; output ; LVDS                        ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AP20     ; 488        ; 2G       ; USBFX3_DQ[31]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AP21     ; 479        ; 2G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP22     ;            ; 2G       ; VCCIO2G                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; AP23     ; 438        ; 2H       ; USBFX3_UART_TX                                                   ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AP24     ; 426        ; 2H       ; USBFX3_DQ[15]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AP25     ; 427        ; 2H       ; USBFX3_DQ[23]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AP26     ; 430        ; 2H       ; USBFX3_DQ[22]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AP27     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP28     ; 398        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP29     ; 396        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP30     ; 397        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AP31     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP32     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP34     ; 208        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP35     ; 209        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP36     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP37     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP38     ; 198        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AP39     ; 199        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR1      ; 899        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR2      ; 897        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR3      ; 896        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR4      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR5      ; 910        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR6      ; 915        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR7      ; 961        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR8      ; 960        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR9      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR10     ; 971        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR11     ; 993        ; CSS      ; altera_reserved_tdo                                              ; output ; 1.8 V                       ;         ; --           ; N               ; no       ; Off          ; --            ;
; AR12     ; 997        ; CSS      ; altera_reserved_tdi                                              ; input  ; 1.8 V                       ;         ; --           ; N               ; no       ; Off          ; --            ;
; AR13     ; 1011       ; CSS      ; ^AS_DATA1                                                        ;        ;                             ;         ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AR14     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR15     ; 579        ; 2A       ; FMC_HB_p[19]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR16     ; 578        ; 2A       ; FMC_HB_n[19]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR17     ; 605        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR18     ; 604        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR19     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR20     ; 489        ; 2G       ; USBFX3_DQ[30]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR21     ; 484        ; 2G       ; REFCLK1_SDA                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR22     ; 485        ; 2G       ; REFCLK1_SCL                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR23     ; 439        ; 2H       ; CLK_50_B2H                                                       ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR24     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR25     ; 436        ; 2H       ; USBFX3_DQ[14]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR26     ; 431        ; 2H       ; USBFX3_DQ[21]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR27     ; 434        ; 2H       ; USBFX3_CTL3_SLRD_n                                               ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR28     ; 399        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AR29     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR30     ; 406        ; 2I       ; HEX1_D[2]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR31     ; 407        ; 2I       ; HEX1_DP                                                          ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR32     ; 412        ; 2I       ; HEX0_D[1]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AR33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR36     ; 202        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR37     ; 203        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AR39     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT1      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT2      ; 903        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AT3      ; 902        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AT4      ; 911        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AT5      ; 944        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AT6      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT7      ; 966        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AT8      ; 963        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AT9      ; 962        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AT10     ; 1005       ; CSS      ; ^nCONFIG                                                         ; input  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT11     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT12     ; 1010       ; CSS      ; ^AS_DATA0, ASDO                                                  ;        ;                             ;         ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AT13     ; 575        ; 2A       ; FMC_HB_p[9]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT14     ; 574        ; 2A       ; FMC_HB_n[9]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT15     ; 580        ; 2A       ; KEY[1]                                                           ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT16     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT17     ; 591        ; 2A       ; FMC_HB_p[17]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT18     ; 590        ; 2A       ; FMC_HB_n[17]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT19     ; 494        ; 2G       ; ETH_MDC                                                          ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT20     ; 492        ; 2G       ; REFCLK0_SDA                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT21     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT22     ; 460        ; 2H       ; USBFX3_CTL1_SLWR_n                                               ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT23     ; 448        ; 2H       ; USBFX3_CTL12_A0                                                  ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT24     ; 449        ; 2H       ; USBFX3_DQ[20]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT25     ; 437        ; 2H       ; USBFX3_CTL2_SLOE_n                                               ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT26     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT27     ; 435        ; 2H       ; USBFX3_PCLK                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT28     ; 414        ; 2I       ; HEX1_D[0]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT29     ; 415        ; 2I       ; HEX1_D[1]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT30     ; 402        ; 2I       ; HEX0_D[4]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT31     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT32     ; 413        ; 2I       ; HEX0_D[0]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AT33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT34     ; 216        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT35     ; 217        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT36     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT37     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT38     ; 206        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AT39     ; 207        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU1      ; 905        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AU2      ; 904        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AU3      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU4      ; 946        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AU5      ; 945        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AU6      ; 958        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AU7      ; 967        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AU8      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU9      ; 995        ; CSS      ; altera_reserved_ntrst                                            ; input  ; 1.8 V                       ;         ; --           ; N               ; no       ; Off          ; --            ;
; AU10     ; 1003       ; CSS      ; ^CONF_DONE                                                       ; bidir  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU11     ; 1008       ; CSS      ; ^nCSO1                                                           ;        ;                             ;         ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AU12     ; 994        ; CSS      ; altera_reserved_tms                                              ; input  ; 1.8 V                       ;         ; --           ; N               ; no       ; Off          ; --            ;
; AU13     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU14     ; 570        ; 2A       ; FMC_HB_n[13]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU15     ; 581        ; 2A       ; KEY[0]                                                           ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU16     ; 589        ; 2A       ; FMC_HB_p[16]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU17     ; 588        ; 2A       ; FMC_HB_n[16]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU18     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU19     ; 495        ; 2G       ; ETH_INT_n                                                        ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU20     ; 493        ; 2G       ; REFCLK0_SCL                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU21     ; 462        ; 2H       ; USBFX3_DQ[0]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU22     ; 461        ; 2H       ; USBFX3_CTL11_A1                                                  ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU23     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU24     ; 452        ; 2H       ; USBFX3_CTL10                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU25     ; 453        ; 2H       ; USBFX3_DQ[13]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU26     ; 442        ; 2H       ; USBFX3_DQ[11]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU27     ; 443        ; 2H       ; USBFX3_UART_RX                                                   ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU28     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU29     ; 410        ; 2I       ; HEX0_D[5]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU30     ; 403        ; 2I       ; HEX0_D[3]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU31     ; 408        ; 2I       ; HEX0_DP                                                          ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU32     ; 409        ; 2I       ; HEX0_D[2]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AU33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU36     ; 210        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU37     ; 211        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AU39     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV1      ; 949        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AV2      ; 948        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AV3      ; 954        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AV4      ; 947        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AV5      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV6      ; 952        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AV7      ; 959        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AV8      ; 964        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AV9      ; 1002       ; CSS      ; ^nSTATUS                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV10     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV11     ; 1012       ; CSS      ; ^AS_DATA2                                                        ;        ;                             ;         ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AV12     ; 1013       ; CSS      ; ^AS_DATA3                                                        ;        ;                             ;         ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AV13     ; 576        ; 2A       ; FMC_HB_n[12]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV14     ; 571        ; 2A       ; FMC_HB_p[13]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV15     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV16     ; 584        ; 2A       ; SW[1]                                                            ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV17     ; 586        ; 2A       ; FMC_CLK2_BIDIR_n                                                 ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV18     ; 593        ; 2A       ; FMC_HB_p[21]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV19     ; 592        ; 2A       ; FMC_HB_n[21]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV20     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV21     ; 463        ; 2H       ; USBFX3_CTL8                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV22     ; 454        ; 2H       ; USBFX3_CTL9                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV23     ; 458        ; 2H       ; USBFX3_DQ[12]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV24     ; 456        ; 2H       ; USBFX3_DQ[5]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV25     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV26     ; 444        ; 2H       ; USBFX3_CTL0_SLCS_n                                               ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV27     ; 445        ; 2H       ; USBFX3_DQ[9]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV28     ; 446        ; 2H       ; USBFX3_DQ[10]                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV29     ; 411        ; 2I       ; HEX0_D[6]                                                        ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AV30     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV31     ;            ;          ; DNU                                                              ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV32     ;            ;          ; DNU                                                              ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV34     ; 220        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV35     ; 221        ; 1C       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV36     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV37     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV38     ; 214        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AV39     ; 215        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW2      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW3      ; 955        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AW4      ; 951        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AW5      ; 950        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AW6      ; 953        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AW7      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW8      ; 965        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AW9      ; 1007       ; CSS      ; ^nCSO0                                                           ;        ;                             ;         ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AW10     ; 1009       ; CSS      ; ^nCSO2                                                           ;        ;                             ;         ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AW11     ; 1014       ; CSS      ; ^DCLK                                                            ; bidir  ;                             ;         ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AW12     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW13     ; 577        ; 2A       ; FMC_HB_p[12]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW14     ; 583        ; 2A       ; FMC_CLK_M2C_p[1]                                                 ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW15     ; 582        ; 2A       ; FMC_CLK_M2C_n[1]                                                 ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW16     ; 585        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AW17     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW18     ; 587        ; 2A       ; FMC_CLK2_BIDIR_p                                                 ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW19     ; 596        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AW20     ; 597        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; AW21     ; 455        ; 2H       ; USBFX3_CTL15_INT_n                                               ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW22     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW23     ; 459        ; 2H       ; USBFX3_DQ[1]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW24     ; 457        ; 2H       ; USBFX3_DQ[2]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW25     ; 450        ; 2H       ; USBFX3_DQ[3]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW26     ; 451        ; 2H       ; USBFX3_DQ[4]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW27     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW28     ; 447        ; 2H       ; USBFX3_DQ[6]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW29     ; 440        ; 2H       ; USBFX3_DQ[8]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW30     ; 441        ; 2H       ; USBFX3_DQ[7]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; AW31     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW32     ;            ;          ; RREF                                                             ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW33     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW34     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW35     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW36     ; 218        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW37     ; 219        ; 1C       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; AW38     ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B1       ; 745        ; 3F       ; FMC_HB_p[8]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B2       ; 738        ; 3F       ; FMC_HB_n[7]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B3       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B4       ; 685        ; 3G       ; FMC_LA_p[1]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B5       ; 692        ; 3G       ; FMC_LA_n[12]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B6       ; 689        ; 3G       ; FMC_LA_p[11]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B7       ; 683        ; 3G       ; FMC_LA_p[14]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B8       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B9       ; 652        ; 3H       ; FMC_HA_n[16]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B10      ; 646        ; 3H       ; FMC_HA_n[12]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B11      ; 625        ; 3H       ; FMC_HA_p[18]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B12      ; 620        ; 3H       ; FMC_HA_n[14]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B13      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B14      ;            ;          ; TEMPDIODEn                                                       ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B15      ;            ;          ; TEMPDIODEp                                                       ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B16      ; 352        ; 2J       ; DDR4H_DQ[9]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 184ps         ;
; B17      ; 351        ; 2J       ; DDR4H_DQS[1]                                                     ; bidir  ; Differential 1.2-V POD      ;         ; --           ; Y               ; no       ; Off          ; 173ps         ;
; B18      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B19      ; 340        ; 2J       ; DDR4H_DQ[5]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 178ps         ;
; B20      ; 338        ; 2J       ; DDR4H_DQS_n[0]                                                   ; bidir  ; Differential 1.2-V POD      ;         ; --           ; Y               ; no       ; Off          ; 182ps         ;
; B21      ; 337        ; 2J       ; DDR4H_DQ[1]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 179ps         ;
; B22      ; 331        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; B23      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B24      ; 226        ; 2L       ; LED[1]                                                           ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B25      ; 228        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; B26      ; 225        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; B27      ; 235        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; B28      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B29      ; 242        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; B30      ; 244        ; 2L       ; HPS_I2C0_SCLK                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; B31      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B34      ; 60         ; 1H       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B35      ; 61         ; 1H       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B38      ; 62         ; 1H       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; B39      ; 63         ; 1H       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C1       ; 747        ; 3F       ; FMC_CLK3_BIDIR_p                                                 ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C2       ; 744        ; 3F       ; FMC_HB_n[8]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C3       ; 684        ; 3G       ; FMC_LA_n[1]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C4       ; 687        ; 3G       ; FMC_LA_p[21]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C5       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C6       ; 688        ; 3G       ; FMC_LA_n[11]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C7       ; 682        ; 3G       ; FMC_LA_n[14]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C8       ; 651        ; 3H       ; FMC_HA_p[22]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C9       ; 649        ; 3H       ; FMC_HA_p[21]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C10      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C11      ; 624        ; 3H       ; FMC_HA_n[18]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C12      ; 627        ; 3H       ; FMC_HA_p[17]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C13      ; 626        ; 3H       ; FMC_HA_n[17]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C14      ;            ;          ; ADCGND                                                           ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C15      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C16      ; 357        ; 2J       ; DDR4H_DQ[23]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 162ps         ;
; C17      ; 350        ; 2J       ; DDR4H_DQS_n[1]                                                   ; bidir  ; Differential 1.2-V POD      ;         ; --           ; Y               ; no       ; Off          ; 174ps         ;
; C18      ; 349        ; 2J       ; DDR4H_DQ[8]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 168ps         ;
; C19      ; 335        ; 2J       ; DDR4H_DQ[0]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 158ps         ;
; C20      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C21      ; 336        ; 2J       ; DDR4H_DQ[2]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 174ps         ;
; C22      ; 330        ; 2J       ; DDR4H_DQ[29]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 174ps         ;
; C23      ; 1027       ; HPS      ; HPS_GPIO[1]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C24      ; 237        ; 2L       ; HPS_ENET_MDIO                                                    ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C25      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C26      ; 224        ; 2L       ; LED[0]                                                           ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C27      ; 234        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; C28      ; 241        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; C29      ; 247        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; C30      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C31      ; 274        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; C32      ; 275        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; C33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C36      ; 66         ; 1H       ; FMC_DP_C2M_p[9](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; C37      ; 67         ; 1H       ; FMC_DP_C2M_p[9]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; C38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; C39      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D1       ; 746        ; 3F       ; FMC_CLK3_BIDIR_n                                                 ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D2       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D3       ; 733        ; 3F       ; FMC_HB_p[6]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D4       ; 686        ; 3G       ; FMC_LA_n[21]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D5       ; 697        ; 3G       ; FMC_LA_p[13]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D6       ; 696        ; 3G       ; FMC_LA_n[13]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D7       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D8       ; 650        ; 3H       ; FMC_HA_n[22]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D9       ; 648        ; 3H       ; FMC_HA_n[21]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D10      ; 643        ; 3H       ; FMC_HA_p[2]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D11      ; 631        ; 3H       ; CLK_50_B3H                                                       ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D12      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D13      ; 623        ; 3H       ; FMC_HA_p[10]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D14      ;            ;          ; VSIGP_0                                                          ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D15      ;            ;          ; VSIGN_0                                                          ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D16      ; 356        ; 2J       ; DDR4H_DBI_n[2]                                                   ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 160ps         ;
; D17      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D18      ; 348        ; 2J       ; DDR4H_DQ[10]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 173ps         ;
; D19      ; 334        ; 2J       ; DDR4H_DQ[4]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 160ps         ;
; D20      ; 321        ; 2J       ; DDR4H_DQ[31]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 137ps         ;
; D21      ; 325        ; 2J       ; DDR4H_DQ[25]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 153ps         ;
; D22      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D23      ; 1026       ; HPS      ; HPS_GPIO[0]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D24      ; 236        ; 2L       ; HPS_ENET_MDC                                                     ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D25      ; 231        ; 2L       ; PM_ALERT_n                                                       ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D26      ; 233        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; D27      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D28      ; 240        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; D29      ; 246        ; 2L       ; HPS_LED                                                          ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; D30      ; 276        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; D31      ; 277        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; D32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D34      ; 64         ; 1H       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D35      ; 65         ; 1H       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; D38      ; 70         ; 1H       ; FMC_DP_C2M_p[8](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; D39      ; 71         ; 1H       ; FMC_DP_C2M_p[8]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E1       ; 743        ; 3F       ; FMC_HB_p[0]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E2       ; 742        ; 3F       ; FMC_HB_n[0]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E3       ; 732        ; 3F       ; FMC_HB_n[6]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E4       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E5       ; 699        ; 3G       ; FMC_LA_p[16]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E6       ; 691        ; 3G       ; FMC_LA_p[15]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E7       ; 690        ; 3G       ; FMC_LA_n[15]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E8       ; 695        ; 3G       ; FMC_LA_p[10]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E9       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E10      ; 642        ; 3H       ; FMC_HA_n[2]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E11      ; 630        ; 3H       ; FMC_GA[0]                                                        ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E12      ; 629        ; 3H       ; FMC_HA_p[3]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E13      ; 622        ; 3H       ; FMC_HA_n[10]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E14      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E15      ;            ;          ; VSIGP_1                                                          ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E16      ;            ;          ; VSIGN_1                                                          ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E17      ; 345        ; 2J       ; DDR4H_DQ[11]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 153ps         ;
; E18      ; 344        ; 2J       ; DDR4H_DBI_n[1]                                                   ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 150ps         ;
; E19      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E20      ; 320        ; 2J       ; DDR4H_DBI_n[3]                                                   ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 145ps         ;
; E21      ; 324        ; 2J       ; DDR4H_DQ[28]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 158ps         ;
; E22      ; 1015       ; HPS      ; HPS_CLK1                                                         ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; E23      ; 1021       ; HPS      ; HPS_DIO[3]                                                       ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E24      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E25      ; 230        ; 2L       ; FAN_ALERT_n                                                      ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E26      ; 232        ; 2L       ; MPU_INT                                                          ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E27      ; 265        ; 2L       ; HPS_USB_DATA[2]                                                  ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E28      ; 273        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; E29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E30      ; 279        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; E31      ; 284        ; 2K       ; DDR4H_BG[0]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 175ps         ;
; E32      ; 285        ; 2K       ; DDR4H_BA[1]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 176ps         ;
; E33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E36      ; 74         ; 1H       ; FMC_DP_C2M_p[7](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; E37      ; 75         ; 1H       ; FMC_DP_C2M_p[7]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; E38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; E39      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F1       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F2       ; 749        ; 3F       ; FMC_LA_p[25]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F3       ; 729        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; F4       ; 728        ; 3F       ; FMC_SDA                                                          ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F5       ; 698        ; 3G       ; FMC_LA_n[16]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F6       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F7       ; 701        ; 3G       ; FMC_LA_p[20]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F8       ; 694        ; 3G       ; FMC_LA_n[10]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F9       ; 675        ; 3G       ; FMC_LA_p[17]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F10      ; 645        ; 3H       ; FMC_HA_p[20]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F11      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F12      ; 628        ; 3H       ; FMC_HA_n[3]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F13      ; 617        ; 3H       ; FMC_HA_p[9]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F14      ; 616        ; 3H       ; FMC_HA_n[9]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F15      ; 367        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; F16      ;            ; 2J       ; VCCIO2J                                                          ; power  ;                             ; 1.2V    ; --           ;                 ; --       ; --           ; --            ;
; F17      ; 329        ; 2J       ; DDR4H_DQ[26]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 125ps         ;
; F18      ; 327        ; 2J       ; DDR4H_DQS[3]                                                     ; bidir  ; Differential 1.2-V POD      ;         ; --           ; Y               ; no       ; Off          ; 127ps         ;
; F19      ; 326        ; 2J       ; DDR4H_DQS_n[3]                                                   ; bidir  ; Differential 1.2-V POD      ;         ; --           ; Y               ; no       ; Off          ; 133ps         ;
; F20      ; 323        ; 2J       ; DDR4H_DQ[24]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 133ps         ;
; F21      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F22      ; 1019       ; HPS      ; HPS_DIO[1]                                                       ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F23      ; 1028       ; HPS      ; HPS_GPIO[2]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F24      ; 249        ; 2L       ; HPS_ENET_RX_DATA[2]                                              ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F25      ; 259        ; 2L       ; HPS_ENET_GTX_CLK                                                 ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F26      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F27      ; 264        ; 2L       ; HPS_USB_DATA[3]                                                  ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F28      ; 272        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; F29      ; 278        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; F30      ; 281        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; F31      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F34      ; 72         ; 1H       ; FMC_DP_M2C_p[8](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; F35      ; 73         ; 1H       ; FMC_DP_M2C_p[8]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; F36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; F38      ; 78         ; 1H       ; FMC_DP_C2M_p[6](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; F39      ; 79         ; 1H       ; FMC_DP_C2M_p[6]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G1       ; 751        ; 3F       ; FMC_LA_p[29]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G2       ; 748        ; 3F       ; FMC_LA_n[25]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G3       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; G4       ; 737        ; 3F       ; FMC_HB_p[1]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G5       ; 731        ; 3F       ; FMC_HB_p[5]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G6       ; 703        ; 3G       ; FMC_LA_p[9]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G7       ; 700        ; 3G       ; FMC_LA_n[20]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G8       ;            ; 3G       ; VCCIO3G                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; G9       ; 674        ; 3G       ; FMC_LA_n[17]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G10      ; 644        ; 3H       ; FMC_HA_n[20]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G11      ; 641        ; 3H       ; FMC_HA_p[23]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G12      ; 635        ; 3H       ; FMC_HA_p[13]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G13      ;            ; 3H       ; VCCIO3H                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; G14      ; 609        ; 3H       ; FMC_HA_p[11]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G15      ; 366        ; 2J       ; DDR4H_DQ[21]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 149ps         ;
; G16      ; 365        ; 2J       ; DDR4H_DQ[17]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 136ps         ;
; G17      ; 328        ; 2J       ; DDR4H_DQ[30]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 127ps         ;
; G18      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; G19      ; 333        ; 2J       ; DDR4H_DQ[6]                                                      ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 137ps         ;
; G20      ; 322        ; 2J       ; DDR4H_DQ[27]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 136ps         ;
; G21      ; 1022       ; HPS      ; HPS_DIO[4]                                                       ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G22      ; 1029       ; HPS      ; HPS_GPIO[3]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G23      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; G24      ; 248        ; 2L       ; HPS_ENET_RX_DATA[3]                                              ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G25      ; 258        ; 2L       ; HPS_ENET_TX_EN                                                   ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G26      ; 267        ; 2L       ; HPS_USB_DATA[1]                                                  ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G27      ; 287        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; G28      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; G29      ; 291        ; 2K       ; DDR4H_A[13]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 179ps         ;
; G30      ; 280        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; G31      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; G32      ; 68         ; 1H       ; FMC_DP_M2C_p[9](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; G33      ; 69         ; 1H       ; FMC_DP_M2C_p[9]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; G35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; G36      ; 86         ; 1G       ; FMC_DP_C2M_p[5](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; G37      ; 87         ; 1G       ; FMC_DP_C2M_p[5]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; G38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; G39      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H1       ; 750        ; 3F       ; FMC_LA_n[29]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H2       ; 735        ; 3F       ; FMC_HB_p[4]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H3       ; 734        ; 3F       ; FMC_HB_n[4]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H4       ; 736        ; 3F       ; FMC_HB_n[1]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H5       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H6       ; 730        ; 3F       ; FMC_HB_n[5]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H7       ; 702        ; 3G       ; FMC_LA_n[9]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H8       ; 673        ; 3G       ; FMC_LA_p[6]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H9       ; 677        ; 3G       ; FMC_RZQ                                                          ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H10      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H11      ; 640        ; 3H       ; FMC_HA_n[23]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H12      ; 634        ; 3H       ; FMC_HA_n[13]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H13      ; 615        ; 3H       ; FMC_HA_p[4]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H14      ; 608        ; 3H       ; FMC_HA_n[11]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H15      ;            ; 2J       ; VCCIO2J                                                          ; power  ;                             ; 1.2V    ; --           ;                 ; --       ; --           ; --            ;
; H16      ; 364        ; 2J       ; DDR4H_DQ[19]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 137ps         ;
; H17      ; 359        ; 2J       ; DDR4H_DQ[18]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 134ps         ;
; H18      ; 332        ; 2J       ; DDR4H_DBI_n[0]                                                   ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 129ps         ;
; H19      ; 1025       ; HPS      ; GPIO2_IO7,NAND_ALE,QSPI_SS1,SPIM0_CLK,BOOTSEL0                   ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; H20      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H21      ; 1023       ; HPS      ; HPS_DIO[5]                                                       ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H22      ; 1024       ; HPS      ; GPIO2_IO6,NAND_CLE,SDMMC_PWR_ENA,SPIM0_SS1_N,SPIS0_MISO,BOOTSEL1 ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; H23      ; 253        ; 2L       ; HPS_ENET_RX_DATA[0]                                              ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H24      ; 255        ; 2L       ; HPS_ENET_TX_DATA[0]                                              ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H25      ;            ; 2L       ; VCCIO2L                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; H26      ; 266        ; 2L       ; HPS_USB_NXT                                                      ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H27      ; 286        ; 2K       ; DDR4H_BA[0]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 181ps         ;
; H28      ; 290        ; 2K       ; DDR4H_A[14]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 179ps         ;
; H29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H30      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H31      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H34      ; 80         ; 1H       ; FMC_DP_M2C_p[6](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; H35      ; 81         ; 1H       ; FMC_DP_M2C_p[6]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; H36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; H38      ; 90         ; 1G       ; FMC_DP_C2M_p[4](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; H39      ; 91         ; 1G       ; FMC_DP_C2M_p[4]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J1       ; 797        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; J2       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; J3       ; 783        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; J4       ; 741        ; 3F       ; FMC_HB_p[3]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J5       ; 740        ; 3F       ; FMC_HB_n[3]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J6       ; 717        ; 3F       ; FMC_LA_p[28]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J7       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; J8       ; 672        ; 3G       ; FMC_LA_n[6]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J9       ; 676        ; 3G       ; FMC_SCL                                                          ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J10      ; 671        ; 3G       ; FMC_LA_p[5]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J11      ; 639        ; 3H       ; FMC_HA_p[5]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J12      ;            ; 3H       ; VCCIO3H                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; J13      ; 614        ; 3H       ; FMC_HA_n[4]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J14      ; 613        ; 3H       ; FMC_HA_p[8]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J15      ; 361        ; 2J       ; DDR4H_DQ[20]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 126ps         ;
; J16      ; 358        ; 2J       ; DDR4H_DQ[16]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 134ps         ;
; J17      ;            ; 2J       ; VCCIO2J                                                          ; power  ;                             ; 1.2V    ; --           ;                 ; --       ; --           ; --            ;
; J18      ; 1018       ; HPS      ; HPS_DIO[0]                                                       ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J19      ; 1030       ; HPS      ; HPS_TXD                                                          ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J20      ;            ; --       ; VCCIOREF_HPS                                                     ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; J21      ; 1017       ; HPS      ; HPS_nRST                                                         ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; J22      ;            ; 2L       ; VCCIO2L                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; J23      ; 252        ; 2L       ; HPS_ENET_RX_DATA[1]                                              ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J24      ; 254        ; 2L       ; HPS_ENET_TX_DATA[1]                                              ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J25      ; 269        ; 2L       ; HPS_USB_DIR                                                      ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J26      ; 293        ; 2K       ; DDR4H_RZQ                                                        ; input  ; 1.2 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J27      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; J28      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; J29      ;            ; --       ; VCCH_GXBL                                                        ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; J30      ;            ; --       ; VCCT_GXBL1H                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; J31      ;            ; --       ; VCCT_GXBL1H                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; J32      ; 76         ; 1H       ; FMC_DP_M2C_p[7](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; J33      ; 77         ; 1H       ; FMC_DP_M2C_p[7]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; J35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; J36      ; 94         ; 1G       ; FMC_DP_C2M_p[3](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; J37      ; 95         ; 1G       ; FMC_DP_C2M_p[3]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; J38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; J39      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; K1       ; 796        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; K2       ; 791        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; K3       ; 782        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; K4       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; K5       ; 727        ; 3F       ; FMC_CLK_M2C_p[0]                                                 ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K6       ; 716        ; 3F       ; FMC_LA_n[28]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K7       ; 719        ; 3F       ; FMC_LA_p[30]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K8       ; 679        ; 3G       ; FMC_LA_p[18]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K9       ;            ; 3G       ; VCCIO3G                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; K10      ; 670        ; 3G       ; FMC_LA_n[5]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K11      ; 638        ; 3H       ; FMC_HA_n[5]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K12      ; 637        ; 3H       ; FMC_HA_p[0]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K13      ; 612        ; 3H       ; FMC_HA_n[8]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K14      ;            ; 3H       ; VCCIO3H                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; K15      ; 360        ; 2J       ; DDR4H_DQ[22]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 125ps         ;
; K16      ; 355        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; K17      ; 354        ; 2J       ; DDR4H_DQ[15]                                                     ; bidir  ; 1.2-V POD                   ;         ; --           ; Y               ; no       ; Off          ; 121ps         ;
; K18      ; 1020       ; HPS      ; HPS_DIO[2]                                                       ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K19      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; K20      ;            ; --       ; VCCIO_HPS                                                        ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; K21      ; 1016       ; HPS      ; HPS_nPOR                                                         ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; K22      ; 257        ; 2L       ; HPS_ENET_RX_CLK                                                  ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K23      ; 261        ; 2L       ; HPS_USB_DATA[6]                                                  ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K24      ;            ; 2L       ; VCCIO2L                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; K25      ; 268        ; 2L       ; HPS_USB_DATA[0]                                                  ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K26      ; 292        ; 2K       ; DDR4H_A[12]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 173ps         ;
; K27      ; 283        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; K28      ; 289        ; 2K       ; DDR4H_A[15]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 176ps         ;
; K29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; K30      ; 57         ; 1H       ; FMC_GBTCLK_M2C_p[1](n)                                           ; input  ; LVDS                        ;         ; --           ; N               ; no       ; Off          ; --            ;
; K31      ; 56         ; 1H       ; FMC_GBTCLK_M2C_p[1]                                              ; input  ; LVDS                        ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; K33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; K34      ; 92         ; 1G       ; FMC_DP_M2C_p[4](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; K35      ; 93         ; 1G       ; FMC_DP_M2C_p[4]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; K36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; K37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; K38      ; 98         ; 1G       ; FMC_DP_C2M_p[2](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; K39      ; 99         ; 1G       ; FMC_DP_C2M_p[2]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L1       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L2       ; 790        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; L3       ; 781        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; L4       ; 780        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; L5       ; 726        ; 3F       ; FMC_CLK_M2C_n[0]                                                 ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L6       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L7       ; 718        ; 3F       ; FMC_LA_n[30]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L8       ; 678        ; 3G       ; FMC_LA_n[18]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L9       ; 669        ; 3G       ; FMC_LA_p[7]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L10      ; 668        ; 3G       ; FMC_LA_n[7]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L11      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L12      ; 636        ; 3H       ; FMC_HA_n[0]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L13      ; 611        ; 3H       ; FMC_HA_p[7]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L14      ; 610        ; 3H       ; FMC_HA_n[7]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L15      ; 363        ; 2J       ; DDR4H_DQS[2]                                                     ; bidir  ; Differential 1.2-V POD      ;         ; --           ; Y               ; no       ; Off          ; 124ps         ;
; L16      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L17      ;            ; --       ; VCCL_HPS                                                         ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; L18      ;            ; --       ; VCCL_HPS                                                         ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; L19      ;            ; --       ; VCCL_HPS                                                         ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; L20      ; 1031       ; HPS      ; HPS_RXD                                                          ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L21      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L22      ; 256        ; 2L       ; HPS_ENET_RX_DV                                                   ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L23      ; 260        ; 2L       ; HPS_USB_DATA[7]                                                  ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L24      ; 263        ; 2L       ; HPS_USB_DATA[4]                                                  ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L25      ; 271        ; 2L       ; HPS_USB_CLKOUT                                                   ; input  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L26      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L27      ; 282        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; L28      ; 288        ; 2K       ; DDR4H_A[16]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 177ps         ;
; L29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L30      ;            ; --       ; VCCR_GXBL1H                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; L31      ;            ; --       ; VCCR_GXBL1H                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; L32      ; 88         ; 1G       ; FMC_DP_M2C_p[5](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; L33      ; 89         ; 1G       ; FMC_DP_M2C_p[5]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L36      ; 102        ; 1G       ; FMC_DP_C2M_p[1](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; L37      ; 103        ; 1G       ; FMC_DP_C2M_p[1]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; L38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; L39      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M1       ; 799        ; 3E       ; FPGA_I2C_SCL                                                     ; bidir  ; 1.2 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M2       ; 798        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; M3       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M4       ; 777        ; 3E       ; FPGA_I2C_SDA                                                     ; bidir  ; 1.2 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M5       ; 776        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; M6       ; 721        ; 3F       ; FMC_LA_p[32]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M7       ; 725        ; 3F       ; FMC_HA_p[19]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M8       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M9       ; 661        ; 3G       ; FMC_LA_p[8]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M10      ; 659        ; 3G       ; FMC_LA_p[3]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M11      ; 658        ; 3G       ; FMC_LA_n[3]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M12      ; 633        ; 3H       ; FMC_HA_p[1]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M13      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M14      ;            ; 3H       ; VREFB3HN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M15      ; 362        ; 2J       ; DDR4H_DQS_n[2]                                                   ; bidir  ; Differential 1.2-V POD      ;         ; --           ; Y               ; no       ; Off          ; 126ps         ;
; M16      ;            ; 2J       ; VREFB2JN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M17      ;            ; --       ; VCCL_HPS                                                         ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; M18      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M19      ;            ; --       ; VCCPLL_HPS                                                       ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; M20      ;            ; 2L       ; VREFB2LN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M21      ; 250        ; 2L       ; HPS_ENET_TX_DATA[3]                                              ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M22      ; 251        ; 2L       ; HPS_ENET_TX_DATA[2]                                              ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M23      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M24      ; 262        ; 2L       ; HPS_USB_DATA[5]                                                  ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M25      ; 270        ; 2L       ; HPS_USB_STP                                                      ; output ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M26      ; 294        ; 2K       ; DDR4H_REFCLK_p(n)                                                ; input  ; LVDS                        ;         ; --           ; N               ; no       ; Off          ; --            ;
; M27      ; 295        ; 2K       ; DDR4H_REFCLK_p                                                   ; input  ; LVDS                        ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M28      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M30      ; 83         ; 1H       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M31      ; 82         ; 1H       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M34      ; 100        ; 1G       ; FMC_DP_M2C_p[2](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; M35      ; 101        ; 1G       ; FMC_DP_M2C_p[2]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; M36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; M38      ; 106        ; 1G       ; FMC_DP_C2M_p[0](n)                                               ; output ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; M39      ; 107        ; 1G       ; FMC_DP_C2M_p[0]                                                  ; output ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; N1       ; 793        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; N2       ; 792        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; N3       ; 785        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; N4       ; 784        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; N5       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N6       ; 720        ; 3F       ; FMC_LA_n[32]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; N7       ; 724        ; 3F       ; FMC_HA_n[19]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; N8       ; 723        ; 3F       ; FMC_HB_p[2]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; N9       ; 660        ; 3G       ; FMC_LA_n[8]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; N10      ;            ; 3G       ; VCCIO3G                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; N11      ; 657        ; 3G       ; FMC_LA_p[33]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; N12      ; 632        ; 3H       ; FMC_HA_n[1]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; N13      ; 619        ; 3H       ; FMC_HA_p[6]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; N14      ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; N15      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N16      ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; N17      ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; N18      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; N19      ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; N20      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N21      ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; N22      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; N23      ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; N24      ;            ; --       ; VCCP                                                             ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; N25      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N26      ; 303        ; 2K       ; DDR4H_A[4]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 245ps         ;
; N27      ; 304        ; 2K       ; DDR4H_A[3]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 232ps         ;
; N28      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N29      ;            ; --       ; VCCH_GXBL                                                        ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; N30      ;            ; --       ; VCCT_GXBL1G                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; N31      ;            ; --       ; VCCT_GXBL1G                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; N32      ; 96         ; 1G       ; FMC_DP_M2C_p[3](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; N33      ; 97         ; 1G       ; FMC_DP_M2C_p[3]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; N34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N36      ; 114        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N37      ; 115        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; N39      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P1       ; 795        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; P2       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P3       ; 789        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; P4       ; 788        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; P5       ; 779        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; P6       ; 778        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; P7       ;            ; 3F       ; VCCIO3F                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; P8       ; 722        ; 3F       ; FMC_HB_n[2]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; P9       ; 704        ; 3F       ; FMC_LA_n[19]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; P10      ; 667        ; 3G       ; FMC_LA_p[31]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; P11      ; 656        ; 3G       ; FMC_LA_n[33]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; P12      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P13      ; 618        ; 3H       ; FMC_HA_n[6]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; P14      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; P15      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; P16      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; P17      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P18      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; P19      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; P20      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; P21      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; P22      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P23      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; P24      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; P25      ;            ; 2K       ; VREFB2KN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P26      ; 302        ; 2K       ; DDR4H_A[5]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 248ps         ;
; P27      ;            ; 2K       ; VCCIO2K                                                          ; power  ;                             ; 1.2V    ; --           ;                 ; --       ; --           ; --            ;
; P28      ; 305        ; 2K       ; DDR4H_A[2]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 231ps         ;
; P29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P30      ; 85         ; 1G       ; FMC_GBTCLK_M2C_p[0](n)                                           ; input  ; LVDS                        ;         ; --           ; N               ; no       ; Off          ; --            ;
; P31      ; 84         ; 1G       ; FMC_GBTCLK_M2C_p[0]                                              ; input  ; LVDS                        ;         ; --           ; Y               ; no       ; Off          ; --            ;
; P32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P34      ; 108        ; 1G       ; FMC_DP_M2C_p[0](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; P35      ; 109        ; 1G       ; FMC_DP_M2C_p[0]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; P36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P38      ; 118        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; P39      ; 119        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R1       ; 794        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; R2       ; 787        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; R3       ; 786        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; R4       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R5       ; 771        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; R6       ; 770        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; R7       ; 707        ; 3F       ; FMC_LA_p[26]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; R8       ; 705        ; 3F       ; FMC_LA_p[19]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; R9       ;            ; 3F       ; VCCIO3F                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; R10      ; 666        ; 3G       ; FMC_LA_n[31]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; R11      ; 663        ; 3G       ; FMC_LA_p[24]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; R12      ; 662        ; 3G       ; FMC_LA_n[24]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; R13      ;            ; 3G       ; VREFB3GN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R14      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R15      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; R16      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; R17      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; R18      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; R19      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R20      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; R21      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; R22      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; R23      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; R24      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R25      ; 300        ; 2K       ; DDR4H_A[7]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 248ps         ;
; R26      ; 301        ; 2K       ; DDR4H_A[6]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 254ps         ;
; R27      ; 298        ; 2K       ; DDR4H_A[9]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 231ps         ;
; R28      ; 299        ; 2K       ; DDR4H_A[8]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 231ps         ;
; R29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R30      ;            ; --       ; VCCR_GXBL1G                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; R31      ;            ; --       ; VCCR_GXBL1G                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; R32      ; 104        ; 1G       ; FMC_DP_M2C_p[1](n)                                               ; input  ; High Speed Differential I/O ;         ; --           ; N               ; no       ; Off          ; --            ;
; R33      ; 105        ; 1G       ; FMC_DP_M2C_p[1]                                                  ; input  ; High Speed Differential I/O ;         ; --           ; Y               ; no       ; Off          ; --            ;
; R34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R36      ; 122        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R37      ; 123        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; R39      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T1       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T2       ; 801        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; T3       ; 765        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; T4       ; 764        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; T5       ; 773        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; T6       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T7       ; 767        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; T8       ; 706        ; 3F       ; FMC_LA_n[26]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; T9       ; 711        ; 3F       ; FMC_LA_p[2]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; T10      ; 710        ; 3F       ; FMC_LA_n[2]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; T11      ;            ; 3F       ; VCCIO3F                                                          ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; T12      ; 665        ; 3G       ; FMC_LA_p[27]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; T13      ; 664        ; 3G       ; FMC_LA_n[27]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; T14      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; T15      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; T16      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T17      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; T18      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; T19      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; T20      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; T21      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T22      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; T23      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; T24      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; T25      ; 297        ; 2K       ; DDR4H_A[10]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 247ps         ;
; T26      ;            ; 2K       ; VCCIO2K                                                          ; power  ;                             ; 1.2V    ; --           ;                 ; --       ; --           ; --            ;
; T27      ; 308        ; 2K       ; DDR4H_PAR                                                        ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 261ps         ;
; T28      ; 309        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; T29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T30      ; 111        ; 1G       ; FMC_REFCLK_p(n)                                                  ; input  ; LVDS                        ;         ; --           ; N               ; no       ; Off          ; --            ;
; T31      ; 110        ; 1G       ; FMC_REFCLK_p                                                     ; input  ; LVDS                        ;         ; --           ; Y               ; no       ; Off          ; --            ;
; T32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T34      ; 116        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T35      ; 117        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T38      ; 126        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; T39      ; 127        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U1       ; 809        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; U2       ; 800        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; U3       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U4       ; 769        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; U5       ; 768        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; U6       ; 772        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; U7       ; 766        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; U8       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U9       ; 709        ; 3F       ; FMC_LA_p[4]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; U10      ; 708        ; 3F       ; FMC_LA_n[4]                                                      ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; U11      ; 713        ; 3F       ; FMC_LA_p[22]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; U12      ; 712        ; 3F       ; FMC_LA_n[22]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; U13      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U14      ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; U15      ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; U16      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; U17      ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; U18      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U19      ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; U20      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; U21      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; U22      ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; U23      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U24      ;            ; --       ; VCCPT                                                            ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; U25      ; 296        ; 2K       ; DDR4H_A[11]                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 246ps         ;
; U26      ; 311        ; 2K       ; DDR4H_CK                                                         ; output ; Differential 1.2-V SSTL     ;         ; --           ; Y               ; no       ; Off          ; 230ps         ;
; U27      ; 307        ; 2K       ; DDR4H_A[0]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 224ps         ;
; U28      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U29      ;            ; --       ; VCCH_GXBL                                                        ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; U30      ;            ; --       ; VCCT_GXBL1F                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; U31      ;            ; --       ; VCCT_GXBL1F                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; U32      ; 120        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U33      ; 121        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U36      ; 130        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U37      ; 131        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; U39      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V1       ; 808        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; V2       ; 807        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; V3       ; 806        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; V4       ; 803        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; V5       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V6       ; 775        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; V7       ; 753        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; V8       ; 752        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; V9       ; 759        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; V10      ;            ; 3E       ; VCCIO3E                                                          ; power  ;                             ; 1.2V    ; --           ;                 ; --       ; --           ; --            ;
; V11      ; 715        ; 3F       ; FMC_LA_p[23]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; V12      ; 714        ; 3F       ; FMC_LA_n[23]                                                     ; bidir  ; 1.8 V                       ;         ; --           ; Y               ; no       ; Off          ; --            ;
; V13      ;            ; 3F       ; VREFB3FN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V14      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; V15      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V16      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; V17      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; V18      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; V19      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; V20      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V21      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; V22      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; V23      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; V24      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; V25      ;            ; 2K       ; VCCIO2K                                                          ; power  ;                             ; 1.2V    ; --           ;                 ; --       ; --           ; --            ;
; V26      ; 310        ; 2K       ; DDR4H_CK_n                                                       ; output ; Differential 1.2-V SSTL     ;         ; --           ; Y               ; no       ; Off          ; 229ps         ;
; V27      ; 306        ; 2K       ; DDR4H_A[1]                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 220ps         ;
; V28      ; 313        ; 2K       ; DDR4H_CKE                                                        ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 230ps         ;
; V29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V30      ; 113        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V31      ; 112        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V34      ; 124        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V35      ; 125        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V38      ; 134        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; V39      ; 135        ; 1F       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W1       ; 805        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W2       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W3       ; 811        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W4       ; 802        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W5       ; 825        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W6       ; 774        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W7       ;            ; 3E       ; VCCIO3E                                                          ; power  ;                             ; 1.2V    ; --           ;                 ; --       ; --           ; --            ;
; W8       ; 755        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W9       ; 758        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W10      ; 761        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W11      ; 760        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W12      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W13      ;            ; 3E       ; VREFB3EN0                                                        ; power  ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W14      ;            ;          ; VCCA_PLL                                                         ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; W15      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; W16      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; W17      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W18      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; W19      ;            ;          ; VCCA_PLL                                                         ; power  ;                             ; 1.8V    ; --           ;                 ; --       ; --           ; --            ;
; W20      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; W21      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; W22      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W23      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; W24      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; W25      ; 317        ; 2K       ; DDR4H_CS_n                                                       ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 189ps         ;
; W26      ; 319        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W27      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W28      ; 312        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; W29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W30      ;            ; --       ; VCCR_GXBL1F                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; W31      ;            ; --       ; VCCR_GXBL1F                                                      ; power  ;                             ; 0.95V   ; --           ;                 ; --       ; --           ; --            ;
; W32      ; 128        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W33      ; 129        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W34      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W35      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W36      ; 132        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W37      ; 133        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W38      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; W39      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y1       ; 804        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y2       ; 829        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y3       ; 810        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y4       ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y5       ; 824        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y6       ; 815        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y7       ; 814        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y8       ; 754        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y9       ;            ; 3E       ; VCCIO3E                                                          ; power  ;                             ; 1.2V    ; --           ;                 ; --       ; --           ; --            ;
; Y10      ; 757        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y11      ; 756        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y12      ; 763        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y13      ; 762        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y14      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y15      ;            ; --       ; VCCERAM                                                          ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; Y16      ;            ; --       ; VCCERAM                                                          ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; Y17      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; Y18      ;            ; --       ; VCCERAM                                                          ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; Y19      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y20      ;            ; --       ; VCCERAM                                                          ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; Y21      ;            ; --       ; VCC                                                              ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; Y22      ;            ; --       ; VCCERAM                                                          ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; Y23      ;            ; --       ; VCCERAM                                                          ; power  ;                             ; 0.9V    ; --           ;                 ; --       ; --           ; --            ;
; Y24      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y25      ; 316        ; 2K       ; DDR4H_ACT_n                                                      ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 192ps         ;
; Y26      ; 318        ; 2K       ; DDR4H_RESET_n                                                    ; output ; 1.2 V                       ;         ; --           ; Y               ; no       ; Off          ; 234ps         ;
; Y27      ; 314        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                             ;         ; --           ;                 ; no       ; On           ; --            ;
; Y28      ; 315        ; 2K       ; DDR4H_ODT                                                        ; output ; SSTL-12                     ;         ; --           ; Y               ; no       ; Off          ; 251ps         ;
; Y29      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y30      ; 139        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y31      ; 138        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y32      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y33      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y34      ; 136        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y35      ; 137        ; 1F       ; GXB_GND*                                                         ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y36      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y37      ;            ;          ; GND                                                              ; gnd    ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y38      ; 142        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
; Y39      ; 143        ; 1E       ; GXB_NC                                                           ;        ;                             ;         ; --           ;                 ; --       ; --           ; --            ;
+----------+------------+----------+------------------------------------------------------------------+--------+-----------------------------+---------+--------------+-----------------+----------+--------------+---------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------+
; I/O Assignment Warnings                                       ;
+------------------------+--------------------------------------+
; Pin Name               ; Reason                               ;
+------------------------+--------------------------------------+
; LED[0]                 ; Missing drive strength and slew rate ;
; LED[1]                 ; Missing drive strength and slew rate ;
; HPS_ENET_GTX_CLK       ; Missing drive strength and slew rate ;
; HPS_ENET_MDC           ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0]    ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1]    ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2]    ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3]    ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN         ; Missing drive strength and slew rate ;
; HPS_TXD                ; Missing drive strength and slew rate ;
; HPS_USB_STP            ; Missing drive strength and slew rate ;
; ETH_RST_n              ; Missing drive strength and slew rate ;
; ETH_MDC                ; Missing drive strength and slew rate ;
; HEX0_D[0]              ; Missing drive strength and slew rate ;
; HEX0_D[1]              ; Missing drive strength and slew rate ;
; HEX0_D[2]              ; Missing drive strength and slew rate ;
; HEX0_D[3]              ; Missing drive strength and slew rate ;
; HEX0_D[4]              ; Missing drive strength and slew rate ;
; HEX0_D[5]              ; Missing drive strength and slew rate ;
; HEX0_D[6]              ; Missing drive strength and slew rate ;
; HEX0_DP                ; Missing drive strength and slew rate ;
; HEX1_D[0]              ; Missing drive strength and slew rate ;
; HEX1_D[1]              ; Missing drive strength and slew rate ;
; HEX1_D[2]              ; Missing drive strength and slew rate ;
; HEX1_D[3]              ; Missing drive strength and slew rate ;
; HEX1_D[4]              ; Missing drive strength and slew rate ;
; HEX1_D[5]              ; Missing drive strength and slew rate ;
; HEX1_D[6]              ; Missing drive strength and slew rate ;
; HEX1_DP                ; Missing drive strength and slew rate ;
; FPGA_I2C_SCL           ; Missing drive strength and slew rate ;
; FPGA_I2C_SDA           ; Missing drive strength and slew rate ;
; HPS_GPIO[0]            ; Missing drive strength and slew rate ;
; HPS_GPIO[1]            ; Missing drive strength and slew rate ;
; HPS_GPIO[2]            ; Missing drive strength and slew rate ;
; HPS_GPIO[3]            ; Missing drive strength and slew rate ;
; HPS_KEY                ; Missing drive strength and slew rate ;
; HPS_LED                ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO          ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]        ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]        ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]        ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]        ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]        ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]        ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]        ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]        ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK          ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT          ; Missing drive strength and slew rate ;
; HPS_DIO[0]             ; Missing drive strength and slew rate ;
; HPS_DIO[1]             ; Missing drive strength and slew rate ;
; HPS_DIO[2]             ; Missing drive strength and slew rate ;
; HPS_DIO[3]             ; Missing drive strength and slew rate ;
; HPS_DIO[4]             ; Missing drive strength and slew rate ;
; HPS_DIO[5]             ; Missing drive strength and slew rate ;
; I2C_INT                ; Missing drive strength and slew rate ;
; REFCLK0_SCL            ; Missing drive strength and slew rate ;
; REFCLK0_SDA            ; Missing drive strength and slew rate ;
; REFCLK1_SCL            ; Missing drive strength and slew rate ;
; REFCLK1_SDA            ; Missing drive strength and slew rate ;
; CDCM6208_SCL           ; Missing drive strength and slew rate ;
; CDCM6208_SDA           ; Missing drive strength and slew rate ;
; FMC_CLK2_BIDIR_p       ; Missing drive strength and slew rate ;
; FMC_CLK2_BIDIR_n       ; Missing drive strength and slew rate ;
; FMC_CLK3_BIDIR_p       ; Missing drive strength and slew rate ;
; FMC_CLK3_BIDIR_n       ; Missing drive strength and slew rate ;
; FMC_HA_p[0]            ; Missing drive strength and slew rate ;
; FMC_HA_p[1]            ; Missing drive strength and slew rate ;
; FMC_HA_p[2]            ; Missing drive strength and slew rate ;
; FMC_HA_p[3]            ; Missing drive strength and slew rate ;
; FMC_HA_p[4]            ; Missing drive strength and slew rate ;
; FMC_HA_p[5]            ; Missing drive strength and slew rate ;
; FMC_HA_p[6]            ; Missing drive strength and slew rate ;
; FMC_HA_p[7]            ; Missing drive strength and slew rate ;
; FMC_HA_p[8]            ; Missing drive strength and slew rate ;
; FMC_HA_p[9]            ; Missing drive strength and slew rate ;
; FMC_HA_p[10]           ; Missing drive strength and slew rate ;
; FMC_HA_p[11]           ; Missing drive strength and slew rate ;
; FMC_HA_p[12]           ; Missing drive strength and slew rate ;
; FMC_HA_p[13]           ; Missing drive strength and slew rate ;
; FMC_HA_p[14]           ; Missing drive strength and slew rate ;
; FMC_HA_p[15]           ; Missing drive strength and slew rate ;
; FMC_HA_p[16]           ; Missing drive strength and slew rate ;
; FMC_HA_p[17]           ; Missing drive strength and slew rate ;
; FMC_HA_p[18]           ; Missing drive strength and slew rate ;
; FMC_HA_p[19]           ; Missing drive strength and slew rate ;
; FMC_HA_p[20]           ; Missing drive strength and slew rate ;
; FMC_HA_p[21]           ; Missing drive strength and slew rate ;
; FMC_HA_p[22]           ; Missing drive strength and slew rate ;
; FMC_HA_p[23]           ; Missing drive strength and slew rate ;
; FMC_HA_n[0]            ; Missing drive strength and slew rate ;
; FMC_HA_n[1]            ; Missing drive strength and slew rate ;
; FMC_HA_n[2]            ; Missing drive strength and slew rate ;
; FMC_HA_n[3]            ; Missing drive strength and slew rate ;
; FMC_HA_n[4]            ; Missing drive strength and slew rate ;
; FMC_HA_n[5]            ; Missing drive strength and slew rate ;
; FMC_HA_n[6]            ; Missing drive strength and slew rate ;
; FMC_HA_n[7]            ; Missing drive strength and slew rate ;
; FMC_HA_n[8]            ; Missing drive strength and slew rate ;
; FMC_HA_n[9]            ; Missing drive strength and slew rate ;
; FMC_HA_n[10]           ; Missing drive strength and slew rate ;
; FMC_HA_n[11]           ; Missing drive strength and slew rate ;
; FMC_HA_n[12]           ; Missing drive strength and slew rate ;
; FMC_HA_n[13]           ; Missing drive strength and slew rate ;
; FMC_HA_n[14]           ; Missing drive strength and slew rate ;
; FMC_HA_n[15]           ; Missing drive strength and slew rate ;
; FMC_HA_n[16]           ; Missing drive strength and slew rate ;
; FMC_HA_n[17]           ; Missing drive strength and slew rate ;
; FMC_HA_n[18]           ; Missing drive strength and slew rate ;
; FMC_HA_n[19]           ; Missing drive strength and slew rate ;
; FMC_HA_n[20]           ; Missing drive strength and slew rate ;
; FMC_HA_n[21]           ; Missing drive strength and slew rate ;
; FMC_HA_n[22]           ; Missing drive strength and slew rate ;
; FMC_HA_n[23]           ; Missing drive strength and slew rate ;
; FMC_HB_p[0]            ; Missing drive strength and slew rate ;
; FMC_HB_p[1]            ; Missing drive strength and slew rate ;
; FMC_HB_p[2]            ; Missing drive strength and slew rate ;
; FMC_HB_p[3]            ; Missing drive strength and slew rate ;
; FMC_HB_p[4]            ; Missing drive strength and slew rate ;
; FMC_HB_p[5]            ; Missing drive strength and slew rate ;
; FMC_HB_p[6]            ; Missing drive strength and slew rate ;
; FMC_HB_p[7]            ; Missing drive strength and slew rate ;
; FMC_HB_p[8]            ; Missing drive strength and slew rate ;
; FMC_HB_p[9]            ; Missing drive strength and slew rate ;
; FMC_HB_p[10]           ; Missing drive strength and slew rate ;
; FMC_HB_p[11]           ; Missing drive strength and slew rate ;
; FMC_HB_p[12]           ; Missing drive strength and slew rate ;
; FMC_HB_p[13]           ; Missing drive strength and slew rate ;
; FMC_HB_p[14]           ; Missing drive strength and slew rate ;
; FMC_HB_p[15]           ; Missing drive strength and slew rate ;
; FMC_HB_p[16]           ; Missing drive strength and slew rate ;
; FMC_HB_p[17]           ; Missing drive strength and slew rate ;
; FMC_HB_p[18]           ; Missing drive strength and slew rate ;
; FMC_HB_p[19]           ; Missing drive strength and slew rate ;
; FMC_HB_p[20]           ; Missing drive strength and slew rate ;
; FMC_HB_p[21]           ; Missing drive strength and slew rate ;
; FMC_HB_n[0]            ; Missing drive strength and slew rate ;
; FMC_HB_n[1]            ; Missing drive strength and slew rate ;
; FMC_HB_n[2]            ; Missing drive strength and slew rate ;
; FMC_HB_n[3]            ; Missing drive strength and slew rate ;
; FMC_HB_n[4]            ; Missing drive strength and slew rate ;
; FMC_HB_n[5]            ; Missing drive strength and slew rate ;
; FMC_HB_n[6]            ; Missing drive strength and slew rate ;
; FMC_HB_n[7]            ; Missing drive strength and slew rate ;
; FMC_HB_n[8]            ; Missing drive strength and slew rate ;
; FMC_HB_n[9]            ; Missing drive strength and slew rate ;
; FMC_HB_n[10]           ; Missing drive strength and slew rate ;
; FMC_HB_n[11]           ; Missing drive strength and slew rate ;
; FMC_HB_n[12]           ; Missing drive strength and slew rate ;
; FMC_HB_n[13]           ; Missing drive strength and slew rate ;
; FMC_HB_n[14]           ; Missing drive strength and slew rate ;
; FMC_HB_n[15]           ; Missing drive strength and slew rate ;
; FMC_HB_n[16]           ; Missing drive strength and slew rate ;
; FMC_HB_n[17]           ; Missing drive strength and slew rate ;
; FMC_HB_n[18]           ; Missing drive strength and slew rate ;
; FMC_HB_n[19]           ; Missing drive strength and slew rate ;
; FMC_HB_n[20]           ; Missing drive strength and slew rate ;
; FMC_HB_n[21]           ; Missing drive strength and slew rate ;
; FMC_LA_p[0]            ; Missing drive strength and slew rate ;
; FMC_LA_p[1]            ; Missing drive strength and slew rate ;
; FMC_LA_p[2]            ; Missing drive strength and slew rate ;
; FMC_LA_p[3]            ; Missing drive strength and slew rate ;
; FMC_LA_p[4]            ; Missing drive strength and slew rate ;
; FMC_LA_p[5]            ; Missing drive strength and slew rate ;
; FMC_LA_p[6]            ; Missing drive strength and slew rate ;
; FMC_LA_p[7]            ; Missing drive strength and slew rate ;
; FMC_LA_p[8]            ; Missing drive strength and slew rate ;
; FMC_LA_p[9]            ; Missing drive strength and slew rate ;
; FMC_LA_p[10]           ; Missing drive strength and slew rate ;
; FMC_LA_p[11]           ; Missing drive strength and slew rate ;
; FMC_LA_p[12]           ; Missing drive strength and slew rate ;
; FMC_LA_p[13]           ; Missing drive strength and slew rate ;
; FMC_LA_p[14]           ; Missing drive strength and slew rate ;
; FMC_LA_p[15]           ; Missing drive strength and slew rate ;
; FMC_LA_p[16]           ; Missing drive strength and slew rate ;
; FMC_LA_p[17]           ; Missing drive strength and slew rate ;
; FMC_LA_p[18]           ; Missing drive strength and slew rate ;
; FMC_LA_p[19]           ; Missing drive strength and slew rate ;
; FMC_LA_p[20]           ; Missing drive strength and slew rate ;
; FMC_LA_p[21]           ; Missing drive strength and slew rate ;
; FMC_LA_p[22]           ; Missing drive strength and slew rate ;
; FMC_LA_p[23]           ; Missing drive strength and slew rate ;
; FMC_LA_p[24]           ; Missing drive strength and slew rate ;
; FMC_LA_p[25]           ; Missing drive strength and slew rate ;
; FMC_LA_p[26]           ; Missing drive strength and slew rate ;
; FMC_LA_p[27]           ; Missing drive strength and slew rate ;
; FMC_LA_p[28]           ; Missing drive strength and slew rate ;
; FMC_LA_p[29]           ; Missing drive strength and slew rate ;
; FMC_LA_p[30]           ; Missing drive strength and slew rate ;
; FMC_LA_p[31]           ; Missing drive strength and slew rate ;
; FMC_LA_p[32]           ; Missing drive strength and slew rate ;
; FMC_LA_p[33]           ; Missing drive strength and slew rate ;
; FMC_LA_n[0]            ; Missing drive strength and slew rate ;
; FMC_LA_n[1]            ; Missing drive strength and slew rate ;
; FMC_LA_n[2]            ; Missing drive strength and slew rate ;
; FMC_LA_n[3]            ; Missing drive strength and slew rate ;
; FMC_LA_n[4]            ; Missing drive strength and slew rate ;
; FMC_LA_n[5]            ; Missing drive strength and slew rate ;
; FMC_LA_n[6]            ; Missing drive strength and slew rate ;
; FMC_LA_n[7]            ; Missing drive strength and slew rate ;
; FMC_LA_n[8]            ; Missing drive strength and slew rate ;
; FMC_LA_n[9]            ; Missing drive strength and slew rate ;
; FMC_LA_n[10]           ; Missing drive strength and slew rate ;
; FMC_LA_n[11]           ; Missing drive strength and slew rate ;
; FMC_LA_n[12]           ; Missing drive strength and slew rate ;
; FMC_LA_n[13]           ; Missing drive strength and slew rate ;
; FMC_LA_n[14]           ; Missing drive strength and slew rate ;
; FMC_LA_n[15]           ; Missing drive strength and slew rate ;
; FMC_LA_n[16]           ; Missing drive strength and slew rate ;
; FMC_LA_n[17]           ; Missing drive strength and slew rate ;
; FMC_LA_n[18]           ; Missing drive strength and slew rate ;
; FMC_LA_n[19]           ; Missing drive strength and slew rate ;
; FMC_LA_n[20]           ; Missing drive strength and slew rate ;
; FMC_LA_n[21]           ; Missing drive strength and slew rate ;
; FMC_LA_n[22]           ; Missing drive strength and slew rate ;
; FMC_LA_n[23]           ; Missing drive strength and slew rate ;
; FMC_LA_n[24]           ; Missing drive strength and slew rate ;
; FMC_LA_n[25]           ; Missing drive strength and slew rate ;
; FMC_LA_n[26]           ; Missing drive strength and slew rate ;
; FMC_LA_n[27]           ; Missing drive strength and slew rate ;
; FMC_LA_n[28]           ; Missing drive strength and slew rate ;
; FMC_LA_n[29]           ; Missing drive strength and slew rate ;
; FMC_LA_n[30]           ; Missing drive strength and slew rate ;
; FMC_LA_n[31]           ; Missing drive strength and slew rate ;
; FMC_LA_n[32]           ; Missing drive strength and slew rate ;
; FMC_LA_n[33]           ; Missing drive strength and slew rate ;
; FMC_GA[0]              ; Missing drive strength and slew rate ;
; FMC_GA[1]              ; Missing drive strength and slew rate ;
; FMC_SCL                ; Missing drive strength and slew rate ;
; FMC_SDA                ; Missing drive strength and slew rate ;
; ETH_MDIO               ; Missing drive strength and slew rate ;
; MPU_INT                ; Missing drive strength and slew rate ;
; SRC_DP_HPD             ; Missing drive strength and slew rate ;
; USBFX3_RESET_n         ; Missing drive strength and slew rate ;
; USBFX3_PCLK            ; Missing drive strength and slew rate ;
; USBFX3_CTL0_SLCS_n     ; Missing drive strength and slew rate ;
; USBFX3_UART_TX         ; Missing drive strength and slew rate ;
; USBFX3_UART_RX         ; Missing drive strength and slew rate ;
; USBFX3_CTL10           ; Missing drive strength and slew rate ;
; USBFX3_CTL12_A0        ; Missing drive strength and slew rate ;
; USBFX3_CTL15_INT_n     ; Missing drive strength and slew rate ;
; USBFX3_CTL1_SLWR_n     ; Missing drive strength and slew rate ;
; USBFX3_CTL2_SLOE_n     ; Missing drive strength and slew rate ;
; USBFX3_CTL3_SLRD_n     ; Missing drive strength and slew rate ;
; USBFX3_CTL4_FLAGA      ; Missing drive strength and slew rate ;
; USBFX3_CTL5_FLAGB      ; Missing drive strength and slew rate ;
; USBFX3_CTL6            ; Missing drive strength and slew rate ;
; USBFX3_CTL7_PKTEND_n   ; Missing drive strength and slew rate ;
; USBFX3_CTL8            ; Missing drive strength and slew rate ;
; USBFX3_CTL9            ; Missing drive strength and slew rate ;
; USBFX3_DQ[0]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[1]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[2]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[3]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[4]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[5]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[6]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[7]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[8]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[9]           ; Missing drive strength and slew rate ;
; USBFX3_DQ[10]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[11]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[12]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[13]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[14]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[15]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[16]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[17]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[18]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[19]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[20]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[21]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[22]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[23]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[24]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[25]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[26]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[27]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[28]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[29]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[30]          ; Missing drive strength and slew rate ;
; USBFX3_DQ[31]          ; Missing drive strength and slew rate ;
; USBFX3_OTG_ID          ; Missing drive strength and slew rate ;
; SMA_CLKOUT_p(n)        ; Incomplete set of assignments        ;
; FMC_GBTCLK_M2C_p[0](n) ; Incomplete set of assignments        ;
; FMC_GBTCLK_M2C_p[1](n) ; Incomplete set of assignments        ;
; FMC_REFCLK_p(n)        ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[0](n)     ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[1](n)     ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[2](n)     ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[3](n)     ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[4](n)     ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[5](n)     ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[6](n)     ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[7](n)     ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[8](n)     ; Incomplete set of assignments        ;
; FMC_DP_C2M_p[9](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[0](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[1](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[2](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[3](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[4](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[5](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[6](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[7](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[8](n)     ; Incomplete set of assignments        ;
; FMC_DP_M2C_p[9](n)     ; Incomplete set of assignments        ;
; ETH_TX_p(n)            ; Incomplete set of assignments        ;
; ETH_RX_p(n)            ; Incomplete set of assignments        ;
; SMA_CLKIN_p(n)         ; Incomplete set of assignments        ;
; DDR4H_REFCLK_p(n)      ; Incomplete set of assignments        ;
+------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst            ;                                                                                                                                                                                                                                       ;
;     -- PLL Location                                                                                                                                                                                                             ; IOPLL_2K                                                                                                                                                                                                                              ;
;     -- PLL Bandwidth                                                                                                                                                                                                            ; Auto                                                                                                                                                                                                                                  ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                  ; 7780000 to 4210000 Hz                                                                                                                                                                                                                 ;
;     -- Reference Clock Frequency                                                                                                                                                                                                ; 3752 ps                                                                                                                                                                                                                               ;
;     -- PLL VCO Frequency                                                                                                                                                                                                        ; 938 ps                                                                                                                                                                                                                                ;
;     -- PLL Operation Mode                                                                                                                                                                                                       ; emif                                                                                                                                                                                                                                  ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                        ; 150.000000 MHz                                                                                                                                                                                                                        ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                        ; 325.000000 MHz                                                                                                                                                                                                                        ;
;     -- PLL Enable                                                                                                                                                                                                               ; On                                                                                                                                                                                                                                    ;
;     -- M Counter                                                                                                                                                                                                                ; 4                                                                                                                                                                                                                                     ;
;     -- N Counter                                                                                                                                                                                                                ; 1                                                                                                                                                                                                                                     ;
;     -- Delay Chain Setting                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                     ;
;     -- PLL Refclk Select                                                                                                                                                                                                        ;                                                                                                                                                                                                                                       ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                               ; pll_clkin_0_src_refclkin                                                                                                                                                                                                              ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                               ; pll_clkin_1_src_refclkin                                                                                                                                                                                                              ;
;             -- CLKIN(0) source                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                   ;
;             -- CLKIN(1) source                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                   ;
;             -- CLKIN(2) source                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                   ;
;             -- CLKIN(3) source                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                   ;
;             -- CORE_REFCLK source                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                   ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                            ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk           ;
;     -- PLL Output Counter 0                                                                                                                                                                                                     ;                                                                                                                                                                                                                                       ;
;             -- Output Clock Frequency                                                                                                                                                                                           ; 1876 ps                                                                                                                                                                                                                               ;
;             -- Duty Cycle                                                                                                                                                                                                       ; 50                                                                                                                                                                                                                                    ;
;             -- Phase Shift                                                                                                                                                                                                      ; 117 ps                                                                                                                                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                           ; Off                                                                                                                                                                                                                                   ;
;             -- C Counter                                                                                                                                                                                                        ; 2                                                                                                                                                                                                                                     ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                            ; 1                                                                                                                                                                                                                                     ;
;             -- C Counter PRST                                                                                                                                                                                                   ; 1                                                                                                                                                                                                                                     ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                    ; 0                                                                                                                                                                                                                                     ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                         ; 0                                                                                                                                                                                                                                     ;
;     -- PLL Output Counter 1                                                                                                                                                                                                     ;                                                                                                                                                                                                                                       ;
;             -- Output Clock Frequency                                                                                                                                                                                           ; 1876 ps                                                                                                                                                                                                                               ;
;             -- Duty Cycle                                                                                                                                                                                                       ; 50                                                                                                                                                                                                                                    ;
;             -- Phase Shift                                                                                                                                                                                                      ; 117 ps                                                                                                                                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                           ; Off                                                                                                                                                                                                                                   ;
;             -- C Counter                                                                                                                                                                                                        ; 2                                                                                                                                                                                                                                     ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                            ; 1                                                                                                                                                                                                                                     ;
;             -- C Counter PRST                                                                                                                                                                                                   ; 1                                                                                                                                                                                                                                     ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                    ; 0                                                                                                                                                                                                                                     ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                         ; 0                                                                                                                                                                                                                                     ;
;     -- PLL Output Counter 2                                                                                                                                                                                                     ;                                                                                                                                                                                                                                       ;
;             -- Output Clock Frequency                                                                                                                                                                                           ; 1876 ps                                                                                                                                                                                                                               ;
;             -- Duty Cycle                                                                                                                                                                                                       ; 50                                                                                                                                                                                                                                    ;
;             -- Phase Shift                                                                                                                                                                                                      ; 117 ps                                                                                                                                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                           ; Off                                                                                                                                                                                                                                   ;
;             -- C Counter                                                                                                                                                                                                        ; 2                                                                                                                                                                                                                                     ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                            ; 1                                                                                                                                                                                                                                     ;
;             -- C Counter PRST                                                                                                                                                                                                   ; 1                                                                                                                                                                                                                                     ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                    ; 0                                                                                                                                                                                                                                     ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                         ; 0                                                                                                                                                                                                                                     ;
;     -- PLL Output Counter 3                                                                                                                                                                                                     ;                                                                                                                                                                                                                                       ;
;             -- Output Clock Frequency                                                                                                                                                                                           ; 6566 ps                                                                                                                                                                                                                               ;
;             -- Duty Cycle                                                                                                                                                                                                       ; 50                                                                                                                                                                                                                                    ;
;             -- Phase Shift                                                                                                                                                                                                      ; 0 ps                                                                                                                                                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                           ; On                                                                                                                                                                                                                                    ;
;             -- C Counter                                                                                                                                                                                                        ; 7                                                                                                                                                                                                                                     ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                            ; 0                                                                                                                                                                                                                                     ;
;             -- C Counter PRST                                                                                                                                                                                                   ; 1                                                                                                                                                                                                                                     ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                    ; 0                                                                                                                                                                                                                                     ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                         ; 0                                                                                                                                                                                                                                     ;
;     -- PLL Output Counter 4                                                                                                                                                                                                     ;                                                                                                                                                                                                                                       ;
;             -- Output Clock Frequency                                                                                                                                                                                           ; 6566 ps                                                                                                                                                                                                                               ;
;             -- Duty Cycle                                                                                                                                                                                                       ; 50                                                                                                                                                                                                                                    ;
;             -- Phase Shift                                                                                                                                                                                                      ; 0 ps                                                                                                                                                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                           ; On                                                                                                                                                                                                                                    ;
;             -- C Counter                                                                                                                                                                                                        ; 7                                                                                                                                                                                                                                     ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                            ; 0                                                                                                                                                                                                                                     ;
;             -- C Counter PRST                                                                                                                                                                                                   ; 1                                                                                                                                                                                                                                     ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                    ; 0                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate ;                                                                                                                                                                                                                                       ;
;     -- PLL Location                                                                                                                                                                                                             ; IOPLL_2J                                                                                                                                                                                                                              ;
;     -- PLL Bandwidth                                                                                                                                                                                                            ; Auto                                                                                                                                                                                                                                  ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                  ; 7780000 to 4210000 Hz                                                                                                                                                                                                                 ;
;     -- Reference Clock Frequency                                                                                                                                                                                                ; 3752 ps                                                                                                                                                                                                                               ;
;     -- PLL VCO Frequency                                                                                                                                                                                                        ; 938 ps                                                                                                                                                                                                                                ;
;     -- PLL Operation Mode                                                                                                                                                                                                       ; emif                                                                                                                                                                                                                                  ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                        ; 150.000000 MHz                                                                                                                                                                                                                        ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                        ; 325.000000 MHz                                                                                                                                                                                                                        ;
;     -- PLL Enable                                                                                                                                                                                                               ; On                                                                                                                                                                                                                                    ;
;     -- M Counter                                                                                                                                                                                                                ; 4                                                                                                                                                                                                                                     ;
;     -- N Counter                                                                                                                                                                                                                ; 1                                                                                                                                                                                                                                     ;
;     -- Delay Chain Setting                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                     ;
;     -- PLL Refclk Select                                                                                                                                                                                                        ;                                                                                                                                                                                                                                       ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                               ; pll_clkin_0_src_refclkin                                                                                                                                                                                                              ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                               ; pll_clkin_1_src_refclkin                                                                                                                                                                                                              ;
;             -- CLKIN(0) source                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                   ;
;             -- CLKIN(1) source                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                   ;
;             -- CLKIN(2) source                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                   ;
;             -- CLKIN(3) source                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                   ;
;             -- CORE_REFCLK source                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                   ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                            ; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate ;
;                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                              ; Library Name                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------+
; |a10s                                                                                                                                   ; 5725.0 (0.5)         ; 7225.0 (0.5)                     ; 1598.5 (0.0)                                      ; 98.5 (0.0)                       ; 0.0 (0.0)            ; 7134 (2)            ; 10270 (0)                 ; 0 (0)         ; 2099384           ; 134   ; 0          ; 439  ; 0            ; |a10s                                                                                                                                                                                                                                                                                                                                                                  ; a10s                                                     ; work                                                   ;
;    |a10s_ghrd:u0|                                                                                                                       ; 5556.6 (0.0)         ; 7039.5 (0.0)                     ; 1579.3 (0.0)                                      ; 96.5 (0.0)                       ; 0.0 (0.0)            ; 6860 (0)            ; 10045 (0)                 ; 0 (0)         ; 2099384           ; 134   ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0                                                                                                                                                                                                                                                                                                                                                     ; a10s_ghrd                                                ; a10s_ghrd                                              ;
;       |HAN_FanTempControll:fancmd|                                                                                                      ; 490.3 (0.0)          ; 506.0 (0.0)                      ; 16.2 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 836 (0)             ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd                                                                                                                                                                                                                                                                                                                          ; HAN_FanTempControll                                      ; a10s_ghrd_HAN_FanControll_10                           ;
;          |TEMP_FAN_LOOP:lp|                                                                                                             ; 490.3 (0.0)          ; 506.0 (0.0)                      ; 16.2 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 836 (0)             ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp                                                                                                                                                                                                                                                                                                         ; TEMP_FAN_LOOP                                            ; work                                                   ;
;             |FAN_ONOFF:OL|                                                                                                              ; 52.5 (29.2)          ; 60.0 (36.5)                      ; 7.5 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (50)             ; 64 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL                                                                                                                                                                                                                                                                                            ; FAN_ONOFF                                                ; work                                                   ;
;                |CLOCKMEM:mm|                                                                                                            ; 23.3 (23.3)          ; 23.5 (23.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|CLOCKMEM:mm                                                                                                                                                                                                                                                                                ; CLOCKMEM                                                 ; work                                                   ;
;             |FAN_TEMP_I2C:i2c1|                                                                                                         ; 437.8 (115.5)        ; 446.0 (116.0)                    ; 8.7 (0.5)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 745 (180)           ; 257 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1                                                                                                                                                                                                                                                                                       ; FAN_TEMP_I2C                                             ; work                                                   ;
;                |CLOCKMEM:k400|                                                                                                          ; 23.0 (23.0)          ; 23.0 (23.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|CLOCKMEM:k400                                                                                                                                                                                                                                                                         ; CLOCKMEM                                                 ; work                                                   ;
;                |I2C_READ_DATA:rd|                                                                                                       ; 44.5 (44.5)          ; 46.5 (46.5)                      ; 2.5 (2.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 66 (66)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                      ; I2C_READ_DATA                                            ; work                                                   ;
;                |I2C_WRITE_BYTE:wrd|                                                                                                     ; 31.0 (31.0)          ; 33.0 (33.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd                                                                                                                                                                                                                                                                    ; I2C_WRITE_BYTE                                           ; work                                                   ;
;                |I2C_WRITE_POINTER:wpt|                                                                                                  ; 58.0 (58.0)          ; 58.5 (58.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_POINTER:wpt                                                                                                                                                                                                                                                                 ; I2C_WRITE_POINTER                                        ; work                                                   ;
;                |lpm_divide:Div0|                                                                                                        ; 60.5 (0.0)           ; 61.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|lpm_divide:Div0                                                                                                                                                                                                                                                                       ; lpm_divide                                               ; work                                                   ;
;                   |lpm_divide_04m:auto_generated|                                                                                       ; 60.5 (0.0)           ; 61.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|lpm_divide:Div0|lpm_divide_04m:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_04m                                           ; work                                                   ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 60.5 (0.0)           ; 61.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|lpm_divide:Div0|lpm_divide_04m:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                             ; sign_div_unsign_plh                                      ; work                                                   ;
;                         |alt_u_div_5oe:divider|                                                                                         ; 60.5 (60.5)          ; 61.0 (61.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (116)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|lpm_divide:Div0|lpm_divide_04m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_5oe:divider                                                                                                                                                                                       ; alt_u_div_5oe                                            ; work                                                   ;
;                |lpm_divide:Div1|                                                                                                        ; 105.3 (0.0)          ; 108.0 (0.0)                      ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 206 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|lpm_divide:Div1                                                                                                                                                                                                                                                                       ; lpm_divide                                               ; work                                                   ;
;                   |lpm_divide_d5m:auto_generated|                                                                                       ; 105.3 (0.0)          ; 108.0 (0.0)                      ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 206 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|lpm_divide:Div1|lpm_divide_d5m:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_d5m                                           ; work                                                   ;
;                      |sign_div_unsign_7nh:divider|                                                                                      ; 105.3 (0.0)          ; 108.0 (0.0)                      ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 206 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                             ; sign_div_unsign_7nh                                      ; work                                                   ;
;                         |alt_u_div_1re:divider|                                                                                         ; 105.3 (105.3)        ; 108.0 (108.0)                    ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 206 (206)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_1re:divider                                                                                                                                                                                       ; alt_u_div_1re                                            ; work                                                   ;
;       |a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|                                                                            ; 1012.1 (0.0)         ; 1918.8 (0.0)                     ; 928.4 (0.0)                                       ; 21.7 (0.0)                       ; 0.0 (0.0)            ; 1056 (0)            ; 3606 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps                                                                                                                                                                                                                                                                                                ; a10s_ghrd_altera_arria10_hps_181_paoasmy                 ; a10s_ghrd_altera_arria10_hps_181                       ;
;          |a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io                                                                                                                                                                                                                                             ; a10s_ghrd_altera_arria10_hps_io_181_vma6nca              ; a10s_ghrd_altera_arria10_hps_io_181                    ;
;             |a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border                                                                                                                                                                             ; a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;          |a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|                                                     ; 1012.1 (0.0)         ; 1918.8 (0.0)                     ; 928.4 (0.0)                                       ; 21.7 (0.0)                       ; 0.0 (0.0)            ; 1056 (0)            ; 3606 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces                                                                                                                                                                                                                       ; a10s_ghrd_altera_arria10_interface_generator_140_q66yweq ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;             |a10_hps_emif_interface:emif_interface|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|a10_hps_emif_interface:emif_interface                                                                                                                                                                                 ; a10_hps_emif_interface                                   ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |hps_emif_interface_to_ddr:inst|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|a10_hps_emif_interface:emif_interface|hps_emif_interface_to_ddr:inst                                                                                                                                                  ; hps_emif_interface_to_ddr                                ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;             |twentynm_hps_rl_interface_fpga2hps:fpga2hps|                                                                               ; 323.3 (0.0)          ; 659.6 (0.0)                      ; 344.5 (0.0)                                       ; 8.1 (0.0)                        ; 0.0 (0.0)            ; 222 (0)             ; 1301 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps                                                                                                                                                                           ; twentynm_hps_rl_interface_fpga2hps                       ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:ar_ar_user|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_ar_user                                                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:ar_cache_alen|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_cache_alen                                                                                                                                                     ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:ar_id_alen|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_id_alen                                                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:ar_len_alen|                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_len_alen                                                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:araddr_alen|                                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:araddr_alen                                                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:aw_ar_user|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_ar_user                                                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:aw_cache_alen|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_cache_alen                                                                                                                                                     ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:aw_id_alen|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_id_alen                                                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:aw_len_alen|                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_len_alen                                                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:awaddr_alen|                                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:awaddr_alen                                                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:w_id_alen|                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:w_id_alen                                                                                                                                                         ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:wdata_alen|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:wdata_alen                                                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |f2s_rl_adp:f2s_rl_adp_inst|                                                                                             ; 302.3 (106.1)        ; 638.6 (166.5)                    ; 344.5 (62.6)                                      ; 8.1 (2.2)                        ; 0.0 (0.0)            ; 180 (0)             ; 1301 (347)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst                                                                                                                                                ; f2s_rl_adp                                               ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_ar|                                                                                             ; 3.7 (3.7)            ; 29.7 (29.7)                      ; 26.0 (26.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar                                                                                                                        ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_aw|                                                                                             ; 4.7 (4.7)            ; 28.0 (28.0)                      ; 23.7 (23.7)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 9 (9)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw                                                                                                                        ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_b|                                                                                              ; 6.0 (6.0)            ; 8.3 (8.3)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b                                                                                                                         ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_r|                                                                                              ; 139.6 (139.6)        ; 271.5 (271.5)                    ; 135.7 (135.7)                                     ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 143 (143)           ; 522 (522)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r                                                                                                                         ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_f2s_w|                                                                                              ; 42.2 (42.2)          ; 134.8 (134.8)                    ; 94.3 (94.3)                                       ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 9 (9)               ; 293 (293)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w                                                                                                                         ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;             |twentynm_hps_rl_interface_hps2fpga:hps2fpga|                                                                               ; 228.3 (0.0)          ; 418.7 (0.0)                      ; 198.2 (0.0)                                       ; 7.8 (0.0)                        ; 0.0 (0.0)            ; 257 (0)             ; 776 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga                                                                                                                                                                           ; twentynm_hps_rl_interface_hps2fpga                       ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:b_id_alen|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|alentar:b_id_alen                                                                                                                                                         ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:r_id_alen|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|alentar:r_id_alen                                                                                                                                                         ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:rdata_alen|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|alentar:rdata_alen                                                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |s2f_rl_adp:s2f_rl_adp_ins|                                                                                              ; 228.3 (0.0)          ; 418.7 (0.0)                      ; 198.2 (0.0)                                       ; 7.8 (0.0)                        ; 0.0 (0.0)            ; 257 (0)             ; 776 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins                                                                                                                                                 ; s2f_rl_adp                                               ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_ar|                                                                                             ; 41.1 (41.1)          ; 94.0 (94.0)                      ; 53.0 (53.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 159 (159)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar                                                                                                                         ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_aw|                                                                                             ; 33.8 (33.8)          ; 77.2 (77.2)                      ; 46.0 (46.0)                                       ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 30 (30)             ; 161 (161)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw                                                                                                                         ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_b|                                                                                              ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b                                                                                                                          ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_r|                                                                                              ; 65.8 (65.8)          ; 65.7 (65.7)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 79 (79)             ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r                                                                                                                          ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_w|                                                                                              ; 77.5 (77.5)          ; 172.2 (172.2)                    ; 99.7 (99.7)                                       ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 86 (86)             ; 299 (299)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w                                                                                                                          ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;             |twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|                                                     ; 138.9 (0.0)          ; 307.0 (0.0)                      ; 171.1 (0.0)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 143 (0)             ; 580 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight                                                                                                                                                 ; twentynm_hps_rl_interface_hps2fpga_light_weight          ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:b_id_alen|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen                                                                                                                               ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:r_id_alen|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen                                                                                                                               ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |alentar:rdata_alen|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen                                                                                                                              ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |s2f_rl_adp:s2f_rl_adp_inst|                                                                                             ; 138.9 (24.4)         ; 307.0 (58.8)                     ; 171.1 (35.9)                                      ; 3.0 (1.5)                        ; 0.0 (0.0)            ; 143 (0)             ; 580 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst                                                                                                                      ; s2f_rl_adp                                               ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_ar|                                                                                             ; 30.4 (30.4)          ; 58.9 (58.9)                      ; 29.0 (29.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 37 (37)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar                                                                                              ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_aw|                                                                                             ; 27.1 (27.1)          ; 51.2 (51.2)                      ; 25.2 (25.2)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw                                                                                              ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_b|                                                                                              ; 5.9 (5.9)            ; 8.7 (8.7)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b                                                                                               ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_r|                                                                                              ; 6.7 (6.7)            ; 38.4 (38.4)                      ; 31.8 (31.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r                                                                                               ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |full_reg_slice:i_s2f_w|                                                                                              ; 44.4 (44.4)          ; 90.9 (90.9)                      ; 46.5 (46.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 158 (158)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w                                                                                               ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;             |twentynm_hps_rl_mode2_fpga2sdram:f2sdram|                                                                                  ; 321.6 (0.0)          ; 533.4 (0.0)                      ; 214.6 (0.0)                                       ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 434 (0)             ; 949 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram                                                                                                                                                                              ; twentynm_hps_rl_mode2_fpga2sdram                         ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                |f2s_rl_delay_adp:f2s_rl_adp_inst_0|                                                                                     ; 321.6 (0.0)          ; 533.4 (0.0)                      ; 214.6 (0.0)                                       ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 434 (0)             ; 949 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0                                                                                                                                           ; f2s_rl_delay_adp                                         ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:_w_valid_alen|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen                                                                                                                     ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_ar_user|                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_burst_alen|                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen                                                                                                                     ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_cache_alen|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen                                                                                                                     ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_id_alen|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_len_alen|                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_lock_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen                                                                                                                      ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_prot_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen                                                                                                                      ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_size_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen                                                                                                                      ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:ar_valid_alen|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen                                                                                                                     ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:araddr_alen|                                                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_ar_user|                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_burst_alen|                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen                                                                                                                     ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_cache_alen|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen                                                                                                                     ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_id_alen|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_len_alen|                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_lock_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen                                                                                                                      ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_prot_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen                                                                                                                      ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_size_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen                                                                                                                      ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:aw_valid_alen|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen                                                                                                                     ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:awaddr_alen|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:b_ready_alen|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen                                                                                                                      ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:r_ready_alen|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen                                                                                                                      ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:w_id_alen|                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen                                                                                                                         ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:w_last_alen|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:w_strb_alen|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen                                                                                                                       ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |alentar:wdata_alen|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen                                                                                                                        ; alentar                                                  ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                   |f2s_rl_adp:f2s_rl_adp_inst|                                                                                          ; 293.1 (0.0)          ; 504.9 (0.0)                      ; 214.6 (0.0)                                       ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 377 (0)             ; 949 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst                                                                                                                ; f2s_rl_adp                                               ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_ar|                                                                                          ; 19.0 (19.0)          ; 34.0 (34.0)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar                                                                                        ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_aw|                                                                                          ; 19.5 (19.5)          ; 34.5 (34.5)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw                                                                                        ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_b|                                                                                           ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b                                                                                         ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_r|                                                                                           ; 135.8 (135.8)        ; 282.8 (282.8)                    ; 148.5 (148.5)                                     ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 139 (139)           ; 519 (519)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r                                                                                         ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;                      |full_reg_slice:i_f2s_w|                                                                                           ; 113.8 (113.8)        ; 148.7 (148.7)                    ; 36.2 (36.2)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 153 (153)           ; 293 (293)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w                                                                                         ; full_reg_slice                                           ; a10s_ghrd_altera_arria10_interface_generator_140       ;
;       |a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|                                                               ; 48.0 (0.0)           ; 50.0 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 4 (0)                     ; 0 (0)         ; 2097152           ; 128   ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2                                                                                                                                                                                                                                                                                   ; a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa       ; a10s_ghrd_altera_avalon_onchip_memory2_181             ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 48.0 (0.0)           ; 50.0 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 4 (0)                     ; 0 (0)         ; 2097152           ; 128   ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                         ; altsyncram                                               ; work                                                   ;
;             |altsyncram_0jk1:auto_generated|                                                                                            ; 48.0 (1.3)           ; 50.0 (2.0)                       ; 2.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 4 (4)                     ; 0 (0)         ; 2097152           ; 128   ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated                                                                                                                                                                                                                          ; altsyncram_0jk1                                          ; work                                                   ;
;                |decode_afa:decode3|                                                                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3                                                                                                                                                                                                       ; decode_afa                                               ; work                                                   ;
;                |mux_q9b:mux2|                                                                                                           ; 38.7 (38.7)          ; 40.0 (40.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|mux_q9b:mux2                                                                                                                                                                                                             ; mux_q9b                                                  ; work                                                   ;
;       |a10s_ghrd_altera_avalon_pio_181_b3m6h3q:led_pio|                                                                                 ; 2.0 (2.0)            ; 3.2 (3.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_avalon_pio_181_b3m6h3q:led_pio                                                                                                                                                                                                                                                                                                     ; a10s_ghrd_altera_avalon_pio_181_b3m6h3q                  ; a10s_ghrd_altera_avalon_pio_181                        ;
;       |a10s_ghrd_altera_avalon_pio_181_na6njny:dipsw_pio|                                                                               ; 4.3 (4.3)            ; 5.8 (5.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_avalon_pio_181_na6njny:dipsw_pio                                                                                                                                                                                                                                                                                                   ; a10s_ghrd_altera_avalon_pio_181_na6njny                  ; a10s_ghrd_altera_avalon_pio_181                        ;
;       |a10s_ghrd_altera_avalon_pio_181_u6z2bzq:button_pio|                                                                              ; 5.5 (5.5)            ; 6.3 (6.3)                        ; 1.3 (1.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_avalon_pio_181_u6z2bzq:button_pio                                                                                                                                                                                                                                                                                                  ; a10s_ghrd_altera_avalon_pio_181_u6z2bzq                  ; a10s_ghrd_altera_avalon_pio_181                        ;
;       |a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps                                                                                                                                                                                                                                                                                              ; a10s_ghrd_altera_emif_a10_hps_181_oeawlci                ; a10s_ghrd_altera_emif_a10_hps_181                      ;
;          |a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch                                                                                                                                                                                                                                               ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq                ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;             |a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst                                                                                                                                                                                       ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top            ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                |a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_io_aux:io_aux_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_io_aux:io_aux_inst                                                                                                                          ; a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_io_aux         ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                |altera_emif_arch_nf_bufs:bufs_inst|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst                                                                                                                                                    ; altera_emif_arch_nf_bufs                                 ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b                                                                                              ; altera_emif_arch_nf_buf_bdir_df                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b                                                                                              ; altera_emif_arch_nf_buf_bdir_df                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b                                                                                              ; altera_emif_arch_nf_buf_bdir_df                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b                                                                                              ; altera_emif_arch_nf_buf_bdir_df                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[0].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[0].b                                                                                            ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[1].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[1].b                                                                                            ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[2].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[2].b                                                                                            ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[3].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[3].b                                                                                            ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[10].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[10].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[11].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[11].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[12].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[12].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[13].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[13].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[14].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[14].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[15].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[15].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[16].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[16].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[17].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[17].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[18].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[18].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[19].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[19].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[1].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[1].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[20].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[20].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[21].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[21].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[22].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[22].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[23].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[23].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[24].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[24].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[25].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[25].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[26].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[26].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[27].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[27].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[28].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[28].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[29].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[29].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[2].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[2].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[30].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[30].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[31].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[31].b                                                                                              ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[3].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[3].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[4].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[4].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[5].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[5].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[6].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[6].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[7].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[7].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[8].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[8].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[9].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[9].b                                                                                               ; altera_emif_arch_nf_buf_bdir_se                          ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b                                                                                             ; altera_emif_arch_nf_buf_udir_df_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b                                                                                        ; altera_emif_arch_nf_buf_udir_se_i                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[10].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[10].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[11].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[11].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[12].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[12].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[13].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[13].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[14].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[14].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[15].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[15].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[16].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[16].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[1].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[1].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[2].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[2].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[3].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[3].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[4].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[4].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[5].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[5].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[6].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[6].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[7].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[7].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[8].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[8].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[9].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[9].b                                                                                              ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_act_n.inst[0].b|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_act_n.inst[0].b                                                                                          ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[0].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[0].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[1].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[1].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_bg.inst[0].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_bg.inst[0].b                                                                                             ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_cke.inst[0].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_cke.inst[0].b                                                                                            ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_cs_n.inst[0].b|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_cs_n.inst[0].b                                                                                           ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_odt.inst[0].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_odt.inst[0].b                                                                                            ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_par.inst[0].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_par.inst[0].b                                                                                            ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b                                                                                        ; altera_emif_arch_nf_buf_udir_se_o                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                |altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst                                                                                                                                  ; altera_emif_arch_nf_io_tiles_wrap                        ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                   |altera_emif_arch_nf_io_tiles:io_tiles_inst|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst                                                                                       ; altera_emif_arch_nf_io_tiles                             ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                |altera_emif_arch_nf_oct:oct_inst|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst                                                                                                                                                      ; altera_emif_arch_nf_oct                                  ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;                |altera_emif_arch_nf_pll:pll_inst|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst                                                                                                                                                      ; altera_emif_arch_nf_pll                                  ; a10s_ghrd_altera_emif_arch_nf_181                      ;
;       |a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|                                                                       ; 367.8 (0.0)          ; 432.2 (0.0)                      ; 73.8 (0.0)                                        ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 560 (0)             ; 490 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m                                                                                                                                                                                                                                                                                           ; a10s_ghrd_altera_jtag_avalon_master_181_winiqja          ; a10s_ghrd_altera_jtag_avalon_master_181                ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 143.3 (0.0)          ; 160.2 (0.0)                      ; 16.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 214 (0)             ; 167 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                 ; altera_avalon_packets_to_master                          ; a10s_ghrd_altera_avalon_packets_to_master_181          ;
;             |packets_to_master:p2m|                                                                                                     ; 143.3 (143.3)        ; 160.2 (160.2)                    ; 16.8 (16.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 214 (214)           ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                           ; packets_to_master                                        ; a10s_ghrd_altera_avalon_packets_to_master_181          ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.7 (14.7)          ; 15.0 (15.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                                               ; work                                                   ;
;                |altsyncram_tom1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated                                                                                                                                                                                                            ; altsyncram_tom1                                          ; work                                                   ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.8 (7.8)            ; 10.3 (10.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                     ; altera_avalon_st_bytes_to_packets                        ; a10s_ghrd_altera_avalon_st_bytes_to_packets_181        ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 189.2 (0.0)          ; 231.5 (0.0)                      ; 51.7 (0.0)                                        ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 275 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                          ; altera_avalon_st_jtag_interface                          ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 188.2 (0.0)          ; 230.2 (0.0)                      ; 51.6 (0.0)                                        ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 278 (0)             ; 275 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                        ; altera_jtag_dc_streaming                                 ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 15.5 (4.2)           ; 23.9 (8.9)                       ; 13.3 (6.0)                                        ; 4.8 (1.3)                        ; 0.0 (0.0)            ; 9 (4)               ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                            ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.3 (7.3)            ; 11.1 (11.1)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                ; altera_avalon_st_pipeline_base                           ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 2.8 (2.8)            ; 2.7 (2.7)                        ; 2.4 (2.4)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 2.8 (1.8)            ; 11.7 (8.2)                       ; 10.7 (7.4)                                        ; 1.8 (1.1)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                 ; altera_jtag_src_crosser                                  ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1.0 (0.6)            ; 3.5 (0.8)                        ; 3.2 (0.3)                                         ; 0.8 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                      ; altera_jtag_control_signal_crosser                       ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.4 (0.4)            ; 2.8 (2.8)                        ; 3.0 (3.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                 ; altera_std_synchronizer                                  ; work                                                   ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 169.3 (164.9)        ; 193.3 (182.0)                    ; 26.3 (18.1)                                       ; 2.3 (1.1)                        ; 0.0 (0.0)            ; 268 (262)           ; 198 (179)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                   ; altera_jtag_streaming                                    ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                      ; altera_avalon_st_idle_inserter                           ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.5 (2.5)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                        ; altera_avalon_st_idle_remover                            ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.7 (0.7)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                          ; altera_std_synchronizer                                  ; work                                                   ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                 ; altera_std_synchronizer                                  ; work                                                   ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                         ; altera_std_synchronizer                                  ; work                                                   ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                              ; altera_std_synchronizer                                  ; work                                                   ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                   ; altera_std_synchronizer                                  ; work                                                   ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                ; altera_jtag_sld_node                                     ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                              ; sld_virtual_jtag_basic                                   ; work                                                   ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 12.7 (12.7)          ; 14.2 (14.2)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                     ; altera_avalon_st_packets_to_bytes                        ; a10s_ghrd_altera_avalon_st_packets_to_bytes_181        ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                    ; altera_reset_controller                                  ; a10s_ghrd_altera_reset_controller_181                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                         ; altera_reset_synchronizer                                ; a10s_ghrd_altera_reset_controller_181                  ;
;       |a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|                                                                          ; 343.4 (0.0)          ; 411.1 (0.0)                      ; 76.7 (0.0)                                        ; 9.0 (0.0)                        ; 0.0 (0.0)            ; 527 (0)             ; 464 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m                                                                                                                                                                                                                                                                                              ; a10s_ghrd_altera_jtag_avalon_master_181_winiqja          ; a10s_ghrd_altera_jtag_avalon_master_181                ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 120.2 (0.0)          ; 135.8 (0.0)                      ; 18.2 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 181 (0)             ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                    ; altera_avalon_packets_to_master                          ; a10s_ghrd_altera_avalon_packets_to_master_181          ;
;             |packets_to_master:p2m|                                                                                                     ; 120.2 (120.2)        ; 135.8 (135.8)                    ; 18.2 (18.2)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 181 (181)           ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                              ; packets_to_master                                        ; a10s_ghrd_altera_avalon_packets_to_master_181          ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.2 (14.2)          ; 16.2 (16.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                              ; altsyncram                                               ; work                                                   ;
;                |altsyncram_tom1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated                                                                                                                                                                                                               ; altsyncram_tom1                                          ; work                                                   ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 8.5 (8.5)            ; 10.3 (10.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                        ; altera_avalon_st_bytes_to_packets                        ; a10s_ghrd_altera_avalon_st_bytes_to_packets_181        ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 187.5 (0.0)          ; 233.8 (0.0)                      ; 52.8 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 280 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                             ; altera_avalon_st_jtag_interface                          ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 186.2 (0.0)          ; 232.7 (0.0)                      ; 52.9 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 278 (0)             ; 280 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                           ; altera_jtag_dc_streaming                                 ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 12.7 (2.0)           ; 26.6 (9.6)                       ; 16.4 (7.6)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 48 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                               ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.7 (7.7)            ; 12.0 (12.0)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                   ; altera_avalon_st_pipeline_base                           ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                          ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 3.2 (3.2)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                          ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 2.0 (1.8)            ; 12.1 (8.6)                       ; 11.1 (7.8)                                        ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                    ; altera_jtag_src_crosser                                  ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.3 (0.5)            ; 3.5 (0.7)                        ; 3.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                         ; altera_jtag_control_signal_crosser                       ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -0.3 (-0.3)          ; 2.8 (2.8)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                    ; altera_std_synchronizer                                  ; work                                                   ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 171.5 (166.9)        ; 192.5 (181.0)                    ; 24.0 (16.3)                                       ; 3.0 (2.2)                        ; 0.0 (0.0)            ; 268 (262)           ; 202 (183)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                      ; altera_jtag_streaming                                    ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                         ; altera_avalon_st_idle_inserter                           ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                           ; altera_avalon_st_idle_remover                            ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                             ; altera_std_synchronizer                                  ; work                                                   ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                    ; altera_std_synchronizer                                  ; work                                                   ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                            ; altera_std_synchronizer                                  ; work                                                   ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                 ; altera_std_synchronizer                                  ; work                                                   ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                      ; altera_std_synchronizer                                  ; work                                                   ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                   ; altera_jtag_sld_node                                     ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                 ; sld_virtual_jtag_basic                                   ; work                                                   ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.3 (13.3)          ; 13.9 (13.9)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                        ; altera_avalon_st_packets_to_bytes                        ; a10s_ghrd_altera_avalon_st_packets_to_bytes_181        ;
;          |altera_reset_controller:rst_controller|                                                                                       ; -0.3 (0.0)           ; 1.0 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                       ; altera_reset_controller                                  ; a10s_ghrd_altera_reset_controller_181                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; a10s_ghrd_altera_reset_controller_181                  ;
;       |a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|                                                                           ; 367.9 (0.0)          ; 434.1 (0.0)                      ; 72.2 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 566 (0)             ; 488 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m                                                                                                                                                                                                                                                                                               ; a10s_ghrd_altera_jtag_avalon_master_181_winiqja          ; a10s_ghrd_altera_jtag_avalon_master_181                ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 148.2 (0.0)          ; 164.8 (0.0)                      ; 18.2 (0.0)                                        ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 220 (0)             ; 170 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                     ; altera_avalon_packets_to_master                          ; a10s_ghrd_altera_avalon_packets_to_master_181          ;
;             |packets_to_master:p2m|                                                                                                     ; 148.2 (148.2)        ; 164.8 (164.8)                    ; 18.2 (18.2)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 220 (220)           ; 170 (170)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                               ; packets_to_master                                        ; a10s_ghrd_altera_avalon_packets_to_master_181          ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.3 (14.3)          ; 15.7 (15.7)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                               ; altsyncram                                               ; work                                                   ;
;                |altsyncram_tom1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated                                                                                                                                                                                                                ; altsyncram_tom1                                          ; work                                                   ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 9.5 (9.5)            ; 10.8 (10.8)                      ; 1.8 (1.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets                        ; a10s_ghrd_altera_avalon_st_bytes_to_packets_181        ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 181.5 (0.0)          ; 227.7 (0.0)                      ; 49.2 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 270 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                              ; altera_avalon_st_jtag_interface                          ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 180.1 (0.0)          ; 226.4 (0.0)                      ; 49.2 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 278 (0)             ; 270 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                            ; altera_jtag_dc_streaming                                 ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 11.3 (2.3)           ; 23.3 (8.3)                       ; 13.3 (6.2)                                        ; 1.3 (0.3)                        ; 0.0 (0.0)            ; 9 (4)               ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 8.3 (8.3)            ; 10.8 (10.8)                      ; 3.4 (3.4)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                    ; altera_avalon_st_pipeline_base                           ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                           ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.3 (0.3)            ; 3.5 (3.5)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                           ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.1 (1.1)            ; 11.1 (7.6)                       ; 10.2 (6.7)                                        ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                     ; altera_jtag_src_crosser                                  ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.0 (0.0)            ; 3.5 (0.5)                        ; 3.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                          ; altera_jtag_control_signal_crosser                       ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                     ; altera_std_synchronizer                                  ; work                                                   ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 167.8 (163.5)        ; 190.5 (180.1)                    ; 24.2 (17.8)                                       ; 1.5 (1.3)                        ; 0.0 (0.0)            ; 268 (262)           ; 193 (174)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                       ; altera_jtag_streaming                                    ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                          ; altera_avalon_st_idle_inserter                           ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                            ; altera_avalon_st_idle_remover                            ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                              ; altera_std_synchronizer                                  ; work                                                   ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                     ; altera_std_synchronizer                                  ; work                                                   ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                             ; altera_std_synchronizer                                  ; work                                                   ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                  ; altera_std_synchronizer                                  ; work                                                   ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                       ; altera_std_synchronizer                                  ; work                                                   ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                    ; altera_jtag_sld_node                                     ; a10s_ghrd_altera_jtag_dc_streaming_181                 ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                  ; sld_virtual_jtag_basic                                   ; work                                                   ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 14.3 (14.3)          ; 14.0 (14.0)                      ; 0.7 (0.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes                        ; a10s_ghrd_altera_avalon_st_packets_to_bytes_181        ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                        ; altera_reset_controller                                  ; a10s_ghrd_altera_reset_controller_181                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                             ; altera_reset_synchronizer                                ; a10s_ghrd_altera_reset_controller_181                  ;
;       |a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|                                                                  ; 223.6 (0.0)          ; 244.2 (0.0)                      ; 20.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 398 (0)             ; 240 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1                                                                                                                                                                                                                                                                                      ; a10s_ghrd_altera_mm_interconnect_181_2w3xhoq             ; a10s_ghrd_altera_mm_interconnect_181                   ;
;          |a10s_ghrd_altera_merlin_demultiplexer_181_yfxh77q:rsp_demux|                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|a10s_ghrd_altera_merlin_demultiplexer_181_yfxh77q:rsp_demux                                                                                                                                                                                                                          ; a10s_ghrd_altera_merlin_demultiplexer_181_yfxh77q        ; a10s_ghrd_altera_merlin_demultiplexer_181              ;
;          |a10s_ghrd_altera_merlin_multiplexer_181_zoswswa:cmd_mux|                                                                      ; 40.7 (36.3)          ; 41.7 (37.3)                      ; 1.0 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (88)             ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|a10s_ghrd_altera_merlin_multiplexer_181_zoswswa:cmd_mux                                                                                                                                                                                                                              ; a10s_ghrd_altera_merlin_multiplexer_181_zoswswa          ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.3 (4.3)            ; 4.4 (4.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|a10s_ghrd_altera_merlin_multiplexer_181_zoswswa:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;          |altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo|                                                                           ; 27.3 (27.3)          ; 39.0 (39.0)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|                                                                             ; 13.5 (13.5)          ; 16.7 (16.7)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_merlin_axi_master_ni:arria10_hps_h2f_lw_axi_master_agent|                                                              ; 49.3 (26.2)          ; 49.5 (26.8)                      ; 0.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (47)             ; 15 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                      ; altera_merlin_axi_master_ni                              ; a10s_ghrd_altera_merlin_axi_master_ni_181              ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 22.7 (22.7)          ; 22.7 (22.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                ; altera_merlin_address_alignment                          ; a10s_ghrd_altera_merlin_axi_master_ni_181              ;
;          |altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|                                                                        ; 77.2 (0.0)           ; 79.5 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (0)             ; 108 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                              ; a10s_ghrd_altera_merlin_burst_adapter_181              ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 77.2 (76.2)          ; 79.5 (78.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (100)           ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_13_1                         ; a10s_ghrd_altera_merlin_burst_adapter_181              ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                          ; altera_merlin_address_alignment                          ; a10s_ghrd_altera_merlin_burst_adapter_181              ;
;          |altera_merlin_master_agent:fpga_m_master_agent|                                                                               ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_master_agent:fpga_m_master_agent                                                                                                                                                                                                                                       ; altera_merlin_master_agent                               ; a10s_ghrd_altera_merlin_master_agent_181               ;
;          |altera_merlin_slave_agent:pb_lwh2f_s0_agent|                                                                                  ; 13.4 (3.2)           ; 14.3 (3.8)                       ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.3 (10.3)          ; 10.4 (10.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                         ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;       |a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|                                                                  ; 67.2 (0.0)           ; 73.0 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (0)             ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2                                                                                                                                                                                                                                                                                      ; a10s_ghrd_altera_mm_interconnect_181_6tzbopq             ; a10s_ghrd_altera_mm_interconnect_181                   ;
;          |a10s_ghrd_altera_merlin_demultiplexer_181_xwdj4sq:cmd_demux|                                                                  ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|a10s_ghrd_altera_merlin_demultiplexer_181_xwdj4sq:cmd_demux                                                                                                                                                                                                                          ; a10s_ghrd_altera_merlin_demultiplexer_181_xwdj4sq        ; a10s_ghrd_altera_merlin_demultiplexer_181              ;
;          |a10s_ghrd_altera_merlin_multiplexer_181_q7pijiy:rsp_mux|                                                                      ; 9.4 (9.4)            ; 9.7 (9.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|a10s_ghrd_altera_merlin_multiplexer_181_q7pijiy:rsp_mux                                                                                                                                                                                                                              ; a10s_ghrd_altera_merlin_multiplexer_181_q7pijiy          ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;          |a10s_ghrd_altera_merlin_router_181_45pxmci:router|                                                                            ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|a10s_ghrd_altera_merlin_router_181_45pxmci:router                                                                                                                                                                                                                                    ; a10s_ghrd_altera_merlin_router_181_45pxmci               ; a10s_ghrd_altera_merlin_router_181                     ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 5.0 (5.0)            ; 5.7 (5.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|                                                                            ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|                                                                        ; 3.7 (3.7)            ; 3.9 (3.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_merlin_master_agent:pb_lwh2f_m0_agent|                                                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_master_agent:pb_lwh2f_m0_agent                                                                                                                                                                                                                                         ; altera_merlin_master_agent                               ; a10s_ghrd_altera_merlin_master_agent_181               ;
;          |altera_merlin_slave_agent:ilc_avalon_slave_agent|                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_agent:ilc_avalon_slave_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 1.7 (1.7)            ; 3.2 (3.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; a10s_ghrd_altera_merlin_slave_translator_181           ;
;          |altera_merlin_slave_translator:dipsw_pio_s1_translator|                                                                       ; 2.6 (2.6)            ; 3.1 (3.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                           ; a10s_ghrd_altera_merlin_slave_translator_181           ;
;          |altera_merlin_slave_translator:ilc_avalon_slave_translator|                                                                   ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:ilc_avalon_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator                           ; a10s_ghrd_altera_merlin_slave_translator_181           ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 3.2 (3.2)            ; 4.0 (4.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                           ; a10s_ghrd_altera_merlin_slave_translator_181           ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 5.8 (5.8)            ; 6.4 (6.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; a10s_ghrd_altera_merlin_slave_translator_181           ;
;          |altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter|                                                                            ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                            ; a10s_ghrd_altera_merlin_traffic_limiter_181            ;
;       |a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|                                                                  ; 743.9 (0.0)          ; 815.0 (0.0)                      ; 88.2 (0.0)                                        ; 17.1 (0.0)                       ; 0.0 (0.0)            ; 538 (0)             ; 1346 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5                                                                                                                                                                                                                                                                                      ; a10s_ghrd_altera_mm_interconnect_181_72qrvsa             ; a10s_ghrd_altera_mm_interconnect_181                   ;
;          |a10s_ghrd_altera_merlin_demultiplexer_181_edscloq:cmd_demux|                                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|a10s_ghrd_altera_merlin_demultiplexer_181_edscloq:cmd_demux                                                                                                                                                                                                                          ; a10s_ghrd_altera_merlin_demultiplexer_181_edscloq        ; a10s_ghrd_altera_merlin_demultiplexer_181              ;
;          |a10s_ghrd_altera_merlin_multiplexer_181_qn4gn4i:rsp_mux|                                                                      ; 83.4 (83.4)          ; 88.1 (88.1)                      ; 4.7 (4.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 153 (153)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|a10s_ghrd_altera_merlin_multiplexer_181_qn4gn4i:rsp_mux                                                                                                                                                                                                                              ; a10s_ghrd_altera_merlin_multiplexer_181_qn4gn4i          ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;          |altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|                                                                   ; 608.4 (2.7)          ; 643.6 (2.7)                      ; 52.1 (0.0)                                        ; 16.9 (0.0)                       ; 0.0 (0.0)            ; 217 (5)             ; 1337 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent                                                                                                                                                                                                                           ; altera_merlin_axi_slave_ni                               ; a10s_ghrd_altera_merlin_axi_slave_ni_181               ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 73.0 (73.0)          ; 80.5 (80.5)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 154 (154)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                       ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_merlin_axi_slave_ni_181               ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 532.5 (532.5)        ; 560.4 (560.4)                    ; 44.7 (44.7)                                       ; 16.9 (16.9)                      ; 0.0 (0.0)            ; 169 (169)           ; 1181 (1181)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                      ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_merlin_axi_slave_ni_181               ;
;          |altera_merlin_master_agent:f2sdram_m_master_agent|                                                                            ; 8.2 (8.2)            ; 9.0 (9.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_master_agent:f2sdram_m_master_agent                                                                                                                                                                                                                                    ; altera_merlin_master_agent                               ; a10s_ghrd_altera_merlin_master_agent_181               ;
;          |altera_merlin_traffic_limiter:f2sdram_m_master_limiter|                                                                       ; 7.2 (7.2)            ; 7.7 (7.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_traffic_limiter:f2sdram_m_master_limiter                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                            ; a10s_ghrd_altera_merlin_traffic_limiter_181            ;
;          |altera_merlin_width_adapter:arria10_hps_f2sdram0_data_wr_cmd_width_adapter|                                                   ; 36.2 (36.2)          ; 65.7 (65.7)                      ; 29.6 (29.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 144 (144)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_width_adapter:arria10_hps_f2sdram0_data_wr_cmd_width_adapter                                                                                                                                                                                                           ; altera_merlin_width_adapter                              ; a10s_ghrd_altera_merlin_width_adapter_181              ;
;       |a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|                                                                  ; 746.5 (0.0)          ; 815.2 (0.0)                      ; 88.7 (0.0)                                        ; 20.0 (0.0)                       ; 0.0 (0.0)            ; 533 (0)             ; 1351 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4                                                                                                                                                                                                                                                                                      ; a10s_ghrd_altera_mm_interconnect_181_gwzlhmy             ; a10s_ghrd_altera_mm_interconnect_181                   ;
;          |a10s_ghrd_altera_merlin_demultiplexer_181_edscloq:cmd_demux|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|a10s_ghrd_altera_merlin_demultiplexer_181_edscloq:cmd_demux                                                                                                                                                                                                                          ; a10s_ghrd_altera_merlin_demultiplexer_181_edscloq        ; a10s_ghrd_altera_merlin_demultiplexer_181              ;
;          |a10s_ghrd_altera_merlin_multiplexer_181_qn4gn4i:rsp_mux|                                                                      ; 83.0 (83.0)          ; 89.4 (89.4)                      ; 6.9 (6.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 148 (148)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|a10s_ghrd_altera_merlin_multiplexer_181_qn4gn4i:rsp_mux                                                                                                                                                                                                                              ; a10s_ghrd_altera_merlin_multiplexer_181_qn4gn4i          ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;          |altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|                                                                   ; 610.0 (2.8)          ; 643.3 (2.8)                      ; 52.7 (0.0)                                        ; 19.3 (0.0)                       ; 0.0 (0.0)            ; 217 (5)             ; 1341 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent                                                                                                                                                                                                                           ; altera_merlin_axi_slave_ni                               ; a10s_ghrd_altera_merlin_axi_slave_ni_181               ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 72.3 (72.3)          ; 79.7 (79.7)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                       ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_merlin_axi_slave_ni_181               ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 534.8 (534.8)        ; 560.8 (560.8)                    ; 45.3 (45.3)                                       ; 19.3 (19.3)                      ; 0.0 (0.0)            ; 169 (169)           ; 1182 (1182)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                      ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_merlin_axi_slave_ni_181               ;
;          |altera_merlin_master_agent:hps_m_master_agent|                                                                                ; 9.2 (9.2)            ; 9.7 (9.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_master_agent:hps_m_master_agent                                                                                                                                                                                                                                        ; altera_merlin_master_agent                               ; a10s_ghrd_altera_merlin_master_agent_181               ;
;          |altera_merlin_traffic_limiter:hps_m_master_limiter|                                                                           ; 7.0 (7.0)            ; 7.3 (7.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_traffic_limiter:hps_m_master_limiter                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                            ; a10s_ghrd_altera_merlin_traffic_limiter_181            ;
;          |altera_merlin_width_adapter:arria10_hps_f2h_axi_slave_wr_cmd_width_adapter|                                                   ; 36.3 (36.3)          ; 64.5 (64.5)                      ; 28.3 (28.3)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 144 (144)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_width_adapter:arria10_hps_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                           ; altera_merlin_width_adapter                              ; a10s_ghrd_altera_merlin_width_adapter_181              ;
;       |a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|                                                                  ; 30.4 (0.0)           ; 52.3 (0.0)                       ; 22.3 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3                                                                                                                                                                                                                                                                                      ; a10s_ghrd_altera_mm_interconnect_181_opfju6i             ; a10s_ghrd_altera_mm_interconnect_181                   ;
;          |a10s_ghrd_altera_merlin_demultiplexer_181_m2pcxaa:cmd_demux|                                                                  ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|a10s_ghrd_altera_merlin_demultiplexer_181_m2pcxaa:cmd_demux                                                                                                                                                                                                                          ; a10s_ghrd_altera_merlin_demultiplexer_181_m2pcxaa        ; a10s_ghrd_altera_merlin_demultiplexer_181              ;
;          |a10s_ghrd_altera_merlin_multiplexer_181_qhf4euq:rsp_mux|                                                                      ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|a10s_ghrd_altera_merlin_multiplexer_181_qhf4euq:rsp_mux                                                                                                                                                                                                                              ; a10s_ghrd_altera_merlin_multiplexer_181_qhf4euq          ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;          |altera_avalon_sc_fifo:fancmd_avalon_slave_0_1_agent_rdata_fifo|                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_sc_fifo:fancmd_avalon_slave_0_1_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:fancmd_avalon_slave_0_1_agent_rsp_fifo|                                                                 ; 2.0 (2.0)            ; 2.6 (2.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_sc_fifo:fancmd_avalon_slave_0_1_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:sevensig_avalon_slave_0_agent_rdata_fifo|                                                               ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_sc_fifo:sevensig_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:sevensig_avalon_slave_0_agent_rsp_fifo|                                                                 ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_sc_fifo:sevensig_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4.1 (0.0)            ; 16.9 (0.0)                       ; 12.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                 ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.1 (3.7)            ; 16.9 (15.8)                      ; 12.8 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 34 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 3.8 (0.0)            ; 5.4 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                 ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3.8 (2.8)            ; 5.4 (4.2)                        ; 1.6 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 2.4 (0.0)            ; 4.4 (0.0)                        ; 2.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                 ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.4 (1.4)            ; 4.4 (2.8)                        ; 2.2 (1.6)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 1.6 (0.0)            ; 3.6 (0.0)                        ; 2.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                 ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 1.6 (1.2)            ; 3.6 (2.0)                        ; 2.2 (0.9)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;          |altera_merlin_master_agent:h2fw_clockbridge_m0_agent|                                                                         ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_merlin_master_agent:h2fw_clockbridge_m0_agent                                                                                                                                                                                                                                 ; altera_merlin_master_agent                               ; a10s_ghrd_altera_merlin_master_agent_181               ;
;          |altera_merlin_slave_agent:fancmd_avalon_slave_0_1_agent|                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_merlin_slave_agent:fancmd_avalon_slave_0_1_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;          |altera_merlin_slave_agent:sevensig_avalon_slave_0_agent|                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_merlin_slave_agent:sevensig_avalon_slave_0_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;          |altera_merlin_slave_translator:fancmd_avalon_slave_0_1_translator|                                                            ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_merlin_slave_translator:fancmd_avalon_slave_0_1_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                           ; a10s_ghrd_altera_merlin_slave_translator_181           ;
;          |altera_merlin_slave_translator:sevensig_avalon_slave_0_translator|                                                            ; 2.0 (2.0)            ; 2.4 (2.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_merlin_slave_translator:sevensig_avalon_slave_0_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                           ; a10s_ghrd_altera_merlin_slave_translator_181           ;
;          |altera_merlin_traffic_limiter:h2fw_clockbridge_m0_limiter|                                                                    ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_merlin_traffic_limiter:h2fw_clockbridge_m0_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                            ; a10s_ghrd_altera_merlin_traffic_limiter_181            ;
;       |a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|                                                                  ; 908.4 (0.0)          ; 1003.0 (0.0)                     ; 99.8 (0.0)                                        ; 5.3 (0.0)                        ; 0.0 (0.0)            ; 1329 (0)            ; 1049 (0)                  ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0                                                                                                                                                                                                                                                                                      ; a10s_ghrd_altera_mm_interconnect_181_ss6apia             ; a10s_ghrd_altera_mm_interconnect_181                   ;
;          |a10s_ghrd_altera_merlin_demultiplexer_181_5zwuytq:rsp_demux|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_demultiplexer_181_5zwuytq:rsp_demux                                                                                                                                                                                                                          ; a10s_ghrd_altera_merlin_demultiplexer_181_5zwuytq        ; a10s_ghrd_altera_merlin_demultiplexer_181              ;
;          |a10s_ghrd_altera_merlin_demultiplexer_181_tdxkbly:rsp_demux_001|                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_demultiplexer_181_tdxkbly:rsp_demux_001                                                                                                                                                                                                                      ; a10s_ghrd_altera_merlin_demultiplexer_181_tdxkbly        ; a10s_ghrd_altera_merlin_demultiplexer_181              ;
;          |a10s_ghrd_altera_merlin_demultiplexer_181_unziy3i:cmd_demux|                                                                  ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_demultiplexer_181_unziy3i:cmd_demux                                                                                                                                                                                                                          ; a10s_ghrd_altera_merlin_demultiplexer_181_unziy3i        ; a10s_ghrd_altera_merlin_demultiplexer_181              ;
;          |a10s_ghrd_altera_merlin_demultiplexer_181_unziy3i:cmd_demux_001|                                                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_demultiplexer_181_unziy3i:cmd_demux_001                                                                                                                                                                                                                      ; a10s_ghrd_altera_merlin_demultiplexer_181_unziy3i        ; a10s_ghrd_altera_merlin_demultiplexer_181              ;
;          |a10s_ghrd_altera_merlin_multiplexer_181_owhafhq:rsp_mux|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_owhafhq:rsp_mux                                                                                                                                                                                                                              ; a10s_ghrd_altera_merlin_multiplexer_181_owhafhq          ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;          |a10s_ghrd_altera_merlin_multiplexer_181_owhafhq:rsp_mux_001|                                                                  ; 87.1 (87.1)          ; 88.8 (88.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 184 (184)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_owhafhq:rsp_mux_001                                                                                                                                                                                                                          ; a10s_ghrd_altera_merlin_multiplexer_181_owhafhq          ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;          |a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux|                                                                      ; 10.6 (8.3)           ; 13.4 (10.2)                      ; 2.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (25)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux                                                                                                                                                                                                                              ; a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y          ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 3.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;          |a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux_001|                                                                  ; 40.7 (37.2)          ; 40.5 (37.3)                      ; 0.0 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 75 (70)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux_001                                                                                                                                                                                                                          ; a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y          ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; altera_merlin_arbitrator                                 ; a10s_ghrd_altera_merlin_multiplexer_181                ;
;          |a10s_ghrd_altera_merlin_router_181_6b3wcra:router|                                                                            ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_router_181_6b3wcra:router                                                                                                                                                                                                                                    ; a10s_ghrd_altera_merlin_router_181_6b3wcra               ; a10s_ghrd_altera_merlin_router_181                     ;
;          |a10s_ghrd_altera_merlin_router_181_6b3wcra:router_001|                                                                        ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_router_181_6b3wcra:router_001                                                                                                                                                                                                                                ; a10s_ghrd_altera_merlin_router_181_6b3wcra               ; a10s_ghrd_altera_merlin_router_181                     ;
;          |altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|                                                                   ; 13.7 (13.7)          ; 15.1 (15.1)                      ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 20 (20)             ; 13 (13)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                                               ; work                                                   ;
;                |altsyncram_drm1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated                                                                                                                                                                       ; altsyncram_drm1                                          ; work                                                   ;
;          |altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|                                                                     ; 114.5 (114.5)        ; 122.3 (122.3)                    ; 9.7 (9.7)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 45 (45)             ; 243 (243)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|                                                                     ; 10.2 (10.2)          ; 10.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 21.1 (21.1)          ; 25.0 (25.0)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                    ; a10s_ghrd_altera_avalon_sc_fifo_181                    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 23.5 (0.0)           ; 38.6 (0.0)                       ; 16.4 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                 ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 23.5 (22.9)          ; 38.6 (37.2)                      ; 16.4 (15.6)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 106 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 11.9 (0.0)           ; 18.8 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                 ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.9 (11.7)          ; 18.8 (17.6)                      ; 6.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 2.2 (0.0)            ; 7.5 (0.0)                        ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                 ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.2 (2.3)            ; 7.5 (6.2)                        ; 5.3 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 16 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; -0.2 (-0.2)          ; 0.6 (0.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 23.8 (0.0)           ; 47.0 (0.0)                       ; 23.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 144 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                 ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 23.8 (23.4)          ; 47.0 (45.8)                      ; 23.2 (22.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 144 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                           ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                   ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_st_handshake_clock_crosser_181 ;
;          |altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|                                                                 ; 83.8 (31.0)          ; 86.5 (33.6)                      ; 3.3 (2.8)                                         ; 0.7 (0.3)                        ; 0.0 (0.0)            ; 162 (65)            ; 38 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent                                                                                                                                                                                                                         ; altera_merlin_axi_master_ni                              ; a10s_ghrd_altera_merlin_axi_master_ni_181              ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 52.8 (52.8)          ; 52.9 (52.9)                      ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 97 (97)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                   ; altera_merlin_address_alignment                          ; a10s_ghrd_altera_merlin_axi_master_ni_181              ;
;          |altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|                                                                ; 64.3 (0.0)           ; 67.6 (0.0)                       ; 3.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                              ; a10s_ghrd_altera_merlin_burst_adapter_181              ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 64.3 (63.2)          ; 67.6 (66.4)                      ; 3.4 (3.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 90 (87)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter_13_1                         ; a10s_ghrd_altera_merlin_burst_adapter_181              ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                  ; altera_merlin_address_alignment                          ; a10s_ghrd_altera_merlin_burst_adapter_181              ;
;          |altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|                                                                  ; 97.7 (0.0)           ; 101.8 (0.0)                      ; 4.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 129 (0)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                              ; a10s_ghrd_altera_merlin_burst_adapter_181              ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 97.7 (97.7)          ; 101.8 (101.8)                    ; 4.2 (4.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 129 (129)           ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter_13_1                         ; a10s_ghrd_altera_merlin_burst_adapter_181              ;
;          |altera_merlin_slave_agent:h2fw_clockbridge_s0_agent|                                                                          ; 31.9 (5.2)           ; 33.8 (5.5)                       ; 2.0 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 52 (8)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:h2fw_clockbridge_s0_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 26.7 (26.7)          ; 28.3 (28.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:h2fw_clockbridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                         ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 26.9 (1.1)           ; 28.2 (1.3)                       ; 1.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (3)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 25.8 (25.8)          ; 26.8 (26.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                         ; a10s_ghrd_altera_merlin_slave_agent_181                ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 0.4 (0.4)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                           ; a10s_ghrd_altera_merlin_slave_translator_181           ;
;          |altera_merlin_traffic_limiter:arria10_hps_h2f_axi_master_rd_limiter|                                                          ; 8.4 (8.4)            ; 8.4 (8.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_traffic_limiter:arria10_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                            ; a10s_ghrd_altera_merlin_traffic_limiter_181            ;
;          |altera_merlin_traffic_limiter:arria10_hps_h2f_axi_master_wr_limiter|                                                          ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_traffic_limiter:arria10_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                            ; a10s_ghrd_altera_merlin_traffic_limiter_181            ;
;          |altera_merlin_width_adapter:h2fw_clockbridge_s0_cmd_width_adapter|                                                            ; 31.7 (31.7)          ; 36.3 (36.3)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:h2fw_clockbridge_s0_cmd_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                              ; a10s_ghrd_altera_merlin_width_adapter_181              ;
;          |altera_merlin_width_adapter:h2fw_clockbridge_s0_rsp_width_adapter|                                                            ; 32.7 (32.7)          ; 38.7 (38.7)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:h2fw_clockbridge_s0_rsp_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                              ; a10s_ghrd_altera_merlin_width_adapter_181              ;
;          |altera_merlin_width_adapter:onchip_memory2_s1_cmd_width_adapter|                                                              ; 72.0 (71.0)          ; 72.2 (71.6)                      ; 0.6 (0.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 114 (113)           ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_s1_cmd_width_adapter                                                                                                                                                                                                                      ; altera_merlin_width_adapter                              ; a10s_ghrd_altera_merlin_width_adapter_181              ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                      ; altera_merlin_address_alignment                          ; a10s_ghrd_altera_merlin_width_adapter_181              ;
;          |altera_merlin_width_adapter:onchip_memory2_s1_rsp_width_adapter|                                                              ; 73.9 (73.9)          ; 77.8 (77.8)                      ; 4.3 (4.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 120 (120)           ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_s1_rsp_width_adapter                                                                                                                                                                                                                      ; altera_merlin_width_adapter                              ; a10s_ghrd_altera_merlin_width_adapter_181              ;
;       |altera_avalon_mm_bridge:pb_lwh2f|                                                                                                ; 32.0 (32.0)          ; 48.0 (48.0)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 119 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_bridge:pb_lwh2f                                                                                                                                                                                                                                                                                                                    ; altera_avalon_mm_bridge                                  ; a10s_ghrd_altera_avalon_mm_bridge_181                  ;
;       |altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|                                                                         ; 23.2 (4.1)           ; 36.3 (4.9)                       ; 13.2 (0.8)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 41 (10)             ; 63 (5)                    ; 0 (0)         ; 184               ; 2     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge                                                                                                                                                                                                                                                                                             ; altera_avalon_mm_clock_crossing_bridge                   ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 9.5 (8.8)            ; 15.8 (11.5)                      ; 6.3 (2.7)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 28 (16)                   ; 0 (0)         ; 56                ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                              ; altera_avalon_dc_fifo                                    ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0.4 (0.0)            ; 2.1 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                               ; altera_dcfifo_synchronizer_bundle                        ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0.2 (0.0)            ; 2.2 (0.0)                        ; 2.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                              ; altera_dcfifo_synchronizer_bundle                        ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                      ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; -0.4 (-0.4)          ; 0.5 (0.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                      ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                      ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 56                ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                         ; altsyncram                                               ; work                                                   ;
;                |altsyncram_bri1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 56                ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated                                                                                                                                                                                                          ; altsyncram_bri1                                          ; work                                                   ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 9.6 (9.5)            ; 15.6 (11.3)                      ; 6.0 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 30 (18)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_dc_fifo                                    ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0.3 (0.0)            ; 2.3 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                               ; altera_dcfifo_synchronizer_bundle                        ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                       ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; -0.2 (0.0)           ; 2.0 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                              ; altera_dcfifo_synchronizer_bundle                        ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; -0.4 (-0.4)          ; 0.5 (0.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                      ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                      ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                      ; altera_std_synchronizer_nocut                            ; a10s_ghrd_altera_avalon_mm_clock_crossing_bridge_181   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                         ; altsyncram                                               ; work                                                   ;
;                |altsyncram_9ri1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated                                                                                                                                                                                                          ; altsyncram_9ri1                                          ; work                                                   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 8.8 (3.0)            ; 7.5 (4.5)                        ; 3.8 (1.5)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                  ; a10s_ghrd_altera_reset_controller_181                  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 5.5 (5.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                ; a10s_ghrd_altera_reset_controller_181                  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                ; a10s_ghrd_altera_reset_controller_181                  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                  ; a10s_ghrd_altera_reset_controller_181                  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                ; a10s_ghrd_altera_reset_controller_181                  ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.2 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                  ; a10s_ghrd_altera_reset_controller_181                  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                ; a10s_ghrd_altera_reset_controller_181                  ;
;       |altsource_probe_top:issp|                                                                                                        ; 15.2 (0.0)           ; 20.0 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altsource_probe_top:issp                                                                                                                                                                                                                                                                                                                            ; altsource_probe_top                                      ; a10s_ghrd_altera_in_system_sources_probes_181          ;
;          |altsource_probe:issp_impl|                                                                                                    ; 15.2 (0.0)           ; 20.0 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                  ; altsource_probe                                          ; work                                                   ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 15.2 (1.0)           ; 20.0 (1.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                   ; altsource_probe_body                                     ; work                                                   ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 14.2 (7.2)           ; 19.0 (10.5)                      ; 4.8 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 25 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                          ; altsource_probe_impl                                     ; work                                                   ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 7.0 (7.0)            ; 8.5 (8.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                ; sld_rom_sr                                               ; work                                                   ;
;       |interrupt_latency_counter:ilc|                                                                                                   ; 83.8 (77.3)          ; 119.9 (112.2)                    ; 37.6 (36.4)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 122 (114)           ; 214 (204)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|interrupt_latency_counter:ilc                                                                                                                                                                                                                                                                                                                       ; interrupt_latency_counter                                ; a10s_ghrd_interrupt_latency_counter_181                ;
;          |irq_detector:irq_detector_cicuit[0].irq_detector|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector                                                                                                                                                                                                                                                                      ; irq_detector                                             ; a10s_ghrd_interrupt_latency_counter_181                ;
;          |irq_detector:irq_detector_cicuit[1].irq_detector|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[1].irq_detector                                                                                                                                                                                                                                                                      ; irq_detector                                             ; a10s_ghrd_interrupt_latency_counter_181                ;
;          |state_machine_counter:state_machine[0].state_machine_counter|                                                                 ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter                                                                                                                                                                                                                                                          ; state_machine_counter                                    ; a10s_ghrd_interrupt_latency_counter_181                ;
;          |state_machine_counter:state_machine[1].state_machine_counter|                                                                 ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter                                                                                                                                                                                                                                                          ; state_machine_counter                                    ; a10s_ghrd_interrupt_latency_counter_181                ;
;       |sevenSigDisplay:sevensig|                                                                                                        ; 32.2 (32.2)          ; 35.7 (35.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|a10s_ghrd:u0|sevenSigDisplay:sevensig                                                                                                                                                                                                                                                                                                                            ; sevenSigDisplay                                          ; a10s_ghrd_SevenSigmentDisplay_10                       ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                              ; 4.0 (4.0)            ; 3.4 (3.4)                        ; 0.9 (0.9)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                                            ; altera_edge_detector                                     ; work                                                   ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                             ; 8.0 (8.0)            ; 13.8 (13.8)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                                           ; altera_edge_detector                                     ; work                                                   ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                                            ; altera_edge_detector                                     ; work                                                   ;
;    |debounce:debounce_inst|                                                                                                             ; 55.8 (55.8)          ; 57.0 (57.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                                           ; debounce                                                 ; work                                                   ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98.0 (0.5)           ; 109.0 (0.5)                      ; 11.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 160 (1)             ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                                  ; altera_sld                                             ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97.5 (0.0)           ; 108.5 (0.0)                      ; 11.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                              ; altera_sld                                             ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97.5 (0.0)           ; 108.5 (0.0)                      ; 11.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                              ; alt_sld_fab                                              ; alt_sld_fab                                            ;
;             |alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|                                                                           ; 97.5 (1.8)           ; 108.5 (3.5)                      ; 11.5 (1.7)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 159 (1)             ; 115 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab                                                                                                                              ; alt_sld_fab_alt_sld_fab_181_vximuei                      ; alt_sld_fab_alt_sld_fab_181                            ;
;                |alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|                                                                  ; 95.7 (0.0)           ; 105.0 (0.0)                      ; 9.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric                                                                        ; alt_sld_fab_altera_sld_jtag_hub_181_usvbikq              ; alt_sld_fab_altera_sld_jtag_hub_181                    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 95.7 (72.2)          ; 105.0 (79.8)                     ; 9.8 (8.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 158 (118)           ; 107 (76)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                             ; work                                                   ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 13.5 (13.5)          ; 14.5 (14.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                               ; work                                                   ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.0 (10.0)          ; 10.7 (10.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |a10s|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                           ; altera_sld                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                     ;
+------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name                   ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; LED[0]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED[1]                 ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_ENET_GTX_CLK       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_ENET_MDC           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_ENET_TX_DATA[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_ENET_TX_DATA[1]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_ENET_TX_DATA[2]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_ENET_TX_DATA[3]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_ENET_TX_EN         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_TXD                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_USB_STP            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; SMA_CLKOUT_p           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[0]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[1]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[2]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[3]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[4]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[5]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[6]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[7]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[8]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[9]             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[10]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[11]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[12]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[13]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[14]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[15]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_A[16]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_BA[0]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_BA[1]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_BG[0]            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_CK               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_CK_n             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_CKE              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_CS_n             ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_RESET_n          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_ODT              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_PAR              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_ACT_n            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ETH_RST_n              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; CLK_50_B3H             ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; FAN_ALERT_n            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; PM_ALERT_n             ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; FMC_CLK_M2C_p[0]       ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; FMC_CLK_M2C_p[1]       ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; FMC_CLK_M2C_n[0]       ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; FMC_CLK_M2C_n[1]       ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; FMC_GBTCLK_M2C_p[0]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_GBTCLK_M2C_p[1]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_REFCLK_p           ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_C2M_p[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[8]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[9]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_M2C_p[0]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[1]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[2]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[3]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[4]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[5]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[6]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[7]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[8]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[9]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_RZQ                ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; ETH_TX_p               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ETH_RX_p               ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; ETH_INT_n              ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; ETH_MDC                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL11_A1        ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; SMA_CLKIN_p            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; HEX0_D[0]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX0_D[1]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX0_D[2]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX0_D[3]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX0_D[4]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX0_D[5]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX0_D[6]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX0_DP                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX1_D[0]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX1_D[1]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX1_D[2]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX1_D[3]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX1_D[4]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX1_D[5]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX1_D[6]              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HEX1_DP                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_I2C_SCL           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_I2C_SDA           ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_GPIO[0]            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_GPIO[1]            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_GPIO[2]            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_GPIO[3]            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_KEY                ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_LED                ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_ENET_MDIO          ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_USB_DATA[0]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_USB_DATA[1]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_USB_DATA[2]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_USB_DATA[3]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_USB_DATA[4]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_USB_DATA[5]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_USB_DATA[6]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_USB_DATA[7]        ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_I2C0_SCLK          ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_I2C0_SDAT          ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4H_DQS[0]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4H_DQS[1]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4H_DQS[2]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4H_DQS[3]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4H_DQS_n[0]         ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4H_DQS_n[1]         ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4H_DQS_n[2]         ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4H_DQS_n[3]         ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4H_DQ[0]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[1]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[2]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[3]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[4]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[5]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[6]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[7]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[8]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[9]            ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[10]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[11]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[12]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[13]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[14]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[15]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[16]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[17]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[18]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[19]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[20]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[21]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[22]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[23]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[24]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[25]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[26]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[27]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[28]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[29]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[30]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DQ[31]           ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DBI_n[0]         ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DBI_n[1]         ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DBI_n[2]         ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4H_DBI_n[3]         ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; HPS_DIO[0]             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_DIO[1]             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_DIO[2]             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_DIO[3]             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_DIO[4]             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; HPS_DIO[5]             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; I2C_INT                ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; REFCLK0_SCL            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; REFCLK0_SDA            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; REFCLK1_SCL            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; REFCLK1_SDA            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; CDCM6208_SCL           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; CDCM6208_SDA           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_CLK2_BIDIR_p       ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_CLK2_BIDIR_n       ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_CLK3_BIDIR_p       ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_CLK3_BIDIR_n       ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[0]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[1]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[2]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[3]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[4]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[5]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[6]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[7]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[8]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[9]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[10]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[11]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[12]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[13]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[14]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[15]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[16]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[17]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[18]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[19]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[20]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[21]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[22]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_p[23]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[0]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[1]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[2]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[3]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[4]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[5]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[6]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[7]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[8]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[9]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[10]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[11]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[12]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[13]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[14]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[15]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[16]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[17]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[18]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[19]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[20]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[21]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[22]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HA_n[23]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[0]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[1]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[2]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[3]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[4]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[5]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[6]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[7]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[8]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[9]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[10]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[11]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[12]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[13]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[14]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[15]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[16]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[17]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[18]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[19]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[20]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_p[21]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[0]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[1]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[2]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[3]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[4]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[5]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[6]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[7]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[8]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[9]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[10]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[11]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[12]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[13]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[14]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[15]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[16]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[17]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[18]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[19]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[20]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_HB_n[21]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[0]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[1]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[2]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[3]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[4]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[5]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[6]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[7]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[8]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[9]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[10]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[11]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[12]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[13]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[14]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[15]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[16]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[17]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[18]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[19]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[20]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[21]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[22]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[23]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[24]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[25]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[26]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[27]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[28]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[29]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[30]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[31]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[32]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_p[33]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[0]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[1]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[2]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[3]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[4]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[5]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[6]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[7]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[8]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[9]            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[10]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[11]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[12]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[13]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[14]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[15]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[16]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[17]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[18]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[19]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[20]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[21]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[22]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[23]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[24]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[25]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[26]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[27]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[28]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[29]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[30]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[31]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[32]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_LA_n[33]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_GA[0]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_GA[1]              ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_SCL                ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_SDA                ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ETH_MDIO               ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; MPU_INT                ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; SRC_DP_HPD             ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_RESET_n         ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_PCLK            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL0_SLCS_n     ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_UART_TX         ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_UART_RX         ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL10           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL12_A0        ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL15_INT_n     ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL1_SLWR_n     ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL2_SLOE_n     ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL3_SLRD_n     ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL4_FLAGA      ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL5_FLAGB      ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL6            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL7_PKTEND_n   ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL8            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_CTL9            ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[0]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[1]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[2]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[3]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[4]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[5]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[6]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[7]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[8]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[9]           ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[10]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[11]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[12]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[13]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[14]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[15]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[16]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[17]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[18]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[19]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[20]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[21]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[22]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[23]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[24]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[25]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[26]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[27]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[28]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[29]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[30]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_DQ[31]          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; USBFX3_OTG_ID          ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; CLKUSR_100             ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_ENET_RX_CLK        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_ENET_RX_DV         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_ENET_RX_DATA[0]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_ENET_RX_DATA[1]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_ENET_RX_DATA[2]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_ENET_RX_DATA[3]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_RXD                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_USB_CLKOUT         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_USB_DIR            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; HPS_USB_NXT            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4H_ALERT_n          ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; DDR4H_RZQ              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; SW[0]                  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; SW[1]                  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; CLK_50_B2H             ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; KEY[0]                 ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; KEY[1]                 ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; CPU_RESET_n            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4H_REFCLK_p         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; SMA_CLKOUT_p(n)        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_GBTCLK_M2C_p[0](n) ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_GBTCLK_M2C_p[1](n) ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_REFCLK_p(n)        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_C2M_p[0](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[1](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[2](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[3](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[4](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[5](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[6](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[7](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[8](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_C2M_p[9](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FMC_DP_M2C_p[0](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[1](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[2](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[3](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[4](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[5](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[6](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[7](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[8](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; FMC_DP_M2C_p[9](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ETH_TX_p(n)            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ETH_RX_p(n)            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; SMA_CLKIN_p(n)         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; DDR4H_REFCLK_p(n)      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Location                        ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; CLKUSR_100                                                                                                                                                                                                                                                                                                                                                                          ; PIN_AJ18                        ; 8634    ; Clock                                   ; yes    ; Global Clock         ; --               ; --                        ;
; CLK_50_B2H                                                                                                                                                                                                                                                                                                                                                                          ; PIN_AR23                        ; 815     ; Clock                                   ; yes    ; Global Clock         ; --               ; --                        ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                                                                                         ; PIN_AN18                        ; 7       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                              ; PIN_AU15                        ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                              ; PIN_AT15                        ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|BUSY_GO_HI                                                                                                                                                                                                                                                                                                    ; LABCELL_X117_Y164_N36           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|CLOCKMEM:mm|LessThan0~7                                                                                                                                                                                                                                                                                       ; LABCELL_X117_Y166_N0            ; 36      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|FPGA_CURR_C[7]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X117_Y164_N15           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|FPGA_TEMP_C[7]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X117_Y164_N57           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|CLOCKMEM:k400|CK_1HZ                                                                                                                                                                                                                                                                                     ; FF_X116_Y162_N56                ; 289     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|CLOCKMEM:k400|LessThan0~6                                                                                                                                                                                                                                                                                ; MLABCELL_X116_Y162_N42          ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|CNT[0]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X115_Y161_N45          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|CNT[0]~3                                                                                                                                                                                                                                                                                                 ; MLABCELL_X115_Y161_N30          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[20]~0                                                                                                                                                                                                                                                                                               ; MLABCELL_X115_Y164_N21          ; 36      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|DELY[20]~6                                                                                                                                                                                                                                                                                               ; LABCELL_X114_Y161_N12           ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|A[8]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X117_Y162_N33           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|BYTE[5]~0                                                                                                                                                                                                                                                                               ; LABCELL_X120_Y162_N54           ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|BYTE[5]~2                                                                                                                                                                                                                                                                               ; MLABCELL_X119_Y162_N33          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|CNT[5]~0                                                                                                                                                                                                                                                                                ; LABCELL_X117_Y161_N0            ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|CNT[5]~1                                                                                                                                                                                                                                                                                ; MLABCELL_X119_Y162_N24          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|DATA[3]~0                                                                                                                                                                                                                                                                               ; LABCELL_X117_Y162_N45           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|DELY[3]~0                                                                                                                                                                                                                                                                               ; LABCELL_X117_Y161_N18           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|ST[2]                                                                                                                                                                                                                                                                                   ; FF_X117_Y162_N50                ; 26      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|ST[3]                                                                                                                                                                                                                                                                                   ; FF_X117_Y162_N44                ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_READ_DATA:rd|ST[4]                                                                                                                                                                                                                                                                                   ; FF_X117_Y162_N10                ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd|A[8]~3                                                                                                                                                                                                                                                                                ; LABCELL_X120_Y161_N6            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd|CNT[1]~0                                                                                                                                                                                                                                                                              ; MLABCELL_X119_Y161_N57          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_BYTE:wrd|CNT[1]~2                                                                                                                                                                                                                                                                              ; LABCELL_X120_Y161_N36           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_POINTER:wpt|A[8]~6                                                                                                                                                                                                                                                                             ; LABCELL_X120_Y160_N48           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_POINTER:wpt|CNT[2]~0                                                                                                                                                                                                                                                                           ; LABCELL_X117_Y159_N3            ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_POINTER:wpt|CNT[2]~3                                                                                                                                                                                                                                                                           ; MLABCELL_X116_Y159_N42          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_POINTER:wpt|DELY[2]~0                                                                                                                                                                                                                                                                          ; MLABCELL_X116_Y159_N6           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_POINTER:wpt|ST[2]                                                                                                                                                                                                                                                                              ; FF_X117_Y159_N14                ; 42      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|REMT1_H[7]~1                                                                                                                                                                                                                                                                                             ; MLABCELL_X116_Y161_N54          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|SDAO                                                                                                                                                                                                                                                                                                     ; MLABCELL_X119_Y161_N18          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|SLAVE_ADDR[7]~2                                                                                                                                                                                                                                                                                          ; LABCELL_X114_Y163_N6            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|STATUS[7]~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X116_Y161_N0           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|ST[4]                                                                                                                                                                                                                                                                                                    ; FF_X116_Y164_N31                ; 34      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|WCNT[2]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X114_Y162_N39           ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|WCNT[2]~2                                                                                                                                                                                                                                                                                                ; LABCELL_X114_Y162_N54           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|W_WORD_DATA[7]~2                                                                                                                                                                                                                                                                                         ; LABCELL_X114_Y163_N3            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[11]                                                                                                                                                                               ; HPSPERIPHERALSDMMC_X78_Y219_N96 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[13]                                                                                                                                                                               ; HPSPERIPHERALUSB_X79_Y170_N96   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[15]                                                                                                                                                                               ; HPSPERIPHERALUSB_X79_Y170_N96   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[17]                                                                                                                                                                               ; HPSPERIPHERALUSB_X79_Y170_N96   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[19]                                                                                                                                                                               ; HPSPERIPHERALUSB_X79_Y170_N96   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[1]                                                                                                                                                                                ; HPSPERIPHERALEMAC_X78_Y207_N96  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[21]                                                                                                                                                                               ; HPSPERIPHERALUSB_X79_Y170_N96   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[23]                                                                                                                                                                               ; HPSPERIPHERALUSB_X79_Y170_N96   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[25]                                                                                                                                                                               ; HPSPERIPHERALUSB_X79_Y170_N96   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[27]                                                                                                                                                                               ; HPSPERIPHERALUSB_X79_Y170_N96   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[31]                                                                                                                                                                               ; HPSPERIPHERALGPIO_X78_Y210_N96  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[33]                                                                                                                                                                               ; HPSPERIPHERALGPIO_X78_Y210_N96  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[35]                                                                                                                                                                               ; HPSPERIPHERALGPIO_X78_Y210_N96  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[37]                                                                                                                                                                               ; HPSPERIPHERALGPIO_X78_Y210_N96  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[39]                                                                                                                                                                               ; HPSPERIPHERALGPIO_X78_Y210_N96  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[3]                                                                                                                                                                                ; HPSPERIPHERALSDMMC_X78_Y219_N96 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[41]                                                                                                                                                                               ; HPSPERIPHERALGPIO_X78_Y210_N96  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[5]                                                                                                                                                                                ; HPSPERIPHERALSDMMC_X78_Y219_N96 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[7]                                                                                                                                                                                ; HPSPERIPHERALSDMMC_X78_Y219_N96 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_hps_io_181_vma6nca:hps_io|a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi:border|intermediate[9]                                                                                                                                                                                ; HPSPERIPHERALSDMMC_X78_Y219_N96 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|getptr[0]                                                                                                                                 ; FF_X116_Y191_N38                ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[0][2]~1                                                                                                                               ; MLABCELL_X116_Y191_N21          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[1][2]~0                                                                                                                               ; MLABCELL_X116_Y191_N51          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|getptr[0]                                                                                                                                 ; FF_X120_Y192_N2                 ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[0][2]~1                                                                                                                               ; LABCELL_X120_Y192_N51           ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[1][2]~0                                                                                                                               ; LABCELL_X120_Y192_N33           ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~0                                                                                                                                 ; MLABCELL_X115_Y199_N45          ; 129     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~1                                                                                                                                 ; MLABCELL_X115_Y199_N18          ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~2                                                                                                                                 ; MLABCELL_X115_Y199_N27          ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~3                                                                                                                                 ; MLABCELL_X115_Y199_N57          ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|getptr[0]                                                                                                                                  ; FF_X125_Y195_N28                ; 148     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[0][0]~1                                                                                                                                ; MLABCELL_X125_Y195_N3           ; 144     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[1][1]~0                                                                                                                                ; MLABCELL_X125_Y195_N18          ; 144     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~0                                                                                                                                 ; LABCELL_X113_Y179_N12           ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~1                                                                                                                                 ; LABCELL_X113_Y179_N33           ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~2                                                                                                                                 ; LABCELL_X113_Y179_N51           ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~3                                                                                                                                 ; LABCELL_X113_Y179_N18           ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~0                                                                                                                                 ; MLABCELL_X115_Y186_N9           ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~1                                                                                                                                 ; MLABCELL_X115_Y186_N54          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~2                                                                                                                                 ; MLABCELL_X115_Y186_N39          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~3                                                                                                                                 ; MLABCELL_X115_Y186_N6           ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Mux26~0                                                                                                                                    ; LABCELL_X113_Y186_N54           ; 43      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b|mem[0][0]~0                                                                                                                                 ; LABCELL_X120_Y178_N27           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b|mem[1][1]~1                                                                                                                                 ; LABCELL_X120_Y178_N48           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r|mem[0][0]~0                                                                                                                                 ; LABCELL_X114_Y175_N15           ; 69      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r|mem[1][1]~1                                                                                                                                 ; LABCELL_X114_Y175_N6            ; 69      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~0                                                                                                                                  ; LABCELL_X112_Y184_N54           ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~1                                                                                                                                  ; LABCELL_X112_Y184_N27           ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~2                                                                                                                                  ; LABCELL_X112_Y184_N57           ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~3                                                                                                                                  ; LABCELL_X112_Y184_N24           ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~0                                                                                                      ; LABCELL_X113_Y205_N36           ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~1                                                                                                      ; LABCELL_X113_Y205_N9            ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~2                                                                                                      ; LABCELL_X113_Y205_N39           ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~3                                                                                                      ; LABCELL_X113_Y205_N6            ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~0                                                                                                      ; MLABCELL_X116_Y209_N12          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~1                                                                                                      ; MLABCELL_X116_Y209_N9           ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~2                                                                                                      ; MLABCELL_X116_Y209_N6           ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~3                                                                                                      ; MLABCELL_X116_Y209_N45          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Mux26~0                                                                                                         ; LABCELL_X117_Y208_N45           ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|get~0                                                                                                           ; LABCELL_X117_Y202_N3            ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b|mem[0][0]~1                                                                                                      ; LABCELL_X112_Y206_N45           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b|mem[1][1]~0                                                                                                      ; LABCELL_X112_Y206_N9            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0]                                                                                                        ; FF_X115_Y202_N31                ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|mem[0][0]~1                                                                                                      ; MLABCELL_X115_Y202_N57          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|mem[1][1]~0                                                                                                      ; MLABCELL_X115_Y202_N51          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~0                                                                                                       ; MLABCELL_X116_Y203_N30          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~1                                                                                                       ; MLABCELL_X116_Y203_N24          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~2                                                                                                       ; MLABCELL_X116_Y203_N33          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~3                                                                                                       ; MLABCELL_X116_Y203_N27          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[0][2]~1                                                                                               ; LABCELL_X74_Y173_N15            ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[1][2]~0                                                                                               ; LABCELL_X74_Y173_N18            ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[0][2]~1                                                                                               ; LABCELL_X74_Y168_N27            ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[1][2]~0                                                                                               ; LABCELL_X74_Y168_N57            ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~0                                                                                                 ; LABCELL_X74_Y185_N42            ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~1                                                                                                 ; LABCELL_X74_Y185_N18            ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~2                                                                                                 ; LABCELL_X74_Y185_N33            ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~3                                                                                                 ; LABCELL_X74_Y185_N12            ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[0][0]~0                                                                                                ; LABCELL_X71_Y171_N9             ; 144     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[1][1]~1                                                                                                ; LABCELL_X71_Y171_N42            ; 144     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode826w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N33          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode843w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N54          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode853w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N21          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode863w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N27          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode873w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N12          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode883w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N39          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode893w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N36          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode903w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N24          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode922w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N18          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode933w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N6           ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode943w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N9           ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode953w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N57          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode963w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N3           ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode973w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N30          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode983w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N0           ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|decode_afa:decode3|w_anode993w[3]                                                                                                                                                                                                           ; MLABCELL_X109_Y157_N15          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_pio_181_b3m6h3q:led_pio|always0~1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X125_Y204_N24          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_pio_181_na6njny:dipsw_pio|always1~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X125_Y204_N3           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_pio_181_u6z2bzq:button_pio|always1~0                                                                                                                                                                                                                                                                                                           ; MLABCELL_X125_Y204_N30          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oe                                                                                                    ; PSEUDODIFFOUT_X78_Y146_N60      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oebar                                                                                                 ; PSEUDODIFFOUT_X78_Y146_N60      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oe                                                                                                    ; PSEUDODIFFOUT_X78_Y146_N45      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oebar                                                                                                 ; PSEUDODIFFOUT_X78_Y146_N45      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oe                                                                                                    ; PSEUDODIFFOUT_X78_Y146_N30      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oebar                                                                                                 ; PSEUDODIFFOUT_X78_Y146_N30      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oe                                                                                                    ; PSEUDODIFFOUT_X78_Y146_N75      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oebar                                                                                                 ; PSEUDODIFFOUT_X78_Y146_N75      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|pdiff_out_oe                                                                                                   ; PSEUDODIFFOUT_X78_Y177_N30      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|pdiff_out_oebar                                                                                                ; PSEUDODIFFOUT_X78_Y177_N30      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[49]                                                                                      ; IO12LANE_X78_Y144_N2            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[50]                                                                                      ; IO12LANE_X78_Y144_N2            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[51]                                                                                      ; IO12LANE_X78_Y144_N2            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[54]                                                                                      ; IO12LANE_X78_Y144_N2            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[55]                                                                                      ; IO12LANE_X78_Y144_N2            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[56]                                                                                      ; IO12LANE_X78_Y144_N2            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[57]                                                                                      ; IO12LANE_X78_Y144_N2            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[58]                                                                                      ; IO12LANE_X78_Y144_N2            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[59]                                                                                      ; IO12LANE_X78_Y144_N2            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[61]                                                                                      ; IO12LANE_X78_Y143_N1            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[62]                                                                                      ; IO12LANE_X78_Y143_N1            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[63]                                                                                      ; IO12LANE_X78_Y143_N1            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[66]                                                                                      ; IO12LANE_X78_Y143_N1            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[67]                                                                                      ; IO12LANE_X78_Y143_N1            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[68]                                                                                      ; IO12LANE_X78_Y143_N1            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[69]                                                                                      ; IO12LANE_X78_Y143_N1            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[70]                                                                                      ; IO12LANE_X78_Y143_N1            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[71]                                                                                      ; IO12LANE_X78_Y143_N1            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[73]                                                                                      ; IO12LANE_X78_Y142_N0            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[74]                                                                                      ; IO12LANE_X78_Y142_N0            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[75]                                                                                      ; IO12LANE_X78_Y142_N0            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[78]                                                                                      ; IO12LANE_X78_Y142_N0            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[79]                                                                                      ; IO12LANE_X78_Y142_N0            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[80]                                                                                      ; IO12LANE_X78_Y142_N0            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[81]                                                                                      ; IO12LANE_X78_Y142_N0            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[82]                                                                                      ; IO12LANE_X78_Y142_N0            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[83]                                                                                      ; IO12LANE_X78_Y142_N0            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[85]                                                                                      ; IO12LANE_X78_Y145_N3            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[86]                                                                                      ; IO12LANE_X78_Y145_N3            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[87]                                                                                      ; IO12LANE_X78_Y145_N3            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[90]                                                                                      ; IO12LANE_X78_Y145_N3            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[91]                                                                                      ; IO12LANE_X78_Y145_N3            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[92]                                                                                      ; IO12LANE_X78_Y145_N3            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[93]                                                                                      ; IO12LANE_X78_Y145_N3            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[94]                                                                                      ; IO12LANE_X78_Y145_N3            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[95]                                                                                      ; IO12LANE_X78_Y145_N3            ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector3~0                                                                                                                                                                                                                                  ; LABCELL_X74_Y164_N24            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~2                                                                                                                                                                                                                                ; LABCELL_X76_Y163_N57            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]~3                                                                                                                                                                                                                                ; LABCELL_X75_Y164_N24            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~0                                                                                                                                                                                                                                 ; LABCELL_X76_Y163_N12            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~1                                                                                                                                                                                                                                 ; LABCELL_X76_Y163_N45            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~1                                                                                                                                                                                                                                    ; LABCELL_X74_Y161_N45            ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~1                                                                                                                                                                                                                                ; LABCELL_X75_Y161_N12            ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~0                                                                                                                                                                                                                                 ; LABCELL_X75_Y161_N45            ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~2                                                                                                                                                                                                                            ; LABCELL_X73_Y164_N18            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~4                                                                                                                                                                                                                                ; LABCELL_X73_Y164_N54            ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                   ; LABCELL_X74_Y162_N30            ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                              ; FF_X75_Y161_N29                 ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                              ; FF_X75_Y161_N31                 ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                              ; FF_X75_Y161_N44                 ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                         ; FF_X75_Y162_N50                 ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~0                                                                                                                                                                                                                    ; LABCELL_X74_Y163_N21            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                              ; LABCELL_X69_Y165_N48            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~2                                                                                                                                                                                                                              ; LABCELL_X69_Y165_N51            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                               ; LABCELL_X74_Y164_N27            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                ; LABCELL_X73_Y161_N33            ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y157_N39            ; 16      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                              ; LABCELL_X73_Y161_N36            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                       ; LABCELL_X73_Y161_N18            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                             ; FF_X113_Y15_N20                 ; 19      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                           ; LABCELL_X113_Y13_N27            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                ; LABCELL_X113_Y15_N39            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                  ; LABCELL_X106_Y147_N51           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                   ; LABCELL_X77_Y153_N45            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                            ; LABCELL_X113_Y10_N3             ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                            ; LABCELL_X113_Y10_N36            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                 ; LABCELL_X113_Y14_N33            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                     ; FF_X114_Y10_N13                 ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                              ; LABCELL_X110_Y7_N0              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                 ; MLABCELL_X109_Y10_N6            ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                  ; FF_X113_Y10_N49                 ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                      ; LABCELL_X113_Y10_N6             ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                      ; MLABCELL_X109_Y7_N18            ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                    ; LABCELL_X113_Y10_N18            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                        ; LABCELL_X113_Y10_N45            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                         ; LABCELL_X113_Y12_N0             ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                       ; MLABCELL_X109_Y10_N24           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                           ; MLABCELL_X109_Y7_N24            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                          ; LABCELL_X111_Y10_N9             ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                          ; MLABCELL_X109_Y7_N45            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                              ; FF_X114_Y10_N23                 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                          ; LABCELL_X113_Y10_N12            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                              ; LABCELL_X112_Y11_N51            ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                              ; LABCELL_X112_Y10_N57            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                           ; LABCELL_X112_Y10_N48            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                     ; LABCELL_X111_Y7_N18             ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                        ; LABCELL_X112_Y4_N42             ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                       ; LABCELL_X112_Y4_N9              ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                            ; MLABCELL_X109_Y5_N33            ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                            ; MLABCELL_X109_Y7_N12            ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                          ; LABCELL_X110_Y7_N18             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                               ; LABCELL_X111_Y7_N36             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                              ; FF_X114_Y11_N26                 ; 41      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_packets_to_bytes:p2b|in_ready~3                                                                                                                                                                                                                                                             ; LABCELL_X106_Y147_N33           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                           ; FF_X73_Y162_N8                  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                             ; LABCELL_X72_Y162_N15            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                             ; LABCELL_X73_Y162_N27            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; FF_X105_Y153_N52                ; 259     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector3~0                                                                                                                                                                                                                                     ; LABCELL_X120_Y199_N6            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~2                                                                                                                                                                                                                                    ; MLABCELL_X125_Y198_N9           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~1                                                                                                                                                                                                                                    ; MLABCELL_X125_Y198_N6           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                       ; LABCELL_X127_Y199_N39           ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~0                                                                                                                                                                                                                                    ; LABCELL_X124_Y198_N27           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~1                                                                                                                                                                                                                                    ; MLABCELL_X125_Y198_N21          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                                               ; MLABCELL_X125_Y198_N54          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]~3                                                                                                                                                                                                                                   ; MLABCELL_X125_Y199_N48          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                      ; LABCELL_X124_Y200_N27           ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                 ; FF_X124_Y198_N40                ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                 ; FF_X124_Y198_N38                ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                            ; FF_X124_Y200_N37                ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~0                                                                                                                                                                                                                       ; LABCELL_X127_Y199_N24           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                 ; MLABCELL_X126_Y199_N54          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~2                                                                                                                                                                                                                                 ; MLABCELL_X126_Y199_N24          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                  ; LABCELL_X120_Y199_N45           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                   ; LABCELL_X132_Y199_N15           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                ; MLABCELL_X135_Y193_N27          ; 16      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                 ; LABCELL_X132_Y199_N51           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                          ; LABCELL_X132_Y199_N6            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                ; FF_X114_Y16_N55                 ; 19      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                              ; LABCELL_X114_Y17_N9             ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                   ; LABCELL_X114_Y16_N3             ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                     ; LABCELL_X117_Y174_N57           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                      ; LABCELL_X136_Y187_N6            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                               ; MLABCELL_X115_Y8_N27            ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                               ; MLABCELL_X115_Y8_N57            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                    ; MLABCELL_X125_Y2_N48            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                        ; FF_X124_Y6_N58                  ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                 ; MLABCELL_X115_Y5_N57            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                    ; LABCELL_X114_Y5_N6              ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                     ; FF_X115_Y8_N52                  ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                         ; MLABCELL_X115_Y8_N33            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                         ; MLABCELL_X126_Y1_N24            ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                       ; MLABCELL_X115_Y8_N48            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                           ; MLABCELL_X115_Y8_N30            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                            ; MLABCELL_X115_Y8_N54            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                          ; LABCELL_X114_Y5_N39             ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                              ; LABCELL_X114_Y5_N9              ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                             ; LABCELL_X110_Y1_N36             ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                             ; LABCELL_X124_Y3_N33             ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                 ; FF_X113_Y1_N47                  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                             ; MLABCELL_X115_Y8_N18            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                 ; LABCELL_X124_Y1_N30             ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                 ; LABCELL_X124_Y1_N51             ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                              ; LABCELL_X111_Y3_N15             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                        ; LABCELL_X113_Y5_N42             ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                           ; LABCELL_X111_Y5_N0              ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                          ; MLABCELL_X115_Y11_N36           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                               ; LABCELL_X114_Y5_N18             ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                               ; LABCELL_X114_Y5_N24             ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                             ; LABCELL_X124_Y3_N6              ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                  ; LABCELL_X114_Y5_N36             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                 ; FF_X114_Y15_N19                 ; 41      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                ; LABCELL_X117_Y174_N27           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                              ; FF_X124_Y197_N7                 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                ; MLABCELL_X125_Y197_N57          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                ; LABCELL_X124_Y197_N57           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; FF_X116_Y153_N25                ; 229     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector3~0                                                                                                                                                                                                                                      ; LABCELL_X124_Y182_N45           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~2                                                                                                                                                                                                                                    ; LABCELL_X127_Y183_N42           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~3                                                                                                                                                                                                                                    ; LABCELL_X127_Y183_N45           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]~4                                                                                                                                                                                                                                    ; LABCELL_X127_Y183_N51           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~1                                                                                                                                                                                                                                     ; LABCELL_X127_Y183_N48           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                        ; LABCELL_X127_Y182_N12           ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~1                                                                                                                                                                                                                                    ; LABCELL_X127_Y182_N33           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~0                                                                                                                                                                                                                                     ; LABCELL_X127_Y182_N30           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                                                ; MLABCELL_X125_Y182_N27          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~4                                                                                                                                                                                                                                    ; MLABCELL_X125_Y182_N36          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                       ; MLABCELL_X125_Y183_N39          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                  ; FF_X127_Y182_N5                 ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                  ; FF_X127_Y182_N8                 ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                  ; FF_X127_Y182_N47                ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                             ; FF_X127_Y183_N37                ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~0                                                                                                                                                                                                                        ; LABCELL_X124_Y180_N6            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                  ; LABCELL_X124_Y184_N6            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~2                                                                                                                                                                                                                                  ; LABCELL_X124_Y184_N51           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                   ; LABCELL_X124_Y184_N24           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                    ; MLABCELL_X129_Y181_N24          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                 ; MLABCELL_X131_Y177_N3           ; 16      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                  ; MLABCELL_X129_Y181_N39          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                           ; LABCELL_X127_Y181_N24           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                 ; FF_X115_Y13_N37                 ; 19      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                               ; MLABCELL_X115_Y13_N42           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                    ; MLABCELL_X115_Y13_N12           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                      ; LABCELL_X122_Y138_N21           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                       ; LABCELL_X130_Y177_N48           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                ; LABCELL_X112_Y3_N9              ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                ; LABCELL_X112_Y3_N24             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                     ; LABCELL_X114_Y11_N30            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                         ; FF_X107_Y5_N19                  ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                  ; MLABCELL_X109_Y3_N15            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                     ; MLABCELL_X115_Y7_N6             ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                      ; FF_X112_Y3_N50                  ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                          ; LABCELL_X112_Y3_N6              ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                          ; LABCELL_X112_Y7_N3              ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                        ; MLABCELL_X109_Y3_N48            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                            ; LABCELL_X112_Y3_N57             ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                             ; LABCELL_X111_Y2_N42             ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                           ; LABCELL_X110_Y3_N45             ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                               ; LABCELL_X110_Y3_N27             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                              ; MLABCELL_X109_Y3_N45            ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                              ; LABCELL_X112_Y7_N21             ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                  ; FF_X113_Y3_N11                  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                              ; LABCELL_X112_Y3_N18             ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                  ; LABCELL_X112_Y7_N48             ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                  ; LABCELL_X113_Y7_N39             ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                               ; LABCELL_X113_Y7_N36             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                         ; LABCELL_X110_Y3_N54             ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                            ; LABCELL_X112_Y6_N51             ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                           ; LABCELL_X111_Y6_N3              ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                ; LABCELL_X113_Y4_N48             ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                ; LABCELL_X113_Y4_N33             ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                              ; LABCELL_X112_Y7_N54             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                   ; LABCELL_X110_Y3_N42             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                  ; FF_X115_Y13_N50                 ; 41      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                 ; LABCELL_X122_Y138_N30           ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                               ; FF_X124_Y179_N4                 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                 ; LABCELL_X124_Y179_N27           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                 ; LABCELL_X124_Y179_N15           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; FF_X116_Y153_N55                ; 262     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|a10s_ghrd_altera_merlin_multiplexer_181_zoswswa:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                              ; LABCELL_X117_Y202_N18           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|a10s_ghrd_altera_merlin_multiplexer_181_zoswswa:cmd_mux|update_grant~0                                                                                                                                                                                                                                  ; LABCELL_X117_Y202_N48           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                            ; MLABCELL_X121_Y202_N12          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; MLABCELL_X121_Y202_N39          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                ; MLABCELL_X119_Y202_N6           ; 60      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                 ; MLABCELL_X119_Y202_N3           ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_2w3xhoq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                     ; MLABCELL_X121_Y202_N6           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_slave_agent:ilc_avalon_slave_agent|m0_read~0                                                                                                                                                                                                                                              ; MLABCELL_X126_Y204_N24          ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_6tzbopq:mm_interconnect_2|altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter|save_dest_id~2                                                                                                                                                                                                                                        ; MLABCELL_X126_Y205_N0           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                ; LABCELL_X74_Y179_N12            ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                ; LABCELL_X74_Y178_N27            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                ; LABCELL_X73_Y178_N51            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                ; LABCELL_X74_Y178_N51            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                ; LABCELL_X74_Y178_N24            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                ; LABCELL_X74_Y178_N33            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                ; LABCELL_X75_Y178_N42            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                              ; FF_X74_Y178_N20                 ; 23      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3                                                                                                                                                                                            ; LABCELL_X74_Y178_N9             ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                              ; FF_X74_Y178_N23                 ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                              ; FF_X74_Y178_N41                 ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                              ; FF_X74_Y178_N38                 ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                              ; FF_X74_Y178_N17                 ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                              ; FF_X74_Y178_N14                 ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                               ; LABCELL_X71_Y177_N6             ; 150     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                               ; LABCELL_X67_Y175_N15            ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                               ; LABCELL_X69_Y176_N30            ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                               ; LABCELL_X69_Y176_N48            ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                               ; LABCELL_X67_Y175_N12            ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                               ; MLABCELL_X68_Y175_N12           ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                               ; LABCELL_X72_Y177_N45            ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; FF_X67_Y175_N1                  ; 153     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                           ; LABCELL_X67_Y175_N18            ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                             ; FF_X67_Y175_N4                  ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                             ; FF_X67_Y175_N34                 ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                             ; FF_X67_Y175_N32                 ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                             ; FF_X67_Y175_N58                 ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                             ; FF_X67_Y175_N55                 ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_traffic_limiter:f2sdram_m_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                      ; LABCELL_X75_Y174_N3             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_72qrvsa:mm_interconnect_5|altera_merlin_traffic_limiter:f2sdram_m_master_limiter|save_dest_id~0                                                                                                                                                                                                                                   ; LABCELL_X75_Y174_N18            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                ; LABCELL_X120_Y189_N3            ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                ; MLABCELL_X119_Y193_N9           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                ; MLABCELL_X119_Y193_N6           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                ; MLABCELL_X119_Y189_N15          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                ; MLABCELL_X119_Y189_N30          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                ; MLABCELL_X119_Y189_N33          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                ; LABCELL_X120_Y189_N33           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                              ; FF_X119_Y189_N44                ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3                                                                                                                                                                                            ; MLABCELL_X119_Y189_N9           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                              ; FF_X119_Y189_N5                 ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                              ; FF_X119_Y189_N1                 ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                              ; FF_X119_Y189_N47                ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                              ; FF_X119_Y189_N28                ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                              ; FF_X119_Y189_N25                ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                               ; MLABCELL_X125_Y189_N30          ; 152     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                               ; MLABCELL_X125_Y191_N54          ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                               ; MLABCELL_X126_Y194_N12          ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                               ; MLABCELL_X126_Y193_N27          ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                               ; MLABCELL_X125_Y189_N21          ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                               ; MLABCELL_X125_Y194_N24          ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                               ; MLABCELL_X125_Y190_N3           ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; FF_X124_Y195_N14                ; 155     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                           ; LABCELL_X124_Y195_N33           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                             ; FF_X124_Y195_N46                ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                             ; FF_X124_Y195_N43                ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                             ; FF_X124_Y195_N16                ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                             ; FF_X124_Y195_N55                ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                             ; FF_X124_Y195_N58                ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_traffic_limiter:hps_m_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                          ; LABCELL_X122_Y184_N51           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_gwzlhmy:mm_interconnect_4|altera_merlin_traffic_limiter:hps_m_master_limiter|save_dest_id~0                                                                                                                                                                                                                                       ; LABCELL_X122_Y184_N57           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                            ; MLABCELL_X131_Y165_N54          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                            ; LABCELL_X130_Y164_N12           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                ; MLABCELL_X131_Y165_N33          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_opfju6i:mm_interconnect_3|altera_merlin_traffic_limiter:h2fw_clockbridge_m0_limiter|pending_response_count[2]~0                                                                                                                                                                                                                   ; MLABCELL_X131_Y165_N27          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                          ; MLABCELL_X115_Y184_N0           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux_001|update_grant~0                                                                                                                                                                                                                              ; MLABCELL_X115_Y184_N27          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                              ; LABCELL_X114_Y171_N51           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                  ; FF_X114_Y171_N1                 ; 44      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y:cmd_mux|update_grant~0                                                                                                                                                                                                                                  ; LABCELL_X114_Y171_N39           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                                                                                         ; MLABCELL_X135_Y173_N12          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                        ; MLABCELL_X131_Y173_N6           ; 38      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X122_Y173_N24           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                      ; LABCELL_X122_Y173_N39           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                      ; LABCELL_X122_Y173_N33           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                      ; LABCELL_X124_Y172_N51           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                      ; LABCELL_X122_Y173_N9            ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                      ; LABCELL_X122_Y173_N18           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                      ; LABCELL_X120_Y173_N15           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                      ; LABCELL_X120_Y173_N6            ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; FF_X122_Y173_N55                ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                  ; LABCELL_X122_Y173_N57           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                    ; FF_X122_Y173_N46                ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                    ; FF_X122_Y173_N43                ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                    ; FF_X122_Y173_N16                ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                    ; FF_X122_Y173_N14                ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                    ; FF_X122_Y173_N53                ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                    ; FF_X122_Y173_N50                ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X117_Y176_N45           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; MLABCELL_X119_Y177_N48          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                            ; MLABCELL_X115_Y171_N0           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                            ; LABCELL_X114_Y179_N27           ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                            ; MLABCELL_X121_Y178_N27          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                            ; MLABCELL_X126_Y173_N33          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                            ; MLABCELL_X116_Y175_N21          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                            ; MLABCELL_X125_Y173_N24          ; 69      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                ; MLABCELL_X115_Y171_N15          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                ; MLABCELL_X116_Y184_N30          ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; MLABCELL_X116_Y171_N3           ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                ; MLABCELL_X119_Y172_N54          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; MLABCELL_X116_Y169_N21          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                             ; FF_X116_Y171_N26                ; 38      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:h2fw_clockbridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                     ; FF_X120_Y171_N4                 ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; LABCELL_X117_Y182_N42           ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                  ; MLABCELL_X119_Y179_N24          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; MLABCELL_X119_Y179_N0           ; 68      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                               ; FF_X120_Y179_N38                ; 75      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                       ; FF_X119_Y175_N37                ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:h2fw_clockbridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                             ; LABCELL_X127_Y173_N3            ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:h2fw_clockbridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                          ; MLABCELL_X126_Y173_N18          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:h2fw_clockbridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]~1                                                                                                                                                                                      ; LABCELL_X127_Y173_N48           ; 64      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                               ; MLABCELL_X119_Y176_N15          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                      ; MLABCELL_X119_Y177_N12          ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                            ; MLABCELL_X119_Y176_N12          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|m0_write~0                                                                                                                                                                                                                                            ; MLABCELL_X119_Y179_N48          ; 144     ; Read enable                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_traffic_limiter:arria10_hps_h2f_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                    ; LABCELL_X114_Y179_N51           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_traffic_limiter:arria10_hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0                                                                                                                                                                                                         ; LABCELL_X114_Y178_N3            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_traffic_limiter:arria10_hps_h2f_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                    ; LABCELL_X114_Y186_N45           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_traffic_limiter:arria10_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0                                                                                                                                                                                                            ; MLABCELL_X115_Y184_N57          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_traffic_limiter:arria10_hps_h2f_axi_master_wr_limiter|pending_response_count[3]~0                                                                                                                                                                                                         ; MLABCELL_X119_Y178_N27          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:h2fw_clockbridge_s0_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                         ; MLABCELL_X115_Y168_N57          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:h2fw_clockbridge_s0_cmd_width_adapter|use_reg                                                                                                                                                                                                                               ; FF_X114_Y171_N16                ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:h2fw_clockbridge_s0_rsp_width_adapter|always10~3                                                                                                                                                                                                                            ; MLABCELL_X126_Y174_N27          ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:h2fw_clockbridge_s0_rsp_width_adapter|always9~0                                                                                                                                                                                                                             ; LABCELL_X127_Y173_N42           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                           ; LABCELL_X117_Y180_N33           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_s1_cmd_width_adapter|count~0                                                                                                                                                                                                                                 ; LABCELL_X117_Y182_N21           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                 ; FF_X117_Y182_N49                ; 67      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_s1_rsp_width_adapter|always10~2                                                                                                                                                                                                                              ; MLABCELL_X119_Y176_N24          ; 130     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                               ; MLABCELL_X119_Y176_N57          ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_avalon_mm_bridge:pb_lwh2f|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X125_Y205_N15          ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_avalon_mm_bridge:pb_lwh2f|use_reg                                                                                                                                                                                                                                                                                                                               ; FF_X126_Y205_N31                ; 43      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_avalon_mm_bridge:pb_lwh2f|wait_rise                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X126_Y205_N9           ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                                            ; LABCELL_X133_Y165_N48           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                ; LABCELL_X117_Y169_N39           ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                ; LABCELL_X133_Y166_N6            ; 35      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|pending_read_count[2]~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X131_Y166_N0           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                          ; FF_X119_Y166_N29                ; 1696    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                          ; FF_X116_Y158_N50                ; 899     ; Async. clear, Latch enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X105_Y153_N42          ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                     ; FF_X109_Y153_N31                ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                      ; FF_X110_Y153_N43                ; 2860    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~4                                                                                                                                                                                              ; MLABCELL_X109_Y21_N39           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]~2                                                                                                                                                      ; MLABCELL_X115_Y12_N21           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|altsource_probe_top:issp|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~1                                                                                                                                                 ; MLABCELL_X115_Y12_N36           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|global_enable_comb~1                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X126_Y204_N9           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|pulse_irq_counter_stop_comb~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X126_Y204_N6           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state.IDLE                                                                                                                                                                                                                                                                  ; FF_X129_Y204_N13                ; 39      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state.START                                                                                                                                                                                                                                                                 ; FF_X130_Y201_N13                ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state.STORE                                                                                                                                                                                                                                                                 ; FF_X130_Y201_N17                ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state.IDLE                                                                                                                                                                                                                                                                  ; FF_X129_Y204_N23                ; 38      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state.START                                                                                                                                                                                                                                                                 ; FF_X129_Y204_N32                ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state.STORE                                                                                                                                                                                                                                                                 ; FF_X129_Y204_N20                ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|sevenSigDisplay:sevensig|HEX1_D[1]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X127_Y166_N42           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|sevenSigDisplay:sevensig|inputReg[9]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X132_Y164_N18           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; a10s_ghrd:u0|sevenSigDisplay:sevensig|time_base_counter[31]~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X127_Y166_N36           ; 36      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X114_Y54_N24            ; 6       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X105_Y146_N0           ; 32      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X114_Y53_N39            ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X118_Y0_N2                 ; 823     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X118_Y0_N2                 ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[0][4]~4                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X120_Y186_N48           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[1][31]~9                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X122_Y181_N18           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                      ; FF_X112_Y8_N37                  ; 46      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                         ; LABCELL_X110_Y8_N48             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                           ; LABCELL_X111_Y8_N24             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0              ; LABCELL_X111_Y8_N54             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                              ; LABCELL_X112_Y9_N57             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                              ; LABCELL_X112_Y9_N54             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~14                             ; LABCELL_X112_Y9_N42             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~21                             ; LABCELL_X113_Y9_N0              ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                ; LABCELL_X113_Y9_N30             ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8                                ; LABCELL_X113_Y8_N54             ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                 ; MLABCELL_X109_Y8_N33            ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                   ; MLABCELL_X109_Y8_N18            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                         ; LABCELL_X113_Y2_N51             ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                       ; LABCELL_X114_Y9_N18             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                       ; LABCELL_X113_Y9_N18             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~10                      ; LABCELL_X114_Y9_N24             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~14                      ; LABCELL_X113_Y9_N21             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1         ; MLABCELL_X109_Y8_N48            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~1    ; MLABCELL_X109_Y8_N24            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]           ; FF_X113_Y2_N28                  ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell ; LABCELL_X114_Y12_N36            ; 5       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]          ; FF_X109_Y1_N53                  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]           ; FF_X113_Y2_N44                  ; 67      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                    ; MLABCELL_X109_Y1_N0             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_usvbikq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                          ; FF_X109_Y1_N25                  ; 216     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_vximuei:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                  ; LABCELL_X111_Y8_N9              ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+-------------+----------------+----------------------+
; Name                                                                                                                                                    ; Location                              ; Fan-Out ; Signal Type ; Promotion Type ; Global Resource Used ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+-------------+----------------+----------------------+
; CLKUSR_100                                                                                                                                              ; PIN_AJ18                              ; 8634    ; Global      ; Automatic      ; Global Clock Region  ;
; CLK_50_B2H                                                                                                                                              ; PIN_AR23                              ; 815     ; Global      ; Automatic      ; Global Clock Region  ;
; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X78_Y168_N96 ; 1       ; Global      ; Required       ; Global Clock Region  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+-------------+----------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Details                                                                                                                                                                      ;
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                               ; Value                                                                                                                                                           ;
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                   ; CLKUSR_100                                                                                                                                                      ;
;     -- Source Type                     ; I/O pad                                                                                                                                                         ;
;     -- Source Location                 ; PIN_AJ18                                                                                                                                                        ;
;     -- Fan-Out                         ; 8634                                                                                                                                                            ;
;     -- Promotion Type                  ; Automatic Promotion                                                                                                                                             ;
;     -- Global Buffer                   ; CLKUSR_100~inputCLKENA0                                                                                                                                         ;
;     -- Global Buffer Location          ; CLKCTRL_1C_G_I11                                                                                                                                                ;
;     -- Global Signal Type              ; Global                                                                                                                                                          ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                             ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                            ;
;     -- Clock Region Line               ; 11                                                                                                                                                              ;
;                                        ;                                                                                                                                                                 ;
; Name                                   ; CLK_50_B2H                                                                                                                                                      ;
;     -- Source Type                     ; I/O pad                                                                                                                                                         ;
;     -- Source Location                 ; PIN_AR23                                                                                                                                                        ;
;     -- Fan-Out                         ; 815                                                                                                                                                             ;
;     -- Promotion Type                  ; Automatic Promotion                                                                                                                                             ;
;     -- Global Buffer                   ; CLK_50_B2H~inputCLKENA0                                                                                                                                         ;
;     -- Global Buffer Location          ; CLKCTRL_2H_G_I23                                                                                                                                                ;
;     -- Global Signal Type              ; Global                                                                                                                                                          ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                             ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                            ;
;     -- Clock Region Line               ; 23                                                                                                                                                              ;
;                                        ;                                                                                                                                                                 ;
; Name                                   ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|h2f_rst_n[0]         ;
;     -- Source Type                     ; HPS clock resets interface                                                                                                                                      ;
;     -- Source Location                 ; HPSINTERFACECLOCKSRESETS_X78_Y168_N96                                                                                                                           ;
;     -- Fan-Out                         ; 1                                                                                                                                                               ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                              ;
;     -- Global Buffer                   ; a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|h2f_rst_n[0]~CLKENA0 ;
;     -- Global Buffer Location          ; CLKCTRL_2L_G_I21                                                                                                                                                ;
;     -- Global Signal Type              ; Global                                                                                                                                                          ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                             ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                            ;
;     -- Clock Region Line               ; 21                                                                                                                                                              ;
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; Name                                                                                                                                       ; Fan-Out ; Physical Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; a10s_ghrd:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; 2860    ; 299              ;
; a10s_ghrd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1696    ; 171              ;
; a10s_ghrd:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 899     ; 112              ;
; altera_internal_jtag~TCKUTAP                                                                                                               ; 823     ; 87               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF                          ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; a10s_ghrd:u0|a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa:onchip_memory2|altsyncram:the_altsyncram|altsyncram_0jk1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Single Port      ; Single Clock ; 262144       ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2097152 ; 262144                      ; 8                           ; --                          ; --                          ; 2097152             ; 128         ; 0     ; a10s_ghrd_onchip_memory2.hex ; M20K_X84_Y160_N0, M20K_X102_Y163_N0, M20K_X84_Y159_N0, M20K_X90_Y158_N0, M20K_X102_Y164_N0, M20K_X108_Y162_N0, M20K_X102_Y144_N0, M20K_X84_Y156_N0, M20K_X102_Y142_N0, M20K_X102_Y155_N0, M20K_X102_Y146_N0, M20K_X90_Y148_N0, M20K_X102_Y166_N0, M20K_X108_Y156_N0, M20K_X90_Y159_N0, M20K_X90_Y146_N0, M20K_X84_Y154_N0, M20K_X90_Y153_N0, M20K_X90_Y166_N0, M20K_X108_Y153_N0, M20K_X108_Y159_N0, M20K_X102_Y148_N0, M20K_X108_Y145_N0, M20K_X108_Y147_N0, M20K_X84_Y155_N0, M20K_X102_Y145_N0, M20K_X108_Y151_N0, M20K_X108_Y158_N0, M20K_X108_Y150_N0, M20K_X108_Y149_N0, M20K_X90_Y151_N0, M20K_X90_Y147_N0, M20K_X90_Y152_N0, M20K_X108_Y152_N0, M20K_X108_Y143_N0, M20K_X84_Y158_N0, M20K_X108_Y155_N0, M20K_X90_Y155_N0, M20K_X102_Y143_N0, M20K_X108_Y146_N0, M20K_X90_Y156_N0, M20K_X102_Y154_N0, M20K_X102_Y150_N0, M20K_X90_Y154_N0, M20K_X102_Y151_N0, M20K_X102_Y147_N0, M20K_X108_Y148_N0, M20K_X108_Y144_N0, M20K_X140_Y173_N0, M20K_X134_Y164_N0, M20K_X140_Y168_N0, M20K_X134_Y178_N0, M20K_X134_Y176_N0, M20K_X134_Y167_N0, M20K_X140_Y176_N0, M20K_X134_Y172_N0, M20K_X102_Y161_N0, M20K_X102_Y160_N0, M20K_X108_Y160_N0, M20K_X102_Y162_N0, M20K_X134_Y169_N0, M20K_X140_Y172_N0, M20K_X134_Y171_N0, M20K_X140_Y169_N0, M20K_X134_Y151_N0, M20K_X84_Y157_N0, M20K_X108_Y142_N0, M20K_X134_Y153_N0, M20K_X108_Y157_N0, M20K_X108_Y154_N0, M20K_X140_Y161_N0, M20K_X108_Y163_N0, M20K_X140_Y159_N0, M20K_X90_Y167_N0, M20K_X134_Y160_N0, M20K_X84_Y162_N0, M20K_X90_Y150_N0, M20K_X84_Y161_N0, M20K_X90_Y161_N0, M20K_X90_Y149_N0, M20K_X90_Y164_N0, M20K_X102_Y158_N0, M20K_X90_Y160_N0, M20K_X102_Y159_N0, M20K_X108_Y166_N0, M20K_X134_Y152_N0, M20K_X140_Y157_N0, M20K_X134_Y156_N0, M20K_X102_Y157_N0, M20K_X108_Y164_N0, M20K_X102_Y152_N0, M20K_X102_Y156_N0, M20K_X134_Y155_N0, M20K_X140_Y158_N0, M20K_X134_Y154_N0, M20K_X108_Y167_N0, M20K_X134_Y157_N0, M20K_X134_Y159_N0, M20K_X90_Y165_N0, M20K_X134_Y161_N0, M20K_X108_Y161_N0, M20K_X108_Y165_N0, M20K_X134_Y158_N0, M20K_X134_Y150_N0, M20K_X90_Y157_N0, M20K_X102_Y153_N0, M20K_X90_Y163_N0, M20K_X102_Y167_N0, M20K_X102_Y165_N0, M20K_X84_Y163_N0, M20K_X90_Y162_N0, M20K_X102_Y149_N0, M20K_X140_Y174_N0, M20K_X134_Y163_N0, M20K_X140_Y167_N0, M20K_X134_Y179_N0, M20K_X134_Y177_N0, M20K_X134_Y168_N0, M20K_X140_Y175_N0, M20K_X134_Y174_N0, M20K_X140_Y166_N0, M20K_X140_Y164_N0, M20K_X140_Y165_N0, M20K_X134_Y162_N0, M20K_X134_Y170_N0, M20K_X140_Y171_N0, M20K_X134_Y175_N0, M20K_X140_Y170_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                         ; M20K_X70_Y157_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                         ; M20K_X134_Y193_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; a10s_ghrd:u0|a10s_ghrd_altera_jtag_avalon_master_181_winiqja:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                         ; M20K_X134_Y180_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; a10s_ghrd:u0|a10s_ghrd_altera_mm_interconnect_181_ss6apia:mm_interconnect_0|altera_avalon_sc_fifo:h2fw_clockbridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_drm1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                         ; M20K_X134_Y173_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_bri1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 15           ; 4            ; 15           ; yes                    ; no                      ; yes                    ; yes                     ; 60      ; 4                           ; 14                          ; 4                           ; 14                          ; 56                  ; 1           ; 0     ; None                         ; M20K_X134_Y165_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; a10s_ghrd:u0|altera_avalon_mm_clock_crossing_bridge:h2fw_clockbridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_9ri1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 1           ; 0     ; None                         ; M20K_X134_Y166_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------+
; Routing Usage Summary                                       ;
+------------------------------+------------------------------+
; Routing Resource Type        ; Usage                        ;
+------------------------------+------------------------------+
; Block interconnects          ; 29,579 / 2,248,138 ( 1 % )   ;
; C27 interconnects            ; 560 / 35,203 ( 2 % )         ;
; C4 interconnects             ; 18,238 / 1,597,544 ( 1 % )   ;
; Direct links                 ; 7,448 / 2,248,138 ( < 1 % )  ;
; Global clocks                ; 3 / 32 ( 9 % )               ;
; Periphery clocks             ; 0 / 739 ( 0 % )              ;
; R3 interconnects             ; 8,089 / 758,112 ( 1 % )      ;
; R32 interconnects            ; 344 / 66,605 ( < 1 % )       ;
; R32/C27 interconnect drivers ; 478 / 239,816 ( < 1 % )      ;
; R6 interconnects             ; 13,827 / 1,488,576 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )               ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )               ;
; Regional clock out tops      ; 0 / 16 ( 0 % )               ;
; Regional clock rights        ; 0 / 16 ( 0 % )               ;
; Regional clocks              ; 0 / 16 ( 0 % )               ;
; Spine buffers                ; 12 / 660 ( 2 % )             ;
; Spine clocks                 ; 16 / 990 ( 2 % )             ;
; Spine feedthroughs           ; 0 / 736 ( 0 % )              ;
+------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                             ;
+--------------------------------------------------------+-----------------+------+
; Resource                                               ; Usage           ; %    ;
+--------------------------------------------------------+-----------------+------+
;                                                        ;                 ;      ;
; Programmable power technology high-speed tiles         ; 436 / 13,367    ; 3 %  ;
; Programmable power technology low-power tiles          ; 12,931 / 13,367 ; 97 % ;
;     -- low-power tiles that are used by the design     ; 1,509 / 12,931  ; 12 % ;
;     -- unused tiles (low-power)                        ; 11,422 / 12,931 ; 88 % ;
;                                                        ;                 ;      ;
; Programmable power technology high-speed LAB tiles     ; 301 / 9,417     ; 3 %  ;
; Programmable power technology low-power LAB tiles      ; 9,116 / 9,417   ; 97 % ;
;     -- low-power LAB tiles that are used by the design ; 1,445 / 9,116   ; 16 % ;
;     -- unused LAB tiles (low-power)                    ; 7,671 / 9,116   ; 84 % ;
;                                                        ;                 ;      ;
+--------------------------------------------------------+-----------------+------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x4            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[7..1]                                                       ; Unreserved                  ;
; Data[0]                                                          ; Unreserved                  ;
; Data[31..16]                                                     ; Unreserved                  ;
; Data[15..8]                                                      ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 10AS066K3F40E2SG for design "a10s"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:36
Critical Warning (18326): The design pin 'CLKUSR_100' has been assigned to CLKUSR pin location 'AJ18'. Quartus Prime auto-reserves the CLKUSR pin for calibration of transceivers and certain IOs. If the pin 'CLKUSR_100' will not be assigned a 100-125MHz clock, you must remove the location assignment on it. Otherwise, to remove the critical warning use the QSF assignment 'set_global_assignment -name AUTO_RESERVE_CLKUSR_FOR_CALIBRATION OFF'.
Info (12623): DATA[0] dual-purpose pin not reserved
Info (11685): 28 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "SMA_CLKOUT_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "SMA_CLKOUT_p(n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 385
    Info (11684): Differential I/O pin "FMC_GBTCLK_M2C_p[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_GBTCLK_M2C_p[0](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 199
    Info (11684): Differential I/O pin "FMC_GBTCLK_M2C_p[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_GBTCLK_M2C_p[1](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 199
    Info (11684): Differential I/O pin "FMC_REFCLK_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_REFCLK_p(n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 200
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[0](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[1](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[2](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[3](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[4]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[4](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[5]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[5](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[6]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[6](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[7]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[7](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[8]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[8](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_C2M_p[9]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_C2M_p[9](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 201
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[0](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[1](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[2](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[3](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[4]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[4](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[5]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[5](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[6]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[6](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[7]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[7](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[8]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[8](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "FMC_DP_M2C_p[9]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "FMC_DP_M2C_p[9](n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 202
    Info (11684): Differential I/O pin "ETH_TX_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "ETH_TX_p(n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 283
    Info (11684): Differential I/O pin "ETH_RX_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "ETH_RX_p(n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 284
    Info (11684): Differential I/O pin "SMA_CLKIN_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "SMA_CLKIN_p(n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 382
    Info (11684): Differential I/O pin "DDR4H_REFCLK_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "DDR4H_REFCLK_p(n)" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 124
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (11696): 2 I/O Standard assignments found for DDR4H_RESET_n. Only the assignment assigned to DDR4H_RESET_n will take effect
    Info (11697): DDR4H_RESET_n has I/O Standard set to 1.2 V. File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 136
    Info (11697): a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 136
Warning (11696): 2 I/O Standard assignments found for DDR4H_RESET_n. Only the assignment assigned to DDR4H_RESET_n will take effect
    Info (11697): DDR4H_RESET_n has I/O Standard set to 1.2 V. File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 136
    Info (11697): a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 136
Info (12785): Fitter finished merging On-chip termination (OCT) logic blocks
    Info (12786): Removing unused on-chip termination logic block "a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_logic_inst" from the netlist
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Warning (11696): 2 I/O Standard assignments found for DDR4H_RESET_n. Only the assignment assigned to DDR4H_RESET_n will take effect
    Info (11697): DDR4H_RESET_n has I/O Standard set to 1.2 V. File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 136
    Info (11697): a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 136
Warning (11696): 2 I/O Standard assignments found for DDR4H_RESET_n. Only the assignment assigned to DDR4H_RESET_n will take effect
    Info (11697): DDR4H_RESET_n has I/O Standard set to 1.2 V. File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 136
    Info (11697): a10s_ghrd:u0|a10s_ghrd_altera_emif_a10_hps_181_oeawlci:emif_a10_hps|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq:arch|a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|o has I/O Standard set to 1.2-V. File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 136
Info (16210): Plan updated with currently enabled project assignments.
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:03
Critical Warning (17951): There are 26 unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel.
Critical Warning (18655): There are 26 unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel.
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Info (11178): Promoted 1 clock (1 global)
    Info (13173): a10s_ghrd:u0|a10s_ghrd_altera_arria10_hps_181_paoasmy:arria10_hps|a10s_ghrd_altera_arria10_interface_generator_140_q66yweq:fpga_interfaces|h2f_rst_n[0]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I21
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (13173): CLKUSR_100~inputCLKENA0 (8563 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1C_G_I11
    Info (13173): CLK_50_B2H~inputCLKENA0 (863 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2H_G_I23
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Info (176233): Starting register packing
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'a10s_ghrd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'a10s_ghrd/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'a10s_ghrd/altera_avalon_mm_clock_crossing_bridge_181/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'a10s.sdc'
Warning (332174): Ignored filter at a10s.sdc(12): CLK_50_B3H could not be matched with a port File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 12
Warning (332049): Ignored create_clock at a10s.sdc(12): Argument <targets> is an empty collection File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 12
    Info (332050): create_clock -period 20 [get_ports CLK_50_B3H] File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 12
Warning (332049): Ignored create_clock at a10s.sdc(15): Incorrect assignment for clock.  Source node: DDR4H_REFCLK_p already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 15
    Info (332050): create_clock -period "266.666 MHz"    [get_ports DDR4H_REFCLK_p] File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 15
Warning (332174): Ignored filter at a10s.sdc(16): PCIE_REFCLK_p could not be matched with a port File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 16
Warning (332049): Ignored create_clock at a10s.sdc(16): Argument <targets> is an empty collection File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 16
    Info (332050): create_clock -period "100.000000 MHz" [get_ports PCIE_REFCLK_p] File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 16
Warning (332174): Ignored filter at a10s.sdc(17): DDR4A_REFCLK_p could not be matched with a port File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 17
Warning (332049): Ignored create_clock at a10s.sdc(17): Argument <targets> is an empty collection File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 17
    Info (332050): create_clock -period "266.666 MHz" [get_ports DDR4A_REFCLK_p] File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 17
Warning (332174): Ignored filter at a10s.sdc(18): DDR4B_REFCLK_p could not be matched with a port File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 18
Warning (332049): Ignored create_clock at a10s.sdc(18): Argument <targets> is an empty collection File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 18
    Info (332050): create_clock -period "266.666 MHz" [get_ports DDR4B_REFCLK_p] File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.sdc Line: 18
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u0|emif_a10_hps|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u0|emif_a10_hps|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u0|emif_a10_hps|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u0|emif_a10_hps|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|CLOCKMEM:k400|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|I2C_WRITE_POINTER:wpt|CNT[5] is being clocked by a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_TEMP_I2C:i2c1|CLOCKMEM:k400|CK_1HZ
Warning (332060): Node: a10s_ghrd:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch a10s_ghrd:u0|HAN_FanTempControll:fancmd|TEMP_FAN_LOOP:lp|FAN_ONOFF:OL|rTEMP_BUSY~1 is being clocked by a10s_ghrd:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|emif_a10_hps|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: u0|emif_a10_hps|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: u0|emif_a10_hps|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: u0|emif_a10_hps|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 21 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000   CLK_50_B2H
    Info (332111):   10.000   CLKUSR_100
    Info (332111):    0.938 DDR4H_DQS[0]_IN
    Info (332111):    0.938 DDR4H_DQS[1]_IN
    Info (332111):    0.938 DDR4H_DQS[2]_IN
    Info (332111):    0.938 DDR4H_DQS[3]_IN
    Info (332111):    1.876 u0|emif_a10_hps_phy_clk_0
    Info (332111):    1.876 u0|emif_a10_hps_phy_clk_1
    Info (332111):    1.876 u0|emif_a10_hps_phy_clk_l_0
    Info (332111):    1.876 u0|emif_a10_hps_phy_clk_l_1
    Info (332111):    3.752 u0|emif_a10_hps_ref_clock
    Info (332111):    0.938 u0|emif_a10_hps_vco_clk_0
    Info (332111):    0.938 u0|emif_a10_hps_vco_clk_1
    Info (332111):    0.938 u0|emif_a10_hps_wf_clk_0
    Info (332111):    0.938 u0|emif_a10_hps_wf_clk_1
    Info (332111):    0.938 u0|emif_a10_hps_wf_clk_2
    Info (332111):    0.938 u0|emif_a10_hps_wf_clk_3
    Info (332111):    0.938 u0|emif_a10_hps_wf_clk_4
    Info (332111):    0.938 u0|emif_a10_hps_wf_clk_5
    Info (332111):    0.938 u0|emif_a10_hps_wf_clk_6
Info (176235): Finished register packing
    Extra Info (176218): Packed 102 registers into blocks of type Block RAM
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:01:36
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLK_50_B2A" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_50_B3F" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDCSCL_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDCSDA_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_ACT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_AC_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_AC_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_ALERT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_BG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_BG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_CK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_C[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_C[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DBI_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DBI_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DBI_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DBI_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DBI_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DBI_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DBI_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DBI_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DBI_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQS_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[36]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[37]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[38]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[39]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[40]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[41]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[42]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[43]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[44]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[45]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[46]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[47]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[48]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[49]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[50]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[51]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[52]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[53]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[54]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[55]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[56]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[57]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[58]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[59]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[60]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[61]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[62]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[63]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[64]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[65]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[66]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[67]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[68]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[69]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[70]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[71]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_EVENT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_PAR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4A_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_ACT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_ALERT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_BG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_BG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_CK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DBI_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DBI_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DBI_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DBI_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQS[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQS[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQS[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQS[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQS_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_PAR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4B_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR4H_BG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_AUX_SEL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_AUX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_DX_SEL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_RX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_RX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_TX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_TX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_TX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DP_TX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_RX_5V_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_RX_CEC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_RX_CLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_RX_D_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_RX_D_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_RX_D_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_RX_HPD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_RX_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_RX_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_CEC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_CLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_HPD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_CLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_WARM_RST_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OB_PCIE_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_PERST_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_RX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_RX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_TX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_TX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_TX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_TX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_WAKE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RX_SENSE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RX_SENSE_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_DEVICE_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_DEVICE_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_DEVICE_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_DEVICE_TX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_DEVICE_TX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_HOST_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_HOST_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_HOST_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_HOST_TX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SATA_HOST_TX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_LOS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_MOD0_PRSNT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_MOD1_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_MOD2_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_RATESEL[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_RATESEL[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_RX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_TXDISABLE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_TXFAULT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPA_TX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_LOS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_MOD0_PRSNT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_MOD1_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_MOD2_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_RATESEL[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_RATESEL[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_RX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_TXDISABLE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_TXFAULT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPB_TX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_LOS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_MOD0_PRSNT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_MOD1_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_MOD2_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_RATESEL[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_RATESEL[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_RX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_TXDISABLE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_TXFAULT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPC_TX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_LOS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_MOD0_PRSNT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_MOD1_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_MOD2_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_RATESEL[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_RATESEL[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_RX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_TXDISABLE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_TXFAULT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFPD_TX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SFP_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SINK_DP_HPD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TYPEC_5V_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TYPEC_PD_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TYPEC_PD_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TYPEC_PD_SLAVE_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TYPEC_PD_SLAVE_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB20_OE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB20_SW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USBDP_SW_CNF[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USBDP_SW_CNF[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USBDP_SW_CNF[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_HOST_DEV_OE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_HOST_DEV_SEL_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_REFCLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SSFX3_PATH_OE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SSFX3_PATH_SEL_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_TX_p" is assigned to location or region, but does not exist in design
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:27
Info (170189): Fitter placement preparation operations beginning
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:49
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (11888): Total time spent on timing analysis during Placement is 16.16 seconds.
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X111_Y189 to location X123_Y200
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during Routing is 11.28 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:41
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (11888): Total time spent on timing analysis during Post-Routing is 0.67 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:01:24
Warning (12620): Input port OE of I/O output buffer "FPGA_I2C_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 175
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 306
Warning (12620): Input port OE of I/O output buffer "HPS_I2C0_SDAT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 307
Warning (12620): Input port OE of I/O output buffer "HPS_DIO[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 294
Warning (12620): Input port OE of I/O output buffer "I2C_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 172
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 177
Warning (12620): Input port OE of I/O output buffer "REFCLK0_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 178
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 179
Warning (12620): Input port OE of I/O output buffer "REFCLK1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 180
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 181
Warning (12620): Input port OE of I/O output buffer "CDCM6208_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 182
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 187
Warning (12620): Input port OE of I/O output buffer "FMC_CLK2_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 188
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_p~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 189
Warning (12620): Input port OE of I/O output buffer "FMC_CLK3_BIDIR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 190
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 193
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 194
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 195
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_HB_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 196
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_p[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 197
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[32]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_LA_n[33]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 198
Warning (12620): Input port OE of I/O output buffer "FMC_GA[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_GA[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 203
Warning (12620): Input port OE of I/O output buffer "FMC_SCL~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 205
Warning (12620): Input port OE of I/O output buffer "FMC_SDA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 206
Warning (12620): Input port OE of I/O output buffer "ETH_MDIO~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 287
Warning (12620): Input port OE of I/O output buffer "MPU_INT~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 325
Warning (12620): Input port OE of I/O output buffer "SRC_DP_HPD~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 328
Warning (12620): Input port OE of I/O output buffer "USBFX3_RESET_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 359
Warning (12620): Input port OE of I/O output buffer "USBFX3_PCLK~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 360
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL0_SLCS_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 361
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_TX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 362
Warning (12620): Input port OE of I/O output buffer "USBFX3_UART_RX~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 363
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL10~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 364
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL12_A0~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 366
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL15_INT_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 367
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL1_SLWR_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 368
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL2_SLOE_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 369
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL3_SLRD_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 370
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL4_FLAGA~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 371
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL5_FLAGB~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 372
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL6~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 373
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL7_PKTEND_n~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 374
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL8~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 375
Warning (12620): Input port OE of I/O output buffer "USBFX3_CTL9~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 376
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[0]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[1]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[2]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[3]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[4]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[5]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[6]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[7]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[8]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[9]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[10]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[11]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[12]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[13]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[14]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[15]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[16]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[17]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[18]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[19]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[20]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[21]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[22]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[23]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[24]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[25]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[26]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[27]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[28]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[29]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[30]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_DQ[31]~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 377
Warning (12620): Input port OE of I/O output buffer "USBFX3_OTG_ID~output" is not connected, but the atom is driving a bi-directional pin File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s.v Line: 378
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/output_files/a10s.fit.smsg
Info (11793): Fitter databases successfully split.
Info: Quartus Prime Fitter was successful. 0 errors, 3147 warnings
    Info: Peak virtual memory: 17109 megabytes
    Info: Processing ended: Mon Dec 16 14:05:45 2019
    Info: Elapsed time: 00:06:07
    Info: Total CPU time (on all processors): 00:19:44


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/output_files/a10s.fit.smsg.


