
VXL_Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029e8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002af4  08002af4  00012af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b18  08002b18  000200bc  2**0
                  CONTENTS
  4 .ARM          00000000  08002b18  08002b18  000200bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b18  08002b18  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b18  08002b18  00012b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b1c  08002b1c  00012b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  08002b20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  200000bc  08002bdc  000200bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  08002bdc  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef85  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023e6  00000000  00000000  0002f06a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  00031450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000960  00000000  00000000  00031ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018539  00000000  00000000  00032828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d845  00000000  00000000  0004ad61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086665  00000000  00000000  000585a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dec0b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000290c  00000000  00000000  000dec60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000bc 	.word	0x200000bc
 8000128:	00000000 	.word	0x00000000
 800012c:	08002adc 	.word	0x08002adc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000c0 	.word	0x200000c0
 8000148:	08002adc 	.word	0x08002adc

0800014c <FMS_mode_run>:

#include "FMS_mode.h"

uint16_t current_value = 0;

void FMS_mode_run() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0

	switch(status_mode) {
 8000150:	4ba6      	ldr	r3, [pc, #664]	; (80003ec <FMS_mode_run+0x2a0>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	3b0a      	subs	r3, #10
 8000156:	2b03      	cmp	r3, #3
 8000158:	f200 813b 	bhi.w	80003d2 <FMS_mode_run+0x286>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <FMS_mode_run+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000175 	.word	0x08000175
 8000168:	080001bd 	.word	0x080001bd
 800016c:	08000273 	.word	0x08000273
 8000170:	08000327 	.word	0x08000327
		case NORMAL:
			TrafficLight_run();
 8000174:	f001 f82c 	bl	80011d0 <TrafficLight_run>

			isButtonPressed(1);
 8000178:	2001      	movs	r0, #1
 800017a:	f000 fc7d 	bl	8000a78 <isButtonPressed>
			isButtonLongPressed(1);
 800017e:	2001      	movs	r0, #1
 8000180:	f000 fc94 	bl	8000aac <isButtonLongPressed>
			isButtonPressed(2);
 8000184:	2002      	movs	r0, #2
 8000186:	f000 fc77 	bl	8000a78 <isButtonPressed>
			isButtonLongPressed(2);
 800018a:	2002      	movs	r0, #2
 800018c:	f000 fc8e 	bl	8000aac <isButtonLongPressed>

			if(isButtonPressed(0)) {
 8000190:	2000      	movs	r0, #0
 8000192:	f000 fc71 	bl	8000a78 <isButtonPressed>
 8000196:	4603      	mov	r3, r0
 8000198:	2b00      	cmp	r3, #0
 800019a:	f000 811c 	beq.w	80003d6 <FMS_mode_run+0x28a>
				turn_off_traffic_light();
 800019e:	f000 ffb3 	bl	8001108 <turn_off_traffic_light>
				current_value = time_of_color[red];
 80001a2:	4b93      	ldr	r3, [pc, #588]	; (80003f0 <FMS_mode_run+0x2a4>)
 80001a4:	881a      	ldrh	r2, [r3, #0]
 80001a6:	4b93      	ldr	r3, [pc, #588]	; (80003f4 <FMS_mode_run+0x2a8>)
 80001a8:	801a      	strh	r2, [r3, #0]
				status_mode = SET_RED;
 80001aa:	4b90      	ldr	r3, [pc, #576]	; (80003ec <FMS_mode_run+0x2a0>)
 80001ac:	220b      	movs	r2, #11
 80001ae:	701a      	strb	r2, [r3, #0]
				setTimer(2, 500);
 80001b0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80001b4:	2002      	movs	r0, #2
 80001b6:	f000 fe91 	bl	8000edc <setTimer>
			}

			break;
 80001ba:	e10c      	b.n	80003d6 <FMS_mode_run+0x28a>
		case SET_RED:
			if(is_flag_set(2)) {
 80001bc:	2002      	movs	r0, #2
 80001be:	f000 fe7d 	bl	8000ebc <is_flag_set>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d00c      	beq.n	80001e2 <FMS_mode_run+0x96>
				HAL_GPIO_TogglePin(red1_GPIO_Port, red1_Pin);
 80001c8:	2108      	movs	r1, #8
 80001ca:	488b      	ldr	r0, [pc, #556]	; (80003f8 <FMS_mode_run+0x2ac>)
 80001cc:	f001 fc89 	bl	8001ae2 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(red2_GPIO_Port, red2_Pin);
 80001d0:	2140      	movs	r1, #64	; 0x40
 80001d2:	4889      	ldr	r0, [pc, #548]	; (80003f8 <FMS_mode_run+0x2ac>)
 80001d4:	f001 fc85 	bl	8001ae2 <HAL_GPIO_TogglePin>
				setTimer(2, 500);
 80001d8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80001dc:	2002      	movs	r0, #2
 80001de:	f000 fe7d 	bl	8000edc <setTimer>
			}

			if(isButtonPressed(1))
 80001e2:	2001      	movs	r0, #1
 80001e4:	f000 fc48 	bl	8000a78 <isButtonPressed>
 80001e8:	4603      	mov	r3, r0
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d005      	beq.n	80001fa <FMS_mode_run+0xae>
				current_value++;
 80001ee:	4b81      	ldr	r3, [pc, #516]	; (80003f4 <FMS_mode_run+0x2a8>)
 80001f0:	881b      	ldrh	r3, [r3, #0]
 80001f2:	3301      	adds	r3, #1
 80001f4:	b29a      	uxth	r2, r3
 80001f6:	4b7f      	ldr	r3, [pc, #508]	; (80003f4 <FMS_mode_run+0x2a8>)
 80001f8:	801a      	strh	r2, [r3, #0]
			if(isButtonLongPressed(1))
 80001fa:	2001      	movs	r0, #1
 80001fc:	f000 fc56 	bl	8000aac <isButtonLongPressed>
 8000200:	4603      	mov	r3, r0
 8000202:	2b00      	cmp	r3, #0
 8000204:	d005      	beq.n	8000212 <FMS_mode_run+0xc6>
				current_value--;
 8000206:	4b7b      	ldr	r3, [pc, #492]	; (80003f4 <FMS_mode_run+0x2a8>)
 8000208:	881b      	ldrh	r3, [r3, #0]
 800020a:	3b01      	subs	r3, #1
 800020c:	b29a      	uxth	r2, r3
 800020e:	4b79      	ldr	r3, [pc, #484]	; (80003f4 <FMS_mode_run+0x2a8>)
 8000210:	801a      	strh	r2, [r3, #0]

			if(isButtonPressed(2))
 8000212:	2002      	movs	r0, #2
 8000214:	f000 fc30 	bl	8000a78 <isButtonPressed>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d005      	beq.n	800022a <FMS_mode_run+0xde>
				set_time_value(red, current_value);
 800021e:	4b75      	ldr	r3, [pc, #468]	; (80003f4 <FMS_mode_run+0x2a8>)
 8000220:	881b      	ldrh	r3, [r3, #0]
 8000222:	4619      	mov	r1, r3
 8000224:	2000      	movs	r0, #0
 8000226:	f000 ff43 	bl	80010b0 <set_time_value>

			update_buffer_7Seg(current_value, SET_RED);
 800022a:	4b72      	ldr	r3, [pc, #456]	; (80003f4 <FMS_mode_run+0x2a8>)
 800022c:	881b      	ldrh	r3, [r3, #0]
 800022e:	210b      	movs	r1, #11
 8000230:	4618      	mov	r0, r3
 8000232:	f000 fcf5 	bl	8000c20 <update_buffer_7Seg>

			if(isButtonPressed(0)) {
 8000236:	2000      	movs	r0, #0
 8000238:	f000 fc1e 	bl	8000a78 <isButtonPressed>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	f000 80cb 	beq.w	80003da <FMS_mode_run+0x28e>
				HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_SET);
 8000244:	2201      	movs	r2, #1
 8000246:	2108      	movs	r1, #8
 8000248:	486b      	ldr	r0, [pc, #428]	; (80003f8 <FMS_mode_run+0x2ac>)
 800024a:	f001 fc32 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_SET);
 800024e:	2201      	movs	r2, #1
 8000250:	2140      	movs	r1, #64	; 0x40
 8000252:	4869      	ldr	r0, [pc, #420]	; (80003f8 <FMS_mode_run+0x2ac>)
 8000254:	f001 fc2d 	bl	8001ab2 <HAL_GPIO_WritePin>

				current_value = time_of_color[yellow];
 8000258:	4b65      	ldr	r3, [pc, #404]	; (80003f0 <FMS_mode_run+0x2a4>)
 800025a:	885a      	ldrh	r2, [r3, #2]
 800025c:	4b65      	ldr	r3, [pc, #404]	; (80003f4 <FMS_mode_run+0x2a8>)
 800025e:	801a      	strh	r2, [r3, #0]
				status_mode = SET_YELLOW;
 8000260:	4b62      	ldr	r3, [pc, #392]	; (80003ec <FMS_mode_run+0x2a0>)
 8000262:	220c      	movs	r2, #12
 8000264:	701a      	strb	r2, [r3, #0]
				setTimer(2, 500);
 8000266:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800026a:	2002      	movs	r0, #2
 800026c:	f000 fe36 	bl	8000edc <setTimer>
			}
			break;
 8000270:	e0b3      	b.n	80003da <FMS_mode_run+0x28e>

		case SET_YELLOW:
			if(is_flag_set(2)) {
 8000272:	2002      	movs	r0, #2
 8000274:	f000 fe22 	bl	8000ebc <is_flag_set>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d00c      	beq.n	8000298 <FMS_mode_run+0x14c>
				HAL_GPIO_TogglePin(yellow1_GPIO_Port, yellow1_Pin);
 800027e:	2110      	movs	r1, #16
 8000280:	485d      	ldr	r0, [pc, #372]	; (80003f8 <FMS_mode_run+0x2ac>)
 8000282:	f001 fc2e 	bl	8001ae2 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(yellow2_GPIO_Port, yellow2_Pin);
 8000286:	2180      	movs	r1, #128	; 0x80
 8000288:	485b      	ldr	r0, [pc, #364]	; (80003f8 <FMS_mode_run+0x2ac>)
 800028a:	f001 fc2a 	bl	8001ae2 <HAL_GPIO_TogglePin>
				setTimer(2, 500);
 800028e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000292:	2002      	movs	r0, #2
 8000294:	f000 fe22 	bl	8000edc <setTimer>
			}

			if(isButtonPressed(1))
 8000298:	2001      	movs	r0, #1
 800029a:	f000 fbed 	bl	8000a78 <isButtonPressed>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d005      	beq.n	80002b0 <FMS_mode_run+0x164>
				current_value++;
 80002a4:	4b53      	ldr	r3, [pc, #332]	; (80003f4 <FMS_mode_run+0x2a8>)
 80002a6:	881b      	ldrh	r3, [r3, #0]
 80002a8:	3301      	adds	r3, #1
 80002aa:	b29a      	uxth	r2, r3
 80002ac:	4b51      	ldr	r3, [pc, #324]	; (80003f4 <FMS_mode_run+0x2a8>)
 80002ae:	801a      	strh	r2, [r3, #0]
			if(isButtonLongPressed(1))
 80002b0:	2001      	movs	r0, #1
 80002b2:	f000 fbfb 	bl	8000aac <isButtonLongPressed>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d005      	beq.n	80002c8 <FMS_mode_run+0x17c>
				current_value--;
 80002bc:	4b4d      	ldr	r3, [pc, #308]	; (80003f4 <FMS_mode_run+0x2a8>)
 80002be:	881b      	ldrh	r3, [r3, #0]
 80002c0:	3b01      	subs	r3, #1
 80002c2:	b29a      	uxth	r2, r3
 80002c4:	4b4b      	ldr	r3, [pc, #300]	; (80003f4 <FMS_mode_run+0x2a8>)
 80002c6:	801a      	strh	r2, [r3, #0]

			if(isButtonPressed(2))
 80002c8:	2002      	movs	r0, #2
 80002ca:	f000 fbd5 	bl	8000a78 <isButtonPressed>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d005      	beq.n	80002e0 <FMS_mode_run+0x194>
				set_time_value(yellow, current_value);
 80002d4:	4b47      	ldr	r3, [pc, #284]	; (80003f4 <FMS_mode_run+0x2a8>)
 80002d6:	881b      	ldrh	r3, [r3, #0]
 80002d8:	4619      	mov	r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	f000 fee8 	bl	80010b0 <set_time_value>

			update_buffer_7Seg(current_value, SET_YELLOW);
 80002e0:	4b44      	ldr	r3, [pc, #272]	; (80003f4 <FMS_mode_run+0x2a8>)
 80002e2:	881b      	ldrh	r3, [r3, #0]
 80002e4:	210c      	movs	r1, #12
 80002e6:	4618      	mov	r0, r3
 80002e8:	f000 fc9a 	bl	8000c20 <update_buffer_7Seg>

			if(isButtonPressed(0)) {
 80002ec:	2000      	movs	r0, #0
 80002ee:	f000 fbc3 	bl	8000a78 <isButtonPressed>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d072      	beq.n	80003de <FMS_mode_run+0x292>
				HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_SET);
 80002f8:	2201      	movs	r2, #1
 80002fa:	2110      	movs	r1, #16
 80002fc:	483e      	ldr	r0, [pc, #248]	; (80003f8 <FMS_mode_run+0x2ac>)
 80002fe:	f001 fbd8 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_SET);
 8000302:	2201      	movs	r2, #1
 8000304:	2180      	movs	r1, #128	; 0x80
 8000306:	483c      	ldr	r0, [pc, #240]	; (80003f8 <FMS_mode_run+0x2ac>)
 8000308:	f001 fbd3 	bl	8001ab2 <HAL_GPIO_WritePin>

				current_value = time_of_color[green];
 800030c:	4b38      	ldr	r3, [pc, #224]	; (80003f0 <FMS_mode_run+0x2a4>)
 800030e:	889a      	ldrh	r2, [r3, #4]
 8000310:	4b38      	ldr	r3, [pc, #224]	; (80003f4 <FMS_mode_run+0x2a8>)
 8000312:	801a      	strh	r2, [r3, #0]
				status_mode = SET_GREEN;
 8000314:	4b35      	ldr	r3, [pc, #212]	; (80003ec <FMS_mode_run+0x2a0>)
 8000316:	220d      	movs	r2, #13
 8000318:	701a      	strb	r2, [r3, #0]
				setTimer(2, 500);
 800031a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800031e:	2002      	movs	r0, #2
 8000320:	f000 fddc 	bl	8000edc <setTimer>
			}
			break;
 8000324:	e05b      	b.n	80003de <FMS_mode_run+0x292>

		case SET_GREEN:
			if(is_flag_set(2)) {
 8000326:	2002      	movs	r0, #2
 8000328:	f000 fdc8 	bl	8000ebc <is_flag_set>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d00d      	beq.n	800034e <FMS_mode_run+0x202>
				HAL_GPIO_TogglePin(green1_GPIO_Port, green1_Pin);
 8000332:	2120      	movs	r1, #32
 8000334:	4830      	ldr	r0, [pc, #192]	; (80003f8 <FMS_mode_run+0x2ac>)
 8000336:	f001 fbd4 	bl	8001ae2 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(green2_GPIO_Port, green2_Pin);
 800033a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800033e:	482e      	ldr	r0, [pc, #184]	; (80003f8 <FMS_mode_run+0x2ac>)
 8000340:	f001 fbcf 	bl	8001ae2 <HAL_GPIO_TogglePin>
				setTimer(2, 500);
 8000344:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000348:	2002      	movs	r0, #2
 800034a:	f000 fdc7 	bl	8000edc <setTimer>
			}

			if(isButtonPressed(1))
 800034e:	2001      	movs	r0, #1
 8000350:	f000 fb92 	bl	8000a78 <isButtonPressed>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d005      	beq.n	8000366 <FMS_mode_run+0x21a>
				current_value++;
 800035a:	4b26      	ldr	r3, [pc, #152]	; (80003f4 <FMS_mode_run+0x2a8>)
 800035c:	881b      	ldrh	r3, [r3, #0]
 800035e:	3301      	adds	r3, #1
 8000360:	b29a      	uxth	r2, r3
 8000362:	4b24      	ldr	r3, [pc, #144]	; (80003f4 <FMS_mode_run+0x2a8>)
 8000364:	801a      	strh	r2, [r3, #0]
			if(isButtonLongPressed(1))
 8000366:	2001      	movs	r0, #1
 8000368:	f000 fba0 	bl	8000aac <isButtonLongPressed>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d005      	beq.n	800037e <FMS_mode_run+0x232>
				current_value--;
 8000372:	4b20      	ldr	r3, [pc, #128]	; (80003f4 <FMS_mode_run+0x2a8>)
 8000374:	881b      	ldrh	r3, [r3, #0]
 8000376:	3b01      	subs	r3, #1
 8000378:	b29a      	uxth	r2, r3
 800037a:	4b1e      	ldr	r3, [pc, #120]	; (80003f4 <FMS_mode_run+0x2a8>)
 800037c:	801a      	strh	r2, [r3, #0]

			if(isButtonPressed(2))
 800037e:	2002      	movs	r0, #2
 8000380:	f000 fb7a 	bl	8000a78 <isButtonPressed>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d005      	beq.n	8000396 <FMS_mode_run+0x24a>
				set_time_value(green, current_value);
 800038a:	4b1a      	ldr	r3, [pc, #104]	; (80003f4 <FMS_mode_run+0x2a8>)
 800038c:	881b      	ldrh	r3, [r3, #0]
 800038e:	4619      	mov	r1, r3
 8000390:	2002      	movs	r0, #2
 8000392:	f000 fe8d 	bl	80010b0 <set_time_value>

			update_buffer_7Seg(current_value, SET_GREEN);
 8000396:	4b17      	ldr	r3, [pc, #92]	; (80003f4 <FMS_mode_run+0x2a8>)
 8000398:	881b      	ldrh	r3, [r3, #0]
 800039a:	210d      	movs	r1, #13
 800039c:	4618      	mov	r0, r3
 800039e:	f000 fc3f 	bl	8000c20 <update_buffer_7Seg>

			if(isButtonPressed(0)) {
 80003a2:	2000      	movs	r0, #0
 80003a4:	f000 fb68 	bl	8000a78 <isButtonPressed>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d019      	beq.n	80003e2 <FMS_mode_run+0x296>
				HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_SET);
 80003ae:	2201      	movs	r2, #1
 80003b0:	2120      	movs	r1, #32
 80003b2:	4811      	ldr	r0, [pc, #68]	; (80003f8 <FMS_mode_run+0x2ac>)
 80003b4:	f001 fb7d 	bl	8001ab2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_SET);
 80003b8:	2201      	movs	r2, #1
 80003ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003be:	480e      	ldr	r0, [pc, #56]	; (80003f8 <FMS_mode_run+0x2ac>)
 80003c0:	f001 fb77 	bl	8001ab2 <HAL_GPIO_WritePin>

				status_mode = NORMAL;
 80003c4:	4b09      	ldr	r3, [pc, #36]	; (80003ec <FMS_mode_run+0x2a0>)
 80003c6:	220a      	movs	r2, #10
 80003c8:	701a      	strb	r2, [r3, #0]
				status_traffic_light = INIT;
 80003ca:	4b0c      	ldr	r3, [pc, #48]	; (80003fc <FMS_mode_run+0x2b0>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	701a      	strb	r2, [r3, #0]
			}
			break;
 80003d0:	e007      	b.n	80003e2 <FMS_mode_run+0x296>

		default:
			break;
 80003d2:	bf00      	nop
 80003d4:	e006      	b.n	80003e4 <FMS_mode_run+0x298>
			break;
 80003d6:	bf00      	nop
 80003d8:	e004      	b.n	80003e4 <FMS_mode_run+0x298>
			break;
 80003da:	bf00      	nop
 80003dc:	e002      	b.n	80003e4 <FMS_mode_run+0x298>
			break;
 80003de:	bf00      	nop
 80003e0:	e000      	b.n	80003e4 <FMS_mode_run+0x298>
			break;
 80003e2:	bf00      	nop
	}

	Quet_7Seg_run();
 80003e4:	f000 fa34 	bl	8000850 <Quet_7Seg_run>
}
 80003e8:	bf00      	nop
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	200000ac 	.word	0x200000ac
 80003f0:	2000006c 	.word	0x2000006c
 80003f4:	200000d8 	.word	0x200000d8
 80003f8:	40010c00 	.word	0x40010c00
 80003fc:	200000ea 	.word	0x200000ea

08000400 <Led7Seg_int>:
			0b1000, //  8
			0b1001,  //  9
			0b1010 // tat
		};

void Led7Seg_int(GPIO_7SEG_Config GPIO_Config[7]){
 8000400:	b480      	push	{r7}
 8000402:	b085      	sub	sp, #20
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 7; i++) {
 8000408:	2300      	movs	r3, #0
 800040a:	60fb      	str	r3, [r7, #12]
 800040c:	e00f      	b.n	800042e <Led7Seg_int+0x2e>
		Led_7Seg_Array[i] = GPIO_Config[i];
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	00db      	lsls	r3, r3, #3
 8000412:	687a      	ldr	r2, [r7, #4]
 8000414:	18d1      	adds	r1, r2, r3
 8000416:	4a0a      	ldr	r2, [pc, #40]	; (8000440 <Led7Seg_int+0x40>)
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	00db      	lsls	r3, r3, #3
 800041c:	4413      	add	r3, r2
 800041e:	460a      	mov	r2, r1
 8000420:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000424:	e883 0003 	stmia.w	r3, {r0, r1}
	for (int i = 0; i < 7; i++) {
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	3301      	adds	r3, #1
 800042c:	60fb      	str	r3, [r7, #12]
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	2b06      	cmp	r3, #6
 8000432:	ddec      	ble.n	800040e <Led7Seg_int+0xe>
	}
}
 8000434:	bf00      	nop
 8000436:	bf00      	nop
 8000438:	3714      	adds	r7, #20
 800043a:	46bd      	mov	sp, r7
 800043c:	bc80      	pop	{r7}
 800043e:	4770      	bx	lr
 8000440:	200000f4 	.word	0x200000f4

08000444 <calculator_BCD_to_7SEG>:

void calculator_BCD_to_7SEG(int num){
 8000444:	b480      	push	{r7}
 8000446:	b085      	sub	sp, #20
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
	uint8_t  buffer;
	buffer = LED_4bit[num];
 800044c:	4a97      	ldr	r2, [pc, #604]	; (80006ac <calculator_BCD_to_7SEG+0x268>)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4413      	add	r3, r2
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	73fb      	strb	r3, [r7, #15]

	// 4bit [3:0] -> [A:B]
	A = (buffer >> 3) & 1;
 8000456:	7bfb      	ldrb	r3, [r7, #15]
 8000458:	08db      	lsrs	r3, r3, #3
 800045a:	b2db      	uxtb	r3, r3
 800045c:	f003 0301 	and.w	r3, r3, #1
 8000460:	b2da      	uxtb	r2, r3
 8000462:	4b93      	ldr	r3, [pc, #588]	; (80006b0 <calculator_BCD_to_7SEG+0x26c>)
 8000464:	701a      	strb	r2, [r3, #0]
	B = (buffer >> 2) & 1;
 8000466:	7bfb      	ldrb	r3, [r7, #15]
 8000468:	089b      	lsrs	r3, r3, #2
 800046a:	b2db      	uxtb	r3, r3
 800046c:	f003 0301 	and.w	r3, r3, #1
 8000470:	b2da      	uxtb	r2, r3
 8000472:	4b90      	ldr	r3, [pc, #576]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 8000474:	701a      	strb	r2, [r3, #0]
	C = (buffer >> 1) & 1;
 8000476:	7bfb      	ldrb	r3, [r7, #15]
 8000478:	085b      	lsrs	r3, r3, #1
 800047a:	b2db      	uxtb	r3, r3
 800047c:	f003 0301 	and.w	r3, r3, #1
 8000480:	b2da      	uxtb	r2, r3
 8000482:	4b8d      	ldr	r3, [pc, #564]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 8000484:	701a      	strb	r2, [r3, #0]
	D = (buffer >> 0) & 1;
 8000486:	7bfb      	ldrb	r3, [r7, #15]
 8000488:	f003 0301 	and.w	r3, r3, #1
 800048c:	b2da      	uxtb	r2, r3
 800048e:	4b8b      	ldr	r3, [pc, #556]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 8000490:	701a      	strb	r2, [r3, #0]

	// f(ABCD)
	a = ((!B)&(!D)) | C | (B&D) | A;
 8000492:	4b88      	ldr	r3, [pc, #544]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 8000494:	781a      	ldrb	r2, [r3, #0]
 8000496:	4b89      	ldr	r3, [pc, #548]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	4313      	orrs	r3, r2
 800049c:	b2db      	uxtb	r3, r3
 800049e:	2b00      	cmp	r3, #0
 80004a0:	bf0c      	ite	eq
 80004a2:	2301      	moveq	r3, #1
 80004a4:	2300      	movne	r3, #0
 80004a6:	b2db      	uxtb	r3, r3
 80004a8:	461a      	mov	r2, r3
 80004aa:	4b83      	ldr	r3, [pc, #524]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	4313      	orrs	r3, r2
 80004b0:	4a80      	ldr	r2, [pc, #512]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 80004b2:	7811      	ldrb	r1, [r2, #0]
 80004b4:	4a81      	ldr	r2, [pc, #516]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 80004b6:	7812      	ldrb	r2, [r2, #0]
 80004b8:	400a      	ands	r2, r1
 80004ba:	b2d2      	uxtb	r2, r2
 80004bc:	4313      	orrs	r3, r2
 80004be:	4a7c      	ldr	r2, [pc, #496]	; (80006b0 <calculator_BCD_to_7SEG+0x26c>)
 80004c0:	7812      	ldrb	r2, [r2, #0]
 80004c2:	4313      	orrs	r3, r2
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	bf14      	ite	ne
 80004c8:	2301      	movne	r3, #1
 80004ca:	2300      	moveq	r3, #0
 80004cc:	b2da      	uxtb	r2, r3
 80004ce:	4b7c      	ldr	r3, [pc, #496]	; (80006c0 <calculator_BCD_to_7SEG+0x27c>)
 80004d0:	701a      	strb	r2, [r3, #0]
	b = (!B) | ((!C)&(!D)) | (C&D);
 80004d2:	4b78      	ldr	r3, [pc, #480]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	bf0c      	ite	eq
 80004da:	2301      	moveq	r3, #1
 80004dc:	2300      	movne	r3, #0
 80004de:	b2da      	uxtb	r2, r3
 80004e0:	4b75      	ldr	r3, [pc, #468]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 80004e2:	7819      	ldrb	r1, [r3, #0]
 80004e4:	4b75      	ldr	r3, [pc, #468]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	430b      	orrs	r3, r1
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	bf0c      	ite	eq
 80004f0:	2301      	moveq	r3, #1
 80004f2:	2300      	movne	r3, #0
 80004f4:	b2db      	uxtb	r3, r3
 80004f6:	4313      	orrs	r3, r2
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	4619      	mov	r1, r3
 80004fc:	4b6e      	ldr	r3, [pc, #440]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 80004fe:	781a      	ldrb	r2, [r3, #0]
 8000500:	4b6e      	ldr	r3, [pc, #440]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	4013      	ands	r3, r2
 8000506:	b2db      	uxtb	r3, r3
 8000508:	430b      	orrs	r3, r1
 800050a:	2b00      	cmp	r3, #0
 800050c:	bf14      	ite	ne
 800050e:	2301      	movne	r3, #1
 8000510:	2300      	moveq	r3, #0
 8000512:	b2da      	uxtb	r2, r3
 8000514:	4b6b      	ldr	r3, [pc, #428]	; (80006c4 <calculator_BCD_to_7SEG+0x280>)
 8000516:	701a      	strb	r2, [r3, #0]
	c = (!C) | D | B;
 8000518:	4b67      	ldr	r3, [pc, #412]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b00      	cmp	r3, #0
 800051e:	bf0c      	ite	eq
 8000520:	2301      	moveq	r3, #1
 8000522:	2300      	movne	r3, #0
 8000524:	b2db      	uxtb	r3, r3
 8000526:	461a      	mov	r2, r3
 8000528:	4b64      	ldr	r3, [pc, #400]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	4313      	orrs	r3, r2
 800052e:	4a61      	ldr	r2, [pc, #388]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 8000530:	7812      	ldrb	r2, [r2, #0]
 8000532:	4313      	orrs	r3, r2
 8000534:	2b00      	cmp	r3, #0
 8000536:	bf14      	ite	ne
 8000538:	2301      	movne	r3, #1
 800053a:	2300      	moveq	r3, #0
 800053c:	b2da      	uxtb	r2, r3
 800053e:	4b62      	ldr	r3, [pc, #392]	; (80006c8 <calculator_BCD_to_7SEG+0x284>)
 8000540:	701a      	strb	r2, [r3, #0]
	d = ((!B)&(!D)) | ((!B)&C) | ((B&!C)&D) | (C&(!D)) | A;
 8000542:	4b5c      	ldr	r3, [pc, #368]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 8000544:	781a      	ldrb	r2, [r3, #0]
 8000546:	4b5d      	ldr	r3, [pc, #372]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	4313      	orrs	r3, r2
 800054c:	b2db      	uxtb	r3, r3
 800054e:	2b00      	cmp	r3, #0
 8000550:	bf0c      	ite	eq
 8000552:	2301      	moveq	r3, #1
 8000554:	2300      	movne	r3, #0
 8000556:	b2db      	uxtb	r3, r3
 8000558:	461a      	mov	r2, r3
 800055a:	4b56      	ldr	r3, [pc, #344]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b00      	cmp	r3, #0
 8000560:	bf0c      	ite	eq
 8000562:	2301      	moveq	r3, #1
 8000564:	2300      	movne	r3, #0
 8000566:	b2db      	uxtb	r3, r3
 8000568:	4619      	mov	r1, r3
 800056a:	4b53      	ldr	r3, [pc, #332]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	400b      	ands	r3, r1
 8000570:	431a      	orrs	r2, r3
 8000572:	4b50      	ldr	r3, [pc, #320]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	4619      	mov	r1, r3
 8000578:	4b4f      	ldr	r3, [pc, #316]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2b00      	cmp	r3, #0
 800057e:	bf0c      	ite	eq
 8000580:	2301      	moveq	r3, #1
 8000582:	2300      	movne	r3, #0
 8000584:	b2db      	uxtb	r3, r3
 8000586:	400b      	ands	r3, r1
 8000588:	494c      	ldr	r1, [pc, #304]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 800058a:	7809      	ldrb	r1, [r1, #0]
 800058c:	400b      	ands	r3, r1
 800058e:	431a      	orrs	r2, r3
 8000590:	4b49      	ldr	r3, [pc, #292]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	4619      	mov	r1, r3
 8000596:	4b49      	ldr	r3, [pc, #292]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	2b00      	cmp	r3, #0
 800059c:	bf0c      	ite	eq
 800059e:	2301      	moveq	r3, #1
 80005a0:	2300      	movne	r3, #0
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	400b      	ands	r3, r1
 80005a6:	4313      	orrs	r3, r2
 80005a8:	4a41      	ldr	r2, [pc, #260]	; (80006b0 <calculator_BCD_to_7SEG+0x26c>)
 80005aa:	7812      	ldrb	r2, [r2, #0]
 80005ac:	4313      	orrs	r3, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	bf14      	ite	ne
 80005b2:	2301      	movne	r3, #1
 80005b4:	2300      	moveq	r3, #0
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	4b44      	ldr	r3, [pc, #272]	; (80006cc <calculator_BCD_to_7SEG+0x288>)
 80005ba:	701a      	strb	r2, [r3, #0]
	e = ((!B)&(!D)) | (C&(!D));
 80005bc:	4b3d      	ldr	r3, [pc, #244]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 80005be:	781a      	ldrb	r2, [r3, #0]
 80005c0:	4b3e      	ldr	r3, [pc, #248]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	4313      	orrs	r3, r2
 80005c6:	b2db      	uxtb	r3, r3
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	bf0c      	ite	eq
 80005cc:	2301      	moveq	r3, #1
 80005ce:	2300      	movne	r3, #0
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	461a      	mov	r2, r3
 80005d4:	4b38      	ldr	r3, [pc, #224]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	4619      	mov	r1, r3
 80005da:	4b38      	ldr	r3, [pc, #224]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	bf0c      	ite	eq
 80005e2:	2301      	moveq	r3, #1
 80005e4:	2300      	movne	r3, #0
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	400b      	ands	r3, r1
 80005ea:	4313      	orrs	r3, r2
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	bf14      	ite	ne
 80005f0:	2301      	movne	r3, #1
 80005f2:	2300      	moveq	r3, #0
 80005f4:	b2da      	uxtb	r2, r3
 80005f6:	4b36      	ldr	r3, [pc, #216]	; (80006d0 <calculator_BCD_to_7SEG+0x28c>)
 80005f8:	701a      	strb	r2, [r3, #0]
	f = ((!C)&(!D)) | (B&(!C)) | (B&(!D)) | A;
 80005fa:	4b2f      	ldr	r3, [pc, #188]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 80005fc:	781a      	ldrb	r2, [r3, #0]
 80005fe:	4b2f      	ldr	r3, [pc, #188]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	4313      	orrs	r3, r2
 8000604:	b2db      	uxtb	r3, r3
 8000606:	2b00      	cmp	r3, #0
 8000608:	bf0c      	ite	eq
 800060a:	2301      	moveq	r3, #1
 800060c:	2300      	movne	r3, #0
 800060e:	b2db      	uxtb	r3, r3
 8000610:	461a      	mov	r2, r3
 8000612:	4b28      	ldr	r3, [pc, #160]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	4619      	mov	r1, r3
 8000618:	4b27      	ldr	r3, [pc, #156]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b00      	cmp	r3, #0
 800061e:	bf0c      	ite	eq
 8000620:	2301      	moveq	r3, #1
 8000622:	2300      	movne	r3, #0
 8000624:	b2db      	uxtb	r3, r3
 8000626:	400b      	ands	r3, r1
 8000628:	431a      	orrs	r2, r3
 800062a:	4b22      	ldr	r3, [pc, #136]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	4619      	mov	r1, r3
 8000630:	4b22      	ldr	r3, [pc, #136]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	bf0c      	ite	eq
 8000638:	2301      	moveq	r3, #1
 800063a:	2300      	movne	r3, #0
 800063c:	b2db      	uxtb	r3, r3
 800063e:	400b      	ands	r3, r1
 8000640:	4313      	orrs	r3, r2
 8000642:	4a1b      	ldr	r2, [pc, #108]	; (80006b0 <calculator_BCD_to_7SEG+0x26c>)
 8000644:	7812      	ldrb	r2, [r2, #0]
 8000646:	4313      	orrs	r3, r2
 8000648:	2b00      	cmp	r3, #0
 800064a:	bf14      	ite	ne
 800064c:	2301      	movne	r3, #1
 800064e:	2300      	moveq	r3, #0
 8000650:	b2da      	uxtb	r2, r3
 8000652:	4b20      	ldr	r3, [pc, #128]	; (80006d4 <calculator_BCD_to_7SEG+0x290>)
 8000654:	701a      	strb	r2, [r3, #0]
	g = ((!B)&C) | (B&(!C)) | A | (B&(!D));
 8000656:	4b17      	ldr	r3, [pc, #92]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	bf0c      	ite	eq
 800065e:	2301      	moveq	r3, #1
 8000660:	2300      	movne	r3, #0
 8000662:	b2db      	uxtb	r3, r3
 8000664:	461a      	mov	r2, r3
 8000666:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	401a      	ands	r2, r3
 800066c:	4b11      	ldr	r3, [pc, #68]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	4619      	mov	r1, r3
 8000672:	4b11      	ldr	r3, [pc, #68]	; (80006b8 <calculator_BCD_to_7SEG+0x274>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	bf0c      	ite	eq
 800067a:	2301      	moveq	r3, #1
 800067c:	2300      	movne	r3, #0
 800067e:	b2db      	uxtb	r3, r3
 8000680:	400b      	ands	r3, r1
 8000682:	4313      	orrs	r3, r2
 8000684:	4a0a      	ldr	r2, [pc, #40]	; (80006b0 <calculator_BCD_to_7SEG+0x26c>)
 8000686:	7812      	ldrb	r2, [r2, #0]
 8000688:	431a      	orrs	r2, r3
 800068a:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <calculator_BCD_to_7SEG+0x270>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	4619      	mov	r1, r3
 8000690:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <calculator_BCD_to_7SEG+0x278>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b00      	cmp	r3, #0
 8000696:	bf0c      	ite	eq
 8000698:	2301      	moveq	r3, #1
 800069a:	2300      	movne	r3, #0
 800069c:	b2db      	uxtb	r3, r3
 800069e:	400b      	ands	r3, r1
 80006a0:	4313      	orrs	r3, r2
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	bf14      	ite	ne
 80006a6:	2301      	movne	r3, #1
 80006a8:	2300      	moveq	r3, #0
 80006aa:	e015      	b.n	80006d8 <calculator_BCD_to_7SEG+0x294>
 80006ac:	20000000 	.word	0x20000000
 80006b0:	2000012e 	.word	0x2000012e
 80006b4:	20000130 	.word	0x20000130
 80006b8:	20000131 	.word	0x20000131
 80006bc:	200000f0 	.word	0x200000f0
 80006c0:	20000134 	.word	0x20000134
 80006c4:	2000012c 	.word	0x2000012c
 80006c8:	20000132 	.word	0x20000132
 80006cc:	20000133 	.word	0x20000133
 80006d0:	20000135 	.word	0x20000135
 80006d4:	2000012d 	.word	0x2000012d
 80006d8:	b2da      	uxtb	r2, r3
 80006da:	4b03      	ldr	r3, [pc, #12]	; (80006e8 <calculator_BCD_to_7SEG+0x2a4>)
 80006dc:	701a      	strb	r2, [r3, #0]

}
 80006de:	bf00      	nop
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr
 80006e8:	2000012f 	.word	0x2000012f

080006ec <display7SEG>:

void display7SEG(int num){
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	if(num < 0 || num > 9)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	db02      	blt.n	8000700 <display7SEG+0x14>
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	2b09      	cmp	r3, #9
 80006fe:	dd1b      	ble.n	8000738 <display7SEG+0x4c>
		a = b = c = d = e = f = g = 0; //tat 7Seg
 8000700:	4b3b      	ldr	r3, [pc, #236]	; (80007f0 <display7SEG+0x104>)
 8000702:	2200      	movs	r2, #0
 8000704:	701a      	strb	r2, [r3, #0]
 8000706:	4b3a      	ldr	r3, [pc, #232]	; (80007f0 <display7SEG+0x104>)
 8000708:	781a      	ldrb	r2, [r3, #0]
 800070a:	4b3a      	ldr	r3, [pc, #232]	; (80007f4 <display7SEG+0x108>)
 800070c:	701a      	strb	r2, [r3, #0]
 800070e:	4b39      	ldr	r3, [pc, #228]	; (80007f4 <display7SEG+0x108>)
 8000710:	781a      	ldrb	r2, [r3, #0]
 8000712:	4b39      	ldr	r3, [pc, #228]	; (80007f8 <display7SEG+0x10c>)
 8000714:	701a      	strb	r2, [r3, #0]
 8000716:	4b38      	ldr	r3, [pc, #224]	; (80007f8 <display7SEG+0x10c>)
 8000718:	781a      	ldrb	r2, [r3, #0]
 800071a:	4b38      	ldr	r3, [pc, #224]	; (80007fc <display7SEG+0x110>)
 800071c:	701a      	strb	r2, [r3, #0]
 800071e:	4b37      	ldr	r3, [pc, #220]	; (80007fc <display7SEG+0x110>)
 8000720:	781a      	ldrb	r2, [r3, #0]
 8000722:	4b37      	ldr	r3, [pc, #220]	; (8000800 <display7SEG+0x114>)
 8000724:	701a      	strb	r2, [r3, #0]
 8000726:	4b36      	ldr	r3, [pc, #216]	; (8000800 <display7SEG+0x114>)
 8000728:	781a      	ldrb	r2, [r3, #0]
 800072a:	4b36      	ldr	r3, [pc, #216]	; (8000804 <display7SEG+0x118>)
 800072c:	701a      	strb	r2, [r3, #0]
 800072e:	4b35      	ldr	r3, [pc, #212]	; (8000804 <display7SEG+0x118>)
 8000730:	781a      	ldrb	r2, [r3, #0]
 8000732:	4b35      	ldr	r3, [pc, #212]	; (8000808 <display7SEG+0x11c>)
 8000734:	701a      	strb	r2, [r3, #0]
 8000736:	e002      	b.n	800073e <display7SEG+0x52>
	else
		calculator_BCD_to_7SEG(num);
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f7ff fe83 	bl	8000444 <calculator_BCD_to_7SEG>

    HAL_GPIO_WritePin(Led_7Seg_Array[0].Port, Led_7Seg_Array[0].Pin, !a);
 800073e:	4b33      	ldr	r3, [pc, #204]	; (800080c <display7SEG+0x120>)
 8000740:	6818      	ldr	r0, [r3, #0]
 8000742:	4b32      	ldr	r3, [pc, #200]	; (800080c <display7SEG+0x120>)
 8000744:	8899      	ldrh	r1, [r3, #4]
 8000746:	4b30      	ldr	r3, [pc, #192]	; (8000808 <display7SEG+0x11c>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	f083 0301 	eor.w	r3, r3, #1
 800074e:	b2db      	uxtb	r3, r3
 8000750:	461a      	mov	r2, r3
 8000752:	f001 f9ae 	bl	8001ab2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[1].Port, Led_7Seg_Array[1].Pin, !b);
 8000756:	4b2d      	ldr	r3, [pc, #180]	; (800080c <display7SEG+0x120>)
 8000758:	6898      	ldr	r0, [r3, #8]
 800075a:	4b2c      	ldr	r3, [pc, #176]	; (800080c <display7SEG+0x120>)
 800075c:	8999      	ldrh	r1, [r3, #12]
 800075e:	4b29      	ldr	r3, [pc, #164]	; (8000804 <display7SEG+0x118>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	f083 0301 	eor.w	r3, r3, #1
 8000766:	b2db      	uxtb	r3, r3
 8000768:	461a      	mov	r2, r3
 800076a:	f001 f9a2 	bl	8001ab2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[2].Port, Led_7Seg_Array[2].Pin, !c);
 800076e:	4b27      	ldr	r3, [pc, #156]	; (800080c <display7SEG+0x120>)
 8000770:	6918      	ldr	r0, [r3, #16]
 8000772:	4b26      	ldr	r3, [pc, #152]	; (800080c <display7SEG+0x120>)
 8000774:	8a99      	ldrh	r1, [r3, #20]
 8000776:	4b22      	ldr	r3, [pc, #136]	; (8000800 <display7SEG+0x114>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	f083 0301 	eor.w	r3, r3, #1
 800077e:	b2db      	uxtb	r3, r3
 8000780:	461a      	mov	r2, r3
 8000782:	f001 f996 	bl	8001ab2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[3].Port, Led_7Seg_Array[3].Pin, !d);
 8000786:	4b21      	ldr	r3, [pc, #132]	; (800080c <display7SEG+0x120>)
 8000788:	6998      	ldr	r0, [r3, #24]
 800078a:	4b20      	ldr	r3, [pc, #128]	; (800080c <display7SEG+0x120>)
 800078c:	8b99      	ldrh	r1, [r3, #28]
 800078e:	4b1b      	ldr	r3, [pc, #108]	; (80007fc <display7SEG+0x110>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	f083 0301 	eor.w	r3, r3, #1
 8000796:	b2db      	uxtb	r3, r3
 8000798:	461a      	mov	r2, r3
 800079a:	f001 f98a 	bl	8001ab2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[4].Port, Led_7Seg_Array[4].Pin, !e);
 800079e:	4b1b      	ldr	r3, [pc, #108]	; (800080c <display7SEG+0x120>)
 80007a0:	6a18      	ldr	r0, [r3, #32]
 80007a2:	4b1a      	ldr	r3, [pc, #104]	; (800080c <display7SEG+0x120>)
 80007a4:	8c99      	ldrh	r1, [r3, #36]	; 0x24
 80007a6:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <display7SEG+0x10c>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	f083 0301 	eor.w	r3, r3, #1
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	461a      	mov	r2, r3
 80007b2:	f001 f97e 	bl	8001ab2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[5].Port, Led_7Seg_Array[5].Pin, !f);
 80007b6:	4b15      	ldr	r3, [pc, #84]	; (800080c <display7SEG+0x120>)
 80007b8:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80007ba:	4b14      	ldr	r3, [pc, #80]	; (800080c <display7SEG+0x120>)
 80007bc:	8d99      	ldrh	r1, [r3, #44]	; 0x2c
 80007be:	4b0d      	ldr	r3, [pc, #52]	; (80007f4 <display7SEG+0x108>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	f083 0301 	eor.w	r3, r3, #1
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	461a      	mov	r2, r3
 80007ca:	f001 f972 	bl	8001ab2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Led_7Seg_Array[6].Port, Led_7Seg_Array[6].Pin, !g);
 80007ce:	4b0f      	ldr	r3, [pc, #60]	; (800080c <display7SEG+0x120>)
 80007d0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <display7SEG+0x120>)
 80007d4:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 80007d6:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <display7SEG+0x104>)
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	f083 0301 	eor.w	r3, r3, #1
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	461a      	mov	r2, r3
 80007e2:	f001 f966 	bl	8001ab2 <HAL_GPIO_WritePin>
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	2000012f 	.word	0x2000012f
 80007f4:	2000012d 	.word	0x2000012d
 80007f8:	20000135 	.word	0x20000135
 80007fc:	20000133 	.word	0x20000133
 8000800:	20000132 	.word	0x20000132
 8000804:	2000012c 	.word	0x2000012c
 8000808:	20000134 	.word	0x20000134
 800080c:	200000f4 	.word	0x200000f4

08000810 <clear_all_EN>:

#include "Quet_LED7Seg.h"

uint16_t time_of_each_7Seg = 50;

void clear_all_EN() {
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < NUM_7SEG; i++) {
 8000816:	2300      	movs	r3, #0
 8000818:	71fb      	strb	r3, [r7, #7]
 800081a:	e00f      	b.n	800083c <clear_all_EN+0x2c>
		HAL_GPIO_WritePin(Enable_7Seg[i].Port, Enable_7Seg[i].Pin, GPIO_PIN_SET);
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	4a0b      	ldr	r2, [pc, #44]	; (800084c <clear_all_EN+0x3c>)
 8000820:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	4a09      	ldr	r2, [pc, #36]	; (800084c <clear_all_EN+0x3c>)
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	4413      	add	r3, r2
 800082c:	889b      	ldrh	r3, [r3, #4]
 800082e:	2201      	movs	r2, #1
 8000830:	4619      	mov	r1, r3
 8000832:	f001 f93e 	bl	8001ab2 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < NUM_7SEG; i++) {
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	3301      	adds	r3, #1
 800083a:	71fb      	strb	r3, [r7, #7]
 800083c:	79fb      	ldrb	r3, [r7, #7]
 800083e:	2b03      	cmp	r3, #3
 8000840:	d9ec      	bls.n	800081c <clear_all_EN+0xc>
	}
}
 8000842:	bf00      	nop
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000048 	.word	0x20000048

08000850 <Quet_7Seg_run>:

void Quet_7Seg_run() {
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0

		switch(index_EN) {
 8000854:	4b66      	ldr	r3, [pc, #408]	; (80009f0 <Quet_7Seg_run+0x1a0>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	2b04      	cmp	r3, #4
 800085a:	f200 80bc 	bhi.w	80009d6 <Quet_7Seg_run+0x186>
 800085e:	a201      	add	r2, pc, #4	; (adr r2, 8000864 <Quet_7Seg_run+0x14>)
 8000860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000864:	08000899 	.word	0x08000899
 8000868:	080008e5 	.word	0x080008e5
 800086c:	0800092f 	.word	0x0800092f
 8000870:	08000979 	.word	0x08000979
 8000874:	08000879 	.word	0x08000879
			case NUM_7SEG:
				clear_all_EN();
 8000878:	f7ff ffca 	bl	8000810 <clear_all_EN>
				display7SEG(-1); // Tat 7seg
 800087c:	f04f 30ff 	mov.w	r0, #4294967295
 8000880:	f7ff ff34 	bl	80006ec <display7SEG>
				index_EN = 0;
 8000884:	4b5a      	ldr	r3, [pc, #360]	; (80009f0 <Quet_7Seg_run+0x1a0>)
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
//				time_of_each_7Seg = CY_7SEG / NUM_7SEG;
				setTimer(1, time_of_each_7Seg);
 800088a:	4b5a      	ldr	r3, [pc, #360]	; (80009f4 <Quet_7Seg_run+0x1a4>)
 800088c:	881b      	ldrh	r3, [r3, #0]
 800088e:	4619      	mov	r1, r3
 8000890:	2001      	movs	r0, #1
 8000892:	f000 fb23 	bl	8000edc <setTimer>
				break;
 8000896:	e0a8      	b.n	80009ea <Quet_7Seg_run+0x19a>
			case 0:
				HAL_GPIO_WritePin(Enable_7Seg[NUM_7SEG - 1].Port, Enable_7Seg[NUM_7SEG - 1].Pin, GPIO_PIN_SET);
 8000898:	4b57      	ldr	r3, [pc, #348]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	4a56      	ldr	r2, [pc, #344]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 800089e:	8b91      	ldrh	r1, [r2, #28]
 80008a0:	2201      	movs	r2, #1
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 f905 	bl	8001ab2 <HAL_GPIO_WritePin>
				display7SEG(buffer_7Seg[0]);
 80008a8:	4b54      	ldr	r3, [pc, #336]	; (80009fc <Quet_7Seg_run+0x1ac>)
 80008aa:	881b      	ldrh	r3, [r3, #0]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff ff1d 	bl	80006ec <display7SEG>
				HAL_GPIO_WritePin(Enable_7Seg[0].Port, Enable_7Seg[0].Pin, GPIO_PIN_RESET);
 80008b2:	4b51      	ldr	r3, [pc, #324]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a50      	ldr	r2, [pc, #320]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 80008b8:	8891      	ldrh	r1, [r2, #4]
 80008ba:	2200      	movs	r2, #0
 80008bc:	4618      	mov	r0, r3
 80008be:	f001 f8f8 	bl	8001ab2 <HAL_GPIO_WritePin>

				if(is_flag_set(1)) {
 80008c2:	2001      	movs	r0, #1
 80008c4:	f000 fafa 	bl	8000ebc <is_flag_set>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	f000 8086 	beq.w	80009dc <Quet_7Seg_run+0x18c>
					index_EN = 1;
 80008d0:	4b47      	ldr	r3, [pc, #284]	; (80009f0 <Quet_7Seg_run+0x1a0>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	701a      	strb	r2, [r3, #0]
					setTimer(1, time_of_each_7Seg);
 80008d6:	4b47      	ldr	r3, [pc, #284]	; (80009f4 <Quet_7Seg_run+0x1a4>)
 80008d8:	881b      	ldrh	r3, [r3, #0]
 80008da:	4619      	mov	r1, r3
 80008dc:	2001      	movs	r0, #1
 80008de:	f000 fafd 	bl	8000edc <setTimer>
				}
				break;
 80008e2:	e07b      	b.n	80009dc <Quet_7Seg_run+0x18c>
			case 1:
				HAL_GPIO_WritePin(Enable_7Seg[0].Port, Enable_7Seg[0].Pin, GPIO_PIN_SET);
 80008e4:	4b44      	ldr	r3, [pc, #272]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a43      	ldr	r2, [pc, #268]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 80008ea:	8891      	ldrh	r1, [r2, #4]
 80008ec:	2201      	movs	r2, #1
 80008ee:	4618      	mov	r0, r3
 80008f0:	f001 f8df 	bl	8001ab2 <HAL_GPIO_WritePin>
				display7SEG(buffer_7Seg[1]);
 80008f4:	4b41      	ldr	r3, [pc, #260]	; (80009fc <Quet_7Seg_run+0x1ac>)
 80008f6:	885b      	ldrh	r3, [r3, #2]
 80008f8:	4618      	mov	r0, r3
 80008fa:	f7ff fef7 	bl	80006ec <display7SEG>
				HAL_GPIO_WritePin(Enable_7Seg[1].Port, Enable_7Seg[1].Pin, GPIO_PIN_RESET);
 80008fe:	4b3e      	ldr	r3, [pc, #248]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	4a3d      	ldr	r2, [pc, #244]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 8000904:	8991      	ldrh	r1, [r2, #12]
 8000906:	2200      	movs	r2, #0
 8000908:	4618      	mov	r0, r3
 800090a:	f001 f8d2 	bl	8001ab2 <HAL_GPIO_WritePin>

				if(is_flag_set(1)) {
 800090e:	2001      	movs	r0, #1
 8000910:	f000 fad4 	bl	8000ebc <is_flag_set>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d062      	beq.n	80009e0 <Quet_7Seg_run+0x190>
					index_EN = 2;
 800091a:	4b35      	ldr	r3, [pc, #212]	; (80009f0 <Quet_7Seg_run+0x1a0>)
 800091c:	2202      	movs	r2, #2
 800091e:	701a      	strb	r2, [r3, #0]
					setTimer(1, time_of_each_7Seg);
 8000920:	4b34      	ldr	r3, [pc, #208]	; (80009f4 <Quet_7Seg_run+0x1a4>)
 8000922:	881b      	ldrh	r3, [r3, #0]
 8000924:	4619      	mov	r1, r3
 8000926:	2001      	movs	r0, #1
 8000928:	f000 fad8 	bl	8000edc <setTimer>
				}
				break;
 800092c:	e058      	b.n	80009e0 <Quet_7Seg_run+0x190>
			case 2:
				HAL_GPIO_WritePin(Enable_7Seg[1].Port, Enable_7Seg[1].Pin, GPIO_PIN_SET);
 800092e:	4b32      	ldr	r3, [pc, #200]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 8000930:	689b      	ldr	r3, [r3, #8]
 8000932:	4a31      	ldr	r2, [pc, #196]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 8000934:	8991      	ldrh	r1, [r2, #12]
 8000936:	2201      	movs	r2, #1
 8000938:	4618      	mov	r0, r3
 800093a:	f001 f8ba 	bl	8001ab2 <HAL_GPIO_WritePin>
				display7SEG(buffer_7Seg[2]);
 800093e:	4b2f      	ldr	r3, [pc, #188]	; (80009fc <Quet_7Seg_run+0x1ac>)
 8000940:	889b      	ldrh	r3, [r3, #4]
 8000942:	4618      	mov	r0, r3
 8000944:	f7ff fed2 	bl	80006ec <display7SEG>
				HAL_GPIO_WritePin(Enable_7Seg[2].Port, Enable_7Seg[2].Pin, GPIO_PIN_RESET);
 8000948:	4b2b      	ldr	r3, [pc, #172]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 800094a:	691b      	ldr	r3, [r3, #16]
 800094c:	4a2a      	ldr	r2, [pc, #168]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 800094e:	8a91      	ldrh	r1, [r2, #20]
 8000950:	2200      	movs	r2, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f001 f8ad 	bl	8001ab2 <HAL_GPIO_WritePin>

				if(is_flag_set(1)) {
 8000958:	2001      	movs	r0, #1
 800095a:	f000 faaf 	bl	8000ebc <is_flag_set>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d03f      	beq.n	80009e4 <Quet_7Seg_run+0x194>
					index_EN = 3;
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <Quet_7Seg_run+0x1a0>)
 8000966:	2203      	movs	r2, #3
 8000968:	701a      	strb	r2, [r3, #0]
					setTimer(1, time_of_each_7Seg);
 800096a:	4b22      	ldr	r3, [pc, #136]	; (80009f4 <Quet_7Seg_run+0x1a4>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	4619      	mov	r1, r3
 8000970:	2001      	movs	r0, #1
 8000972:	f000 fab3 	bl	8000edc <setTimer>
				}
				break;
 8000976:	e035      	b.n	80009e4 <Quet_7Seg_run+0x194>
			case 3:
				HAL_GPIO_WritePin(Enable_7Seg[2].Port, Enable_7Seg[2].Pin, GPIO_PIN_SET);
 8000978:	4b1f      	ldr	r3, [pc, #124]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 800097a:	691b      	ldr	r3, [r3, #16]
 800097c:	4a1e      	ldr	r2, [pc, #120]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 800097e:	8a91      	ldrh	r1, [r2, #20]
 8000980:	2201      	movs	r2, #1
 8000982:	4618      	mov	r0, r3
 8000984:	f001 f895 	bl	8001ab2 <HAL_GPIO_WritePin>
				display7SEG(buffer_7Seg[3]);
 8000988:	4b1c      	ldr	r3, [pc, #112]	; (80009fc <Quet_7Seg_run+0x1ac>)
 800098a:	88db      	ldrh	r3, [r3, #6]
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff fead 	bl	80006ec <display7SEG>
				HAL_GPIO_WritePin(Enable_7Seg[3].Port, Enable_7Seg[3].Pin, GPIO_PIN_RESET);
 8000992:	4b19      	ldr	r3, [pc, #100]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 8000994:	699b      	ldr	r3, [r3, #24]
 8000996:	4a18      	ldr	r2, [pc, #96]	; (80009f8 <Quet_7Seg_run+0x1a8>)
 8000998:	8b91      	ldrh	r1, [r2, #28]
 800099a:	2200      	movs	r2, #0
 800099c:	4618      	mov	r0, r3
 800099e:	f001 f888 	bl	8001ab2 <HAL_GPIO_WritePin>

				if(is_flag_set(1)) {
 80009a2:	2001      	movs	r0, #1
 80009a4:	f000 fa8a 	bl	8000ebc <is_flag_set>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d01c      	beq.n	80009e8 <Quet_7Seg_run+0x198>
					index_EN++;
 80009ae:	4b10      	ldr	r3, [pc, #64]	; (80009f0 <Quet_7Seg_run+0x1a0>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	3301      	adds	r3, #1
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <Quet_7Seg_run+0x1a0>)
 80009b8:	701a      	strb	r2, [r3, #0]
					if(index_EN >= NUM_7SEG)
 80009ba:	4b0d      	ldr	r3, [pc, #52]	; (80009f0 <Quet_7Seg_run+0x1a0>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b03      	cmp	r3, #3
 80009c0:	d902      	bls.n	80009c8 <Quet_7Seg_run+0x178>
						index_EN = 0;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	; (80009f0 <Quet_7Seg_run+0x1a0>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	701a      	strb	r2, [r3, #0]
					setTimer(1, time_of_each_7Seg);
 80009c8:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <Quet_7Seg_run+0x1a4>)
 80009ca:	881b      	ldrh	r3, [r3, #0]
 80009cc:	4619      	mov	r1, r3
 80009ce:	2001      	movs	r0, #1
 80009d0:	f000 fa84 	bl	8000edc <setTimer>
				}
				break;
 80009d4:	e008      	b.n	80009e8 <Quet_7Seg_run+0x198>
			default:
				clear_all_EN();
 80009d6:	f7ff ff1b 	bl	8000810 <clear_all_EN>
				break;
 80009da:	e006      	b.n	80009ea <Quet_7Seg_run+0x19a>
				break;
 80009dc:	bf00      	nop
 80009de:	e004      	b.n	80009ea <Quet_7Seg_run+0x19a>
				break;
 80009e0:	bf00      	nop
 80009e2:	e002      	b.n	80009ea <Quet_7Seg_run+0x19a>
				break;
 80009e4:	bf00      	nop
 80009e6:	e000      	b.n	80009ea <Quet_7Seg_run+0x19a>
				break;
 80009e8:	bf00      	nop
		}

}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	20000068 	.word	0x20000068
 80009f4:	2000000c 	.word	0x2000000c
 80009f8:	20000048 	.word	0x20000048
 80009fc:	20000158 	.word	0x20000158

08000a00 <init_gpi_button>:
        }
        TimeOutForKeyPress[i] = TIME_OUT;
    }
}

void init_gpi_button(int i) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
    switch (i) {
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	d01f      	beq.n	8000a4e <init_gpi_button+0x4e>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	dc27      	bgt.n	8000a64 <init_gpi_button+0x64>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d003      	beq.n	8000a22 <init_gpi_button+0x22>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d00b      	beq.n	8000a38 <init_gpi_button+0x38>
            break;
        case 2:
            KeyReg[i][0] = HAL_GPIO_ReadPin(but2_GPIO_Port, but2_Pin);
            break;
        default:
            break;
 8000a20:	e020      	b.n	8000a64 <init_gpi_button+0x64>
            KeyReg[i][0] = HAL_GPIO_ReadPin(but0_GPIO_Port, but0_Pin);
 8000a22:	2101      	movs	r1, #1
 8000a24:	4812      	ldr	r0, [pc, #72]	; (8000a70 <init_gpi_button+0x70>)
 8000a26:	f001 f82d 	bl	8001a84 <HAL_GPIO_ReadPin>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	b299      	uxth	r1, r3
 8000a2e:	4a11      	ldr	r2, [pc, #68]	; (8000a74 <init_gpi_button+0x74>)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            break;
 8000a36:	e016      	b.n	8000a66 <init_gpi_button+0x66>
            KeyReg[i][0] = HAL_GPIO_ReadPin(but1_GPIO_Port, but1_Pin);
 8000a38:	2102      	movs	r1, #2
 8000a3a:	480d      	ldr	r0, [pc, #52]	; (8000a70 <init_gpi_button+0x70>)
 8000a3c:	f001 f822 	bl	8001a84 <HAL_GPIO_ReadPin>
 8000a40:	4603      	mov	r3, r0
 8000a42:	b299      	uxth	r1, r3
 8000a44:	4a0b      	ldr	r2, [pc, #44]	; (8000a74 <init_gpi_button+0x74>)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            break;
 8000a4c:	e00b      	b.n	8000a66 <init_gpi_button+0x66>
            KeyReg[i][0] = HAL_GPIO_ReadPin(but2_GPIO_Port, but2_Pin);
 8000a4e:	2104      	movs	r1, #4
 8000a50:	4807      	ldr	r0, [pc, #28]	; (8000a70 <init_gpi_button+0x70>)
 8000a52:	f001 f817 	bl	8001a84 <HAL_GPIO_ReadPin>
 8000a56:	4603      	mov	r3, r0
 8000a58:	b299      	uxth	r1, r3
 8000a5a:	4a06      	ldr	r2, [pc, #24]	; (8000a74 <init_gpi_button+0x74>)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            break;
 8000a62:	e000      	b.n	8000a66 <init_gpi_button+0x66>
            break;
 8000a64:	bf00      	nop
    }
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40010c00 	.word	0x40010c00
 8000a74:	20000140 	.word	0x20000140

08000a78 <isButtonPressed>:
int isButtonPressed(int number){
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	if(button_flag[number] == 1){
 8000a80:	4a09      	ldr	r2, [pc, #36]	; (8000aa8 <isButtonPressed+0x30>)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d106      	bne.n	8000a9a <isButtonPressed+0x22>
		button_flag[number] = 0;
 8000a8c:	4a06      	ldr	r2, [pc, #24]	; (8000aa8 <isButtonPressed+0x30>)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	2100      	movs	r1, #0
 8000a92:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		return 1;
 8000a96:	2301      	movs	r3, #1
 8000a98:	e000      	b.n	8000a9c <isButtonPressed+0x24>
	}
	return 0;
 8000a9a:	2300      	movs	r3, #0
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bc80      	pop	{r7}
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	200000e4 	.word	0x200000e4

08000aac <isButtonLongPressed>:

int isButtonLongPressed(int number){
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
	if(button_long_pressed[number] == 1){
 8000ab4:	4a09      	ldr	r2, [pc, #36]	; (8000adc <isButtonLongPressed+0x30>)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d106      	bne.n	8000ace <isButtonLongPressed+0x22>
		button_long_pressed[number] = 0;
 8000ac0:	4a06      	ldr	r2, [pc, #24]	; (8000adc <isButtonLongPressed+0x30>)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		return 1;
 8000aca:	2301      	movs	r3, #1
 8000acc:	e000      	b.n	8000ad0 <isButtonLongPressed+0x24>
	}
	return 0;
 8000ace:	2300      	movs	r3, #0
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bc80      	pop	{r7}
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	200000dc 	.word	0x200000dc

08000ae0 <getKeyInput>:

void getKeyInput() {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_BUTTON; i++) {
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	607b      	str	r3, [r7, #4]
 8000aea:	e017      	b.n	8000b1c <getKeyInput+0x3c>
        KeyReg[i][2] = KeyReg[i][1];
 8000aec:	4a48      	ldr	r2, [pc, #288]	; (8000c10 <getKeyInput+0x130>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	00db      	lsls	r3, r3, #3
 8000af2:	4413      	add	r3, r2
 8000af4:	8859      	ldrh	r1, [r3, #2]
 8000af6:	4a46      	ldr	r2, [pc, #280]	; (8000c10 <getKeyInput+0x130>)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	00db      	lsls	r3, r3, #3
 8000afc:	4413      	add	r3, r2
 8000afe:	460a      	mov	r2, r1
 8000b00:	809a      	strh	r2, [r3, #4]
        KeyReg[i][1] = KeyReg[i][0];
 8000b02:	4a43      	ldr	r2, [pc, #268]	; (8000c10 <getKeyInput+0x130>)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f832 1033 	ldrh.w	r1, [r2, r3, lsl #3]
 8000b0a:	4a41      	ldr	r2, [pc, #260]	; (8000c10 <getKeyInput+0x130>)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	00db      	lsls	r3, r3, #3
 8000b10:	4413      	add	r3, r2
 8000b12:	460a      	mov	r2, r1
 8000b14:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < MAX_BUTTON; i++) {
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2b02      	cmp	r3, #2
 8000b20:	dde4      	ble.n	8000aec <getKeyInput+0xc>
    }

    for (int i = 0; i < MAX_BUTTON; i++) {
 8000b22:	2300      	movs	r3, #0
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	e06b      	b.n	8000c00 <getKeyInput+0x120>
        init_gpi_button(i);
 8000b28:	6838      	ldr	r0, [r7, #0]
 8000b2a:	f7ff ff69 	bl	8000a00 <init_gpi_button>

        if ((KeyReg[i][1] == KeyReg[i][0]) && (KeyReg[i][2] == KeyReg[i][1])) {
 8000b2e:	4a38      	ldr	r2, [pc, #224]	; (8000c10 <getKeyInput+0x130>)
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	00db      	lsls	r3, r3, #3
 8000b34:	4413      	add	r3, r2
 8000b36:	885a      	ldrh	r2, [r3, #2]
 8000b38:	4935      	ldr	r1, [pc, #212]	; (8000c10 <getKeyInput+0x130>)
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d15a      	bne.n	8000bfa <getKeyInput+0x11a>
 8000b44:	4a32      	ldr	r2, [pc, #200]	; (8000c10 <getKeyInput+0x130>)
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	00db      	lsls	r3, r3, #3
 8000b4a:	4413      	add	r3, r2
 8000b4c:	889a      	ldrh	r2, [r3, #4]
 8000b4e:	4930      	ldr	r1, [pc, #192]	; (8000c10 <getKeyInput+0x130>)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	00db      	lsls	r3, r3, #3
 8000b54:	440b      	add	r3, r1
 8000b56:	885b      	ldrh	r3, [r3, #2]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d14e      	bne.n	8000bfa <getKeyInput+0x11a>

        	if (KeyReg[i][2] != KeyReg[i][3]) {
 8000b5c:	4a2c      	ldr	r2, [pc, #176]	; (8000c10 <getKeyInput+0x130>)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	00db      	lsls	r3, r3, #3
 8000b62:	4413      	add	r3, r2
 8000b64:	889a      	ldrh	r2, [r3, #4]
 8000b66:	492a      	ldr	r1, [pc, #168]	; (8000c10 <getKeyInput+0x130>)
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	00db      	lsls	r3, r3, #3
 8000b6c:	440b      	add	r3, r1
 8000b6e:	88db      	ldrh	r3, [r3, #6]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d01c      	beq.n	8000bae <getKeyInput+0xce>
                KeyReg[i][3] = KeyReg[i][2];
 8000b74:	4a26      	ldr	r2, [pc, #152]	; (8000c10 <getKeyInput+0x130>)
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	00db      	lsls	r3, r3, #3
 8000b7a:	4413      	add	r3, r2
 8000b7c:	8899      	ldrh	r1, [r3, #4]
 8000b7e:	4a24      	ldr	r2, [pc, #144]	; (8000c10 <getKeyInput+0x130>)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	00db      	lsls	r3, r3, #3
 8000b84:	4413      	add	r3, r2
 8000b86:	460a      	mov	r2, r1
 8000b88:	80da      	strh	r2, [r3, #6]

                if (KeyReg[i][3] == PRESSED_STATE) {
 8000b8a:	4a21      	ldr	r2, [pc, #132]	; (8000c10 <getKeyInput+0x130>)
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	00db      	lsls	r3, r3, #3
 8000b90:	4413      	add	r3, r2
 8000b92:	88db      	ldrh	r3, [r3, #6]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d130      	bne.n	8000bfa <getKeyInput+0x11a>
                    TimeOutForKeyPress[i] = TIME_OUT;
 8000b98:	4a1e      	ldr	r2, [pc, #120]	; (8000c14 <getKeyInput+0x134>)
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	2132      	movs	r1, #50	; 0x32
 8000b9e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    button_flag[i] = 1;
 8000ba2:	4a1d      	ldr	r2, [pc, #116]	; (8000c18 <getKeyInput+0x138>)
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000bac:	e025      	b.n	8000bfa <getKeyInput+0x11a>
                }
            }
            else {
                TimeOutForKeyPress[i]--;
 8000bae:	4a19      	ldr	r2, [pc, #100]	; (8000c14 <getKeyInput+0x134>)
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bb6:	3b01      	subs	r3, #1
 8000bb8:	b299      	uxth	r1, r3
 8000bba:	4a16      	ldr	r2, [pc, #88]	; (8000c14 <getKeyInput+0x134>)
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

                if (TimeOutForKeyPress[i] == 0) {
 8000bc2:	4a14      	ldr	r2, [pc, #80]	; (8000c14 <getKeyInput+0x134>)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d115      	bne.n	8000bfa <getKeyInput+0x11a>
                    TimeOutForKeyPress[i] = TIME_OUT;
 8000bce:	4a11      	ldr	r2, [pc, #68]	; (8000c14 <getKeyInput+0x134>)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	2132      	movs	r1, #50	; 0x32
 8000bd4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

                    if (KeyReg[i][3] == PRESSED_STATE){
 8000bd8:	4a0d      	ldr	r2, [pc, #52]	; (8000c10 <getKeyInput+0x130>)
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	00db      	lsls	r3, r3, #3
 8000bde:	4413      	add	r3, r2
 8000be0:	88db      	ldrh	r3, [r3, #6]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d109      	bne.n	8000bfa <getKeyInput+0x11a>
                    	button_flag[i] = 0;
 8000be6:	4a0c      	ldr	r2, [pc, #48]	; (8000c18 <getKeyInput+0x138>)
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	2100      	movs	r1, #0
 8000bec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        button_long_pressed[i] = 1;
 8000bf0:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <getKeyInput+0x13c>)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < MAX_BUTTON; i++) {
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	dd90      	ble.n	8000b28 <getKeyInput+0x48>
                }
            }
        }
    }

}
 8000c06:	bf00      	nop
 8000c08:	bf00      	nop
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000140 	.word	0x20000140
 8000c14:	20000138 	.word	0x20000138
 8000c18:	200000e4 	.word	0x200000e4
 8000c1c:	200000dc 	.word	0x200000dc

08000c20 <update_buffer_7Seg>:
		{EN3_GPIO_Port, EN3_Pin}
};

uint8_t index_EN = NUM_7SEG; // Trang thai khoi tao

void update_buffer_7Seg(uint16_t value1, uint16_t value2) {
 8000c20:	b480      	push	{r7}
 8000c22:	b087      	sub	sp, #28
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	460a      	mov	r2, r1
 8000c2a:	80fb      	strh	r3, [r7, #6]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	80bb      	strh	r3, [r7, #4]
//
//	if(value2 > 99) value2 = 3;
//	else if(value2 < 3) value2 = 99;

	uint16_t n[4];
	n[0] = value1 / 10;
 8000c30:	88fb      	ldrh	r3, [r7, #6]
 8000c32:	4a1f      	ldr	r2, [pc, #124]	; (8000cb0 <update_buffer_7Seg+0x90>)
 8000c34:	fba2 2303 	umull	r2, r3, r2, r3
 8000c38:	08db      	lsrs	r3, r3, #3
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	81bb      	strh	r3, [r7, #12]
	n[1] = value1 - (n[0] * 10);
 8000c3e:	89bb      	ldrh	r3, [r7, #12]
 8000c40:	461a      	mov	r2, r3
 8000c42:	0352      	lsls	r2, r2, #13
 8000c44:	1ad2      	subs	r2, r2, r3
 8000c46:	0092      	lsls	r2, r2, #2
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	b29a      	uxth	r2, r3
 8000c4e:	88fb      	ldrh	r3, [r7, #6]
 8000c50:	4413      	add	r3, r2
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	81fb      	strh	r3, [r7, #14]
	n[2] = value2 / 10;
 8000c56:	88bb      	ldrh	r3, [r7, #4]
 8000c58:	4a15      	ldr	r2, [pc, #84]	; (8000cb0 <update_buffer_7Seg+0x90>)
 8000c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5e:	08db      	lsrs	r3, r3, #3
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	823b      	strh	r3, [r7, #16]
	n[3] = value2 - (n[2] * 10);
 8000c64:	8a3b      	ldrh	r3, [r7, #16]
 8000c66:	461a      	mov	r2, r3
 8000c68:	0352      	lsls	r2, r2, #13
 8000c6a:	1ad2      	subs	r2, r2, r3
 8000c6c:	0092      	lsls	r2, r2, #2
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	b29a      	uxth	r2, r3
 8000c74:	88bb      	ldrh	r3, [r7, #4]
 8000c76:	4413      	add	r3, r2
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	827b      	strh	r3, [r7, #18]
	for(uint8_t i = 0; i < 4; i++) {
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	75fb      	strb	r3, [r7, #23]
 8000c80:	e00d      	b.n	8000c9e <update_buffer_7Seg+0x7e>
		buffer_7Seg[i] = n[i];
 8000c82:	7dfb      	ldrb	r3, [r7, #23]
 8000c84:	7dfa      	ldrb	r2, [r7, #23]
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	f107 0118 	add.w	r1, r7, #24
 8000c8c:	440b      	add	r3, r1
 8000c8e:	f833 1c0c 	ldrh.w	r1, [r3, #-12]
 8000c92:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <update_buffer_7Seg+0x94>)
 8000c94:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i = 0; i < 4; i++) {
 8000c98:	7dfb      	ldrb	r3, [r7, #23]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	75fb      	strb	r3, [r7, #23]
 8000c9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ca0:	2b03      	cmp	r3, #3
 8000ca2:	d9ee      	bls.n	8000c82 <update_buffer_7Seg+0x62>
	}
}
 8000ca4:	bf00      	nop
 8000ca6:	bf00      	nop
 8000ca8:	371c      	adds	r7, #28
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	cccccccd 	.word	0xcccccccd
 8000cb4:	20000158 	.word	0x20000158

08000cb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cbc:	f000 fbf8 	bl	80014b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cc0:	f000 f80c 	bl	8000cdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cc4:	f000 f892 	bl	8000dec <MX_GPIO_Init>
  MX_TIM2_Init();
 8000cc8:	f000 f844 	bl	8000d54 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000ccc:	4802      	ldr	r0, [pc, #8]	; (8000cd8 <main+0x20>)
 8000cce:	f001 fb4d 	bl	800236c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  FMS_mode_run();
 8000cd2:	f7ff fa3b 	bl	800014c <FMS_mode_run>
 8000cd6:	e7fc      	b.n	8000cd2 <main+0x1a>
 8000cd8:	20000160 	.word	0x20000160

08000cdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b090      	sub	sp, #64	; 0x40
 8000ce0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ce2:	f107 0318 	add.w	r3, r7, #24
 8000ce6:	2228      	movs	r2, #40	; 0x28
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4618      	mov	r0, r3
 8000cec:	f001 feee 	bl	8002acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
 8000cfc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d02:	2301      	movs	r3, #1
 8000d04:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d06:	2310      	movs	r3, #16
 8000d08:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0e:	f107 0318 	add.w	r3, r7, #24
 8000d12:	4618      	mov	r0, r3
 8000d14:	f000 fefe 	bl	8001b14 <HAL_RCC_OscConfig>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d1e:	f000 f8c7 	bl	8000eb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d22:	230f      	movs	r3, #15
 8000d24:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d26:	2300      	movs	r3, #0
 8000d28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d32:	2300      	movs	r3, #0
 8000d34:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d36:	1d3b      	adds	r3, r7, #4
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f001 f96a 	bl	8002014 <HAL_RCC_ClockConfig>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d46:	f000 f8b3 	bl	8000eb0 <Error_Handler>
  }
}
 8000d4a:	bf00      	nop
 8000d4c:	3740      	adds	r7, #64	; 0x40
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
	...

08000d54 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d5a:	f107 0308 	add.w	r3, r7, #8
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	609a      	str	r2, [r3, #8]
 8000d66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d68:	463b      	mov	r3, r7
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d70:	4b1d      	ldr	r3, [pc, #116]	; (8000de8 <MX_TIM2_Init+0x94>)
 8000d72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d78:	4b1b      	ldr	r3, [pc, #108]	; (8000de8 <MX_TIM2_Init+0x94>)
 8000d7a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d7e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d80:	4b19      	ldr	r3, [pc, #100]	; (8000de8 <MX_TIM2_Init+0x94>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d86:	4b18      	ldr	r3, [pc, #96]	; (8000de8 <MX_TIM2_Init+0x94>)
 8000d88:	2209      	movs	r2, #9
 8000d8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d8c:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <MX_TIM2_Init+0x94>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d92:	4b15      	ldr	r3, [pc, #84]	; (8000de8 <MX_TIM2_Init+0x94>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d98:	4813      	ldr	r0, [pc, #76]	; (8000de8 <MX_TIM2_Init+0x94>)
 8000d9a:	f001 fa97 	bl	80022cc <HAL_TIM_Base_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000da4:	f000 f884 	bl	8000eb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000da8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dae:	f107 0308 	add.w	r3, r7, #8
 8000db2:	4619      	mov	r1, r3
 8000db4:	480c      	ldr	r0, [pc, #48]	; (8000de8 <MX_TIM2_Init+0x94>)
 8000db6:	f001 fc15 	bl	80025e4 <HAL_TIM_ConfigClockSource>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dc0:	f000 f876 	bl	8000eb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dcc:	463b      	mov	r3, r7
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4805      	ldr	r0, [pc, #20]	; (8000de8 <MX_TIM2_Init+0x94>)
 8000dd2:	f001 fded 	bl	80029b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ddc:	f000 f868 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000de0:	bf00      	nop
 8000de2:	3718      	adds	r7, #24
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000160 	.word	0x20000160

08000dec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df2:	f107 0308 	add.w	r3, r7, #8
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	605a      	str	r2, [r3, #4]
 8000dfc:	609a      	str	r2, [r3, #8]
 8000dfe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e00:	4b28      	ldr	r3, [pc, #160]	; (8000ea4 <MX_GPIO_Init+0xb8>)
 8000e02:	699b      	ldr	r3, [r3, #24]
 8000e04:	4a27      	ldr	r2, [pc, #156]	; (8000ea4 <MX_GPIO_Init+0xb8>)
 8000e06:	f043 0304 	orr.w	r3, r3, #4
 8000e0a:	6193      	str	r3, [r2, #24]
 8000e0c:	4b25      	ldr	r3, [pc, #148]	; (8000ea4 <MX_GPIO_Init+0xb8>)
 8000e0e:	699b      	ldr	r3, [r3, #24]
 8000e10:	f003 0304 	and.w	r3, r3, #4
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e18:	4b22      	ldr	r3, [pc, #136]	; (8000ea4 <MX_GPIO_Init+0xb8>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	4a21      	ldr	r2, [pc, #132]	; (8000ea4 <MX_GPIO_Init+0xb8>)
 8000e1e:	f043 0308 	orr.w	r3, r3, #8
 8000e22:	6193      	str	r3, [r2, #24]
 8000e24:	4b1f      	ldr	r3, [pc, #124]	; (8000ea4 <MX_GPIO_Init+0xb8>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	f003 0308 	and.w	r3, r3, #8
 8000e2c:	603b      	str	r3, [r7, #0]
 8000e2e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, a_Pin|b_Pin|c_Pin|d_Pin
 8000e30:	2200      	movs	r2, #0
 8000e32:	f64d 61fe 	movw	r1, #57086	; 0xdefe
 8000e36:	481c      	ldr	r0, [pc, #112]	; (8000ea8 <MX_GPIO_Init+0xbc>)
 8000e38:	f000 fe3b 	bl	8001ab2 <HAL_GPIO_WritePin>
                          |e_Pin|f_Pin|g_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin|led0_Pin
                          |led1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, red1_Pin|yellow1_Pin|green1_Pin|red2_Pin
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 8000e42:	481a      	ldr	r0, [pc, #104]	; (8000eac <MX_GPIO_Init+0xc0>)
 8000e44:	f000 fe35 	bl	8001ab2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d_Pin
                           e_Pin f_Pin g_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin led0_Pin
                           led1_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d_Pin
 8000e48:	f64d 63fe 	movw	r3, #57086	; 0xdefe
 8000e4c:	60bb      	str	r3, [r7, #8]
                          |e_Pin|f_Pin|g_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin|led0_Pin
                          |led1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	2302      	movs	r3, #2
 8000e58:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5a:	f107 0308 	add.w	r3, r7, #8
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4811      	ldr	r0, [pc, #68]	; (8000ea8 <MX_GPIO_Init+0xbc>)
 8000e62:	f000 fc95 	bl	8001790 <HAL_GPIO_Init>

  /*Configure GPIO pins : but0_Pin but1_Pin but2_Pin */
  GPIO_InitStruct.Pin = but0_Pin|but1_Pin|but2_Pin;
 8000e66:	2307      	movs	r3, #7
 8000e68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e72:	f107 0308 	add.w	r3, r7, #8
 8000e76:	4619      	mov	r1, r3
 8000e78:	480c      	ldr	r0, [pc, #48]	; (8000eac <MX_GPIO_Init+0xc0>)
 8000e7a:	f000 fc89 	bl	8001790 <HAL_GPIO_Init>

  /*Configure GPIO pins : red1_Pin yellow1_Pin green1_Pin red2_Pin
                           yellow2_Pin green2_Pin */
  GPIO_InitStruct.Pin = red1_Pin|yellow1_Pin|green1_Pin|red2_Pin
 8000e7e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000e82:	60bb      	str	r3, [r7, #8]
                          |yellow2_Pin|green2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e84:	2301      	movs	r3, #1
 8000e86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e90:	f107 0308 	add.w	r3, r7, #8
 8000e94:	4619      	mov	r1, r3
 8000e96:	4805      	ldr	r0, [pc, #20]	; (8000eac <MX_GPIO_Init+0xc0>)
 8000e98:	f000 fc7a 	bl	8001790 <HAL_GPIO_Init>

}
 8000e9c:	bf00      	nop
 8000e9e:	3718      	adds	r7, #24
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	40010800 	.word	0x40010800
 8000eac:	40010c00 	.word	0x40010c00

08000eb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb4:	b672      	cpsid	i
}
 8000eb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb8:	e7fe      	b.n	8000eb8 <Error_Handler+0x8>
	...

08000ebc <is_flag_set>:

void timer_init(){
	HAL_TIM_Base_Start_IT(&htim2);
}

uint8_t is_flag_set(uint8_t index) {
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
	return flag_timer[index];
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	4a03      	ldr	r2, [pc, #12]	; (8000ed8 <is_flag_set+0x1c>)
 8000eca:	5cd3      	ldrb	r3, [r2, r3]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	200001a8 	.word	0x200001a8

08000edc <setTimer>:

void setTimer(uint8_t index, uint16_t duration){
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	460a      	mov	r2, r1
 8000ee6:	71fb      	strb	r3, [r7, #7]
 8000ee8:	4613      	mov	r3, r2
 8000eea:	80bb      	strh	r3, [r7, #4]
	timer_counter[index] = duration / TIMER_CYCLE;
 8000eec:	88bb      	ldrh	r3, [r7, #4]
 8000eee:	4a09      	ldr	r2, [pc, #36]	; (8000f14 <setTimer+0x38>)
 8000ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ef4:	08db      	lsrs	r3, r3, #3
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	4611      	mov	r1, r2
 8000efc:	4a06      	ldr	r2, [pc, #24]	; (8000f18 <setTimer+0x3c>)
 8000efe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	flag_timer[index] = 0;
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	4a05      	ldr	r2, [pc, #20]	; (8000f1c <setTimer+0x40>)
 8000f06:	2100      	movs	r1, #0
 8000f08:	54d1      	strb	r1, [r2, r3]
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr
 8000f14:	cccccccd 	.word	0xcccccccd
 8000f18:	200001b4 	.word	0x200001b4
 8000f1c:	200001a8 	.word	0x200001a8

08000f20 <timer_run>:

void timer_run(){
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < max_timer; i++) {
 8000f26:	2300      	movs	r3, #0
 8000f28:	71fb      	strb	r3, [r7, #7]
 8000f2a:	e014      	b.n	8000f56 <timer_run+0x36>
		timer_counter[i]--;
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	4a0e      	ldr	r2, [pc, #56]	; (8000f68 <timer_run+0x48>)
 8000f30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f34:	3a01      	subs	r2, #1
 8000f36:	490c      	ldr	r1, [pc, #48]	; (8000f68 <timer_run+0x48>)
 8000f38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[i] <= 0)
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	4a0a      	ldr	r2, [pc, #40]	; (8000f68 <timer_run+0x48>)
 8000f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	dc03      	bgt.n	8000f50 <timer_run+0x30>
			flag_timer[i] = 1;
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	4a08      	ldr	r2, [pc, #32]	; (8000f6c <timer_run+0x4c>)
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < max_timer; i++) {
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	3301      	adds	r3, #1
 8000f54:	71fb      	strb	r3, [r7, #7]
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2b09      	cmp	r3, #9
 8000f5a:	d9e7      	bls.n	8000f2c <timer_run+0xc>
	}
}
 8000f5c:	bf00      	nop
 8000f5e:	bf00      	nop
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bc80      	pop	{r7}
 8000f66:	4770      	bx	lr
 8000f68:	200001b4 	.word	0x200001b4
 8000f6c:	200001a8 	.word	0x200001a8

08000f70 <HAL_TIM_PeriodElapsedCallback>:

///////////////////////////////////////////////////////////
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f80:	d103      	bne.n	8000f8a <HAL_TIM_PeriodElapsedCallback+0x1a>
		timer_run();
 8000f82:	f7ff ffcd 	bl	8000f20 <timer_run>
		getKeyInput();
 8000f86:	f7ff fdab 	bl	8000ae0 <getKeyInput>
	}
}
 8000f8a:	bf00      	nop
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f9a:	4b15      	ldr	r3, [pc, #84]	; (8000ff0 <HAL_MspInit+0x5c>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	4a14      	ldr	r2, [pc, #80]	; (8000ff0 <HAL_MspInit+0x5c>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6193      	str	r3, [r2, #24]
 8000fa6:	4b12      	ldr	r3, [pc, #72]	; (8000ff0 <HAL_MspInit+0x5c>)
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	60bb      	str	r3, [r7, #8]
 8000fb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <HAL_MspInit+0x5c>)
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	4a0e      	ldr	r2, [pc, #56]	; (8000ff0 <HAL_MspInit+0x5c>)
 8000fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fbc:	61d3      	str	r3, [r2, #28]
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <HAL_MspInit+0x5c>)
 8000fc0:	69db      	ldr	r3, [r3, #28]
 8000fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000fca:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <HAL_MspInit+0x60>)
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	4a04      	ldr	r2, [pc, #16]	; (8000ff4 <HAL_MspInit+0x60>)
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	3714      	adds	r7, #20
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	40010000 	.word	0x40010000

08000ff8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001008:	d113      	bne.n	8001032 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800100a:	4b0c      	ldr	r3, [pc, #48]	; (800103c <HAL_TIM_Base_MspInit+0x44>)
 800100c:	69db      	ldr	r3, [r3, #28]
 800100e:	4a0b      	ldr	r2, [pc, #44]	; (800103c <HAL_TIM_Base_MspInit+0x44>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	61d3      	str	r3, [r2, #28]
 8001016:	4b09      	ldr	r3, [pc, #36]	; (800103c <HAL_TIM_Base_MspInit+0x44>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	201c      	movs	r0, #28
 8001028:	f000 fb7b 	bl	8001722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800102c:	201c      	movs	r0, #28
 800102e:	f000 fb94 	bl	800175a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001032:	bf00      	nop
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000

08001040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001044:	e7fe      	b.n	8001044 <NMI_Handler+0x4>

08001046 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800104a:	e7fe      	b.n	800104a <HardFault_Handler+0x4>

0800104c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001050:	e7fe      	b.n	8001050 <MemManage_Handler+0x4>

08001052 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001056:	e7fe      	b.n	8001056 <BusFault_Handler+0x4>

08001058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800105c:	e7fe      	b.n	800105c <UsageFault_Handler+0x4>

0800105e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr

0800106a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	46bd      	mov	sp, r7
 8001072:	bc80      	pop	{r7}
 8001074:	4770      	bx	lr

08001076 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001076:	b480      	push	{r7}
 8001078:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	46bd      	mov	sp, r7
 800107e:	bc80      	pop	{r7}
 8001080:	4770      	bx	lr

08001082 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001086:	f000 fa59 	bl	800153c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001094:	4802      	ldr	r0, [pc, #8]	; (80010a0 <TIM2_IRQHandler+0x10>)
 8001096:	f001 f9b5 	bl	8002404 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000160 	.word	0x20000160

080010a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr

080010b0 <set_time_value>:
#include "traffic_light.h"

uint16_t count_road1 = 0;
uint16_t count_road2 = 0;

void set_time_value(COLOR color, uint16_t new_time) {
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	460a      	mov	r2, r1
 80010ba:	71fb      	strb	r3, [r7, #7]
 80010bc:	4613      	mov	r3, r2
 80010be:	80bb      	strh	r3, [r7, #4]

	if(new_time > 99)
 80010c0:	88bb      	ldrh	r3, [r7, #4]
 80010c2:	2b63      	cmp	r3, #99	; 0x63
 80010c4:	d905      	bls.n	80010d2 <set_time_value+0x22>
		new_time = default_time_of_color[color];
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	4a0d      	ldr	r2, [pc, #52]	; (8001100 <set_time_value+0x50>)
 80010ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010ce:	80bb      	strh	r3, [r7, #4]
 80010d0:	e008      	b.n	80010e4 <set_time_value+0x34>
	else if(new_time < default_time_of_color[color])
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	4a0a      	ldr	r2, [pc, #40]	; (8001100 <set_time_value+0x50>)
 80010d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010da:	88ba      	ldrh	r2, [r7, #4]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d201      	bcs.n	80010e4 <set_time_value+0x34>
		new_time = 99;
 80010e0:	2363      	movs	r3, #99	; 0x63
 80010e2:	80bb      	strh	r3, [r7, #4]

//	uint16_t old_time = time_of_color[color];
	if(color < NUM_COLOR)
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d804      	bhi.n	80010f4 <set_time_value+0x44>
		time_of_color[color] = new_time;
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	4905      	ldr	r1, [pc, #20]	; (8001104 <set_time_value+0x54>)
 80010ee:	88ba      	ldrh	r2, [r7, #4]
 80010f0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
//			break;
//		default:
//			break;
//	}

}
 80010f4:	bf00      	nop
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	20000074 	.word	0x20000074
 8001104:	2000006c 	.word	0x2000006c

08001108 <turn_off_traffic_light>:

void turn_off_traffic_light() {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < NUM_COLOR; i++) {
 800110e:	2300      	movs	r3, #0
 8001110:	71fb      	strb	r3, [r7, #7]
 8001112:	e01c      	b.n	800114e <turn_off_traffic_light+0x46>
		HAL_GPIO_WritePin(Traffic_Light1[i].Port, Traffic_Light1[i].Pin, GPIO_PIN_SET);
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	4a12      	ldr	r2, [pc, #72]	; (8001160 <turn_off_traffic_light+0x58>)
 8001118:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	4a10      	ldr	r2, [pc, #64]	; (8001160 <turn_off_traffic_light+0x58>)
 8001120:	00db      	lsls	r3, r3, #3
 8001122:	4413      	add	r3, r2
 8001124:	889b      	ldrh	r3, [r3, #4]
 8001126:	2201      	movs	r2, #1
 8001128:	4619      	mov	r1, r3
 800112a:	f000 fcc2 	bl	8001ab2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Traffic_Light2[i].Port, Traffic_Light2[i].Pin, GPIO_PIN_SET);
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	4a0c      	ldr	r2, [pc, #48]	; (8001164 <turn_off_traffic_light+0x5c>)
 8001132:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	4a0a      	ldr	r2, [pc, #40]	; (8001164 <turn_off_traffic_light+0x5c>)
 800113a:	00db      	lsls	r3, r3, #3
 800113c:	4413      	add	r3, r2
 800113e:	889b      	ldrh	r3, [r3, #4]
 8001140:	2201      	movs	r2, #1
 8001142:	4619      	mov	r1, r3
 8001144:	f000 fcb5 	bl	8001ab2 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < NUM_COLOR; i++) {
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	3301      	adds	r3, #1
 800114c:	71fb      	strb	r3, [r7, #7]
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b02      	cmp	r3, #2
 8001152:	d9df      	bls.n	8001114 <turn_off_traffic_light+0xc>
	}
}
 8001154:	bf00      	nop
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	2000007c 	.word	0x2000007c
 8001164:	20000094 	.word	0x20000094

08001168 <Turn_on_color>:

void Turn_on_color(GPIO_Config LED[NUM_COLOR], COLOR color) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	70fb      	strb	r3, [r7, #3]
	for(uint8_t i = 0; i < NUM_COLOR; i++) {
 8001174:	2300      	movs	r3, #0
 8001176:	73fb      	strb	r3, [r7, #15]
 8001178:	e014      	b.n	80011a4 <Turn_on_color+0x3c>
		if(i != color)
 800117a:	7bfa      	ldrb	r2, [r7, #15]
 800117c:	78fb      	ldrb	r3, [r7, #3]
 800117e:	429a      	cmp	r2, r3
 8001180:	d00d      	beq.n	800119e <Turn_on_color+0x36>
			HAL_GPIO_WritePin(LED[i].Port, LED[i].Pin, GPIO_PIN_SET);
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	4413      	add	r3, r2
 800118a:	6818      	ldr	r0, [r3, #0]
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	00db      	lsls	r3, r3, #3
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	4413      	add	r3, r2
 8001194:	889b      	ldrh	r3, [r3, #4]
 8001196:	2201      	movs	r2, #1
 8001198:	4619      	mov	r1, r3
 800119a:	f000 fc8a 	bl	8001ab2 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < NUM_COLOR; i++) {
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	3301      	adds	r3, #1
 80011a2:	73fb      	strb	r3, [r7, #15]
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d9e7      	bls.n	800117a <Turn_on_color+0x12>
	}
	HAL_GPIO_WritePin(LED[color].Port, LED[color].Pin, GPIO_PIN_RESET);
 80011aa:	78fb      	ldrb	r3, [r7, #3]
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	4413      	add	r3, r2
 80011b2:	6818      	ldr	r0, [r3, #0]
 80011b4:	78fb      	ldrb	r3, [r7, #3]
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	4413      	add	r3, r2
 80011bc:	889b      	ldrh	r3, [r3, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	4619      	mov	r1, r3
 80011c2:	f000 fc76 	bl	8001ab2 <HAL_GPIO_WritePin>
}
 80011c6:	bf00      	nop
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <TrafficLight_run>:

void TrafficLight_run() {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0

	switch(status_traffic_light) {
 80011d4:	4b9c      	ldr	r3, [pc, #624]	; (8001448 <TrafficLight_run+0x278>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b05      	cmp	r3, #5
 80011da:	f200 8129 	bhi.w	8001430 <TrafficLight_run+0x260>
 80011de:	a201      	add	r2, pc, #4	; (adr r2, 80011e4 <TrafficLight_run+0x14>)
 80011e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e4:	080011fd 	.word	0x080011fd
 80011e8:	08001431 	.word	0x08001431
 80011ec:	0800124d 	.word	0x0800124d
 80011f0:	080012c7 	.word	0x080012c7
 80011f4:	08001341 	.word	0x08001341
 80011f8:	080013b9 	.word	0x080013b9
		case INIT:
			// Den 1
			Turn_on_color(Traffic_Light1, green);
 80011fc:	2102      	movs	r1, #2
 80011fe:	4893      	ldr	r0, [pc, #588]	; (800144c <TrafficLight_run+0x27c>)
 8001200:	f7ff ffb2 	bl	8001168 <Turn_on_color>
			// Den 2
			Turn_on_color(Traffic_Light2, red);
 8001204:	2100      	movs	r1, #0
 8001206:	4892      	ldr	r0, [pc, #584]	; (8001450 <TrafficLight_run+0x280>)
 8001208:	f7ff ffae 	bl	8001168 <Turn_on_color>
			status_traffic_light =	green_red;
 800120c:	4b8e      	ldr	r3, [pc, #568]	; (8001448 <TrafficLight_run+0x278>)
 800120e:	2202      	movs	r2, #2
 8001210:	701a      	strb	r2, [r3, #0]

			Led7Seg_int(output_7Seg);
 8001212:	4890      	ldr	r0, [pc, #576]	; (8001454 <TrafficLight_run+0x284>)
 8001214:	f7ff f8f4 	bl	8000400 <Led7Seg_int>
			count_road1 = time_of_color[green] - 1;
 8001218:	4b8f      	ldr	r3, [pc, #572]	; (8001458 <TrafficLight_run+0x288>)
 800121a:	889b      	ldrh	r3, [r3, #4]
 800121c:	3b01      	subs	r3, #1
 800121e:	b29a      	uxth	r2, r3
 8001220:	4b8e      	ldr	r3, [pc, #568]	; (800145c <TrafficLight_run+0x28c>)
 8001222:	801a      	strh	r2, [r3, #0]
			count_road2 = time_of_color[red] - 1;
 8001224:	4b8c      	ldr	r3, [pc, #560]	; (8001458 <TrafficLight_run+0x288>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	3b01      	subs	r3, #1
 800122a:	b29a      	uxth	r2, r3
 800122c:	4b8c      	ldr	r3, [pc, #560]	; (8001460 <TrafficLight_run+0x290>)
 800122e:	801a      	strh	r2, [r3, #0]
			update_buffer_7Seg(count_road1, count_road2);
 8001230:	4b8a      	ldr	r3, [pc, #552]	; (800145c <TrafficLight_run+0x28c>)
 8001232:	881b      	ldrh	r3, [r3, #0]
 8001234:	4a8a      	ldr	r2, [pc, #552]	; (8001460 <TrafficLight_run+0x290>)
 8001236:	8812      	ldrh	r2, [r2, #0]
 8001238:	4611      	mov	r1, r2
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fcf0 	bl	8000c20 <update_buffer_7Seg>

			setTimer(0, CY_7SEG);
 8001240:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001244:	2000      	movs	r0, #0
 8001246:	f7ff fe49 	bl	8000edc <setTimer>
			break;
 800124a:	e0fa      	b.n	8001442 <TrafficLight_run+0x272>

		case green_red:
			// Den 1
			Turn_on_color(Traffic_Light1, green);
 800124c:	2102      	movs	r1, #2
 800124e:	487f      	ldr	r0, [pc, #508]	; (800144c <TrafficLight_run+0x27c>)
 8001250:	f7ff ff8a 	bl	8001168 <Turn_on_color>
			// Den 2
			Turn_on_color(Traffic_Light2, red);
 8001254:	2100      	movs	r1, #0
 8001256:	487e      	ldr	r0, [pc, #504]	; (8001450 <TrafficLight_run+0x280>)
 8001258:	f7ff ff86 	bl	8001168 <Turn_on_color>

			if(is_flag_set(0)) {
 800125c:	2000      	movs	r0, #0
 800125e:	f7ff fe2d 	bl	8000ebc <is_flag_set>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	f000 80e5 	beq.w	8001434 <TrafficLight_run+0x264>

				if(count_road1 > 0) {
 800126a:	4b7c      	ldr	r3, [pc, #496]	; (800145c <TrafficLight_run+0x28c>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d00c      	beq.n	800128c <TrafficLight_run+0xbc>
					count_road1--;
 8001272:	4b7a      	ldr	r3, [pc, #488]	; (800145c <TrafficLight_run+0x28c>)
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	3b01      	subs	r3, #1
 8001278:	b29a      	uxth	r2, r3
 800127a:	4b78      	ldr	r3, [pc, #480]	; (800145c <TrafficLight_run+0x28c>)
 800127c:	801a      	strh	r2, [r3, #0]
					count_road2--;
 800127e:	4b78      	ldr	r3, [pc, #480]	; (8001460 <TrafficLight_run+0x290>)
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	3b01      	subs	r3, #1
 8001284:	b29a      	uxth	r2, r3
 8001286:	4b76      	ldr	r3, [pc, #472]	; (8001460 <TrafficLight_run+0x290>)
 8001288:	801a      	strh	r2, [r3, #0]
 800128a:	e00e      	b.n	80012aa <TrafficLight_run+0xda>
				}
				else {
					count_road1 = time_of_color[yellow] - 1;
 800128c:	4b72      	ldr	r3, [pc, #456]	; (8001458 <TrafficLight_run+0x288>)
 800128e:	885b      	ldrh	r3, [r3, #2]
 8001290:	3b01      	subs	r3, #1
 8001292:	b29a      	uxth	r2, r3
 8001294:	4b71      	ldr	r3, [pc, #452]	; (800145c <TrafficLight_run+0x28c>)
 8001296:	801a      	strh	r2, [r3, #0]
					count_road2--;
 8001298:	4b71      	ldr	r3, [pc, #452]	; (8001460 <TrafficLight_run+0x290>)
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	3b01      	subs	r3, #1
 800129e:	b29a      	uxth	r2, r3
 80012a0:	4b6f      	ldr	r3, [pc, #444]	; (8001460 <TrafficLight_run+0x290>)
 80012a2:	801a      	strh	r2, [r3, #0]
					status_traffic_light = yellow_red;
 80012a4:	4b68      	ldr	r3, [pc, #416]	; (8001448 <TrafficLight_run+0x278>)
 80012a6:	2203      	movs	r2, #3
 80012a8:	701a      	strb	r2, [r3, #0]
				}

				update_buffer_7Seg(count_road1, count_road2);
 80012aa:	4b6c      	ldr	r3, [pc, #432]	; (800145c <TrafficLight_run+0x28c>)
 80012ac:	881b      	ldrh	r3, [r3, #0]
 80012ae:	4a6c      	ldr	r2, [pc, #432]	; (8001460 <TrafficLight_run+0x290>)
 80012b0:	8812      	ldrh	r2, [r2, #0]
 80012b2:	4611      	mov	r1, r2
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fcb3 	bl	8000c20 <update_buffer_7Seg>

				setTimer(0, CY_7SEG);
 80012ba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012be:	2000      	movs	r0, #0
 80012c0:	f7ff fe0c 	bl	8000edc <setTimer>
			}
			break;
 80012c4:	e0b6      	b.n	8001434 <TrafficLight_run+0x264>

		case yellow_red:
			// Den 1
			Turn_on_color(Traffic_Light1, yellow);
 80012c6:	2101      	movs	r1, #1
 80012c8:	4860      	ldr	r0, [pc, #384]	; (800144c <TrafficLight_run+0x27c>)
 80012ca:	f7ff ff4d 	bl	8001168 <Turn_on_color>
			// Den 2
			Turn_on_color(Traffic_Light2, red);
 80012ce:	2100      	movs	r1, #0
 80012d0:	485f      	ldr	r0, [pc, #380]	; (8001450 <TrafficLight_run+0x280>)
 80012d2:	f7ff ff49 	bl	8001168 <Turn_on_color>

			if(is_flag_set(0)) {
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff fdf0 	bl	8000ebc <is_flag_set>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f000 80aa 	beq.w	8001438 <TrafficLight_run+0x268>

				if(count_road1 > 0) {
 80012e4:	4b5d      	ldr	r3, [pc, #372]	; (800145c <TrafficLight_run+0x28c>)
 80012e6:	881b      	ldrh	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d00c      	beq.n	8001306 <TrafficLight_run+0x136>
					count_road1--;
 80012ec:	4b5b      	ldr	r3, [pc, #364]	; (800145c <TrafficLight_run+0x28c>)
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	3b01      	subs	r3, #1
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	4b59      	ldr	r3, [pc, #356]	; (800145c <TrafficLight_run+0x28c>)
 80012f6:	801a      	strh	r2, [r3, #0]
					count_road2--;
 80012f8:	4b59      	ldr	r3, [pc, #356]	; (8001460 <TrafficLight_run+0x290>)
 80012fa:	881b      	ldrh	r3, [r3, #0]
 80012fc:	3b01      	subs	r3, #1
 80012fe:	b29a      	uxth	r2, r3
 8001300:	4b57      	ldr	r3, [pc, #348]	; (8001460 <TrafficLight_run+0x290>)
 8001302:	801a      	strh	r2, [r3, #0]
 8001304:	e00e      	b.n	8001324 <TrafficLight_run+0x154>
				}
				else {
					count_road1 = time_of_color[red] - 1;
 8001306:	4b54      	ldr	r3, [pc, #336]	; (8001458 <TrafficLight_run+0x288>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	3b01      	subs	r3, #1
 800130c:	b29a      	uxth	r2, r3
 800130e:	4b53      	ldr	r3, [pc, #332]	; (800145c <TrafficLight_run+0x28c>)
 8001310:	801a      	strh	r2, [r3, #0]
					count_road2 = time_of_color[green] - 1;
 8001312:	4b51      	ldr	r3, [pc, #324]	; (8001458 <TrafficLight_run+0x288>)
 8001314:	889b      	ldrh	r3, [r3, #4]
 8001316:	3b01      	subs	r3, #1
 8001318:	b29a      	uxth	r2, r3
 800131a:	4b51      	ldr	r3, [pc, #324]	; (8001460 <TrafficLight_run+0x290>)
 800131c:	801a      	strh	r2, [r3, #0]
					status_traffic_light = red_green;
 800131e:	4b4a      	ldr	r3, [pc, #296]	; (8001448 <TrafficLight_run+0x278>)
 8001320:	2204      	movs	r2, #4
 8001322:	701a      	strb	r2, [r3, #0]
				}
				update_buffer_7Seg(count_road1, count_road2);
 8001324:	4b4d      	ldr	r3, [pc, #308]	; (800145c <TrafficLight_run+0x28c>)
 8001326:	881b      	ldrh	r3, [r3, #0]
 8001328:	4a4d      	ldr	r2, [pc, #308]	; (8001460 <TrafficLight_run+0x290>)
 800132a:	8812      	ldrh	r2, [r2, #0]
 800132c:	4611      	mov	r1, r2
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fc76 	bl	8000c20 <update_buffer_7Seg>

				setTimer(0, CY_7SEG);
 8001334:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001338:	2000      	movs	r0, #0
 800133a:	f7ff fdcf 	bl	8000edc <setTimer>
			}
			break;
 800133e:	e07b      	b.n	8001438 <TrafficLight_run+0x268>

		case red_green:
			// Den 1
			Turn_on_color(Traffic_Light1, red);
 8001340:	2100      	movs	r1, #0
 8001342:	4842      	ldr	r0, [pc, #264]	; (800144c <TrafficLight_run+0x27c>)
 8001344:	f7ff ff10 	bl	8001168 <Turn_on_color>
			// Den 2
			Turn_on_color(Traffic_Light2, green);
 8001348:	2102      	movs	r1, #2
 800134a:	4841      	ldr	r0, [pc, #260]	; (8001450 <TrafficLight_run+0x280>)
 800134c:	f7ff ff0c 	bl	8001168 <Turn_on_color>

			if(is_flag_set(0)) {
 8001350:	2000      	movs	r0, #0
 8001352:	f7ff fdb3 	bl	8000ebc <is_flag_set>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d06f      	beq.n	800143c <TrafficLight_run+0x26c>

				if(count_road2 > 0) {
 800135c:	4b40      	ldr	r3, [pc, #256]	; (8001460 <TrafficLight_run+0x290>)
 800135e:	881b      	ldrh	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d00c      	beq.n	800137e <TrafficLight_run+0x1ae>
					count_road1--;
 8001364:	4b3d      	ldr	r3, [pc, #244]	; (800145c <TrafficLight_run+0x28c>)
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	3b01      	subs	r3, #1
 800136a:	b29a      	uxth	r2, r3
 800136c:	4b3b      	ldr	r3, [pc, #236]	; (800145c <TrafficLight_run+0x28c>)
 800136e:	801a      	strh	r2, [r3, #0]
					count_road2--;
 8001370:	4b3b      	ldr	r3, [pc, #236]	; (8001460 <TrafficLight_run+0x290>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	3b01      	subs	r3, #1
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b39      	ldr	r3, [pc, #228]	; (8001460 <TrafficLight_run+0x290>)
 800137a:	801a      	strh	r2, [r3, #0]
 800137c:	e00e      	b.n	800139c <TrafficLight_run+0x1cc>
				}
				else {
					count_road1--;
 800137e:	4b37      	ldr	r3, [pc, #220]	; (800145c <TrafficLight_run+0x28c>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	3b01      	subs	r3, #1
 8001384:	b29a      	uxth	r2, r3
 8001386:	4b35      	ldr	r3, [pc, #212]	; (800145c <TrafficLight_run+0x28c>)
 8001388:	801a      	strh	r2, [r3, #0]
					count_road2 = time_of_color[yellow] - 1;
 800138a:	4b33      	ldr	r3, [pc, #204]	; (8001458 <TrafficLight_run+0x288>)
 800138c:	885b      	ldrh	r3, [r3, #2]
 800138e:	3b01      	subs	r3, #1
 8001390:	b29a      	uxth	r2, r3
 8001392:	4b33      	ldr	r3, [pc, #204]	; (8001460 <TrafficLight_run+0x290>)
 8001394:	801a      	strh	r2, [r3, #0]
					status_traffic_light = red_yellow;
 8001396:	4b2c      	ldr	r3, [pc, #176]	; (8001448 <TrafficLight_run+0x278>)
 8001398:	2205      	movs	r2, #5
 800139a:	701a      	strb	r2, [r3, #0]
				}
				update_buffer_7Seg(count_road1, count_road2);
 800139c:	4b2f      	ldr	r3, [pc, #188]	; (800145c <TrafficLight_run+0x28c>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	4a2f      	ldr	r2, [pc, #188]	; (8001460 <TrafficLight_run+0x290>)
 80013a2:	8812      	ldrh	r2, [r2, #0]
 80013a4:	4611      	mov	r1, r2
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff fc3a 	bl	8000c20 <update_buffer_7Seg>

				setTimer(0, CY_7SEG);
 80013ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013b0:	2000      	movs	r0, #0
 80013b2:	f7ff fd93 	bl	8000edc <setTimer>
			}
			break;
 80013b6:	e041      	b.n	800143c <TrafficLight_run+0x26c>

		case red_yellow:
			// Den 1
			Turn_on_color(Traffic_Light1, red);
 80013b8:	2100      	movs	r1, #0
 80013ba:	4824      	ldr	r0, [pc, #144]	; (800144c <TrafficLight_run+0x27c>)
 80013bc:	f7ff fed4 	bl	8001168 <Turn_on_color>
			// Den 2
			Turn_on_color(Traffic_Light2, yellow);
 80013c0:	2101      	movs	r1, #1
 80013c2:	4823      	ldr	r0, [pc, #140]	; (8001450 <TrafficLight_run+0x280>)
 80013c4:	f7ff fed0 	bl	8001168 <Turn_on_color>

			if(is_flag_set(0)) {
 80013c8:	2000      	movs	r0, #0
 80013ca:	f7ff fd77 	bl	8000ebc <is_flag_set>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d035      	beq.n	8001440 <TrafficLight_run+0x270>

				if(count_road2 > 0) {
 80013d4:	4b22      	ldr	r3, [pc, #136]	; (8001460 <TrafficLight_run+0x290>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d00c      	beq.n	80013f6 <TrafficLight_run+0x226>
					count_road1--;
 80013dc:	4b1f      	ldr	r3, [pc, #124]	; (800145c <TrafficLight_run+0x28c>)
 80013de:	881b      	ldrh	r3, [r3, #0]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	4b1d      	ldr	r3, [pc, #116]	; (800145c <TrafficLight_run+0x28c>)
 80013e6:	801a      	strh	r2, [r3, #0]
					count_road2--;
 80013e8:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <TrafficLight_run+0x290>)
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	3b01      	subs	r3, #1
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	4b1b      	ldr	r3, [pc, #108]	; (8001460 <TrafficLight_run+0x290>)
 80013f2:	801a      	strh	r2, [r3, #0]
 80013f4:	e00e      	b.n	8001414 <TrafficLight_run+0x244>
				}
				else {
					count_road1 = time_of_color[green] - 1;
 80013f6:	4b18      	ldr	r3, [pc, #96]	; (8001458 <TrafficLight_run+0x288>)
 80013f8:	889b      	ldrh	r3, [r3, #4]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	4b17      	ldr	r3, [pc, #92]	; (800145c <TrafficLight_run+0x28c>)
 8001400:	801a      	strh	r2, [r3, #0]
					count_road2 = time_of_color[red] - 1;
 8001402:	4b15      	ldr	r3, [pc, #84]	; (8001458 <TrafficLight_run+0x288>)
 8001404:	881b      	ldrh	r3, [r3, #0]
 8001406:	3b01      	subs	r3, #1
 8001408:	b29a      	uxth	r2, r3
 800140a:	4b15      	ldr	r3, [pc, #84]	; (8001460 <TrafficLight_run+0x290>)
 800140c:	801a      	strh	r2, [r3, #0]
					status_traffic_light = green_red;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <TrafficLight_run+0x278>)
 8001410:	2202      	movs	r2, #2
 8001412:	701a      	strb	r2, [r3, #0]
				}
				update_buffer_7Seg(count_road1, count_road2);
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <TrafficLight_run+0x28c>)
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	4a11      	ldr	r2, [pc, #68]	; (8001460 <TrafficLight_run+0x290>)
 800141a:	8812      	ldrh	r2, [r2, #0]
 800141c:	4611      	mov	r1, r2
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff fbfe 	bl	8000c20 <update_buffer_7Seg>

				setTimer(0, CY_7SEG);
 8001424:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001428:	2000      	movs	r0, #0
 800142a:	f7ff fd57 	bl	8000edc <setTimer>
			}
			break;
 800142e:	e007      	b.n	8001440 <TrafficLight_run+0x270>

		default:
			break;
 8001430:	bf00      	nop
 8001432:	e006      	b.n	8001442 <TrafficLight_run+0x272>
			break;
 8001434:	bf00      	nop
 8001436:	e004      	b.n	8001442 <TrafficLight_run+0x272>
			break;
 8001438:	bf00      	nop
 800143a:	e002      	b.n	8001442 <TrafficLight_run+0x272>
			break;
 800143c:	bf00      	nop
 800143e:	e000      	b.n	8001442 <TrafficLight_run+0x272>
			break;
 8001440:	bf00      	nop
	}
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200000ea 	.word	0x200000ea
 800144c:	2000007c 	.word	0x2000007c
 8001450:	20000094 	.word	0x20000094
 8001454:	20000010 	.word	0x20000010
 8001458:	2000006c 	.word	0x2000006c
 800145c:	200000ec 	.word	0x200000ec
 8001460:	200000ee 	.word	0x200000ee

08001464 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001464:	f7ff fe1e 	bl	80010a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001468:	480b      	ldr	r0, [pc, #44]	; (8001498 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800146a:	490c      	ldr	r1, [pc, #48]	; (800149c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800146c:	4a0c      	ldr	r2, [pc, #48]	; (80014a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800146e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001470:	e002      	b.n	8001478 <LoopCopyDataInit>

08001472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001476:	3304      	adds	r3, #4

08001478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800147a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800147c:	d3f9      	bcc.n	8001472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147e:	4a09      	ldr	r2, [pc, #36]	; (80014a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001480:	4c09      	ldr	r4, [pc, #36]	; (80014a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001484:	e001      	b.n	800148a <LoopFillZerobss>

08001486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001488:	3204      	adds	r2, #4

0800148a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800148a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800148c:	d3fb      	bcc.n	8001486 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148e:	f001 faf9 	bl	8002a84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001492:	f7ff fc11 	bl	8000cb8 <main>
  bx lr
 8001496:	4770      	bx	lr
  ldr r0, =_sdata
 8001498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800149c:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 80014a0:	08002b20 	.word	0x08002b20
  ldr r2, =_sbss
 80014a4:	200000bc 	.word	0x200000bc
  ldr r4, =_ebss
 80014a8:	200001e0 	.word	0x200001e0

080014ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014ac:	e7fe      	b.n	80014ac <ADC1_2_IRQHandler>
	...

080014b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b4:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <HAL_Init+0x28>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a07      	ldr	r2, [pc, #28]	; (80014d8 <HAL_Init+0x28>)
 80014ba:	f043 0310 	orr.w	r3, r3, #16
 80014be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014c0:	2003      	movs	r0, #3
 80014c2:	f000 f923 	bl	800170c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c6:	200f      	movs	r0, #15
 80014c8:	f000 f808 	bl	80014dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014cc:	f7ff fd62 	bl	8000f94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40022000 	.word	0x40022000

080014dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <HAL_InitTick+0x54>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <HAL_InitTick+0x58>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4619      	mov	r1, r3
 80014ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 f93b 	bl	8001776 <HAL_SYSTICK_Config>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e00e      	b.n	8001528 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b0f      	cmp	r3, #15
 800150e:	d80a      	bhi.n	8001526 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001510:	2200      	movs	r2, #0
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	f04f 30ff 	mov.w	r0, #4294967295
 8001518:	f000 f903 	bl	8001722 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800151c:	4a06      	ldr	r2, [pc, #24]	; (8001538 <HAL_InitTick+0x5c>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001522:	2300      	movs	r3, #0
 8001524:	e000      	b.n	8001528 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	200000b0 	.word	0x200000b0
 8001534:	200000b8 	.word	0x200000b8
 8001538:	200000b4 	.word	0x200000b4

0800153c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <HAL_IncTick+0x1c>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4b05      	ldr	r3, [pc, #20]	; (800155c <HAL_IncTick+0x20>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4413      	add	r3, r2
 800154c:	4a03      	ldr	r2, [pc, #12]	; (800155c <HAL_IncTick+0x20>)
 800154e:	6013      	str	r3, [r2, #0]
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr
 8001558:	200000b8 	.word	0x200000b8
 800155c:	200001dc 	.word	0x200001dc

08001560 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return uwTick;
 8001564:	4b02      	ldr	r3, [pc, #8]	; (8001570 <HAL_GetTick+0x10>)
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	200001dc 	.word	0x200001dc

08001574 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001584:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001590:	4013      	ands	r3, r2
 8001592:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800159c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a6:	4a04      	ldr	r2, [pc, #16]	; (80015b8 <__NVIC_SetPriorityGrouping+0x44>)
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	60d3      	str	r3, [r2, #12]
}
 80015ac:	bf00      	nop
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <__NVIC_GetPriorityGrouping+0x18>)
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	0a1b      	lsrs	r3, r3, #8
 80015c6:	f003 0307 	and.w	r3, r3, #7
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	db0b      	blt.n	8001602 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	f003 021f 	and.w	r2, r3, #31
 80015f0:	4906      	ldr	r1, [pc, #24]	; (800160c <__NVIC_EnableIRQ+0x34>)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	095b      	lsrs	r3, r3, #5
 80015f8:	2001      	movs	r0, #1
 80015fa:	fa00 f202 	lsl.w	r2, r0, r2
 80015fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001602:	bf00      	nop
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr
 800160c:	e000e100 	.word	0xe000e100

08001610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	6039      	str	r1, [r7, #0]
 800161a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800161c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001620:	2b00      	cmp	r3, #0
 8001622:	db0a      	blt.n	800163a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	b2da      	uxtb	r2, r3
 8001628:	490c      	ldr	r1, [pc, #48]	; (800165c <__NVIC_SetPriority+0x4c>)
 800162a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162e:	0112      	lsls	r2, r2, #4
 8001630:	b2d2      	uxtb	r2, r2
 8001632:	440b      	add	r3, r1
 8001634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001638:	e00a      	b.n	8001650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	b2da      	uxtb	r2, r3
 800163e:	4908      	ldr	r1, [pc, #32]	; (8001660 <__NVIC_SetPriority+0x50>)
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	3b04      	subs	r3, #4
 8001648:	0112      	lsls	r2, r2, #4
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	440b      	add	r3, r1
 800164e:	761a      	strb	r2, [r3, #24]
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	e000e100 	.word	0xe000e100
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001664:	b480      	push	{r7}
 8001666:	b089      	sub	sp, #36	; 0x24
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f003 0307 	and.w	r3, r3, #7
 8001676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	f1c3 0307 	rsb	r3, r3, #7
 800167e:	2b04      	cmp	r3, #4
 8001680:	bf28      	it	cs
 8001682:	2304      	movcs	r3, #4
 8001684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	3304      	adds	r3, #4
 800168a:	2b06      	cmp	r3, #6
 800168c:	d902      	bls.n	8001694 <NVIC_EncodePriority+0x30>
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	3b03      	subs	r3, #3
 8001692:	e000      	b.n	8001696 <NVIC_EncodePriority+0x32>
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001698:	f04f 32ff 	mov.w	r2, #4294967295
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43da      	mvns	r2, r3
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	401a      	ands	r2, r3
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016ac:	f04f 31ff 	mov.w	r1, #4294967295
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	fa01 f303 	lsl.w	r3, r1, r3
 80016b6:	43d9      	mvns	r1, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016bc:	4313      	orrs	r3, r2
         );
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3724      	adds	r7, #36	; 0x24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016d8:	d301      	bcc.n	80016de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016da:	2301      	movs	r3, #1
 80016dc:	e00f      	b.n	80016fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016de:	4a0a      	ldr	r2, [pc, #40]	; (8001708 <SysTick_Config+0x40>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e6:	210f      	movs	r1, #15
 80016e8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ec:	f7ff ff90 	bl	8001610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016f0:	4b05      	ldr	r3, [pc, #20]	; (8001708 <SysTick_Config+0x40>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f6:	4b04      	ldr	r3, [pc, #16]	; (8001708 <SysTick_Config+0x40>)
 80016f8:	2207      	movs	r2, #7
 80016fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	e000e010 	.word	0xe000e010

0800170c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff ff2d 	bl	8001574 <__NVIC_SetPriorityGrouping>
}
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001722:	b580      	push	{r7, lr}
 8001724:	b086      	sub	sp, #24
 8001726:	af00      	add	r7, sp, #0
 8001728:	4603      	mov	r3, r0
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
 800172e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001734:	f7ff ff42 	bl	80015bc <__NVIC_GetPriorityGrouping>
 8001738:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	68b9      	ldr	r1, [r7, #8]
 800173e:	6978      	ldr	r0, [r7, #20]
 8001740:	f7ff ff90 	bl	8001664 <NVIC_EncodePriority>
 8001744:	4602      	mov	r2, r0
 8001746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800174a:	4611      	mov	r1, r2
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff ff5f 	bl	8001610 <__NVIC_SetPriority>
}
 8001752:	bf00      	nop
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	4603      	mov	r3, r0
 8001762:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff35 	bl	80015d8 <__NVIC_EnableIRQ>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b082      	sub	sp, #8
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f7ff ffa2 	bl	80016c8 <SysTick_Config>
 8001784:	4603      	mov	r3, r0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001790:	b480      	push	{r7}
 8001792:	b08b      	sub	sp, #44	; 0x2c
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800179a:	2300      	movs	r3, #0
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a2:	e148      	b.n	8001a36 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017a4:	2201      	movs	r2, #1
 80017a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	69fa      	ldr	r2, [r7, #28]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	429a      	cmp	r2, r3
 80017be:	f040 8137 	bne.w	8001a30 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	4aa3      	ldr	r2, [pc, #652]	; (8001a54 <HAL_GPIO_Init+0x2c4>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d05e      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017cc:	4aa1      	ldr	r2, [pc, #644]	; (8001a54 <HAL_GPIO_Init+0x2c4>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d875      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 80017d2:	4aa1      	ldr	r2, [pc, #644]	; (8001a58 <HAL_GPIO_Init+0x2c8>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d058      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017d8:	4a9f      	ldr	r2, [pc, #636]	; (8001a58 <HAL_GPIO_Init+0x2c8>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d86f      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 80017de:	4a9f      	ldr	r2, [pc, #636]	; (8001a5c <HAL_GPIO_Init+0x2cc>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d052      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017e4:	4a9d      	ldr	r2, [pc, #628]	; (8001a5c <HAL_GPIO_Init+0x2cc>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d869      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 80017ea:	4a9d      	ldr	r2, [pc, #628]	; (8001a60 <HAL_GPIO_Init+0x2d0>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d04c      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017f0:	4a9b      	ldr	r2, [pc, #620]	; (8001a60 <HAL_GPIO_Init+0x2d0>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d863      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 80017f6:	4a9b      	ldr	r2, [pc, #620]	; (8001a64 <HAL_GPIO_Init+0x2d4>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d046      	beq.n	800188a <HAL_GPIO_Init+0xfa>
 80017fc:	4a99      	ldr	r2, [pc, #612]	; (8001a64 <HAL_GPIO_Init+0x2d4>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d85d      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 8001802:	2b12      	cmp	r3, #18
 8001804:	d82a      	bhi.n	800185c <HAL_GPIO_Init+0xcc>
 8001806:	2b12      	cmp	r3, #18
 8001808:	d859      	bhi.n	80018be <HAL_GPIO_Init+0x12e>
 800180a:	a201      	add	r2, pc, #4	; (adr r2, 8001810 <HAL_GPIO_Init+0x80>)
 800180c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001810:	0800188b 	.word	0x0800188b
 8001814:	08001865 	.word	0x08001865
 8001818:	08001877 	.word	0x08001877
 800181c:	080018b9 	.word	0x080018b9
 8001820:	080018bf 	.word	0x080018bf
 8001824:	080018bf 	.word	0x080018bf
 8001828:	080018bf 	.word	0x080018bf
 800182c:	080018bf 	.word	0x080018bf
 8001830:	080018bf 	.word	0x080018bf
 8001834:	080018bf 	.word	0x080018bf
 8001838:	080018bf 	.word	0x080018bf
 800183c:	080018bf 	.word	0x080018bf
 8001840:	080018bf 	.word	0x080018bf
 8001844:	080018bf 	.word	0x080018bf
 8001848:	080018bf 	.word	0x080018bf
 800184c:	080018bf 	.word	0x080018bf
 8001850:	080018bf 	.word	0x080018bf
 8001854:	0800186d 	.word	0x0800186d
 8001858:	08001881 	.word	0x08001881
 800185c:	4a82      	ldr	r2, [pc, #520]	; (8001a68 <HAL_GPIO_Init+0x2d8>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d013      	beq.n	800188a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001862:	e02c      	b.n	80018be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	623b      	str	r3, [r7, #32]
          break;
 800186a:	e029      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	3304      	adds	r3, #4
 8001872:	623b      	str	r3, [r7, #32]
          break;
 8001874:	e024      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	3308      	adds	r3, #8
 800187c:	623b      	str	r3, [r7, #32]
          break;
 800187e:	e01f      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	330c      	adds	r3, #12
 8001886:	623b      	str	r3, [r7, #32]
          break;
 8001888:	e01a      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d102      	bne.n	8001898 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001892:	2304      	movs	r3, #4
 8001894:	623b      	str	r3, [r7, #32]
          break;
 8001896:	e013      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d105      	bne.n	80018ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018a0:	2308      	movs	r3, #8
 80018a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69fa      	ldr	r2, [r7, #28]
 80018a8:	611a      	str	r2, [r3, #16]
          break;
 80018aa:	e009      	b.n	80018c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018ac:	2308      	movs	r3, #8
 80018ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69fa      	ldr	r2, [r7, #28]
 80018b4:	615a      	str	r2, [r3, #20]
          break;
 80018b6:	e003      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018b8:	2300      	movs	r3, #0
 80018ba:	623b      	str	r3, [r7, #32]
          break;
 80018bc:	e000      	b.n	80018c0 <HAL_GPIO_Init+0x130>
          break;
 80018be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2bff      	cmp	r3, #255	; 0xff
 80018c4:	d801      	bhi.n	80018ca <HAL_GPIO_Init+0x13a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	e001      	b.n	80018ce <HAL_GPIO_Init+0x13e>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	3304      	adds	r3, #4
 80018ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	2bff      	cmp	r3, #255	; 0xff
 80018d4:	d802      	bhi.n	80018dc <HAL_GPIO_Init+0x14c>
 80018d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	e002      	b.n	80018e2 <HAL_GPIO_Init+0x152>
 80018dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018de:	3b08      	subs	r3, #8
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	210f      	movs	r1, #15
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	fa01 f303 	lsl.w	r3, r1, r3
 80018f0:	43db      	mvns	r3, r3
 80018f2:	401a      	ands	r2, r3
 80018f4:	6a39      	ldr	r1, [r7, #32]
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	fa01 f303 	lsl.w	r3, r1, r3
 80018fc:	431a      	orrs	r2, r3
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800190a:	2b00      	cmp	r3, #0
 800190c:	f000 8090 	beq.w	8001a30 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001910:	4b56      	ldr	r3, [pc, #344]	; (8001a6c <HAL_GPIO_Init+0x2dc>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	4a55      	ldr	r2, [pc, #340]	; (8001a6c <HAL_GPIO_Init+0x2dc>)
 8001916:	f043 0301 	orr.w	r3, r3, #1
 800191a:	6193      	str	r3, [r2, #24]
 800191c:	4b53      	ldr	r3, [pc, #332]	; (8001a6c <HAL_GPIO_Init+0x2dc>)
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001928:	4a51      	ldr	r2, [pc, #324]	; (8001a70 <HAL_GPIO_Init+0x2e0>)
 800192a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192c:	089b      	lsrs	r3, r3, #2
 800192e:	3302      	adds	r3, #2
 8001930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001934:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	f003 0303 	and.w	r3, r3, #3
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	220f      	movs	r2, #15
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	4013      	ands	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a49      	ldr	r2, [pc, #292]	; (8001a74 <HAL_GPIO_Init+0x2e4>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d00d      	beq.n	8001970 <HAL_GPIO_Init+0x1e0>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4a48      	ldr	r2, [pc, #288]	; (8001a78 <HAL_GPIO_Init+0x2e8>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d007      	beq.n	800196c <HAL_GPIO_Init+0x1dc>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	4a47      	ldr	r2, [pc, #284]	; (8001a7c <HAL_GPIO_Init+0x2ec>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d101      	bne.n	8001968 <HAL_GPIO_Init+0x1d8>
 8001964:	2302      	movs	r3, #2
 8001966:	e004      	b.n	8001972 <HAL_GPIO_Init+0x1e2>
 8001968:	2303      	movs	r3, #3
 800196a:	e002      	b.n	8001972 <HAL_GPIO_Init+0x1e2>
 800196c:	2301      	movs	r3, #1
 800196e:	e000      	b.n	8001972 <HAL_GPIO_Init+0x1e2>
 8001970:	2300      	movs	r3, #0
 8001972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001974:	f002 0203 	and.w	r2, r2, #3
 8001978:	0092      	lsls	r2, r2, #2
 800197a:	4093      	lsls	r3, r2
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	4313      	orrs	r3, r2
 8001980:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001982:	493b      	ldr	r1, [pc, #236]	; (8001a70 <HAL_GPIO_Init+0x2e0>)
 8001984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001986:	089b      	lsrs	r3, r3, #2
 8001988:	3302      	adds	r3, #2
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d006      	beq.n	80019aa <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800199c:	4b38      	ldr	r3, [pc, #224]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	4937      	ldr	r1, [pc, #220]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	608b      	str	r3, [r1, #8]
 80019a8:	e006      	b.n	80019b8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019aa:	4b35      	ldr	r3, [pc, #212]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019ac:	689a      	ldr	r2, [r3, #8]
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	43db      	mvns	r3, r3
 80019b2:	4933      	ldr	r1, [pc, #204]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019b4:	4013      	ands	r3, r2
 80019b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d006      	beq.n	80019d2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019c4:	4b2e      	ldr	r3, [pc, #184]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019c6:	68da      	ldr	r2, [r3, #12]
 80019c8:	492d      	ldr	r1, [pc, #180]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	60cb      	str	r3, [r1, #12]
 80019d0:	e006      	b.n	80019e0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019d2:	4b2b      	ldr	r3, [pc, #172]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019d4:	68da      	ldr	r2, [r3, #12]
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	43db      	mvns	r3, r3
 80019da:	4929      	ldr	r1, [pc, #164]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019dc:	4013      	ands	r3, r2
 80019de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d006      	beq.n	80019fa <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019ec:	4b24      	ldr	r3, [pc, #144]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	4923      	ldr	r1, [pc, #140]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	604b      	str	r3, [r1, #4]
 80019f8:	e006      	b.n	8001a08 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019fa:	4b21      	ldr	r3, [pc, #132]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	43db      	mvns	r3, r3
 8001a02:	491f      	ldr	r1, [pc, #124]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 8001a04:	4013      	ands	r3, r2
 8001a06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d006      	beq.n	8001a22 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a14:	4b1a      	ldr	r3, [pc, #104]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4919      	ldr	r1, [pc, #100]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	600b      	str	r3, [r1, #0]
 8001a20:	e006      	b.n	8001a30 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a22:	4b17      	ldr	r3, [pc, #92]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	4915      	ldr	r1, [pc, #84]	; (8001a80 <HAL_GPIO_Init+0x2f0>)
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a32:	3301      	adds	r3, #1
 8001a34:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	f47f aeaf 	bne.w	80017a4 <HAL_GPIO_Init+0x14>
  }
}
 8001a46:	bf00      	nop
 8001a48:	bf00      	nop
 8001a4a:	372c      	adds	r7, #44	; 0x2c
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	10320000 	.word	0x10320000
 8001a58:	10310000 	.word	0x10310000
 8001a5c:	10220000 	.word	0x10220000
 8001a60:	10210000 	.word	0x10210000
 8001a64:	10120000 	.word	0x10120000
 8001a68:	10110000 	.word	0x10110000
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	40010000 	.word	0x40010000
 8001a74:	40010800 	.word	0x40010800
 8001a78:	40010c00 	.word	0x40010c00
 8001a7c:	40011000 	.word	0x40011000
 8001a80:	40010400 	.word	0x40010400

08001a84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689a      	ldr	r2, [r3, #8]
 8001a94:	887b      	ldrh	r3, [r7, #2]
 8001a96:	4013      	ands	r3, r2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d002      	beq.n	8001aa2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	73fb      	strb	r3, [r7, #15]
 8001aa0:	e001      	b.n	8001aa6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr

08001ab2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 8001aba:	460b      	mov	r3, r1
 8001abc:	807b      	strh	r3, [r7, #2]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ac2:	787b      	ldrb	r3, [r7, #1]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ac8:	887a      	ldrh	r2, [r7, #2]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ace:	e003      	b.n	8001ad8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ad0:	887b      	ldrh	r3, [r7, #2]
 8001ad2:	041a      	lsls	r2, r3, #16
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	611a      	str	r2, [r3, #16]
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr

08001ae2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b085      	sub	sp, #20
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	460b      	mov	r3, r1
 8001aec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001af4:	887a      	ldrh	r2, [r7, #2]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	4013      	ands	r3, r2
 8001afa:	041a      	lsls	r2, r3, #16
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	43d9      	mvns	r1, r3
 8001b00:	887b      	ldrh	r3, [r7, #2]
 8001b02:	400b      	ands	r3, r1
 8001b04:	431a      	orrs	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	611a      	str	r2, [r3, #16]
}
 8001b0a:	bf00      	nop
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e26c      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 8087 	beq.w	8001c42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b34:	4b92      	ldr	r3, [pc, #584]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 030c 	and.w	r3, r3, #12
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d00c      	beq.n	8001b5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b40:	4b8f      	ldr	r3, [pc, #572]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f003 030c 	and.w	r3, r3, #12
 8001b48:	2b08      	cmp	r3, #8
 8001b4a:	d112      	bne.n	8001b72 <HAL_RCC_OscConfig+0x5e>
 8001b4c:	4b8c      	ldr	r3, [pc, #560]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b58:	d10b      	bne.n	8001b72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b5a:	4b89      	ldr	r3, [pc, #548]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d06c      	beq.n	8001c40 <HAL_RCC_OscConfig+0x12c>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d168      	bne.n	8001c40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e246      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b7a:	d106      	bne.n	8001b8a <HAL_RCC_OscConfig+0x76>
 8001b7c:	4b80      	ldr	r3, [pc, #512]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a7f      	ldr	r2, [pc, #508]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b86:	6013      	str	r3, [r2, #0]
 8001b88:	e02e      	b.n	8001be8 <HAL_RCC_OscConfig+0xd4>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0x98>
 8001b92:	4b7b      	ldr	r3, [pc, #492]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a7a      	ldr	r2, [pc, #488]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b78      	ldr	r3, [pc, #480]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a77      	ldr	r2, [pc, #476]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	e01d      	b.n	8001be8 <HAL_RCC_OscConfig+0xd4>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bb4:	d10c      	bne.n	8001bd0 <HAL_RCC_OscConfig+0xbc>
 8001bb6:	4b72      	ldr	r3, [pc, #456]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a71      	ldr	r2, [pc, #452]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	4b6f      	ldr	r3, [pc, #444]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a6e      	ldr	r2, [pc, #440]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bcc:	6013      	str	r3, [r2, #0]
 8001bce:	e00b      	b.n	8001be8 <HAL_RCC_OscConfig+0xd4>
 8001bd0:	4b6b      	ldr	r3, [pc, #428]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a6a      	ldr	r2, [pc, #424]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	4b68      	ldr	r3, [pc, #416]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a67      	ldr	r2, [pc, #412]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001be2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d013      	beq.n	8001c18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf0:	f7ff fcb6 	bl	8001560 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf8:	f7ff fcb2 	bl	8001560 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b64      	cmp	r3, #100	; 0x64
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e1fa      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0a:	4b5d      	ldr	r3, [pc, #372]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d0f0      	beq.n	8001bf8 <HAL_RCC_OscConfig+0xe4>
 8001c16:	e014      	b.n	8001c42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c18:	f7ff fca2 	bl	8001560 <HAL_GetTick>
 8001c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c20:	f7ff fc9e 	bl	8001560 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b64      	cmp	r3, #100	; 0x64
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e1e6      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c32:	4b53      	ldr	r3, [pc, #332]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d1f0      	bne.n	8001c20 <HAL_RCC_OscConfig+0x10c>
 8001c3e:	e000      	b.n	8001c42 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d063      	beq.n	8001d16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c4e:	4b4c      	ldr	r3, [pc, #304]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f003 030c 	and.w	r3, r3, #12
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00b      	beq.n	8001c72 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c5a:	4b49      	ldr	r3, [pc, #292]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
 8001c62:	2b08      	cmp	r3, #8
 8001c64:	d11c      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x18c>
 8001c66:	4b46      	ldr	r3, [pc, #280]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d116      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c72:	4b43      	ldr	r3, [pc, #268]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d005      	beq.n	8001c8a <HAL_RCC_OscConfig+0x176>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d001      	beq.n	8001c8a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e1ba      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8a:	4b3d      	ldr	r3, [pc, #244]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	4939      	ldr	r1, [pc, #228]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9e:	e03a      	b.n	8001d16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d020      	beq.n	8001cea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca8:	4b36      	ldr	r3, [pc, #216]	; (8001d84 <HAL_RCC_OscConfig+0x270>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cae:	f7ff fc57 	bl	8001560 <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb6:	f7ff fc53 	bl	8001560 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e19b      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc8:	4b2d      	ldr	r3, [pc, #180]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0f0      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd4:	4b2a      	ldr	r3, [pc, #168]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	695b      	ldr	r3, [r3, #20]
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	4927      	ldr	r1, [pc, #156]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	600b      	str	r3, [r1, #0]
 8001ce8:	e015      	b.n	8001d16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cea:	4b26      	ldr	r3, [pc, #152]	; (8001d84 <HAL_RCC_OscConfig+0x270>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fc36 	bl	8001560 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf8:	f7ff fc32 	bl	8001560 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e17a      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0a:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d03a      	beq.n	8001d98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d019      	beq.n	8001d5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d2a:	4b17      	ldr	r3, [pc, #92]	; (8001d88 <HAL_RCC_OscConfig+0x274>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d30:	f7ff fc16 	bl	8001560 <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d38:	f7ff fc12 	bl	8001560 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e15a      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d4a:	4b0d      	ldr	r3, [pc, #52]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d56:	2001      	movs	r0, #1
 8001d58:	f000 fa9a 	bl	8002290 <RCC_Delay>
 8001d5c:	e01c      	b.n	8001d98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d5e:	4b0a      	ldr	r3, [pc, #40]	; (8001d88 <HAL_RCC_OscConfig+0x274>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d64:	f7ff fbfc 	bl	8001560 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d6a:	e00f      	b.n	8001d8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6c:	f7ff fbf8 	bl	8001560 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d908      	bls.n	8001d8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e140      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000
 8001d84:	42420000 	.word	0x42420000
 8001d88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d8c:	4b9e      	ldr	r3, [pc, #632]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1e9      	bne.n	8001d6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	f000 80a6 	beq.w	8001ef2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001da6:	2300      	movs	r3, #0
 8001da8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001daa:	4b97      	ldr	r3, [pc, #604]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10d      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001db6:	4b94      	ldr	r3, [pc, #592]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	4a93      	ldr	r2, [pc, #588]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc0:	61d3      	str	r3, [r2, #28]
 8001dc2:	4b91      	ldr	r3, [pc, #580]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd2:	4b8e      	ldr	r3, [pc, #568]	; (800200c <HAL_RCC_OscConfig+0x4f8>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d118      	bne.n	8001e10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dde:	4b8b      	ldr	r3, [pc, #556]	; (800200c <HAL_RCC_OscConfig+0x4f8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a8a      	ldr	r2, [pc, #552]	; (800200c <HAL_RCC_OscConfig+0x4f8>)
 8001de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dea:	f7ff fbb9 	bl	8001560 <HAL_GetTick>
 8001dee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df0:	e008      	b.n	8001e04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df2:	f7ff fbb5 	bl	8001560 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b64      	cmp	r3, #100	; 0x64
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e0fd      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e04:	4b81      	ldr	r3, [pc, #516]	; (800200c <HAL_RCC_OscConfig+0x4f8>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d0f0      	beq.n	8001df2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d106      	bne.n	8001e26 <HAL_RCC_OscConfig+0x312>
 8001e18:	4b7b      	ldr	r3, [pc, #492]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	4a7a      	ldr	r2, [pc, #488]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	6213      	str	r3, [r2, #32]
 8001e24:	e02d      	b.n	8001e82 <HAL_RCC_OscConfig+0x36e>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d10c      	bne.n	8001e48 <HAL_RCC_OscConfig+0x334>
 8001e2e:	4b76      	ldr	r3, [pc, #472]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e30:	6a1b      	ldr	r3, [r3, #32]
 8001e32:	4a75      	ldr	r2, [pc, #468]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e34:	f023 0301 	bic.w	r3, r3, #1
 8001e38:	6213      	str	r3, [r2, #32]
 8001e3a:	4b73      	ldr	r3, [pc, #460]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	4a72      	ldr	r2, [pc, #456]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e40:	f023 0304 	bic.w	r3, r3, #4
 8001e44:	6213      	str	r3, [r2, #32]
 8001e46:	e01c      	b.n	8001e82 <HAL_RCC_OscConfig+0x36e>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	2b05      	cmp	r3, #5
 8001e4e:	d10c      	bne.n	8001e6a <HAL_RCC_OscConfig+0x356>
 8001e50:	4b6d      	ldr	r3, [pc, #436]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	4a6c      	ldr	r2, [pc, #432]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e56:	f043 0304 	orr.w	r3, r3, #4
 8001e5a:	6213      	str	r3, [r2, #32]
 8001e5c:	4b6a      	ldr	r3, [pc, #424]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	4a69      	ldr	r2, [pc, #420]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6213      	str	r3, [r2, #32]
 8001e68:	e00b      	b.n	8001e82 <HAL_RCC_OscConfig+0x36e>
 8001e6a:	4b67      	ldr	r3, [pc, #412]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
 8001e6e:	4a66      	ldr	r2, [pc, #408]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e70:	f023 0301 	bic.w	r3, r3, #1
 8001e74:	6213      	str	r3, [r2, #32]
 8001e76:	4b64      	ldr	r3, [pc, #400]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	4a63      	ldr	r2, [pc, #396]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001e7c:	f023 0304 	bic.w	r3, r3, #4
 8001e80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d015      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e8a:	f7ff fb69 	bl	8001560 <HAL_GetTick>
 8001e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e90:	e00a      	b.n	8001ea8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e92:	f7ff fb65 	bl	8001560 <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d901      	bls.n	8001ea8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e0ab      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea8:	4b57      	ldr	r3, [pc, #348]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d0ee      	beq.n	8001e92 <HAL_RCC_OscConfig+0x37e>
 8001eb4:	e014      	b.n	8001ee0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb6:	f7ff fb53 	bl	8001560 <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ebc:	e00a      	b.n	8001ed4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebe:	f7ff fb4f 	bl	8001560 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e095      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed4:	4b4c      	ldr	r3, [pc, #304]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001ed6:	6a1b      	ldr	r3, [r3, #32]
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1ee      	bne.n	8001ebe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ee0:	7dfb      	ldrb	r3, [r7, #23]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d105      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee6:	4b48      	ldr	r3, [pc, #288]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	4a47      	ldr	r2, [pc, #284]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001eec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ef0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69db      	ldr	r3, [r3, #28]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f000 8081 	beq.w	8001ffe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001efc:	4b42      	ldr	r3, [pc, #264]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 030c 	and.w	r3, r3, #12
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	d061      	beq.n	8001fcc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d146      	bne.n	8001f9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f10:	4b3f      	ldr	r3, [pc, #252]	; (8002010 <HAL_RCC_OscConfig+0x4fc>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f16:	f7ff fb23 	bl	8001560 <HAL_GetTick>
 8001f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f1c:	e008      	b.n	8001f30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f1e:	f7ff fb1f 	bl	8001560 <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e067      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f30:	4b35      	ldr	r3, [pc, #212]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1f0      	bne.n	8001f1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a1b      	ldr	r3, [r3, #32]
 8001f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f44:	d108      	bne.n	8001f58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f46:	4b30      	ldr	r3, [pc, #192]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	492d      	ldr	r1, [pc, #180]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f58:	4b2b      	ldr	r3, [pc, #172]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a19      	ldr	r1, [r3, #32]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f68:	430b      	orrs	r3, r1
 8001f6a:	4927      	ldr	r1, [pc, #156]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f70:	4b27      	ldr	r3, [pc, #156]	; (8002010 <HAL_RCC_OscConfig+0x4fc>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f76:	f7ff faf3 	bl	8001560 <HAL_GetTick>
 8001f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f7c:	e008      	b.n	8001f90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7e:	f7ff faef 	bl	8001560 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d901      	bls.n	8001f90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e037      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f90:	4b1d      	ldr	r3, [pc, #116]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d0f0      	beq.n	8001f7e <HAL_RCC_OscConfig+0x46a>
 8001f9c:	e02f      	b.n	8001ffe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9e:	4b1c      	ldr	r3, [pc, #112]	; (8002010 <HAL_RCC_OscConfig+0x4fc>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa4:	f7ff fadc 	bl	8001560 <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fac:	f7ff fad8 	bl	8001560 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e020      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fbe:	4b12      	ldr	r3, [pc, #72]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1f0      	bne.n	8001fac <HAL_RCC_OscConfig+0x498>
 8001fca:	e018      	b.n	8001ffe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69db      	ldr	r3, [r3, #28]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d101      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e013      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <HAL_RCC_OscConfig+0x4f4>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a1b      	ldr	r3, [r3, #32]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d106      	bne.n	8001ffa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d001      	beq.n	8001ffe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e000      	b.n	8002000 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40021000 	.word	0x40021000
 800200c:	40007000 	.word	0x40007000
 8002010:	42420060 	.word	0x42420060

08002014 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0d0      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002028:	4b6a      	ldr	r3, [pc, #424]	; (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d910      	bls.n	8002058 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002036:	4b67      	ldr	r3, [pc, #412]	; (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f023 0207 	bic.w	r2, r3, #7
 800203e:	4965      	ldr	r1, [pc, #404]	; (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002046:	4b63      	ldr	r3, [pc, #396]	; (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d001      	beq.n	8002058 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e0b8      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d020      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002070:	4b59      	ldr	r3, [pc, #356]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	4a58      	ldr	r2, [pc, #352]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800207a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0308 	and.w	r3, r3, #8
 8002084:	2b00      	cmp	r3, #0
 8002086:	d005      	beq.n	8002094 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002088:	4b53      	ldr	r3, [pc, #332]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	4a52      	ldr	r2, [pc, #328]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800208e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002092:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002094:	4b50      	ldr	r3, [pc, #320]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	494d      	ldr	r1, [pc, #308]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d040      	beq.n	8002134 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d107      	bne.n	80020ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ba:	4b47      	ldr	r3, [pc, #284]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d115      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e07f      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d107      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d2:	4b41      	ldr	r3, [pc, #260]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d109      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e073      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e2:	4b3d      	ldr	r3, [pc, #244]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e06b      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f2:	4b39      	ldr	r3, [pc, #228]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f023 0203 	bic.w	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4936      	ldr	r1, [pc, #216]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002104:	f7ff fa2c 	bl	8001560 <HAL_GetTick>
 8002108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	e00a      	b.n	8002122 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800210c:	f7ff fa28 	bl	8001560 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f241 3288 	movw	r2, #5000	; 0x1388
 800211a:	4293      	cmp	r3, r2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e053      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002122:	4b2d      	ldr	r3, [pc, #180]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 020c 	and.w	r2, r3, #12
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	429a      	cmp	r2, r3
 8002132:	d1eb      	bne.n	800210c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002134:	4b27      	ldr	r3, [pc, #156]	; (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d210      	bcs.n	8002164 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002142:	4b24      	ldr	r3, [pc, #144]	; (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f023 0207 	bic.w	r2, r3, #7
 800214a:	4922      	ldr	r1, [pc, #136]	; (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	4313      	orrs	r3, r2
 8002150:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002152:	4b20      	ldr	r3, [pc, #128]	; (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	429a      	cmp	r2, r3
 800215e:	d001      	beq.n	8002164 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e032      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b00      	cmp	r3, #0
 800216e:	d008      	beq.n	8002182 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002170:	4b19      	ldr	r3, [pc, #100]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	4916      	ldr	r1, [pc, #88]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800217e:	4313      	orrs	r3, r2
 8002180:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	2b00      	cmp	r3, #0
 800218c:	d009      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800218e:	4b12      	ldr	r3, [pc, #72]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	490e      	ldr	r1, [pc, #56]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021a2:	f000 f821 	bl	80021e8 <HAL_RCC_GetSysClockFreq>
 80021a6:	4602      	mov	r2, r0
 80021a8:	4b0b      	ldr	r3, [pc, #44]	; (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	091b      	lsrs	r3, r3, #4
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	490a      	ldr	r1, [pc, #40]	; (80021dc <HAL_RCC_ClockConfig+0x1c8>)
 80021b4:	5ccb      	ldrb	r3, [r1, r3]
 80021b6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ba:	4a09      	ldr	r2, [pc, #36]	; (80021e0 <HAL_RCC_ClockConfig+0x1cc>)
 80021bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021be:	4b09      	ldr	r3, [pc, #36]	; (80021e4 <HAL_RCC_ClockConfig+0x1d0>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff f98a 	bl	80014dc <HAL_InitTick>

  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40022000 	.word	0x40022000
 80021d8:	40021000 	.word	0x40021000
 80021dc:	08002af4 	.word	0x08002af4
 80021e0:	200000b0 	.word	0x200000b0
 80021e4:	200000b4 	.word	0x200000b4

080021e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b087      	sub	sp, #28
 80021ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	2300      	movs	r3, #0
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	2300      	movs	r3, #0
 80021fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002202:	4b1e      	ldr	r3, [pc, #120]	; (800227c <HAL_RCC_GetSysClockFreq+0x94>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b04      	cmp	r3, #4
 8002210:	d002      	beq.n	8002218 <HAL_RCC_GetSysClockFreq+0x30>
 8002212:	2b08      	cmp	r3, #8
 8002214:	d003      	beq.n	800221e <HAL_RCC_GetSysClockFreq+0x36>
 8002216:	e027      	b.n	8002268 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002218:	4b19      	ldr	r3, [pc, #100]	; (8002280 <HAL_RCC_GetSysClockFreq+0x98>)
 800221a:	613b      	str	r3, [r7, #16]
      break;
 800221c:	e027      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	0c9b      	lsrs	r3, r3, #18
 8002222:	f003 030f 	and.w	r3, r3, #15
 8002226:	4a17      	ldr	r2, [pc, #92]	; (8002284 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002228:	5cd3      	ldrb	r3, [r2, r3]
 800222a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d010      	beq.n	8002258 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002236:	4b11      	ldr	r3, [pc, #68]	; (800227c <HAL_RCC_GetSysClockFreq+0x94>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	0c5b      	lsrs	r3, r3, #17
 800223c:	f003 0301 	and.w	r3, r3, #1
 8002240:	4a11      	ldr	r2, [pc, #68]	; (8002288 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002242:	5cd3      	ldrb	r3, [r2, r3]
 8002244:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a0d      	ldr	r2, [pc, #52]	; (8002280 <HAL_RCC_GetSysClockFreq+0x98>)
 800224a:	fb02 f203 	mul.w	r2, r2, r3
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	fbb2 f3f3 	udiv	r3, r2, r3
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	e004      	b.n	8002262 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4a0c      	ldr	r2, [pc, #48]	; (800228c <HAL_RCC_GetSysClockFreq+0xa4>)
 800225c:	fb02 f303 	mul.w	r3, r2, r3
 8002260:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	613b      	str	r3, [r7, #16]
      break;
 8002266:	e002      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002268:	4b05      	ldr	r3, [pc, #20]	; (8002280 <HAL_RCC_GetSysClockFreq+0x98>)
 800226a:	613b      	str	r3, [r7, #16]
      break;
 800226c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800226e:	693b      	ldr	r3, [r7, #16]
}
 8002270:	4618      	mov	r0, r3
 8002272:	371c      	adds	r7, #28
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	40021000 	.word	0x40021000
 8002280:	007a1200 	.word	0x007a1200
 8002284:	08002b04 	.word	0x08002b04
 8002288:	08002b14 	.word	0x08002b14
 800228c:	003d0900 	.word	0x003d0900

08002290 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002298:	4b0a      	ldr	r3, [pc, #40]	; (80022c4 <RCC_Delay+0x34>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0a      	ldr	r2, [pc, #40]	; (80022c8 <RCC_Delay+0x38>)
 800229e:	fba2 2303 	umull	r2, r3, r2, r3
 80022a2:	0a5b      	lsrs	r3, r3, #9
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	fb02 f303 	mul.w	r3, r2, r3
 80022aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022ac:	bf00      	nop
  }
  while (Delay --);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	1e5a      	subs	r2, r3, #1
 80022b2:	60fa      	str	r2, [r7, #12]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d1f9      	bne.n	80022ac <RCC_Delay+0x1c>
}
 80022b8:	bf00      	nop
 80022ba:	bf00      	nop
 80022bc:	3714      	adds	r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr
 80022c4:	200000b0 	.word	0x200000b0
 80022c8:	10624dd3 	.word	0x10624dd3

080022cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e041      	b.n	8002362 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d106      	bne.n	80022f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7fe fe80 	bl	8000ff8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2202      	movs	r2, #2
 80022fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3304      	adds	r3, #4
 8002308:	4619      	mov	r1, r3
 800230a:	4610      	mov	r0, r2
 800230c:	f000 fa56 	bl	80027bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b01      	cmp	r3, #1
 800237e:	d001      	beq.n	8002384 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e035      	b.n	80023f0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2202      	movs	r2, #2
 8002388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f042 0201 	orr.w	r2, r2, #1
 800239a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a16      	ldr	r2, [pc, #88]	; (80023fc <HAL_TIM_Base_Start_IT+0x90>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d009      	beq.n	80023ba <HAL_TIM_Base_Start_IT+0x4e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023ae:	d004      	beq.n	80023ba <HAL_TIM_Base_Start_IT+0x4e>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a12      	ldr	r2, [pc, #72]	; (8002400 <HAL_TIM_Base_Start_IT+0x94>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d111      	bne.n	80023de <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 0307 	and.w	r3, r3, #7
 80023c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2b06      	cmp	r3, #6
 80023ca:	d010      	beq.n	80023ee <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f042 0201 	orr.w	r2, r2, #1
 80023da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023dc:	e007      	b.n	80023ee <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f042 0201 	orr.w	r2, r2, #1
 80023ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bc80      	pop	{r7}
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	40012c00 	.word	0x40012c00
 8002400:	40000400 	.word	0x40000400

08002404 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d020      	beq.n	8002468 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d01b      	beq.n	8002468 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f06f 0202 	mvn.w	r2, #2
 8002438:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2201      	movs	r2, #1
 800243e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	f003 0303 	and.w	r3, r3, #3
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 f998 	bl	8002784 <HAL_TIM_IC_CaptureCallback>
 8002454:	e005      	b.n	8002462 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 f98b 	bl	8002772 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 f99a 	bl	8002796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	2b00      	cmp	r3, #0
 8002470:	d020      	beq.n	80024b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	d01b      	beq.n	80024b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f06f 0204 	mvn.w	r2, #4
 8002484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2202      	movs	r2, #2
 800248a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 f972 	bl	8002784 <HAL_TIM_IC_CaptureCallback>
 80024a0:	e005      	b.n	80024ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f965 	bl	8002772 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 f974 	bl	8002796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d020      	beq.n	8002500 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f003 0308 	and.w	r3, r3, #8
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d01b      	beq.n	8002500 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f06f 0208 	mvn.w	r2, #8
 80024d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2204      	movs	r2, #4
 80024d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	f003 0303 	and.w	r3, r3, #3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d003      	beq.n	80024ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f94c 	bl	8002784 <HAL_TIM_IC_CaptureCallback>
 80024ec:	e005      	b.n	80024fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 f93f 	bl	8002772 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 f94e 	bl	8002796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	f003 0310 	and.w	r3, r3, #16
 8002506:	2b00      	cmp	r3, #0
 8002508:	d020      	beq.n	800254c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	2b00      	cmp	r3, #0
 8002512:	d01b      	beq.n	800254c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f06f 0210 	mvn.w	r2, #16
 800251c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2208      	movs	r2, #8
 8002522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800252e:	2b00      	cmp	r3, #0
 8002530:	d003      	beq.n	800253a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 f926 	bl	8002784 <HAL_TIM_IC_CaptureCallback>
 8002538:	e005      	b.n	8002546 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f919 	bl	8002772 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f000 f928 	bl	8002796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00c      	beq.n	8002570 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	2b00      	cmp	r3, #0
 800255e:	d007      	beq.n	8002570 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f06f 0201 	mvn.w	r2, #1
 8002568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f7fe fd00 	bl	8000f70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00c      	beq.n	8002594 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002580:	2b00      	cmp	r3, #0
 8002582:	d007      	beq.n	8002594 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800258c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 fa6f 	bl	8002a72 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00c      	beq.n	80025b8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d007      	beq.n	80025b8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 f8f8 	bl	80027a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	f003 0320 	and.w	r3, r3, #32
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d00c      	beq.n	80025dc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f003 0320 	and.w	r3, r3, #32
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d007      	beq.n	80025dc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f06f 0220 	mvn.w	r2, #32
 80025d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 fa42 	bl	8002a60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ee:	2300      	movs	r3, #0
 80025f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d101      	bne.n	8002600 <HAL_TIM_ConfigClockSource+0x1c>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e0b4      	b.n	800276a <HAL_TIM_ConfigClockSource+0x186>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2202      	movs	r2, #2
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800261e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002626:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	68ba      	ldr	r2, [r7, #8]
 800262e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002638:	d03e      	beq.n	80026b8 <HAL_TIM_ConfigClockSource+0xd4>
 800263a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800263e:	f200 8087 	bhi.w	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002646:	f000 8086 	beq.w	8002756 <HAL_TIM_ConfigClockSource+0x172>
 800264a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800264e:	d87f      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002650:	2b70      	cmp	r3, #112	; 0x70
 8002652:	d01a      	beq.n	800268a <HAL_TIM_ConfigClockSource+0xa6>
 8002654:	2b70      	cmp	r3, #112	; 0x70
 8002656:	d87b      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002658:	2b60      	cmp	r3, #96	; 0x60
 800265a:	d050      	beq.n	80026fe <HAL_TIM_ConfigClockSource+0x11a>
 800265c:	2b60      	cmp	r3, #96	; 0x60
 800265e:	d877      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002660:	2b50      	cmp	r3, #80	; 0x50
 8002662:	d03c      	beq.n	80026de <HAL_TIM_ConfigClockSource+0xfa>
 8002664:	2b50      	cmp	r3, #80	; 0x50
 8002666:	d873      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002668:	2b40      	cmp	r3, #64	; 0x40
 800266a:	d058      	beq.n	800271e <HAL_TIM_ConfigClockSource+0x13a>
 800266c:	2b40      	cmp	r3, #64	; 0x40
 800266e:	d86f      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002670:	2b30      	cmp	r3, #48	; 0x30
 8002672:	d064      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x15a>
 8002674:	2b30      	cmp	r3, #48	; 0x30
 8002676:	d86b      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002678:	2b20      	cmp	r3, #32
 800267a:	d060      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x15a>
 800267c:	2b20      	cmp	r3, #32
 800267e:	d867      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002680:	2b00      	cmp	r3, #0
 8002682:	d05c      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x15a>
 8002684:	2b10      	cmp	r3, #16
 8002686:	d05a      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x15a>
 8002688:	e062      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6818      	ldr	r0, [r3, #0]
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	6899      	ldr	r1, [r3, #8]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	f000 f96a 	bl	8002972 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	609a      	str	r2, [r3, #8]
      break;
 80026b6:	e04f      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6818      	ldr	r0, [r3, #0]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	6899      	ldr	r1, [r3, #8]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	f000 f953 	bl	8002972 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026da:	609a      	str	r2, [r3, #8]
      break;
 80026dc:	e03c      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6818      	ldr	r0, [r3, #0]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	6859      	ldr	r1, [r3, #4]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	461a      	mov	r2, r3
 80026ec:	f000 f8ca 	bl	8002884 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2150      	movs	r1, #80	; 0x50
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 f921 	bl	800293e <TIM_ITRx_SetConfig>
      break;
 80026fc:	e02c      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6818      	ldr	r0, [r3, #0]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	6859      	ldr	r1, [r3, #4]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	461a      	mov	r2, r3
 800270c:	f000 f8e8 	bl	80028e0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2160      	movs	r1, #96	; 0x60
 8002716:	4618      	mov	r0, r3
 8002718:	f000 f911 	bl	800293e <TIM_ITRx_SetConfig>
      break;
 800271c:	e01c      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6818      	ldr	r0, [r3, #0]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6859      	ldr	r1, [r3, #4]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	461a      	mov	r2, r3
 800272c:	f000 f8aa 	bl	8002884 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2140      	movs	r1, #64	; 0x40
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f901 	bl	800293e <TIM_ITRx_SetConfig>
      break;
 800273c:	e00c      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4619      	mov	r1, r3
 8002748:	4610      	mov	r0, r2
 800274a:	f000 f8f8 	bl	800293e <TIM_ITRx_SetConfig>
      break;
 800274e:	e003      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	73fb      	strb	r3, [r7, #15]
      break;
 8002754:	e000      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002756:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002768:	7bfb      	ldrb	r3, [r7, #15]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr

08002784 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800278c:	bf00      	nop
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr

08002796 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002796:	b480      	push	{r7}
 8002798:	b083      	sub	sp, #12
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
	...

080027bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4a2b      	ldr	r2, [pc, #172]	; (800287c <TIM_Base_SetConfig+0xc0>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d007      	beq.n	80027e4 <TIM_Base_SetConfig+0x28>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027da:	d003      	beq.n	80027e4 <TIM_Base_SetConfig+0x28>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a28      	ldr	r2, [pc, #160]	; (8002880 <TIM_Base_SetConfig+0xc4>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d108      	bne.n	80027f6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a20      	ldr	r2, [pc, #128]	; (800287c <TIM_Base_SetConfig+0xc0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d007      	beq.n	800280e <TIM_Base_SetConfig+0x52>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002804:	d003      	beq.n	800280e <TIM_Base_SetConfig+0x52>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a1d      	ldr	r2, [pc, #116]	; (8002880 <TIM_Base_SetConfig+0xc4>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d108      	bne.n	8002820 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002814:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	4313      	orrs	r3, r2
 800281e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	4313      	orrs	r3, r2
 800282c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a0d      	ldr	r2, [pc, #52]	; (800287c <TIM_Base_SetConfig+0xc0>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d103      	bne.n	8002854 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	691a      	ldr	r2, [r3, #16]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d005      	beq.n	8002872 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	f023 0201 	bic.w	r2, r3, #1
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	611a      	str	r2, [r3, #16]
  }
}
 8002872:	bf00      	nop
 8002874:	3714      	adds	r7, #20
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr
 800287c:	40012c00 	.word	0x40012c00
 8002880:	40000400 	.word	0x40000400

08002884 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002884:	b480      	push	{r7}
 8002886:	b087      	sub	sp, #28
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6a1b      	ldr	r3, [r3, #32]
 8002894:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	f023 0201 	bic.w	r2, r3, #1
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	011b      	lsls	r3, r3, #4
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f023 030a 	bic.w	r3, r3, #10
 80028c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	697a      	ldr	r2, [r7, #20]
 80028d4:	621a      	str	r2, [r3, #32]
}
 80028d6:	bf00      	nop
 80028d8:	371c      	adds	r7, #28
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b087      	sub	sp, #28
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	f023 0210 	bic.w	r2, r3, #16
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800290a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	031b      	lsls	r3, r3, #12
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	4313      	orrs	r3, r2
 8002914:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800291c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	011b      	lsls	r3, r3, #4
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	4313      	orrs	r3, r2
 8002926:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	621a      	str	r2, [r3, #32]
}
 8002934:	bf00      	nop
 8002936:	371c      	adds	r7, #28
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr

0800293e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800293e:	b480      	push	{r7}
 8002940:	b085      	sub	sp, #20
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
 8002946:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002954:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002956:	683a      	ldr	r2, [r7, #0]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	4313      	orrs	r3, r2
 800295c:	f043 0307 	orr.w	r3, r3, #7
 8002960:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	609a      	str	r2, [r3, #8]
}
 8002968:	bf00      	nop
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	bc80      	pop	{r7}
 8002970:	4770      	bx	lr

08002972 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002972:	b480      	push	{r7}
 8002974:	b087      	sub	sp, #28
 8002976:	af00      	add	r7, sp, #0
 8002978:	60f8      	str	r0, [r7, #12]
 800297a:	60b9      	str	r1, [r7, #8]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800298c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	021a      	lsls	r2, r3, #8
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	431a      	orrs	r2, r3
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	4313      	orrs	r3, r2
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	4313      	orrs	r3, r2
 800299e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	609a      	str	r2, [r3, #8]
}
 80029a6:	bf00      	nop
 80029a8:	371c      	adds	r7, #28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr

080029b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d101      	bne.n	80029c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029c4:	2302      	movs	r3, #2
 80029c6:	e041      	b.n	8002a4c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2202      	movs	r2, #2
 80029d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a14      	ldr	r2, [pc, #80]	; (8002a58 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d009      	beq.n	8002a20 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a14:	d004      	beq.n	8002a20 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a10      	ldr	r2, [pc, #64]	; (8002a5c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d10c      	bne.n	8002a3a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a26:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bc80      	pop	{r7}
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	40012c00 	.word	0x40012c00
 8002a5c:	40000400 	.word	0x40000400

08002a60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr

08002a72 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a7a:	bf00      	nop
 8002a7c:	370c      	adds	r7, #12
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bc80      	pop	{r7}
 8002a82:	4770      	bx	lr

08002a84 <__libc_init_array>:
 8002a84:	b570      	push	{r4, r5, r6, lr}
 8002a86:	2600      	movs	r6, #0
 8002a88:	4d0c      	ldr	r5, [pc, #48]	; (8002abc <__libc_init_array+0x38>)
 8002a8a:	4c0d      	ldr	r4, [pc, #52]	; (8002ac0 <__libc_init_array+0x3c>)
 8002a8c:	1b64      	subs	r4, r4, r5
 8002a8e:	10a4      	asrs	r4, r4, #2
 8002a90:	42a6      	cmp	r6, r4
 8002a92:	d109      	bne.n	8002aa8 <__libc_init_array+0x24>
 8002a94:	f000 f822 	bl	8002adc <_init>
 8002a98:	2600      	movs	r6, #0
 8002a9a:	4d0a      	ldr	r5, [pc, #40]	; (8002ac4 <__libc_init_array+0x40>)
 8002a9c:	4c0a      	ldr	r4, [pc, #40]	; (8002ac8 <__libc_init_array+0x44>)
 8002a9e:	1b64      	subs	r4, r4, r5
 8002aa0:	10a4      	asrs	r4, r4, #2
 8002aa2:	42a6      	cmp	r6, r4
 8002aa4:	d105      	bne.n	8002ab2 <__libc_init_array+0x2e>
 8002aa6:	bd70      	pop	{r4, r5, r6, pc}
 8002aa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aac:	4798      	blx	r3
 8002aae:	3601      	adds	r6, #1
 8002ab0:	e7ee      	b.n	8002a90 <__libc_init_array+0xc>
 8002ab2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ab6:	4798      	blx	r3
 8002ab8:	3601      	adds	r6, #1
 8002aba:	e7f2      	b.n	8002aa2 <__libc_init_array+0x1e>
 8002abc:	08002b18 	.word	0x08002b18
 8002ac0:	08002b18 	.word	0x08002b18
 8002ac4:	08002b18 	.word	0x08002b18
 8002ac8:	08002b1c 	.word	0x08002b1c

08002acc <memset>:
 8002acc:	4603      	mov	r3, r0
 8002ace:	4402      	add	r2, r0
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d100      	bne.n	8002ad6 <memset+0xa>
 8002ad4:	4770      	bx	lr
 8002ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8002ada:	e7f9      	b.n	8002ad0 <memset+0x4>

08002adc <_init>:
 8002adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ade:	bf00      	nop
 8002ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ae2:	bc08      	pop	{r3}
 8002ae4:	469e      	mov	lr, r3
 8002ae6:	4770      	bx	lr

08002ae8 <_fini>:
 8002ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aea:	bf00      	nop
 8002aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aee:	bc08      	pop	{r3}
 8002af0:	469e      	mov	lr, r3
 8002af2:	4770      	bx	lr
