Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 16 16:47:04 2021
| Host         : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Exp1_GPIO_wrapper_control_sets_placed.rpt
| Design       : Exp1_GPIO_wrapper
| Device       : xc7k160t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             187 |           80 |
| No           | No                    | Yes                    |              30 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             159 |           60 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------+-----------------------------------------+------------------+----------------+
|                Clock Signal                |                   Enable Signal                  |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------------------------+-----------------------------------------+------------------+----------------+
|  Exp1_GPIO_i/Display/U6/inst/PT7SEG/sh_clk |                                                  |                                         |                2 |              2 |
|  Exp1_GPIO_i/U9/inst/clk1                  | Exp1_GPIO_i/U9/inst/KCODE[4]_i_1_n_0             |                                         |                2 |              4 |
|  Exp1_GPIO_i/U9/inst/clk1                  | Exp1_GPIO_i/U9/inst/pulse[3]_i_2_n_0             |                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Ai[11]_i_1_n_0               |                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Ai[23]_i_1_n_0               |                                         |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Ai[31]_i_1_n_0               |                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Ai[15]_i_1_n_0               |                                         |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Ai[19]_i_1_n_0               |                                         |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Ai[27]_i_1_n_0               |                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Ai[7]_i_1_n_0                |                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Ai[3]_i_1_n_0                |                                         |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Bi[3]_i_1_n_0                |                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Bi[15]_i_1_n_0               |                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Bi[11]_i_1_n_0               |                                         |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Bi[23]_i_1_n_0               |                                         |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Bi[19]_i_1_n_0               |                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Bi[27]_i_1_n_0               |                                         |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Bi[7]_i_1_n_0                |                                         |                1 |              4 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/M4/inst/Bi[31]_i_1_n_0               |                                         |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                      |                                                  | Exp1_GPIO_i/U9/inst/rst                 |                3 |              6 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/U9/inst/SWO[15]_i_1_n_0              |                                         |                4 |              7 |
|  Exp1_GPIO_i/U9/inst/clk1                  |                                                  |                                         |                5 |              9 |
|  Exp1_GPIO_i/GPIO/U7/inst/PTLED/sh_clk     | Exp1_GPIO_i/GPIO/U7/inst/PTLED/Q[16]_i_1_n_0     |                                         |                5 |             17 |
|  Exp1_GPIO_i/U9/inst/clk1                  | Exp1_GPIO_i/U9/inst/sel                          | Exp1_GPIO_i/U9/inst/counter0            |                6 |             21 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/U9/inst/counter1[0]_i_2_n_0          | Exp1_GPIO_i/U9/inst/counter1[0]_i_1_n_0 |                6 |             21 |
| ~clk_100mhz_IBUF_BUFG                      |                                                  | Exp1_GPIO_i/U9/inst/rst                 |               12 |             24 |
|  Exp1_GPIO_i/Display/U5/inst/mapup         |                                                  |                                         |               15 |             32 |
| ~Exp1_GPIO_i/Display/U5/inst/mapup         |                                                  |                                         |               15 |             32 |
|  clk_100mhz_IBUF_BUFG                      | Exp1_GPIO_i/U9/inst/rst_counter                  | Exp1_GPIO_i/U9/inst/counter1[0]_i_1_n_0 |                8 |             32 |
|  Exp1_GPIO_i/Display/U6/inst/PT7SEG/sh_clk | Exp1_GPIO_i/Display/U6/inst/PT7SEG/Q[63]_i_1_n_0 |                                         |               24 |             63 |
|  clk_100mhz_IBUF_BUFG                      |                                                  |                                         |               43 |            112 |
+--------------------------------------------+--------------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    18 |
| 6      |                     1 |
| 7      |                     1 |
| 9      |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


