========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 49290200	w_miss: 643524	w_miss_rate: 1.305582%
r_access: 250709781	r_miss: 41913594	r_miss_rate: 16.717973%
t_access: 299999981	t_miss: 42557118	t_miss_rate: 14.185707%
Read_Latency: 1255092471	Write_Latency: 155592888
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 42499186	w_miss: 42499186	w_miss_rate: 100.000000%
r_access: 42557118	r_miss: 42557030	r_miss_rate: 99.999793%
t_access: 85056304	t_miss: 85056216	t_miss_rate: 99.999897%
Cache info :
w_access: 42499185	w_miss: 636	w_miss_rate: 0.001496%
r_access: 42557030	r_miss: 8305060	r_miss_rate: 19.515131%
t_access: 85056215	t_miss: 8305696	t_miss_rate: 9.764949%
Buffer Latency:
ReadLatency: 792	WriteLatency: 0
STTRAM Latency:
ReadLatency: 698605550	WriteLatency: 552513573
Total Latency:
ReadLatency: 698606342	WriteLatency: 552513573
========== End of L2 ==========

========== L3 info ==========
w_access: 8263973	w_miss: 13869	w_miss_rate: 0.167825%
r_access: 8305696	r_miss: 87631	r_miss_rate: 1.055071%
t_access: 16569669	t_miss: 101500	t_miss_rate: 0.612565%
Read_Latency: 214214725	Write_Latency: 207639500
========== End of L3 ==========

