#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb  4 00:36:24 2025
# Process ID         : 190596
# Current directory  : /home/phil/btreeBlock/vivado
# Command line       : vivado -mode batch -source /home/phil/btreeBlock/vivado/synthesis.tcl
# Log file           : /home/phil/btreeBlock/vivado/vivado.log
# Journal file       : /home/phil/btreeBlock/vivado/vivado.jou
# Running On         : pousadouros
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : Intel(R) Core(TM) i5-7400 CPU @ 3.00GHz
# CPU Frequency      : 3299.969 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 8278 MB
# Swap memory        : 536 MB
# Total Virtual      : 8815 MB
# Available Virtual  : 2136 MB
#-----------------------------------------------------------
source /home/phil/btreeBlock/vivado/synthesis.tcl
# create_project find /home/phil/btreeBlock/verilog/find/2/vivado -part XC7A200T -force
# add_files /home/phil/btreeBlock/verilog/find/2/find.v
# add_files -norecurse /home/phil/btreeBlock/verilog/find/2/includes/M.vh
# add_files -norecurse /home/phil/btreeBlock/verilog/find/2/includes/T.vh
# set_property include_dirs [list /home/phil/btreeBlock/verilog/find/2/includes] [current_fileset]
# launch_runs synth_1
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Feb  4 00:36:31 2025] Launched synth_1...
Run output will be captured here: /home/phil/btreeBlock/verilog/find/2/vivado/find.runs/synth_1/runme.log
# wait_on_runs synth_1
[Tue Feb  4 00:36:31 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log find.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source find.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb  4 00:36:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source find.tcl -notrace
Command: synth_design -top find -part xc7a200tfbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 190878
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1739.383 ; gain = 361.859 ; free physical = 121 ; free virtual = 712
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'find' [/home/phil/btreeBlock/verilog/find/2/find.v:6]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [/home/phil/btreeBlock/verilog/find/2/find.v:77]
WARNING: [Synth 8-11581] system task call 'fdisplay' not supported [/home/phil/btreeBlock/verilog/find/2/find.v:91]
INFO: [Synth 8-6155] done synthesizing module 'find' (0#1) [/home/phil/btreeBlock/verilog/find/2/find.v:6]
WARNING: [Synth 8-6014] Unused sequential element steps_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:73]
WARNING: [Synth 8-6014] Unused sequential element traceFile_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:77]
WARNING: [Synth 8-6014] Unused sequential element branch_0_StuckSA_Copy_46_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:79]
WARNING: [Synth 8-6014] Unused sequential element branch_1_StuckSA_Memory_Based_48_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:80]
WARNING: [Synth 8-6014] Unused sequential element branch_1_StuckSA_Copy_49_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:80]
WARNING: [Synth 8-6014] Unused sequential element branch_1_StuckSA_Transaction_50_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:80]
WARNING: [Synth 8-6014] Unused sequential element branch_2_StuckSA_Memory_Based_51_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:81]
WARNING: [Synth 8-6014] Unused sequential element branch_2_StuckSA_Copy_52_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:81]
WARNING: [Synth 8-6014] Unused sequential element branch_2_StuckSA_Transaction_53_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:81]
WARNING: [Synth 8-6014] Unused sequential element branch_3_StuckSA_Memory_Based_54_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:82]
WARNING: [Synth 8-6014] Unused sequential element branch_3_StuckSA_Copy_55_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:82]
WARNING: [Synth 8-6014] Unused sequential element branch_3_StuckSA_Transaction_56_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:82]
WARNING: [Synth 8-6014] Unused sequential element leaf_0_StuckSA_Copy_58_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:83]
WARNING: [Synth 8-6014] Unused sequential element leaf_1_StuckSA_Memory_Based_60_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:84]
WARNING: [Synth 8-6014] Unused sequential element leaf_1_StuckSA_Copy_61_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:84]
WARNING: [Synth 8-6014] Unused sequential element leaf_1_StuckSA_Transaction_62_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:84]
WARNING: [Synth 8-6014] Unused sequential element leaf_2_StuckSA_Memory_Based_63_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:85]
WARNING: [Synth 8-6014] Unused sequential element leaf_2_StuckSA_Copy_64_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:85]
WARNING: [Synth 8-6014] Unused sequential element leaf_2_StuckSA_Transaction_65_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:85]
WARNING: [Synth 8-6014] Unused sequential element leaf_3_StuckSA_Memory_Based_66_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:86]
WARNING: [Synth 8-6014] Unused sequential element leaf_3_StuckSA_Copy_67_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:86]
WARNING: [Synth 8-6014] Unused sequential element leaf_3_StuckSA_Transaction_68_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:86]
WARNING: [Synth 8-3917] design find has port data[4] driven by constant 0
WARNING: [Synth 8-7129] Port pfd[2] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[1] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[0] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[4] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[3] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[2] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[1] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[0] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[4] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[3] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[2] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[1] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[0] in module find is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1818.352 ; gain = 440.828 ; free physical = 138 ; free virtual = 628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.164 ; gain = 458.641 ; free physical = 121 ; free virtual = 614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1844.168 ; gain = 466.645 ; free physical = 121 ; free virtual = 616
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1877.996 ; gain = 500.473 ; free physical = 131 ; free virtual = 586
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	              338 Bit    Registers := 1     
	              283 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	 137 Input  338 Bit        Muxes := 1     
	   2 Input  314 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	 137 Input   31 Bit        Muxes := 1     
	 137 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
