# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../full_isa_mcu.srcs/sources_1/imports/Downloads/clk_2n_div_test_v1_01.v" \
"../../../../full_isa_mcu.srcs/sources_1/imports/imports/CPE 233/mux_2t1_nb_v1_04.v" \
"../../../../full_isa_mcu.srcs/sources_1/imports/CPE 233/mux_4t1_nb_v1_06.v" \
"../../../../full_isa_mcu.srcs/sources_1/imports/Downloads/univ_sseg_v1_05.v" \

sv xil_defaultlib  \
"../../../../full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week4/mcu_gen/mcu_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" \
"../../../../full_isa_mcu.srcs/sources_1/new/BRANCH_COND_GEN.sv" \
"../../../../full_isa_mcu.srcs/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv" \
"../../../../full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week4/mcu_gen/mcu_gen.srcs/sources_1/new/IMMED_GEN.sv" \
"../../../../full_isa_mcu.srcs/sources_1/imports/new/OTTER_MCU.sv" \
"../../../../full_isa_mcu.srcs/sources_1/imports/imports/new/PC_MOD.sv" \
"../../../../full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week3/alu/alu.srcs/sources_1/new/alu.sv" \
"../../../../full_isa_mcu.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_04-1.sv" \
"../../../../full_isa_mcu.srcs/sources_1/imports/imports/Downloads/control_unit_fsm_v_1_06.sv" \
"../../../../full_isa_mcu.srcs/sources_1/imports/imports/Downloads/otter_memory_v1_06.sv" \
"../../../../full_isa_mcu.srcs/sources_1/imports/imports/Downloads/reg_file_v_1_01.sv" \

verilog xil_defaultlib  \
"../../../../full_isa_mcu.srcs/sim_1/imports/Downloads/exp5_testbench-1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
