Classic Timing Analyzer report for alu
Sun Apr 10 01:57:47 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                            ;
+------------------------------+-------+---------------+-------------+------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.472 ns   ; ALUCONT[1] ; RESULT[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 17.472 ns       ; ALUCONT[1] ; RESULT[1] ;
; N/A   ; None              ; 17.135 ns       ; B[0]       ; RESULT[1] ;
; N/A   ; None              ; 17.025 ns       ; ALUCONT[2] ; RESULT[1] ;
; N/A   ; None              ; 16.846 ns       ; A[0]       ; RESULT[1] ;
; N/A   ; None              ; 15.929 ns       ; ALUCONT[1] ; RESULT[0] ;
; N/A   ; None              ; 15.865 ns       ; A[1]       ; RESULT[0] ;
; N/A   ; None              ; 15.519 ns       ; ALUCONT[2] ; RESULT[0] ;
; N/A   ; None              ; 15.492 ns       ; A[1]       ; RESULT[1] ;
; N/A   ; None              ; 15.445 ns       ; B[0]       ; RESULT[0] ;
; N/A   ; None              ; 15.373 ns       ; B[1]       ; RESULT[1] ;
; N/A   ; None              ; 15.305 ns       ; B[1]       ; RESULT[0] ;
; N/A   ; None              ; 15.156 ns       ; A[0]       ; RESULT[0] ;
; N/A   ; None              ; 15.092 ns       ; ALUCONT[0] ; RESULT[1] ;
; N/A   ; None              ; 14.501 ns       ; ALUCONT[1] ; RESULT[3] ;
; N/A   ; None              ; 14.437 ns       ; A[1]       ; RESULT[3] ;
; N/A   ; None              ; 14.223 ns       ; B[2]       ; RESULT[0] ;
; N/A   ; None              ; 14.091 ns       ; ALUCONT[2] ; RESULT[3] ;
; N/A   ; None              ; 14.017 ns       ; B[0]       ; RESULT[3] ;
; N/A   ; None              ; 14.001 ns       ; A[3]       ; RESULT[0] ;
; N/A   ; None              ; 13.917 ns       ; ALUCONT[1] ; RESULT[2] ;
; N/A   ; None              ; 13.879 ns       ; A[2]       ; RESULT[0] ;
; N/A   ; None              ; 13.877 ns       ; B[1]       ; RESULT[3] ;
; N/A   ; None              ; 13.853 ns       ; A[1]       ; RESULT[2] ;
; N/A   ; None              ; 13.728 ns       ; A[0]       ; RESULT[3] ;
; N/A   ; None              ; 13.507 ns       ; ALUCONT[2] ; RESULT[2] ;
; N/A   ; None              ; 13.433 ns       ; B[0]       ; RESULT[2] ;
; N/A   ; None              ; 13.326 ns       ; B[3]       ; RESULT[0] ;
; N/A   ; None              ; 13.293 ns       ; B[1]       ; RESULT[2] ;
; N/A   ; None              ; 13.256 ns       ; ALUCONT[0] ; RESULT[0] ;
; N/A   ; None              ; 13.144 ns       ; A[0]       ; RESULT[2] ;
; N/A   ; None              ; 12.795 ns       ; B[2]       ; RESULT[3] ;
; N/A   ; None              ; 12.675 ns       ; ALUCONT[0] ; RESULT[2] ;
; N/A   ; None              ; 12.616 ns       ; B[2]       ; RESULT[2] ;
; N/A   ; None              ; 12.573 ns       ; A[3]       ; RESULT[3] ;
; N/A   ; None              ; 12.451 ns       ; A[2]       ; RESULT[3] ;
; N/A   ; None              ; 12.270 ns       ; A[2]       ; RESULT[2] ;
; N/A   ; None              ; 12.131 ns       ; ALUCONT[0] ; RESULT[3] ;
; N/A   ; None              ; 11.894 ns       ; B[3]       ; RESULT[3] ;
+-------+-------------------+-----------------+------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 10 01:57:47 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only
Info: Longest tpd from source pin "ALUCONT[1]" to destination pin "RESULT[1]" is 17.472 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R8; Fanout = 9; PIN Node = 'ALUCONT[1]'
    Info: 2: + IC(6.248 ns) + CELL(0.521 ns) = 7.633 ns; Loc. = LCCOMB_X6_Y18_N26; Fanout = 2; COMB Node = 'ripple_n:alu_adder|full_adder:\adders:0:fulladders|C_OUT~0'
    Info: 3: + IC(1.121 ns) + CELL(0.521 ns) = 9.275 ns; Loc. = LCCOMB_X5_Y13_N2; Fanout = 1; COMB Node = 'ripple_n:alu_adder|full_adder:\adders:1:fulladders|OUTPUT'
    Info: 4: + IC(0.291 ns) + CELL(0.521 ns) = 10.087 ns; Loc. = LCCOMB_X5_Y13_N28; Fanout = 1; COMB Node = 'RESULT~8'
    Info: 5: + IC(4.545 ns) + CELL(2.840 ns) = 17.472 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'RESULT[1]'
    Info: Total cell delay = 5.267 ns ( 30.15 % )
    Info: Total interconnect delay = 12.205 ns ( 69.85 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Sun Apr 10 01:57:49 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


