<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `bcm2711_pac/src/aux_.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>aux_.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../bcm2711_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../bcm2711_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../bcm2711_pac/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
</pre><pre class="rust"><code><span class="doccomment">//! [Auxiliaries][1]</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! [1]: https://datasheets.raspberrypi.com/bcm2711/bcm2711-peripherals.pdf#%5B%7B%22num%22%3A11%2C%22gen%22%3A0%7D%2C%7B%22name%22%3A%22XYZ%22%7D%2C115%2C841.89%2Cnull%5D</span>
<span class="kw">use</span> <span class="ident">tock_registers</span>::{
    <span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>,
    <span class="ident">registers</span>::{<span class="ident">ReadOnly</span>, <span class="ident">ReadWrite</span>},
};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::Vpa</span>;

<span class="doccomment">/// The base address of [the AUX Mini UART register block](Registers).</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE</span>: <span class="ident">Vpa</span> <span class="op">=</span> <span class="ident">Vpa</span>(<span class="number">0x4_7e21_5000</span>);

<span class="macro">register_structs!</span> {
    <span class="kw">pub</span> <span class="ident">Registers</span> {
        (<span class="number">0x00</span> =&gt; <span class="kw">pub</span> <span class="ident">aux_irq</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_IRQ::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x04</span> =&gt; <span class="kw">pub</span> <span class="ident">aux_enables</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_ENABLES::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x08</span> =&gt; <span class="ident">_pad0</span>),
        (<span class="number">0x40</span> =&gt; <span class="kw">pub</span> <span class="ident">aux_mu</span>: <span class="ident">MiniUartRegisters</span>),
        (<span class="number">0x80</span> =&gt; <span class="kw">pub</span> <span class="ident">aux_spi1</span>: <span class="ident">SpiRegisters</span>),
        (<span class="number">0xc0</span> =&gt; <span class="kw">pub</span> <span class="ident">aux_spi2</span>: <span class="ident">SpiRegisters</span>),
        (<span class="number">0x100</span> =&gt; @<span class="ident">END</span>),
    },

    <span class="kw">pub</span> <span class="ident">MiniUartRegisters</span> {
        (<span class="number">0x00</span> =&gt; <span class="kw">pub</span> <span class="ident">io_reg</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_IO_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x04</span> =&gt; <span class="kw">pub</span> <span class="ident">ier_reg</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_IER_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x08</span> =&gt; <span class="kw">pub</span> <span class="ident">iir_reg</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_IIR_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0c</span> =&gt; <span class="kw">pub</span> <span class="ident">lcr_reg</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_LCR_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x10</span> =&gt; <span class="kw">pub</span> <span class="ident">mcr_reg</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_MCR_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x14</span> =&gt; <span class="kw">pub</span> <span class="ident">lsr_reg</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_LSR_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x18</span> =&gt; <span class="kw">pub</span> <span class="ident">msr_reg</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_MSR_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1c</span> =&gt; <span class="kw">pub</span> <span class="ident">scratch</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_SCRATCH::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x20</span> =&gt; <span class="kw">pub</span> <span class="ident">cntl_reg</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_CNTL_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x24</span> =&gt; <span class="kw">pub</span> <span class="ident">stat_reg</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_STAT_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x28</span> =&gt; <span class="kw">pub</span> <span class="ident">baud_reg</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_MU_BAUD_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x2c</span> =&gt; <span class="ident">_pad0</span>),
        (<span class="number">0x40</span> =&gt; @<span class="ident">END</span>),
    },

    <span class="kw">pub</span> <span class="ident">SpiRegisters</span> {
        (<span class="number">0x00</span> =&gt; <span class="kw">pub</span> <span class="ident">cntl0_reg</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_CNTL0_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x04</span> =&gt; <span class="kw">pub</span> <span class="ident">cntl1_reg</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_CNTL1_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x08</span> =&gt; <span class="kw">pub</span> <span class="ident">stat_reg</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_STAT_REG::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0c</span> =&gt; <span class="kw">pub</span> <span class="ident">peek_reg</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_DATA::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x10</span> =&gt; <span class="ident">_pad0</span>),
        (<span class="number">0x20</span> =&gt; <span class="kw">pub</span> <span class="ident">io_rega</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_DATA::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x24</span> =&gt; <span class="kw">pub</span> <span class="ident">io_regb</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_DATA::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x28</span> =&gt; <span class="kw">pub</span> <span class="ident">io_regc</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_DATA::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x2c</span> =&gt; <span class="kw">pub</span> <span class="ident">io_regd</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_DATA::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x30</span> =&gt; <span class="kw">pub</span> <span class="ident">txhold_rega</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_DATA::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x34</span> =&gt; <span class="kw">pub</span> <span class="ident">txhold_regb</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_DATA::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x38</span> =&gt; <span class="kw">pub</span> <span class="ident">txhold_regc</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_DATA::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x3c</span> =&gt; <span class="kw">pub</span> <span class="ident">txhold_regd</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">AUX_SPI_DATA::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x40</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_IRQ</span> [
        <span class="doccomment">/// If set the mini UART has an interrupt pending.</span>
        <span class="ident">MINI_UART_IRQ</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// If set the SPI1 module has an interrupt pending.</span>
        <span class="ident">SPI1_IRQ</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// If set the SPI2 module has an interrupt pending.</span>
        <span class="ident">SPI2_IRQ</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_ENABLES</span> [
        <span class="doccomment">/// If set the mini UART is enabled.</span>
        <span class="ident">MINI_UART_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// If set the SPI1 module is enabled.</span>
        <span class="ident">SPI1_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// If set the SPI2 module is enabled.</span>
        <span class="ident">SPI2_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_IO_REG</span> [
        <span class="doccomment">/// Receive data read, `DLAB` = 0</span>
        <span class="ident">RX_DATA</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],
        <span class="doccomment">/// Transmit data write, `DLAB` = 0</span>
        <span class="ident">TX_DATA</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],
        <span class="doccomment">/// LS 8 bits baudrate, `DLAB` = 1</span>
        <span class="ident">BAUDRATE_LO</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_IER_REG</span> [
        <span class="doccomment">/// Enable transmit interrupt, `DLAB` = 0</span>
        <span class="ident">TX_INT_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Enable receive interrupt, `DLAB` = 0</span>
        <span class="ident">RX_INT_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// MS 8 bits baudrate, `DLAB` = 1</span>
        <span class="ident">BAUDRATE_HI</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_IIR_REG</span> [
        <span class="doccomment">/// Interrupt pending</span>
        <span class="ident">INT_PENDING</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// TX interrupt ID bit (read), FIFO clear (write)</span>
        <span class="ident">TX_INT_PENDING_FIFO_CLEAR</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// RX interrupt ID bit (write), FIFO clear (read)</span>
        <span class="ident">RX_INT_PENDING_FIFO_CLEAR</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_LCR_REG</span> [
        <span class="doccomment">/// Data size</span>
        <span class="ident">DATA_SIZE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">SevenBits</span> <span class="op">=</span> <span class="number">7</span>,
            <span class="ident">EightBits</span> <span class="op">=</span> <span class="number">8</span>,
        ],
        <span class="doccomment">/// Break</span>
        <span class="ident">BREAK</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// DLAB access - if set the first two Mini UART registers give access</span>
        <span class="doccomment">/// to the Baudrate register.</span>
        <span class="ident">DLAB</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Normal</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">RouteToBaudrateReg</span> <span class="op">=</span> <span class="number">1</span>,
        ],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_MCR_REG</span> [
        <span class="doccomment">/// RTS signal (if set `UART1_RTS` pin is low)</span>
        <span class="ident">RTS</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">High</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Low</span> <span class="op">=</span> <span class="number">1</span>,
        ],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_LSR_REG</span> [
        <span class="doccomment">/// Data ready</span>
        <span class="ident">DATA_READY</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Receiver overrun (RO)</span>
        <span class="ident">RX_OVERRUN</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Transmitter empty</span>
        <span class="ident">TX_EMPTY</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Transmitter idle</span>
        <span class="ident">TX_IDLE</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_MSR_REG</span> [
        <span class="doccomment">/// CTS status (if set `UART1_CTS` pin is low)</span>
        <span class="ident">CTS</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">High</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Low</span> <span class="op">=</span> <span class="number">1</span>,
        ],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_SCRATCH</span> [
        <span class="doccomment">/// Scratch</span>
        <span class="ident">SCRATCH</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_CNTL_REG</span> [
        <span class="doccomment">/// Receiver enable</span>
        <span class="ident">RX_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Transmitter enable</span>
        <span class="ident">TX_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Enable receive auto flow-control using RTS</span>
        <span class="ident">RTS_AFC</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Enable transmit auto flow-control using CTS</span>
        <span class="ident">CTS_AFC</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="comment">// RTS auto flow level</span>
        <span class="ident">RTS_AFC_LEVEL</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">Three</span> <span class="op">=</span> <span class="number">0b00</span>,
            <span class="ident">Two</span> <span class="op">=</span> <span class="number">0b01</span>,
            <span class="ident">One</span> <span class="op">=</span> <span class="number">0b10</span>,
            <span class="ident">Four</span> <span class="op">=</span> <span class="number">0b11</span>,
        ],
        <span class="doccomment">/// RTS assert level</span>
        <span class="ident">RTS_AFC_POLARITY</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// CTS assert level</span>
        <span class="ident">CTS_AFC_POLARITY</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_STAT_REG</span> [
        <span class="doccomment">/// Symbol available</span>
        <span class="ident">RX_NOT_EMPTY</span> <span class="ident">OFFSET</span>(<span class="number">0</span>)  <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Space available</span>
        <span class="ident">TX_NOT_FULL</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Receiver is idle</span>
        <span class="ident">RX_IDLE</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Transmitter is idle</span>
        <span class="ident">TX_IDLE</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Receiver overrun</span>
        <span class="ident">RX_OVERRUN</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Transmit FIFO is full</span>
        <span class="ident">TX_FULL</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// RTS status</span>
        <span class="ident">RTS</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// CTS line</span>
        <span class="ident">CTS</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Transmit FIFO is empty</span>
        <span class="ident">TX_EMPTY</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Transmitter done</span>
        <span class="ident">TX_DONE</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Receive FIFO fill level (`0..=8`)</span>
        <span class="ident">RX_FIFO_LEVEL</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],
        <span class="doccomment">/// Transmit FIFO fill level (`0..=8`)</span>
        <span class="ident">TX_FIFO_LEVEL</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_MU_BAUD_REG</span> [
        <span class="doccomment">/// Baudrate</span>
        <span class="ident">BAUDRATE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_SPI_CNTL0_REG</span> [
        <span class="doccomment">/// Shift length</span>
        <span class="ident">SHIFT_LEN</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">6</span>) [],
        <span class="doccomment">/// SHift out MS bit first</span>
        <span class="ident">SHIFT_OUT_DIR</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">LsbFirst</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">MsbFirst</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Invert SPI CLK</span>
        <span class="ident">CLK_POLARITY</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">IdleLow</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">IdleHigh</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Out rising</span>
        <span class="ident">OUT_EDGE</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">FallingEdge</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">RisingEdge</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Clear FIFOs</span>
        <span class="ident">CLEAR_FIFO</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// In rising</span>
        <span class="ident">IN_EDGE</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">FallingEdge</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">RisingEdge</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Enable</span>
        <span class="ident">ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">11</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// DOUT hold time</span>
        <span class="ident">DOUT_HOLD_TIME</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">Zero</span> <span class="op">=</span> <span class="number">0b00</span>,
            <span class="ident">One</span> <span class="op">=</span> <span class="number">0b01</span>,
            <span class="ident">Four</span> <span class="op">=</span> <span class="number">0b10</span>,
            <span class="ident">Seven</span> <span class="op">=</span> <span class="number">0b11</span>,
        ],
        <span class="doccomment">/// Variable width</span>
        <span class="ident">VARIABLE_WIDTH</span> <span class="ident">OFFSET</span>(<span class="number">14</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Variable CS</span>
        <span class="ident">VARIABLE_CS</span> <span class="ident">OFFSET</span>(<span class="number">15</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Post-input mode</span>
        <span class="ident">POST_INPUT</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// Chip selects</span>
        <span class="ident">CS</span> <span class="ident">OFFSET</span>(<span class="number">17</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],
        <span class="doccomment">/// Speed: `spi_clk_freq = system_clock_freq / 2 * (speed + 1)`</span>
        <span class="ident">SPEED</span> <span class="ident">OFFSET</span>(<span class="number">20</span>) <span class="ident">NUMBITS</span>(<span class="number">12</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_SPI_CNTL1_REG</span> [
        <span class="doccomment">/// Keep input</span>
        <span class="ident">KEEP_INPUT</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// SHift in MS bit first</span>
        <span class="ident">SHIFT_IN_DIR</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">LsbFirst</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">MsbFirst</span> <span class="op">=</span> <span class="number">1</span>,
        ],
        <span class="doccomment">/// Done IRQ</span>
        <span class="ident">DONE_IRQ</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// TX empty IRQ</span>
        <span class="ident">TX_EMPTY_IRQ</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// CS high time</span>
        <span class="ident">CS_HIGH_TIME</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_SPI_STAT_REG</span> [
        <span class="doccomment">/// Bit count</span>
        <span class="ident">BIT_COUNT</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">6</span>) [],
        <span class="doccomment">/// Busy</span>
        <span class="ident">BUSY</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// RX empty</span>
        <span class="ident">RX_EMPTY</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// RX full</span>
        <span class="ident">RX_FULL</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// TX empty</span>
        <span class="ident">TX_EMPTY</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// TX full</span>
        <span class="ident">TX_FULL</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],
        <span class="doccomment">/// RX fifo level</span>
        <span class="ident">RX_FIFO_LEVEL</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],
        <span class="doccomment">/// TX fifo level</span>
        <span class="ident">TX_FIFO_LEVEL</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],
    ]
}

<span class="macro">register_bitfields!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">AUX_SPI_DATA</span> [
        <span class="ident">DATA</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) [],
    ]
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="bcm2711_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.65.0-nightly (20ffea693 2022-08-11)" ></div></body></html>