Analysis & Synthesis report for DE2_115_top
Thu Aug 01 18:02:25 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE2_115_top|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 25. altsyncram Parameter Settings by Entity Instance
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "hex_7seg:Score_1"
 28. Port Connectivity Checks: "hex_7seg:Score_10"
 29. Port Connectivity Checks: "hex_7seg:TIME_DEC_1"
 30. Port Connectivity Checks: "hex_7seg:TIME_DEC_10"
 31. Port Connectivity Checks: "vga_adapter:VGA"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 01 18:02:25 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE2_115_top                                 ;
; Top-level Entity Name              ; DE2_115_top                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,423                                       ;
;     Total combinational functions  ; 5,012                                       ;
;     Dedicated logic registers      ; 786                                         ;
; Total registers                    ; 786                                         ;
; Total pins                         ; 108                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115_top        ; DE2_115_top        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; DE2_115.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v                  ;         ;
; letterRom.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv               ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v              ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_address_translator.v   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_60g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/altsyncram_60g1.tdf     ;         ;
; black.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/black.mif                  ;         ;
; db/decode_lsa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/decode_lsa.tdf          ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/decode_e8a.tdf          ;         ;
; db/mux_0nb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/mux_0nb.tdf             ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_pll.v                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                 ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc               ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc               ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_controller.v           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                  ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                 ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc             ;         ;
; db/lpm_divide_k9m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/lpm_divide_k9m.tdf      ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/sign_div_unsign_bkh.tdf ;         ;
; db/alt_u_div_74f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/alt_u_div_74f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/lpm_divide_jhm.tdf      ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,423          ;
;                                             ;                ;
; Total combinational functions               ; 5012           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3561           ;
;     -- 3 input functions                    ; 860            ;
;     -- <=2 input functions                  ; 591            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 4452           ;
;     -- arithmetic mode                      ; 560            ;
;                                             ;                ;
; Total registers                             ; 786            ;
;     -- Dedicated logic registers            ; 786            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 108            ;
; Total memory bits                           ; 57600          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 766            ;
; Total fan-out                               ; 20581          ;
; Average fan-out                             ; 3.42           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |DE2_115_top                                            ; 5012 (1200)         ; 786 (755)                 ; 57600       ; 0            ; 0       ; 0         ; 108  ; 0            ; |DE2_115_top                                                                                                 ; DE2_115_top            ; work         ;
;    |LFSR:lfst_inst|                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|LFSR:lfst_inst                                                                                  ; LFSR                   ; work         ;
;    |SEG7_LUT:NUMBER1|                                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|SEG7_LUT:NUMBER1                                                                                ; SEG7_LUT               ; work         ;
;    |SEG7_LUT:NUMBER2|                                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|SEG7_LUT:NUMBER2                                                                                ; SEG7_LUT               ; work         ;
;    |SEG7_LUT:NUMBER3|                                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|SEG7_LUT:NUMBER3                                                                                ; SEG7_LUT               ; work         ;
;    |SEG7_LUT:NUMBER4|                                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|SEG7_LUT:NUMBER4                                                                                ; SEG7_LUT               ; work         ;
;    |hex_7seg:Score_10|                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|hex_7seg:Score_10                                                                               ; hex_7seg               ; work         ;
;    |hex_7seg:Score_1|                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|hex_7seg:Score_1                                                                                ; hex_7seg               ; work         ;
;    |hex_7seg:TIME_DEC_10|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|hex_7seg:TIME_DEC_10                                                                            ; hex_7seg               ; work         ;
;    |hex_7seg:TIME_DEC_1|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|hex_7seg:TIME_DEC_1                                                                             ; hex_7seg               ; work         ;
;    |letterROMSV:LetterB|                                ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:LetterB                                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[10].Letter|                ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[10].Letter                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[11].Letter|                ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[11].Letter                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[12].Letter|                ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[12].Letter                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[13].Letter|                ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[13].Letter                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[14].Letter|                ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[14].Letter                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[15].Letter|                ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[15].Letter                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[16].Letter|                ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[16].Letter                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[1].Letter|                 ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[1].Letter                                                              ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[2].Letter|                 ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[2].Letter                                                              ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[3].Letter|                 ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[3].Letter                                                              ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[4].Letter|                 ; 112 (112)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[4].Letter                                                              ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[5].Letter|                 ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[5].Letter                                                              ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[6].Letter|                 ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[6].Letter                                                              ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[7].Letter|                 ; 111 (111)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[7].Letter                                                              ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[8].Letter|                 ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[8].Letter                                                              ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters1[9].Letter|                 ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters1[9].Letter                                                              ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[10].LetterA|               ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[10].LetterA                                                            ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[11].LetterA|               ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[11].LetterA                                                            ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[12].LetterA|               ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[12].LetterA                                                            ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[13].LetterA|               ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[13].LetterA                                                            ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[14].LetterA|               ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[14].LetterA                                                            ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[15].LetterA|               ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[15].LetterA                                                            ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[16].LetterA|               ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[16].LetterA                                                            ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[1].LetterA|                ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[1].LetterA                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[2].LetterA|                ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[2].LetterA                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[3].LetterA|                ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[3].LetterA                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[4].LetterA|                ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[4].LetterA                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[5].LetterA|                ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[5].LetterA                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[6].LetterA|                ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[6].LetterA                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[7].LetterA|                ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[7].LetterA                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[8].LetterA|                ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[8].LetterA                                                             ; letterROMSV            ; work         ;
;    |letterROMSV:gen_letters2[9].LetterA|                ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|letterROMSV:gen_letters2[9].LetterA                                                             ; letterROMSV            ; work         ;
;    |lpm_divide:Div0|                                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Div0                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_jhm:auto_generated|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                   ; lpm_divide_jhm         ; work         ;
;          |sign_div_unsign_bkh:divider|                  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;             |alt_u_div_74f:divider|                     ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_74f:divider ; alt_u_div_74f          ; work         ;
;    |lpm_divide:Div1|                                    ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Div1                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_jhm:auto_generated|                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                   ; lpm_divide_jhm         ; work         ;
;          |sign_div_unsign_bkh:divider|                  ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;             |alt_u_div_74f:divider|                     ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_74f:divider ; alt_u_div_74f          ; work         ;
;    |lpm_divide:Mod0|                                    ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_k9m:auto_generated|                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                   ; lpm_divide_k9m         ; work         ;
;          |sign_div_unsign_bkh:divider|                  ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;             |alt_u_div_74f:divider|                     ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_74f:divider ; alt_u_div_74f          ; work         ;
;    |lpm_divide:Mod1|                                    ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Mod1                                                                                 ; lpm_divide             ; work         ;
;       |lpm_divide_k9m:auto_generated|                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Mod1|lpm_divide_k9m:auto_generated                                                   ; lpm_divide_k9m         ; work         ;
;          |sign_div_unsign_bkh:divider|                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;             |alt_u_div_74f:divider|                     ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_74f:divider ; alt_u_div_74f          ; work         ;
;    |vga_adapter:VGA|                                    ; 98 (2)              ; 30 (0)                    ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA                                                                                 ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)              ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|altsyncram:VideoMemory                                                          ; altsyncram             ; work         ;
;          |altsyncram_60g1:auto_generated|               ; 12 (0)              ; 4 (4)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated                           ; altsyncram_60g1        ; work         ;
;             |decode_e8a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b  ; decode_e8a             ; work         ;
;             |decode_lsa:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2        ; decode_lsa             ; work         ;
;             |mux_0nb:mux3|                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3              ; mux_0nb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|vga_address_translator:user_input_translator                                    ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 66 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|vga_controller:controller                                                       ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator          ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|vga_pll:mypll                                                                   ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                           ; altpll                 ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_top|state                                                                                                                                 ;
+----------------------+--------------------+-----------------+----------------------+-----------------+----------------+------------+---------------+---------------+
; Name                 ; state.CHECK_ANSWER ; state.DEBOUNCE2 ; state.RANDOM_LETTERS ; state.VGA_HELLO ; state.DEBOUNCE ; state.GAME ; state.PREGAME ; state.INITIAL ;
+----------------------+--------------------+-----------------+----------------------+-----------------+----------------+------------+---------------+---------------+
; state.INITIAL        ; 0                  ; 0               ; 0                    ; 0               ; 0              ; 0          ; 0             ; 0             ;
; state.PREGAME        ; 0                  ; 0               ; 0                    ; 0               ; 0              ; 0          ; 1             ; 1             ;
; state.GAME           ; 0                  ; 0               ; 0                    ; 0               ; 0              ; 1          ; 0             ; 1             ;
; state.DEBOUNCE       ; 0                  ; 0               ; 0                    ; 0               ; 1              ; 0          ; 0             ; 1             ;
; state.VGA_HELLO      ; 0                  ; 0               ; 0                    ; 1               ; 0              ; 0          ; 0             ; 1             ;
; state.RANDOM_LETTERS ; 0                  ; 0               ; 1                    ; 0               ; 0              ; 0          ; 0             ; 1             ;
; state.DEBOUNCE2      ; 0                  ; 1               ; 0                    ; 0               ; 0              ; 0          ; 0             ; 1             ;
; state.CHECK_ANSWER   ; 1                  ; 0               ; 0                    ; 0               ; 0              ; 0          ; 0             ; 1             ;
+----------------------+--------------------+-----------------+----------------------+-----------------+----------------+------------+---------------+---------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; enable[5..8,12..14]                     ; Stuck at VCC due to stuck port data_in ;
; LFSR:lfst_inst|out[1]                   ; Merged with rand_buffer[1][0]          ;
; rand_buffer[2][0]                       ; Merged with rand_buffer[1][1]          ;
; LFSR:lfst_inst|out[2]                   ; Merged with rand_buffer[1][1]          ;
; rand_buffer[2][1]                       ; Merged with rand_buffer[1][2]          ;
; rand_buffer[3][0]                       ; Merged with rand_buffer[1][2]          ;
; LFSR:lfst_inst|out[3]                   ; Merged with rand_buffer[1][2]          ;
; rand_buffer[2][2]                       ; Merged with rand_buffer[1][3]          ;
; rand_buffer[3][1]                       ; Merged with rand_buffer[1][3]          ;
; rand_buffer[4][0]                       ; Merged with rand_buffer[1][3]          ;
; rand_buffer[2][3]                       ; Merged with rand_buffer[5][0]          ;
; rand_buffer[3][2]                       ; Merged with rand_buffer[5][0]          ;
; rand_buffer[4][1]                       ; Merged with rand_buffer[5][0]          ;
; rand_buffer[6][0]                       ; Merged with rand_buffer[5][1]          ;
; rand_buffer[3][3]                       ; Merged with rand_buffer[5][1]          ;
; rand_buffer[4][2]                       ; Merged with rand_buffer[5][1]          ;
; rand_buffer[6][1]                       ; Merged with rand_buffer[5][2]          ;
; rand_buffer[7][0]                       ; Merged with rand_buffer[5][2]          ;
; rand_buffer[4][3]                       ; Merged with rand_buffer[5][2]          ;
; rand_buffer[6][2]                       ; Merged with rand_buffer[5][3]          ;
; rand_buffer[7][1]                       ; Merged with rand_buffer[5][3]          ;
; rand_buffer[8][0]                       ; Merged with rand_buffer[5][3]          ;
; rand_buffer[6][3]                       ; Merged with rand_buffer[9][0]          ;
; rand_buffer[7][2]                       ; Merged with rand_buffer[9][0]          ;
; rand_buffer[8][1]                       ; Merged with rand_buffer[9][0]          ;
; rand_buffer[10][0]                      ; Merged with rand_buffer[9][1]          ;
; rand_buffer[7][3]                       ; Merged with rand_buffer[9][1]          ;
; rand_buffer[8][2]                       ; Merged with rand_buffer[9][1]          ;
; rand_buffer[10][1]                      ; Merged with rand_buffer[9][2]          ;
; rand_buffer[11][0]                      ; Merged with rand_buffer[9][2]          ;
; rand_buffer[8][3]                       ; Merged with rand_buffer[9][2]          ;
; rand_buffer[10][2]                      ; Merged with rand_buffer[9][3]          ;
; rand_buffer[11][1]                      ; Merged with rand_buffer[9][3]          ;
; rand_buffer[12][0]                      ; Merged with rand_buffer[9][3]          ;
; rand_buffer[10][3]                      ; Merged with rand_buffer[13][0]         ;
; rand_buffer[11][2]                      ; Merged with rand_buffer[13][0]         ;
; rand_buffer[12][1]                      ; Merged with rand_buffer[13][0]         ;
; rand_buffer[14][0]                      ; Merged with rand_buffer[13][1]         ;
; rand_buffer[11][3]                      ; Merged with rand_buffer[13][1]         ;
; rand_buffer[12][2]                      ; Merged with rand_buffer[13][1]         ;
; rand_buffer[14][1]                      ; Merged with rand_buffer[13][2]         ;
; rand_buffer[15][0]                      ; Merged with rand_buffer[13][2]         ;
; rand_buffer[12][3]                      ; Merged with rand_buffer[13][2]         ;
; rand_buffer[14][2]                      ; Merged with rand_buffer[13][3]         ;
; rand_buffer[15][1]                      ; Merged with rand_buffer[13][3]         ;
; rand_buffer[16][0]                      ; Merged with rand_buffer[13][3]         ;
; rand_buffer[14][3]                      ; Merged with rand_buffer[16][1]         ;
; rand_buffer[15][2]                      ; Merged with rand_buffer[16][1]         ;
; rand_buffer[15][3]                      ; Merged with rand_buffer[16][2]         ;
; letters[2][2]                           ; Merged with letters[1][3]              ;
; letters[3][1]                           ; Merged with letters[1][3]              ;
; letters[4][0]                           ; Merged with letters[1][3]              ;
; letters[2][1]                           ; Merged with letters[1][2]              ;
; letters[3][0]                           ; Merged with letters[1][2]              ;
; letters[2][0]                           ; Merged with letters[1][1]              ;
; letters[3][2]                           ; Merged with letters[2][3]              ;
; letters[4][1]                           ; Merged with letters[2][3]              ;
; letters[5][0]                           ; Merged with letters[2][3]              ;
; letters[4][2]                           ; Merged with letters[3][3]              ;
; letters[5][1]                           ; Merged with letters[3][3]              ;
; letters[6][0]                           ; Merged with letters[3][3]              ;
; letters[6][1]                           ; Merged with letters[4][3]              ;
; letters[7][0]                           ; Merged with letters[4][3]              ;
; letters[8][1]                           ; Merged with letters[6][3]              ;
; letters[9][0]                           ; Merged with letters[6][3]              ;
; letters[7][1]                           ; Merged with letters[6][2]              ;
; letters[8][0]                           ; Merged with letters[6][2]              ;
; letters[11][0]                          ; Merged with letters[10][1]             ;
; letters[8][3]                           ; Merged with letters[10][1]             ;
; letters[9][2]                           ; Merged with letters[10][1]             ;
; letters[8][2]                           ; Merged with letters[10][0]             ;
; letters[9][1]                           ; Merged with letters[10][0]             ;
; letters[11][1]                          ; Merged with letters[10][2]             ;
; letters[12][0]                          ; Merged with letters[10][2]             ;
; letters[9][3]                           ; Merged with letters[10][2]             ;
; letters[11][2]                          ; Merged with letters[10][3]             ;
; letters[12][1]                          ; Merged with letters[10][3]             ;
; letters[13][0]                          ; Merged with letters[10][3]             ;
; letters[13][1]                          ; Merged with letters[11][3]             ;
; letters[14][0]                          ; Merged with letters[11][3]             ;
; letters[14][1]                          ; Merged with letters[13][2]             ;
; letters[15][0]                          ; Merged with letters[13][2]             ;
; letters[15][2]                          ; Merged with letters[14][3]             ;
; letters[16][1]                          ; Merged with letters[14][3]             ;
; letters[15][1]                          ; Merged with letters[14][2]             ;
; letters[16][0]                          ; Merged with letters[14][2]             ;
; enable[1..4,9..11,15,16]                ; Merged with enableB                    ;
; letters[16][2]                          ; Merged with letters[15][3]             ;
; state~10                                ; Lost fanout                            ;
; state~11                                ; Lost fanout                            ;
; state~12                                ; Lost fanout                            ;
; state~13                                ; Lost fanout                            ;
; state.DEBOUNCE                          ; Stuck at GND due to stuck port data_in ;
; score[5]                                ; Stuck at GND due to stuck port data_in ;
; writeEn                                 ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 109 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 786   ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 617   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rand_buffer[1][0]                      ; 2       ;
; rand_buffer[1][2]                      ; 3       ;
; LFSR:lfst_inst|out[0]                  ; 1       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115_top|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_115_top|letters[12][3]                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_top|word_memory[4][1]                                                                                 ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_top|CLK_COUNTER[2]                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_top|time_remaining[5]                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_top|lettersA[10][2]                                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_top|lettersA[6][1]                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_top|lettersA[4][2]                                                                                    ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |DE2_115_top|lettersA[12][0]                                                                                   ;
; 95:1               ; 3 bits    ; 189 LEs       ; 3 LEs                ; 186 LEs                ; Yes        ; |DE2_115_top|colour[2]                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3|result_node[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_top|time_remaining                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |DE2_115_top|lettersA                                                                                          ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |DE2_115_top|Selector39                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_60g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_7seg:Score_1"                                                                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_7seg:Score_10"                                                                                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_7seg:TIME_DEC_1"                                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_7seg:TIME_DEC_10"                                                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                     ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resetn ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; x      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; VGA_R  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_R[9..8]" have no fanouts                                                          ;
; VGA_G  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_G[9..8]" have no fanouts                                                          ;
; VGA_B  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_B[9..8]" have no fanouts                                                          ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 108                         ;
; cycloneiii_ff         ; 786                         ;
;     ENA               ; 547                         ;
;     ENA SCLR          ; 56                          ;
;     ENA SCLR SLD      ; 5                           ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 32                          ;
;     plain             ; 137                         ;
; cycloneiii_lcell_comb ; 5022                        ;
;     arith             ; 560                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 244                         ;
;         3 data inputs ; 314                         ;
;     normal            ; 4462                        ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 176                         ;
;         2 data inputs ; 164                         ;
;         3 data inputs ; 546                         ;
;         4 data inputs ; 3561                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 23.30                       ;
; Average LUT depth     ; 14.58                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:52     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 01 18:01:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_top -c DE2_115_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file de2_115.v
    Info (12023): Found entity 1: DE2_115_top File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 3
    Info (12023): Found entity 2: SEG7_LUT File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 383
    Info (12023): Found entity 3: hex_7seg File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 411
    Info (12023): Found entity 4: LFSR File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 442
Info (12021): Found 1 design units, including 1 entities, in source file letterrom.sv
    Info (12023): Found entity 1: letterROMSV File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 3
Info (12127): Elaborating entity "DE2_115_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_115.v(116): truncated value with size 32 to match size of target (8) File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 116
Warning (10230): Verilog HDL assignment warning at DE2_115.v(117): truncated value with size 32 to match size of target (7) File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 117
Warning (10230): Verilog HDL assignment warning at DE2_115.v(148): truncated value with size 32 to match size of target (8) File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 148
Warning (10230): Verilog HDL assignment warning at DE2_115.v(149): truncated value with size 32 to match size of target (7) File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 149
Warning (10230): Verilog HDL assignment warning at DE2_115.v(167): truncated value with size 32 to match size of target (8) File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 167
Warning (10230): Verilog HDL assignment warning at DE2_115.v(168): truncated value with size 32 to match size of target (7) File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 168
Warning (10230): Verilog HDL assignment warning at DE2_115.v(242): truncated value with size 32 to match size of target (4) File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 242
Warning (10230): Verilog HDL assignment warning at DE2_115.v(330): truncated value with size 25 to match size of target (6) File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 330
Info (12128): Elaborating entity "letterROMSV" for hierarchy "letterROMSV:gen_letters1[1].Letter" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 70
Warning (10030): Net "letter_rom.waddr_a" at letterRom.sv(286) has no driver or initial value, using a default initial value '0' File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
Warning (10030): Net "letter_rom.data_a" at letterRom.sv(286) has no driver or initial value, using a default initial value '0' File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
Warning (10030): Net "letter_rom.we_a" at letterRom.sv(286) has no driver or initial value, using a default initial value '0' File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 96
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf
    Info (12023): Found entity 1: altsyncram_60g1 File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/altsyncram_60g1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_60g1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/decode_lsa.tdf Line: 22
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/altsyncram_60g1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/decode_e8a.tdf Line: 22
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/altsyncram_60g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/mux_0nb.tdf Line: 22
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/altsyncram_60g1.tdf Line: 49
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v Line: 252
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:NUMBER1" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 207
Info (12128): Elaborating entity "hex_7seg" for hierarchy "hex_7seg:TIME_DEC_10" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 212
Info (12128): Elaborating entity "LFSR" for hierarchy "LFSR:lfst_inst" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 230
Info (276014): Found 33 instances of uninferred RAM logic
    Info (276007): RAM logic "letterROMSV:gen_letters1[1].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[2].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[3].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[4].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[5].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[6].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[7].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[8].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[9].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[10].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[11].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[12].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[13].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[14].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[15].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters1[16].Letter|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[1].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[2].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[3].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[4].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[5].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[6].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[7].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[8].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[9].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[10].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[11].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[12].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[13].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[14].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[15].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:gen_letters2[16].LetterA|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
    Info (276007): RAM logic "letterROMSV:LetterB|letter_rom" is uninferred due to asynchronous read logic File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv Line: 286
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 216
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 215
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 213
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 212
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 216
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 216
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/lpm_divide_k9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_74f.tdf
    Info (12023): Found entity 1: alt_u_div_74f File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/alt_u_div_74f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 215
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 215
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/lpm_divide_jhm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 213
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 213
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 212
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 212
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 14
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 15
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 16
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 17
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 19
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 26 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/output_files/DE2_115_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 8
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 11
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 11
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 11
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 11
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v Line: 11
Info (21057): Implemented 5575 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 85 output pins
    Info (21061): Implemented 5457 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Thu Aug 01 18:02:25 2019
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/output_files/DE2_115_top.map.smsg.


