// Seed: 745102448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_5;
  assign id_1 = 1 < 1 ? id_3 + id_3 + 1'b0 : id_4;
  assign id_5 = id_5;
  wand id_7;
  assign id_2 = 1;
  wire id_8;
  wire id_9;
  assign id_7 = 1;
  id_10(
      .id_0(id_1), .id_1(id_9), .id_2(""), .id_3(id_8), .id_4(1'b0), .id_5(id_5), .id_6(id_5)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output logic id_2,
    input tri id_3,
    input logic id_4,
    input supply0 id_5,
    output wand id_6,
    input wire id_7
);
  reg id_9;
  supply0 id_10;
  wire id_11;
  integer id_12 (
      .id_0(1 & id_6),
      .id_1(1),
      .id_2(id_7 == 1),
      .id_3(1),
      .id_4(1),
      .id_5(id_4)
  );
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11,
      id_11,
      id_11
  );
  assign id_9 = 1;
  initial begin : LABEL_0
    id_9 <= id_4;
  end
endmodule
