<?xml version="1.0" encoding="UTF-8"?>
<result>
<query id="14299">Scott A Mahlke architecture*</query>
<status code="200">OK</status>
<time unit="msecs">132.82</time>
<completions total="2" computed="2" sent="2">
<c sc="13" dc="13" oc="13" id="20863738">architecture</c>
<c sc="13" dc="13" oc="13" id="20863746">architectures</c>
</completions>
<hits total="26" computed="26" sent="26" first="0">
<hit score="7" id="3028885">
<info><authors><author>Kypros Constantinides</author><author>Stephen Plaza</author><author>Jason A. Blome</author><author>Valeria Bertacco</author><author>Scott A. Mahlke</author><author>Todd M. Austin</author><author>Bin Zhang 0011</author><author>Michael Orshansky</author></authors><title>Architecting a reliable CMP switch architecture.</title><venue>TACO</venue><volume>4</volume><number>1</number><pages>2</pages><year>2007</year><type>Journal Articles</type><key>journals/taco/ConstantinidesPBBMAZO07</key><doi>10.1145/1216544.1216545</doi><ee>https://doi.org/10.1145/1216544.1216545</ee><url>https://dblp.org/rec/journals/taco/ConstantinidesPBBMAZO07</url></info>
<url>URL#3028885</url>
</hit>
<hit score="7" id="3252268">
<info><authors><author>Kypros Constantinides</author><author>Stephen Plaza</author><author>Jason A. Blome</author><author>Bin Zhang 0011</author><author>Valeria Bertacco</author><author>Scott A. Mahlke</author><author>Todd M. Austin</author><author>Michael Orshansky</author></authors><title>BulletProof - a defect-tolerant CMP switch architecture.</title><venue>HPCA</venue><pages>5-16</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/ConstantinidesPBZBMAO06</key><doi>10.1109/HPCA.2006.1598108</doi><ee>https://doi.org/10.1109/HPCA.2006.1598108</ee><url>https://dblp.org/rec/conf/hpca/ConstantinidesPBZBMAO06</url></info>
<url>URL#3252268</url>
</hit>
<hit score="7" id="4299123">
<info><authors><author>Tokuzo Kiyohara</author><author>Scott A. Mahlke</author><author>William Y. Chen</author><author>Roger A. Bringmann</author><author>Richard E. Hank</author><author>Sadun Anik</author><author>Wen-mei W. Hwu</author></authors><title>Register Connection - A New Approach to Adding Registers into Instruction Set Architectures.</title><venue>ISCA</venue><pages>247-256</pages><year>1993</year><type>Conference and Workshop Papers</type><key>conf/isca/KiyoharaMCBHAH93</key><doi>10.1145/165123.165160</doi><ee>https://doi.org/10.1145/165123.165160</ee><url>https://dblp.org/rec/conf/isca/KiyoharaMCBHAH93</url></info>
<url>URL#4299123</url>
</hit>
<hit score="6" id="937393">
<info><authors><author>Animesh Jain</author><author>Parker Hill</author><author>Shih-Chieh Lin</author><author>Muneeb Khan</author><author>Md E. Haque</author><author>Michael A. Laurenzano</author><author>Scott A. Mahlke</author><author>Lingjia Tang</author><author>Jason Mars</author></authors><title>Concise loads and stores - The case for an asymmetric compute-memory architecture for approximation.</title><venue>MICRO</venue><pages>41:1-41:13</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/micro/JainHLKHLMTM16</key><doi>10.1109/MICRO.2016.7783744</doi><ee>https://doi.org/10.1109/MICRO.2016.7783744</ee><url>https://dblp.org/rec/conf/micro/JainHLKHLMTM16</url></info>
<url>URL#937393</url>
</hit>
<hit score="6" id="2741112">
<info><authors><author>Amin Ansari</author><author>Dan Zhang 0004</author><author>Scott A. Mahlke</author></authors><title>Parade - A versatile parallel architecture for accelerating pulse train clustering.</title><venue>SASP</venue><pages>88-93</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/sasp/AnsariZM09</key><doi>10.1109/SASP.2009.5226342</doi><ee>https://doi.org/10.1109/SASP.2009.5226342</ee><url>https://dblp.org/rec/conf/sasp/AnsariZM09</url></info>
<url>URL#2741112</url>
</hit>
<hit score="6" id="3017179">
<info><authors><author>Yuan Lin 0002</author><author>Hyunseok Lee</author><author>Mark Woh</author><author>Yoav Harel</author><author>Scott A. Mahlke</author><author>Trevor N. Mudge</author><author>Chaitali Chakrabarti</author><author>Krisztián Flautner</author></authors><title>SODA - A High-Performance DSP Architecture for Software-Defined Radio.</title><venue>IEEE Micro</venue><volume>27</volume><number>1</number><pages>114-123</pages><year>2007</year><type>Journal Articles</type><key>journals/micro/LinLWHMMCF07</key><doi>10.1109/MM.2007.22</doi><ee>https://doi.org/10.1109/MM.2007.22</ee><url>https://dblp.org/rec/journals/micro/LinLWHMMCF07</url></info>
<url>URL#3017179</url>
</hit>
<hit score="6" id="3078557">
<info><authors><author>Hongtao Zhong</author><author>Steven A. Lieberman</author><author>Scott A. Mahlke</author></authors><title>Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications.</title><venue>HPCA</venue><pages>25-36</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhongLM07</key><doi>10.1109/HPCA.2007.346182</doi><ee>https://doi.org/10.1109/HPCA.2007.346182</ee><url>https://dblp.org/rec/conf/hpca/ZhongLM07</url></info>
<url>URL#3078557</url>
</hit>
<hit score="6" id="3117632">
<info><authors><author>Michael L. Chu</author><author>Rajiv A. Ravindran</author><author>Scott A. Mahlke</author></authors><title>Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures.</title><venue>MICRO</venue><pages>369-380</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/micro/ChuRM07</key><doi>10.1109/MICRO.2007.15</doi><ee>https://doi.org/10.1109/MICRO.2007.15</ee><url>https://dblp.org/rec/conf/micro/ChuRM07</url></info>
<url>URL#3117632</url>
</hit>
<hit score="6" id="3278864">
<info><authors><author>Yuan Lin 0002</author><author>Hyunseok Lee</author><author>Mark Woh</author><author>Yoav Harel</author><author>Scott A. Mahlke</author><author>Trevor N. Mudge</author><author>Chaitali Chakrabarti</author><author>Krisztián Flautner</author></authors><title>SODA - A Low-power Architecture For Software Radio.</title><venue>ISCA</venue><pages>89-101</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/isca/LinLWHMMCF06</key><doi>10.1109/ISCA.2006.37</doi><ee>https://doi.org/10.1109/ISCA.2006.37</ee><url>https://dblp.org/rec/conf/isca/LinLWHMMCF06</url></info>
<url>URL#3278864</url>
</hit>
<hit score="6" id="3378979">
<info><authors><author>Hongtao Zhong</author><author>Kevin Fan</author><author>Scott A. Mahlke</author><author>Michael S. Schlansker</author></authors><title>A Distributed Control Path Architecture for VLIW Processors.</title><venue>IEEE PACT</venue><pages>197-206</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/IEEEpact/ZhongFMS05</key><doi>10.1109/PACT.2005.5</doi><ee>https://doi.org/10.1109/PACT.2005.5</ee><url>https://dblp.org/rec/conf/IEEEpact/ZhongFMS05</url></info>
<url>URL#3378979</url>
</hit>
<hit score="6" id="3432987">
<info><authors><author>Nathan Clark</author><author>Jason A. Blome</author><author>Michael L. Chu</author><author>Scott A. Mahlke</author><author>Stuart Biles</author><author>Krisztián Flautner</author></authors><title>An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors.</title><venue>ISCA</venue><pages>272-283</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/isca/ClarkBCMBF05</key><doi>10.1109/ISCA.2005.9</doi><ee>https://doi.org/10.1109/ISCA.2005.9</ee><url>https://dblp.org/rec/conf/isca/ClarkBCMBF05</url></info>
<url>URL#3432987</url>
</hit>
<hit score="6" id="3503933">
<info><authors><author>Michael L. Chu</author><author>Kevin Fan</author><author>Rajiv A. Ravindran</author><author>Scott A. Mahlke</author></authors><title>Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors.</title><venue>IEEE Micro</venue><volume>24</volume><number>3</number><pages>10-20</pages><year>2004</year><type>Journal Articles</type><key>journals/micro/ChuFRM04</key><doi>10.1109/MM.2004.7</doi><ee>https://doi.org/10.1109/MM.2004.7</ee><url>https://dblp.org/rec/journals/micro/ChuFRM04</url></info>
<url>URL#3503933</url>
</hit>
<hit score="6" id="3829325">
<info><authors><author>Scott A. Mahlke</author><author>Rajiv A. Ravindran</author><author>Michael S. Schlansker</author><author>Robert Schreiber</author><author>Timothy Sherwood</author></authors><title>Bitwidth cognizant architecture synthesis of custom hardwareaccelerators.</title><venue>IEEE Trans. on CAD of Integrated Circuits and Systems</venue><volume>20</volume><number>11</number><pages>1355-1371</pages><year>2001</year><type>Journal Articles</type><key>journals/tcad/MahlkeRSSS01</key><doi>10.1109/43.959864</doi><ee>https://doi.org/10.1109/43.959864</ee><url>https://dblp.org/rec/journals/tcad/MahlkeRSSS01</url></info>
<url>URL#3829325</url>
</hit>
<hit score="6" id="4013186">
<info><authors><author>Michael S. Schlansker</author><author>Scott A. Mahlke</author><author>Richard Johnson</author></authors><title>Control CPR - A Branch Height Reduction Optimization for EPIC Architectures.</title><venue>PLDI</venue><pages>155-168</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/pldi/SchlanskerMJ99</key><doi>10.1145/301618.301659</doi><ee>https://doi.org/10.1145/301618.301659</ee><url>https://dblp.org/rec/conf/pldi/SchlanskerMJ99</url></info>
<url>URL#4013186</url>
</hit>
<hit score="6" id="4068004">
<info><authors><author>David I. August</author><author>Daniel A. Connors</author><author>Scott A. Mahlke</author><author>John W. Sias</author><author>Kevin M. Crozier</author><author>Ben-Chung Cheng</author><author>Patrick R. Eaton</author><author>Qudus B. Olaniran</author><author>Wen-mei W. Hwu</author></authors><title>Integrated Predicated and Speculative Execution in the IMPACT EPIC Architecture.</title><venue>ISCA</venue><pages>227-237</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/isca/AugustCMSCCEOH98</key><doi>10.1109/ISCA.1998.694777</doi><ee>https://doi.org/10.1109/ISCA.1998.694777</ee><url>https://dblp.org/rec/conf/isca/AugustCMSCCEOH98</url></info>
<url>URL#4068004</url>
</hit>
<hit score="6" id="4333678">
<info><authors><author>William Y. Chen</author><author>Roger A. Bringmann</author><author>Scott A. Mahlke</author><author>Richard E. Hank</author><author>James E. Sicolo</author></authors><title>An efficient architecture for loop based data preloading.</title><venue>MICRO</venue><pages>92-101</pages><year>1992</year><type>Conference and Workshop Papers</type><key>conf/micro/ChenBMHS92</key><doi>10.1109/MICRO.1992.697003</doi><ee>https://doi.org/10.1109/MICRO.1992.697003</ee><url>https://dblp.org/rec/conf/micro/ChenBMHS92</url></info>
<url>URL#4333678</url>
</hit>
<hit score="5" id="1950632">
<info><authors><author>Yongjun Park</author><author>Sangwon Seo</author><author>Hyunchul Park 0001</author><author>Hyoun Kyu Cho</author><author>Scott A. Mahlke</author></authors><title>SIMD defragmenter - efficient ILP realization on data-parallel architectures.</title><venue>ASPLOS</venue><pages>363-374</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/asplos/ParkSPCM12</key><doi>10.1145/2150976.2151014</doi><ee>https://doi.org/10.1145/2150976.2151014</ee><url>https://dblp.org/rec/conf/asplos/ParkSPCM12</url></info>
<url>URL#1950632</url>
</hit>
<hit score="5" id="1970435">
<info><authors><author>Sangwon Seo</author><author>Ronald G. Dreslinski</author><author>Mark Woh</author><author>Yongjun Park</author><author>Chaitali Chakrabarti</author><author>Scott A. Mahlke</author><author>David T. Blaauw</author><author>Trevor N. Mudge</author></authors><title>Process variation in near-threshold wide SIMD architectures.</title><venue>DAC</venue><pages>980-987</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/dac/SeoDWPCMBM12</key><doi>10.1145/2228360.2228536</doi><ee>https://doi.org/10.1145/2228360.2228536</ee><url>https://dblp.org/rec/conf/dac/SeoDWPCMBM12</url></info>
<url>URL#1970435</url>
</hit>
<hit score="5" id="2185745">
<info><authors><author>Mark Woh</author><author>Yuan Lin 0002</author><author>Sangwon Seo</author><author>Scott A. Mahlke</author><author>Trevor N. Mudge</author></authors><title>Analyzing the Next Generation Software Defined Radio for Future Architectures.</title><venue>Signal Processing Systems</venue><volume>63</volume><number>1</number><pages>83-94</pages><year>2011</year><type>Journal Articles</type><key>journals/vlsisp/WohLSMM11</key><doi>10.1007/S11265-009-0402-Z</doi><ee>https://doi.org/10.1007/s11265-009-0402-z</ee><url>https://dblp.org/rec/journals/vlsisp/WohLSMM11</url></info>
<url>URL#2185745</url>
</hit>
<hit score="5" id="2642435">
<info><authors><author>Amir Hormati</author><author>Yoonseo Choi</author><author>Manjunath Kudlur</author><author>Rodric M. Rabbah</author><author>Trevor N. Mudge</author><author>Scott A. Mahlke</author></authors><title>Flextream - Adaptive Compilation of Streaming Applications for Heterogeneous Architectures.</title><venue>PACT</venue><pages>214-223</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/IEEEpact/HormatiCKRMM09</key><doi>10.1109/PACT.2009.39</doi><ee>https://doi.org/10.1109/PACT.2009.39</ee><url>https://dblp.org/rec/conf/IEEEpact/HormatiCKRMM09</url></info>
<url>URL#2642435</url>
</hit>
<hit score="5" id="2725063">
<info><authors><author>Taewook Oh</author><author>Bernhard Egger</author><author>Hyunchul Park 0001</author><author>Scott A. Mahlke</author></authors><title>Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures.</title><venue>LCTES</venue><pages>21-30</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/lctrts/OhEPM09</key><doi>10.1145/1542452.1542456</doi><ee>https://doi.org/10.1145/1542452.1542456</ee><url>https://dblp.org/rec/conf/lctrts/OhEPM09</url></info>
<url>URL#2725063</url>
</hit>
<hit score="5" id="2727489">
<info><authors><author>Amin Ansari</author><author>Shantanu Gupta</author><author>Shuguang Feng</author><author>Scott A. Mahlke</author></authors><title>ZerehCache - armoring cache architectures in high defect density technologies.</title><venue>MICRO</venue><pages>100-110</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/micro/AnsariGFM09</key><doi>10.1145/1669112.1669127</doi><ee>https://doi.org/10.1145/1669112.1669127</ee><url>https://dblp.org/rec/conf/micro/AnsariGFM09</url></info>
<url>URL#2727489</url>
</hit>
<hit score="5" id="2740978">
<info><authors><author>Sangwon Seo</author><author>Mark Woh</author><author>Scott A. Mahlke</author><author>Trevor N. Mudge</author><author>Sunfaram Vijay</author><author>Chaitali Chakrabarti</author></authors><title>Customizing wide-SIMD architectures for H.264.</title><venue>ICSAMOS</venue><pages>172-179</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/samos/SeoWMMVC09</key><doi>10.1109/ICSAMOS.2009.5289229</doi><ee>https://doi.org/10.1109/ICSAMOS.2009.5289229</ee><url>https://dblp.org/rec/conf/samos/SeoWMMVC09</url></info>
<url>URL#2740978</url>
</hit>
<hit score="5" id="2849766">
<info><authors><author>Hyunchul Park 0001</author><author>Kevin Fan</author><author>Scott A. Mahlke</author><author>Taewook Oh</author><author>Heeseok Kim</author><author>Hong-Seok Kim</author></authors><title>Edge-centric modulo scheduling for coarse-grained reconfigurable architectures.</title><venue>PACT</venue><pages>166-176</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/IEEEpact/ParkFMOKK08</key><doi>10.1145/1454115.1454140</doi><ee>https://doi.org/10.1145/1454115.1454140</ee><url>https://dblp.org/rec/conf/IEEEpact/ParkFMOKK08</url></info>
<url>URL#2849766</url>
</hit>
<hit score="5" id="3229628">
<info><authors><author>Hyunchul Park 0001</author><author>Kevin Fan</author><author>Manjunath Kudlur</author><author>Scott A. Mahlke</author></authors><title>Modulo graph embedding - mapping applications onto coarse-grained reconfigurable architectures.</title><venue>CASES</venue><pages>136-146</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/cases/ParkFKM06</key><doi>10.1145/1176760.1176778</doi><ee>https://doi.org/10.1145/1176760.1176778</ee><url>https://dblp.org/rec/conf/cases/ParkFKM06</url></info>
<url>URL#3229628</url>
</hit>
<hit score="5" id="3598818">
<info><authors><author>Mary Jane Irwin</author><author>Wei Zhao</author><author>Luciano Lavagno</author><author>Scott A. Mahlke</author></authors><title>Proceedings of the 2004 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2004, Washington DC, USA, September 22 - 25, 2004</title><venue>CASES</venue><publisher>ACM</publisher><year>2004</year><type>Editorship</type><key>conf/cases/2004</key><url>https://dblp.org/rec/conf/cases/2004</url></info>
<url>URL#3598818</url>
</hit>
</hits>
</result>
