#project files
verific -work unisim  -vhdl sim/libraries/unisim/vhdl/src/unisims/unisim_VPKG.vhd
verific -work unisim  -vhdl sim/libraries/unisim/vhdl/src/unisims/unisim_VCOMP.vhd

verific  -work phy_plus_lane_lib -vhdl IP_SPACE_FIBRE/02_dev/01_design/04_packages/pkg_tools.vhd
verific  -work phy_plus_lane_lib -vhdl IP_SPACE_FIBRE/02_dev/01_design/04_packages/pkg_phy_plus_lane.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/module_phy_plus_lane/lane_ctrl_word_detect.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/module_phy_plus_lane/lane_ctrl_word_insert.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/module_phy_plus_lane/lane_init_fsm.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/module_phy_plus_lane/mib_phy_plus_lane.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/module_phy_plus_lane/parallel_loopback.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/module_phy_plus_lane/phy_plus_lane.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/module_phy_plus_lane/rx_sync_fsm.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/module_phy_plus_lane/skip_insertion.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/ip_spacefibre_light_top/reset_gen.vhd
verific  -vhdl IP_SPACE_FIBRE/02_dev/01_design/03_sources/ip_spacefibre_light_top/spacefibre_light_top.vhd

verific  -vhdl  IP_SPACE_FIBRE/02_dev/01_design/03_sources/ip_spacefibre_light_top/spacefibre_light_top.vhd