Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 8753dd9ffda641b99db47444a110016d --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot single_cycle_cpu_display_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.single_cycle_cpu_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <lcd_module> not found while processing module instance <lcd_module> [D:/Vivado/code/_single_cycle_cpu/_single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu_display.v:85]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
