cscope 15 $HOME\Desktop\Software_v02\Firmware_GP22\emBitz"               0002773337
	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f405xx.h

52 #iâdeà
__STM32F405xx_H


53 
	#__STM32F405xx_H


	)

55 #ifdeà
__ýlu¥lus


66 
	#__CM4_REV
 0x0001U

	)

67 
	#__MPU_PRESENT
 1U

	)

68 
	#__NVIC_PRIO_BITS
 4U

	)

69 
	#__V’dÜ_SysTickCÚfig
 0U

	)

70 
	#__FPU_PRESENT
 1U

	)

87 
NÚMaskabËIÁ_IRQn
 = -14,

88 
MemÜyMªagem’t_IRQn
 = -12,

89 
BusFauÉ_IRQn
 = -11,

90 
U§geFauÉ_IRQn
 = -10,

91 
SVC®l_IRQn
 = -5,

92 
DebugMÚ™Ü_IRQn
 = -4,

93 
P’dSV_IRQn
 = -2,

94 
SysTick_IRQn
 = -1,

96 
WWDG_IRQn
 = 0,

97 
PVD_IRQn
 = 1,

98 
TAMP_STAMP_IRQn
 = 2,

99 
RTC_WKUP_IRQn
 = 3,

100 
FLASH_IRQn
 = 4,

101 
RCC_IRQn
 = 5,

102 
EXTI0_IRQn
 = 6,

103 
EXTI1_IRQn
 = 7,

104 
EXTI2_IRQn
 = 8,

105 
EXTI3_IRQn
 = 9,

106 
EXTI4_IRQn
 = 10,

107 
DMA1_SŒ—m0_IRQn
 = 11,

108 
DMA1_SŒ—m1_IRQn
 = 12,

109 
DMA1_SŒ—m2_IRQn
 = 13,

110 
DMA1_SŒ—m3_IRQn
 = 14,

111 
DMA1_SŒ—m4_IRQn
 = 15,

112 
DMA1_SŒ—m5_IRQn
 = 16,

113 
DMA1_SŒ—m6_IRQn
 = 17,

114 
ADC_IRQn
 = 18,

115 
CAN1_TX_IRQn
 = 19,

116 
CAN1_RX0_IRQn
 = 20,

117 
CAN1_RX1_IRQn
 = 21,

118 
CAN1_SCE_IRQn
 = 22,

119 
EXTI9_5_IRQn
 = 23,

120 
TIM1_BRK_TIM9_IRQn
 = 24,

121 
TIM1_UP_TIM10_IRQn
 = 25,

122 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

123 
TIM1_CC_IRQn
 = 27,

124 
TIM2_IRQn
 = 28,

125 
TIM3_IRQn
 = 29,

126 
TIM4_IRQn
 = 30,

127 
I2C1_EV_IRQn
 = 31,

128 
I2C1_ER_IRQn
 = 32,

129 
I2C2_EV_IRQn
 = 33,

130 
I2C2_ER_IRQn
 = 34,

131 
SPI1_IRQn
 = 35,

132 
SPI2_IRQn
 = 36,

133 
USART1_IRQn
 = 37,

134 
USART2_IRQn
 = 38,

135 
USART3_IRQn
 = 39,

136 
EXTI15_10_IRQn
 = 40,

137 
RTC_AÏrm_IRQn
 = 41,

138 
OTG_FS_WKUP_IRQn
 = 42,

139 
TIM8_BRK_TIM12_IRQn
 = 43,

140 
TIM8_UP_TIM13_IRQn
 = 44,

141 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

142 
TIM8_CC_IRQn
 = 46,

143 
DMA1_SŒ—m7_IRQn
 = 47,

144 
FSMC_IRQn
 = 48,

145 
SDIO_IRQn
 = 49,

146 
TIM5_IRQn
 = 50,

147 
SPI3_IRQn
 = 51,

148 
UART4_IRQn
 = 52,

149 
UART5_IRQn
 = 53,

150 
TIM6_DAC_IRQn
 = 54,

151 
TIM7_IRQn
 = 55,

152 
DMA2_SŒ—m0_IRQn
 = 56,

153 
DMA2_SŒ—m1_IRQn
 = 57,

154 
DMA2_SŒ—m2_IRQn
 = 58,

155 
DMA2_SŒ—m3_IRQn
 = 59,

156 
DMA2_SŒ—m4_IRQn
 = 60,

157 
CAN2_TX_IRQn
 = 63,

158 
CAN2_RX0_IRQn
 = 64,

159 
CAN2_RX1_IRQn
 = 65,

160 
CAN2_SCE_IRQn
 = 66,

161 
OTG_FS_IRQn
 = 67,

162 
DMA2_SŒ—m5_IRQn
 = 68,

163 
DMA2_SŒ—m6_IRQn
 = 69,

164 
DMA2_SŒ—m7_IRQn
 = 70,

165 
USART6_IRQn
 = 71,

166 
I2C3_EV_IRQn
 = 72,

167 
I2C3_ER_IRQn
 = 73,

168 
OTG_HS_EP1_OUT_IRQn
 = 74,

169 
OTG_HS_EP1_IN_IRQn
 = 75,

170 
OTG_HS_WKUP_IRQn
 = 76,

171 
OTG_HS_IRQn
 = 77,

172 
HASH_RNG_IRQn
 = 80,

173 
FPU_IRQn
 = 81

174 } 
	tIRQn_Ty³
;

180 
	~"cÜe_cm4.h
"

181 
	~"sy¡em_¡m32f4xx.h
"

182 
	~<¡dšt.h
>

194 
__IO
 
ušt32_t
 
SR
;

195 
__IO
 
ušt32_t
 
CR1
;

196 
__IO
 
ušt32_t
 
CR2
;

197 
__IO
 
ušt32_t
 
SMPR1
;

198 
__IO
 
ušt32_t
 
SMPR2
;

199 
__IO
 
ušt32_t
 
JOFR1
;

200 
__IO
 
ušt32_t
 
JOFR2
;

201 
__IO
 
ušt32_t
 
JOFR3
;

202 
__IO
 
ušt32_t
 
JOFR4
;

203 
__IO
 
ušt32_t
 
HTR
;

204 
__IO
 
ušt32_t
 
LTR
;

205 
__IO
 
ušt32_t
 
SQR1
;

206 
__IO
 
ušt32_t
 
SQR2
;

207 
__IO
 
ušt32_t
 
SQR3
;

208 
__IO
 
ušt32_t
 
JSQR
;

209 
__IO
 
ušt32_t
 
JDR1
;

210 
__IO
 
ušt32_t
 
JDR2
;

211 
__IO
 
ušt32_t
 
JDR3
;

212 
__IO
 
ušt32_t
 
JDR4
;

213 
__IO
 
ušt32_t
 
DR
;

214 } 
	tADC_Ty³Def
;

218 
__IO
 
ušt32_t
 
CSR
;

219 
__IO
 
ušt32_t
 
CCR
;

220 
__IO
 
ušt32_t
 
CDR
;

222 } 
	tADC_CommÚ_Ty³Def
;

231 
__IO
 
ušt32_t
 
TIR
;

232 
__IO
 
ušt32_t
 
TDTR
;

233 
__IO
 
ušt32_t
 
TDLR
;

234 
__IO
 
ušt32_t
 
TDHR
;

235 } 
	tCAN_TxMažBox_Ty³Def
;

243 
__IO
 
ušt32_t
 
RIR
;

244 
__IO
 
ušt32_t
 
RDTR
;

245 
__IO
 
ušt32_t
 
RDLR
;

246 
__IO
 
ušt32_t
 
RDHR
;

247 } 
	tCAN_FIFOMažBox_Ty³Def
;

255 
__IO
 
ušt32_t
 
FR1
;

256 
__IO
 
ušt32_t
 
FR2
;

257 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

265 
__IO
 
ušt32_t
 
MCR
;

266 
__IO
 
ušt32_t
 
MSR
;

267 
__IO
 
ušt32_t
 
TSR
;

268 
__IO
 
ušt32_t
 
RF0R
;

269 
__IO
 
ušt32_t
 
RF1R
;

270 
__IO
 
ušt32_t
 
IER
;

271 
__IO
 
ušt32_t
 
ESR
;

272 
__IO
 
ušt32_t
 
BTR
;

273 
ušt32_t
 
RESERVED0
[88];

274 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

275 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

276 
ušt32_t
 
RESERVED1
[12];

277 
__IO
 
ušt32_t
 
FMR
;

278 
__IO
 
ušt32_t
 
FM1R
;

279 
ušt32_t
 
RESERVED2
;

280 
__IO
 
ušt32_t
 
FS1R
;

281 
ušt32_t
 
RESERVED3
;

282 
__IO
 
ušt32_t
 
FFA1R
;

283 
ušt32_t
 
RESERVED4
;

284 
__IO
 
ušt32_t
 
FA1R
;

285 
ušt32_t
 
RESERVED5
[8];

286 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[28];

287 } 
	tCAN_Ty³Def
;

295 
__IO
 
ušt32_t
 
DR
;

296 
__IO
 
ušt8_t
 
IDR
;

297 
ušt8_t
 
RESERVED0
;

298 
ušt16_t
 
RESERVED1
;

299 
__IO
 
ušt32_t
 
CR
;

300 } 
	tCRC_Ty³Def
;

308 
__IO
 
ušt32_t
 
CR
;

309 
__IO
 
ušt32_t
 
SWTRIGR
;

310 
__IO
 
ušt32_t
 
DHR12R1
;

311 
__IO
 
ušt32_t
 
DHR12L1
;

312 
__IO
 
ušt32_t
 
DHR8R1
;

313 
__IO
 
ušt32_t
 
DHR12R2
;

314 
__IO
 
ušt32_t
 
DHR12L2
;

315 
__IO
 
ušt32_t
 
DHR8R2
;

316 
__IO
 
ušt32_t
 
DHR12RD
;

317 
__IO
 
ušt32_t
 
DHR12LD
;

318 
__IO
 
ušt32_t
 
DHR8RD
;

319 
__IO
 
ušt32_t
 
DOR1
;

320 
__IO
 
ušt32_t
 
DOR2
;

321 
__IO
 
ušt32_t
 
SR
;

322 } 
	tDAC_Ty³Def
;

330 
__IO
 
ušt32_t
 
IDCODE
;

331 
__IO
 
ušt32_t
 
CR
;

332 
__IO
 
ušt32_t
 
APB1FZ
;

333 
__IO
 
ušt32_t
 
APB2FZ
;

334 }
	tDBGMCU_Ty³Def
;

343 
__IO
 
ušt32_t
 
CR
;

344 
__IO
 
ušt32_t
 
NDTR
;

345 
__IO
 
ušt32_t
 
PAR
;

346 
__IO
 
ušt32_t
 
M0AR
;

347 
__IO
 
ušt32_t
 
M1AR
;

348 
__IO
 
ušt32_t
 
FCR
;

349 } 
	tDMA_SŒ—m_Ty³Def
;

353 
__IO
 
ušt32_t
 
LISR
;

354 
__IO
 
ušt32_t
 
HISR
;

355 
__IO
 
ušt32_t
 
LIFCR
;

356 
__IO
 
ušt32_t
 
HIFCR
;

357 } 
	tDMA_Ty³Def
;

365 
__IO
 
ušt32_t
 
IMR
;

366 
__IO
 
ušt32_t
 
EMR
;

367 
__IO
 
ušt32_t
 
RTSR
;

368 
__IO
 
ušt32_t
 
FTSR
;

369 
__IO
 
ušt32_t
 
SWIER
;

370 
__IO
 
ušt32_t
 
PR
;

371 } 
	tEXTI_Ty³Def
;

379 
__IO
 
ušt32_t
 
ACR
;

380 
__IO
 
ušt32_t
 
KEYR
;

381 
__IO
 
ušt32_t
 
OPTKEYR
;

382 
__IO
 
ušt32_t
 
SR
;

383 
__IO
 
ušt32_t
 
CR
;

384 
__IO
 
ušt32_t
 
OPTCR
;

385 
__IO
 
ušt32_t
 
OPTCR1
;

386 } 
	tFLASH_Ty³Def
;

396 
__IO
 
ušt32_t
 
BTCR
[8];

397 } 
	tFSMC_Bªk1_Ty³Def
;

405 
__IO
 
ušt32_t
 
BWTR
[7];

406 } 
	tFSMC_Bªk1E_Ty³Def
;

414 
__IO
 
ušt32_t
 
PCR2
;

415 
__IO
 
ušt32_t
 
SR2
;

416 
__IO
 
ušt32_t
 
PMEM2
;

417 
__IO
 
ušt32_t
 
PATT2
;

418 
ušt32_t
 
RESERVED0
;

419 
__IO
 
ušt32_t
 
ECCR2
;

420 
ušt32_t
 
RESERVED1
;

421 
ušt32_t
 
RESERVED2
;

422 
__IO
 
ušt32_t
 
PCR3
;

423 
__IO
 
ušt32_t
 
SR3
;

424 
__IO
 
ušt32_t
 
PMEM3
;

425 
__IO
 
ušt32_t
 
PATT3
;

426 
ušt32_t
 
RESERVED3
;

427 
__IO
 
ušt32_t
 
ECCR3
;

428 } 
	tFSMC_Bªk2_3_Ty³Def
;

436 
__IO
 
ušt32_t
 
PCR4
;

437 
__IO
 
ušt32_t
 
SR4
;

438 
__IO
 
ušt32_t
 
PMEM4
;

439 
__IO
 
ušt32_t
 
PATT4
;

440 
__IO
 
ušt32_t
 
PIO4
;

441 } 
	tFSMC_Bªk4_Ty³Def
;

449 
__IO
 
ušt32_t
 
MODER
;

450 
__IO
 
ušt32_t
 
OTYPER
;

451 
__IO
 
ušt32_t
 
OSPEEDR
;

452 
__IO
 
ušt32_t
 
PUPDR
;

453 
__IO
 
ušt32_t
 
IDR
;

454 
__IO
 
ušt32_t
 
ODR
;

455 
__IO
 
ušt32_t
 
BSRR
;

456 
__IO
 
ušt32_t
 
LCKR
;

457 
__IO
 
ušt32_t
 
AFR
[2];

458 } 
	tGPIO_Ty³Def
;

466 
__IO
 
ušt32_t
 
MEMRMP
;

467 
__IO
 
ušt32_t
 
PMC
;

468 
__IO
 
ušt32_t
 
EXTICR
[4];

469 
ušt32_t
 
RESERVED
[2];

470 
__IO
 
ušt32_t
 
CMPCR
;

471 } 
	tSYSCFG_Ty³Def
;

479 
__IO
 
ušt32_t
 
CR1
;

480 
__IO
 
ušt32_t
 
CR2
;

481 
__IO
 
ušt32_t
 
OAR1
;

482 
__IO
 
ušt32_t
 
OAR2
;

483 
__IO
 
ušt32_t
 
DR
;

484 
__IO
 
ušt32_t
 
SR1
;

485 
__IO
 
ušt32_t
 
SR2
;

486 
__IO
 
ušt32_t
 
CCR
;

487 
__IO
 
ušt32_t
 
TRISE
;

488 } 
	tI2C_Ty³Def
;

496 
__IO
 
ušt32_t
 
KR
;

497 
__IO
 
ušt32_t
 
PR
;

498 
__IO
 
ušt32_t
 
RLR
;

499 
__IO
 
ušt32_t
 
SR
;

500 } 
	tIWDG_Ty³Def
;

509 
__IO
 
ušt32_t
 
CR
;

510 
__IO
 
ušt32_t
 
CSR
;

511 } 
	tPWR_Ty³Def
;

519 
__IO
 
ušt32_t
 
CR
;

520 
__IO
 
ušt32_t
 
PLLCFGR
;

521 
__IO
 
ušt32_t
 
CFGR
;

522 
__IO
 
ušt32_t
 
CIR
;

523 
__IO
 
ušt32_t
 
AHB1RSTR
;

524 
__IO
 
ušt32_t
 
AHB2RSTR
;

525 
__IO
 
ušt32_t
 
AHB3RSTR
;

526 
ušt32_t
 
RESERVED0
;

527 
__IO
 
ušt32_t
 
APB1RSTR
;

528 
__IO
 
ušt32_t
 
APB2RSTR
;

529 
ušt32_t
 
RESERVED1
[2];

530 
__IO
 
ušt32_t
 
AHB1ENR
;

531 
__IO
 
ušt32_t
 
AHB2ENR
;

532 
__IO
 
ušt32_t
 
AHB3ENR
;

533 
ušt32_t
 
RESERVED2
;

534 
__IO
 
ušt32_t
 
APB1ENR
;

535 
__IO
 
ušt32_t
 
APB2ENR
;

536 
ušt32_t
 
RESERVED3
[2];

537 
__IO
 
ušt32_t
 
AHB1LPENR
;

538 
__IO
 
ušt32_t
 
AHB2LPENR
;

539 
__IO
 
ušt32_t
 
AHB3LPENR
;

540 
ušt32_t
 
RESERVED4
;

541 
__IO
 
ušt32_t
 
APB1LPENR
;

542 
__IO
 
ušt32_t
 
APB2LPENR
;

543 
ušt32_t
 
RESERVED5
[2];

544 
__IO
 
ušt32_t
 
BDCR
;

545 
__IO
 
ušt32_t
 
CSR
;

546 
ušt32_t
 
RESERVED6
[2];

547 
__IO
 
ušt32_t
 
SSCGR
;

548 
__IO
 
ušt32_t
 
PLLI2SCFGR
;

549 } 
	tRCC_Ty³Def
;

557 
__IO
 
ušt32_t
 
TR
;

558 
__IO
 
ušt32_t
 
DR
;

559 
__IO
 
ušt32_t
 
CR
;

560 
__IO
 
ušt32_t
 
ISR
;

561 
__IO
 
ušt32_t
 
PRER
;

562 
__IO
 
ušt32_t
 
WUTR
;

563 
__IO
 
ušt32_t
 
CALIBR
;

564 
__IO
 
ušt32_t
 
ALRMAR
;

565 
__IO
 
ušt32_t
 
ALRMBR
;

566 
__IO
 
ušt32_t
 
WPR
;

567 
__IO
 
ušt32_t
 
SSR
;

568 
__IO
 
ušt32_t
 
SHIFTR
;

569 
__IO
 
ušt32_t
 
TSTR
;

570 
__IO
 
ušt32_t
 
TSDR
;

571 
__IO
 
ušt32_t
 
TSSSR
;

572 
__IO
 
ušt32_t
 
CALR
;

573 
__IO
 
ušt32_t
 
TAFCR
;

574 
__IO
 
ušt32_t
 
ALRMASSR
;

575 
__IO
 
ušt32_t
 
ALRMBSSR
;

576 
ušt32_t
 
RESERVED7
;

577 
__IO
 
ušt32_t
 
BKP0R
;

578 
__IO
 
ušt32_t
 
BKP1R
;

579 
__IO
 
ušt32_t
 
BKP2R
;

580 
__IO
 
ušt32_t
 
BKP3R
;

581 
__IO
 
ušt32_t
 
BKP4R
;

582 
__IO
 
ušt32_t
 
BKP5R
;

583 
__IO
 
ušt32_t
 
BKP6R
;

584 
__IO
 
ušt32_t
 
BKP7R
;

585 
__IO
 
ušt32_t
 
BKP8R
;

586 
__IO
 
ušt32_t
 
BKP9R
;

587 
__IO
 
ušt32_t
 
BKP10R
;

588 
__IO
 
ušt32_t
 
BKP11R
;

589 
__IO
 
ušt32_t
 
BKP12R
;

590 
__IO
 
ušt32_t
 
BKP13R
;

591 
__IO
 
ušt32_t
 
BKP14R
;

592 
__IO
 
ušt32_t
 
BKP15R
;

593 
__IO
 
ušt32_t
 
BKP16R
;

594 
__IO
 
ušt32_t
 
BKP17R
;

595 
__IO
 
ušt32_t
 
BKP18R
;

596 
__IO
 
ušt32_t
 
BKP19R
;

597 } 
	tRTC_Ty³Def
;

605 
__IO
 
ušt32_t
 
POWER
;

606 
__IO
 
ušt32_t
 
CLKCR
;

607 
__IO
 
ušt32_t
 
ARG
;

608 
__IO
 
ušt32_t
 
CMD
;

609 
__IO
 cÚ¡ 
ušt32_t
 
RESPCMD
;

610 
__IO
 cÚ¡ 
ušt32_t
 
RESP1
;

611 
__IO
 cÚ¡ 
ušt32_t
 
RESP2
;

612 
__IO
 cÚ¡ 
ušt32_t
 
RESP3
;

613 
__IO
 cÚ¡ 
ušt32_t
 
RESP4
;

614 
__IO
 
ušt32_t
 
DTIMER
;

615 
__IO
 
ušt32_t
 
DLEN
;

616 
__IO
 
ušt32_t
 
DCTRL
;

617 
__IO
 cÚ¡ 
ušt32_t
 
DCOUNT
;

618 
__IO
 cÚ¡ 
ušt32_t
 
STA
;

619 
__IO
 
ušt32_t
 
ICR
;

620 
__IO
 
ušt32_t
 
MASK
;

621 
ušt32_t
 
RESERVED0
[2];

622 
__IO
 cÚ¡ 
ušt32_t
 
FIFOCNT
;

623 
ušt32_t
 
RESERVED1
[13];

624 
__IO
 
ušt32_t
 
FIFO
;

625 } 
	tSDIO_Ty³Def
;

633 
__IO
 
ušt32_t
 
CR1
;

634 
__IO
 
ušt32_t
 
CR2
;

635 
__IO
 
ušt32_t
 
SR
;

636 
__IO
 
ušt32_t
 
DR
;

637 
__IO
 
ušt32_t
 
CRCPR
;

638 
__IO
 
ušt32_t
 
RXCRCR
;

639 
__IO
 
ušt32_t
 
TXCRCR
;

640 
__IO
 
ušt32_t
 
I2SCFGR
;

641 
__IO
 
ušt32_t
 
I2SPR
;

642 } 
	tSPI_Ty³Def
;

651 
__IO
 
ušt32_t
 
CR1
;

652 
__IO
 
ušt32_t
 
CR2
;

653 
__IO
 
ušt32_t
 
SMCR
;

654 
__IO
 
ušt32_t
 
DIER
;

655 
__IO
 
ušt32_t
 
SR
;

656 
__IO
 
ušt32_t
 
EGR
;

657 
__IO
 
ušt32_t
 
CCMR1
;

658 
__IO
 
ušt32_t
 
CCMR2
;

659 
__IO
 
ušt32_t
 
CCER
;

660 
__IO
 
ušt32_t
 
CNT
;

661 
__IO
 
ušt32_t
 
PSC
;

662 
__IO
 
ušt32_t
 
ARR
;

663 
__IO
 
ušt32_t
 
RCR
;

664 
__IO
 
ušt32_t
 
CCR1
;

665 
__IO
 
ušt32_t
 
CCR2
;

666 
__IO
 
ušt32_t
 
CCR3
;

667 
__IO
 
ušt32_t
 
CCR4
;

668 
__IO
 
ušt32_t
 
BDTR
;

669 
__IO
 
ušt32_t
 
DCR
;

670 
__IO
 
ušt32_t
 
DMAR
;

671 
__IO
 
ušt32_t
 
OR
;

672 } 
	tTIM_Ty³Def
;

680 
__IO
 
ušt32_t
 
SR
;

681 
__IO
 
ušt32_t
 
DR
;

682 
__IO
 
ušt32_t
 
BRR
;

683 
__IO
 
ušt32_t
 
CR1
;

684 
__IO
 
ušt32_t
 
CR2
;

685 
__IO
 
ušt32_t
 
CR3
;

686 
__IO
 
ušt32_t
 
GTPR
;

687 } 
	tUSART_Ty³Def
;

695 
__IO
 
ušt32_t
 
CR
;

696 
__IO
 
ušt32_t
 
CFR
;

697 
__IO
 
ušt32_t
 
SR
;

698 } 
	tWWDG_Ty³Def
;

706 
__IO
 
ušt32_t
 
CR
;

707 
__IO
 
ušt32_t
 
SR
;

708 
__IO
 
ušt32_t
 
DR
;

709 } 
	tRNG_Ty³Def
;

716 
__IO
 
ušt32_t
 
GOTGCTL
;

717 
__IO
 
ušt32_t
 
GOTGINT
;

718 
__IO
 
ušt32_t
 
GAHBCFG
;

719 
__IO
 
ušt32_t
 
GUSBCFG
;

720 
__IO
 
ušt32_t
 
GRSTCTL
;

721 
__IO
 
ušt32_t
 
GINTSTS
;

722 
__IO
 
ušt32_t
 
GINTMSK
;

723 
__IO
 
ušt32_t
 
GRXSTSR
;

724 
__IO
 
ušt32_t
 
GRXSTSP
;

725 
__IO
 
ušt32_t
 
GRXFSIZ
;

726 
__IO
 
ušt32_t
 
DIEPTXF0_HNPTXFSIZ
;

727 
__IO
 
ušt32_t
 
HNPTXSTS
;

728 
ušt32_t
 
Re£rved30
[2];

729 
__IO
 
ušt32_t
 
GCCFG
;

730 
__IO
 
ušt32_t
 
CID
;

731 
ušt32_t
 
Re£rved40
[48];

732 
__IO
 
ušt32_t
 
HPTXFSIZ
;

733 
__IO
 
ušt32_t
 
DIEPTXF
[0x0F];

734 } 
	tUSB_OTG_Glob®Ty³Def
;

741 
__IO
 
ušt32_t
 
DCFG
;

742 
__IO
 
ušt32_t
 
DCTL
;

743 
__IO
 
ušt32_t
 
DSTS
;

744 
ušt32_t
 
Re£rved0C
;

745 
__IO
 
ušt32_t
 
DIEPMSK
;

746 
__IO
 
ušt32_t
 
DOEPMSK
;

747 
__IO
 
ušt32_t
 
DAINT
;

748 
__IO
 
ušt32_t
 
DAINTMSK
;

749 
ušt32_t
 
Re£rved20
;

750 
ušt32_t
 
Re£rved9
;

751 
__IO
 
ušt32_t
 
DVBUSDIS
;

752 
__IO
 
ušt32_t
 
DVBUSPULSE
;

753 
__IO
 
ušt32_t
 
DTHRCTL
;

754 
__IO
 
ušt32_t
 
DIEPEMPMSK
;

755 
__IO
 
ušt32_t
 
DEACHINT
;

756 
__IO
 
ušt32_t
 
DEACHMSK
;

757 
ušt32_t
 
Re£rved40
;

758 
__IO
 
ušt32_t
 
DINEP1MSK
;

759 
ušt32_t
 
Re£rved44
[15];

760 
__IO
 
ušt32_t
 
DOUTEP1MSK
;

761 } 
	tUSB_OTG_DeviûTy³Def
;

768 
__IO
 
ušt32_t
 
DIEPCTL
;

769 
ušt32_t
 
Re£rved04
;

770 
__IO
 
ušt32_t
 
DIEPINT
;

771 
ušt32_t
 
Re£rved0C
;

772 
__IO
 
ušt32_t
 
DIEPTSIZ
;

773 
__IO
 
ušt32_t
 
DIEPDMA
;

774 
__IO
 
ušt32_t
 
DTXFSTS
;

775 
ušt32_t
 
Re£rved18
;

776 } 
	tUSB_OTG_INEndpoštTy³Def
;

783 
__IO
 
ušt32_t
 
DOEPCTL
;

784 
ušt32_t
 
Re£rved04
;

785 
__IO
 
ušt32_t
 
DOEPINT
;

786 
ušt32_t
 
Re£rved0C
;

787 
__IO
 
ušt32_t
 
DOEPTSIZ
;

788 
__IO
 
ušt32_t
 
DOEPDMA
;

789 
ušt32_t
 
Re£rved18
[2];

790 } 
	tUSB_OTG_OUTEndpoštTy³Def
;

797 
__IO
 
ušt32_t
 
HCFG
;

798 
__IO
 
ušt32_t
 
HFIR
;

799 
__IO
 
ušt32_t
 
HFNUM
;

800 
ušt32_t
 
Re£rved40C
;

801 
__IO
 
ušt32_t
 
HPTXSTS
;

802 
__IO
 
ušt32_t
 
HAINT
;

803 
__IO
 
ušt32_t
 
HAINTMSK
;

804 } 
	tUSB_OTG_Ho¡Ty³Def
;

811 
__IO
 
ušt32_t
 
HCCHAR
;

812 
__IO
 
ušt32_t
 
HCSPLT
;

813 
__IO
 
ušt32_t
 
HCINT
;

814 
__IO
 
ušt32_t
 
HCINTMSK
;

815 
__IO
 
ušt32_t
 
HCTSIZ
;

816 
__IO
 
ušt32_t
 
HCDMA
;

817 
ušt32_t
 
Re£rved
[2];

818 } 
	tUSB_OTG_Ho¡ChªÃlTy³Def
;

827 
	#FLASH_BASE
 0x08000000U

	)

828 
	#CCMDATARAM_BASE
 0x10000000U

	)

829 
	#SRAM1_BASE
 0x20000000U

	)

830 
	#SRAM2_BASE
 0x2001C000U

	)

831 
	#PERIPH_BASE
 0x40000000U

	)

832 
	#BKPSRAM_BASE
 0x40024000U

	)

833 
	#FSMC_R_BASE
 0xA0000000U

	)

834 
	#SRAM1_BB_BASE
 0x22000000U

	)

835 
	#SRAM2_BB_BASE
 0x22380000U

	)

836 
	#PERIPH_BB_BASE
 0x42000000U

	)

837 
	#BKPSRAM_BB_BASE
 0x42480000U

	)

838 
	#FLASH_END
 0x080FFFFFU

	)

839 
	#FLASH_OTP_BASE
 0x1FFF7800U

	)

840 
	#FLASH_OTP_END
 0x1FFF7A0FU

	)

841 
	#CCMDATARAM_END
 0x1000FFFFU

	)

844 
	#SRAM_BASE
 
SRAM1_BASE


	)

845 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

848 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

849 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000U)

	)

850 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000U)

	)

851 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000U)

	)

854 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000U)

	)

855 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400U)

	)

856 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800U)

	)

857 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00U)

	)

858 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000U)

	)

859 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400U)

	)

860 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800U)

	)

861 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00U)

	)

862 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000U)

	)

863 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800U)

	)

864 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00U)

	)

865 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000U)

	)

866 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400U)

	)

867 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800U)

	)

868 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00U)

	)

869 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000U)

	)

870 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400U)

	)

871 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800U)

	)

872 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00U)

	)

873 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000U)

	)

874 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400U)

	)

875 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800U)

	)

876 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00U)

	)

877 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400U)

	)

878 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800U)

	)

879 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000U)

	)

880 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400U)

	)

883 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000U)

	)

884 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400U)

	)

885 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000U)

	)

886 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400U)

	)

887 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000U)

	)

888 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100U)

	)

889 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200U)

	)

890 
	#ADC123_COMMON_BASE
 (
APB2PERIPH_BASE
 + 0x2300U)

	)

892 
	#ADC_BASE
 
ADC123_COMMON_BASE


	)

893 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00U)

	)

894 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000U)

	)

895 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800U)

	)

896 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00U)

	)

897 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000U)

	)

898 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400U)

	)

899 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800U)

	)

902 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000U)

	)

903 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400U)

	)

904 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800U)

	)

905 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00U)

	)

906 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000U)

	)

907 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400U)

	)

908 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800U)

	)

909 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00U)

	)

910 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000U)

	)

911 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000U)

	)

912 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800U)

	)

913 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00U)

	)

914 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000U)

	)

915 
	#DMA1_SŒ—m0_BASE
 (
DMA1_BASE
 + 0x010U)

	)

916 
	#DMA1_SŒ—m1_BASE
 (
DMA1_BASE
 + 0x028U)

	)

917 
	#DMA1_SŒ—m2_BASE
 (
DMA1_BASE
 + 0x040U)

	)

918 
	#DMA1_SŒ—m3_BASE
 (
DMA1_BASE
 + 0x058U)

	)

919 
	#DMA1_SŒ—m4_BASE
 (
DMA1_BASE
 + 0x070U)

	)

920 
	#DMA1_SŒ—m5_BASE
 (
DMA1_BASE
 + 0x088U)

	)

921 
	#DMA1_SŒ—m6_BASE
 (
DMA1_BASE
 + 0x0A0U)

	)

922 
	#DMA1_SŒ—m7_BASE
 (
DMA1_BASE
 + 0x0B8U)

	)

923 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400U)

	)

924 
	#DMA2_SŒ—m0_BASE
 (
DMA2_BASE
 + 0x010U)

	)

925 
	#DMA2_SŒ—m1_BASE
 (
DMA2_BASE
 + 0x028U)

	)

926 
	#DMA2_SŒ—m2_BASE
 (
DMA2_BASE
 + 0x040U)

	)

927 
	#DMA2_SŒ—m3_BASE
 (
DMA2_BASE
 + 0x058U)

	)

928 
	#DMA2_SŒ—m4_BASE
 (
DMA2_BASE
 + 0x070U)

	)

929 
	#DMA2_SŒ—m5_BASE
 (
DMA2_BASE
 + 0x088U)

	)

930 
	#DMA2_SŒ—m6_BASE
 (
DMA2_BASE
 + 0x0A0U)

	)

931 
	#DMA2_SŒ—m7_BASE
 (
DMA2_BASE
 + 0x0B8U)

	)

934 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800U)

	)

937 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000U)

	)

938 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104U)

	)

939 
	#FSMC_Bªk2_3_R_BASE
 (
FSMC_R_BASE
 + 0x0060U)

	)

940 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0U)

	)

944 
	#DBGMCU_BASE
 0xE0042000U

	)

946 
	#USB_OTG_HS_PERIPH_BASE
 0x40040000U

	)

947 
	#USB_OTG_FS_PERIPH_BASE
 0x50000000U

	)

949 
	#USB_OTG_GLOBAL_BASE
 0x000U

	)

950 
	#USB_OTG_DEVICE_BASE
 0x800U

	)

951 
	#USB_OTG_IN_ENDPOINT_BASE
 0x900U

	)

952 
	#USB_OTG_OUT_ENDPOINT_BASE
 0xB00U

	)

953 
	#USB_OTG_EP_REG_SIZE
 0x20U

	)

954 
	#USB_OTG_HOST_BASE
 0x400U

	)

955 
	#USB_OTG_HOST_PORT_BASE
 0x440U

	)

956 
	#USB_OTG_HOST_CHANNEL_BASE
 0x500U

	)

957 
	#USB_OTG_HOST_CHANNEL_SIZE
 0x20U

	)

958 
	#USB_OTG_PCGCCTL_BASE
 0xE00U

	)

959 
	#USB_OTG_FIFO_BASE
 0x1000U

	)

960 
	#USB_OTG_FIFO_SIZE
 0x1000U

	)

962 
	#UID_BASE
 0x1FFF7A10U

	)

963 
	#FLASHSIZE_BASE
 0x1FFF7A22U

	)

964 
	#PACKAGE_BASE
 0x1FFF7BF0U

	)

972 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

973 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

974 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

975 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

976 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

977 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

978 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

979 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

980 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

981 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

982 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

983 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

984 
	#I2S2ext
 ((
SPI_Ty³Def
 *è
I2S2ext_BASE
)

	)

985 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

986 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

987 
	#I2S3ext
 ((
SPI_Ty³Def
 *è
I2S3ext_BASE
)

	)

988 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

989 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

990 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

991 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

992 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

993 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

994 
	#I2C3
 ((
I2C_Ty³Def
 *è
I2C3_BASE
)

	)

995 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

996 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

997 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

998 
	#DAC1
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

999 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
è

	)

1000 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1001 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1002 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1003 
	#USART6
 ((
USART_Ty³Def
 *è
USART6_BASE
)

	)

1004 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1005 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1006 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1007 
	#ADC123_COMMON
 ((
ADC_CommÚ_Ty³Def
 *è
ADC123_COMMON_BASE
)

	)

1009 
	#ADC
 
ADC123_COMMON


	)

1010 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

1011 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1012 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

1013 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

1014 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

1015 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

1016 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

1017 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

1018 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

1019 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1020 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1021 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1022 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1023 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

1024 
	#GPIOH
 ((
GPIO_Ty³Def
 *è
GPIOH_BASE
)

	)

1025 
	#GPIOI
 ((
GPIO_Ty³Def
 *è
GPIOI_BASE
)

	)

1026 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

1027 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

1028 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

1029 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

1030 
	#DMA1_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m0_BASE
)

	)

1031 
	#DMA1_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m1_BASE
)

	)

1032 
	#DMA1_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m2_BASE
)

	)

1033 
	#DMA1_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m3_BASE
)

	)

1034 
	#DMA1_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m4_BASE
)

	)

1035 
	#DMA1_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m5_BASE
)

	)

1036 
	#DMA1_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m6_BASE
)

	)

1037 
	#DMA1_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m7_BASE
)

	)

1038 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

1039 
	#DMA2_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m0_BASE
)

	)

1040 
	#DMA2_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m1_BASE
)

	)

1041 
	#DMA2_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m2_BASE
)

	)

1042 
	#DMA2_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m3_BASE
)

	)

1043 
	#DMA2_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m4_BASE
)

	)

1044 
	#DMA2_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m5_BASE
)

	)

1045 
	#DMA2_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m6_BASE
)

	)

1046 
	#DMA2_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m7_BASE
)

	)

1047 
	#RNG
 ((
RNG_Ty³Def
 *è
RNG_BASE
)

	)

1048 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

1049 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

1050 
	#FSMC_Bªk2_3
 ((
FSMC_Bªk2_3_Ty³Def
 *è
FSMC_Bªk2_3_R_BASE
)

	)

1051 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

1052 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

1053 
	#USB_OTG_FS
 ((
USB_OTG_Glob®Ty³Def
 *è
USB_OTG_FS_PERIPH_BASE
)

	)

1054 
	#USB_OTG_HS
 ((
USB_OTG_Glob®Ty³Def
 *è
USB_OTG_HS_PERIPH_BASE
)

	)

1080 
	#ADC_MULTIMODE_SUPPORT


	)

1083 
	#ADC_SR_AWD_Pos
 (0U)

	)

1084 
	#ADC_SR_AWD_Msk
 (0x1U << 
ADC_SR_AWD_Pos
è

	)

1085 
	#ADC_SR_AWD
 
ADC_SR_AWD_Msk


	)

1086 
	#ADC_SR_EOC_Pos
 (1U)

	)

1087 
	#ADC_SR_EOC_Msk
 (0x1U << 
ADC_SR_EOC_Pos
è

	)

1088 
	#ADC_SR_EOC
 
ADC_SR_EOC_Msk


	)

1089 
	#ADC_SR_JEOC_Pos
 (2U)

	)

1090 
	#ADC_SR_JEOC_Msk
 (0x1U << 
ADC_SR_JEOC_Pos
è

	)

1091 
	#ADC_SR_JEOC
 
ADC_SR_JEOC_Msk


	)

1092 
	#ADC_SR_JSTRT_Pos
 (3U)

	)

1093 
	#ADC_SR_JSTRT_Msk
 (0x1U << 
ADC_SR_JSTRT_Pos
è

	)

1094 
	#ADC_SR_JSTRT
 
ADC_SR_JSTRT_Msk


	)

1095 
	#ADC_SR_STRT_Pos
 (4U)

	)

1096 
	#ADC_SR_STRT_Msk
 (0x1U << 
ADC_SR_STRT_Pos
è

	)

1097 
	#ADC_SR_STRT
 
ADC_SR_STRT_Msk


	)

1098 
	#ADC_SR_OVR_Pos
 (5U)

	)

1099 
	#ADC_SR_OVR_Msk
 (0x1U << 
ADC_SR_OVR_Pos
è

	)

1100 
	#ADC_SR_OVR
 
ADC_SR_OVR_Msk


	)

1103 
	#ADC_CR1_AWDCH_Pos
 (0U)

	)

1104 
	#ADC_CR1_AWDCH_Msk
 (0x1FU << 
ADC_CR1_AWDCH_Pos
è

	)

1105 
	#ADC_CR1_AWDCH
 
ADC_CR1_AWDCH_Msk


	)

1106 
	#ADC_CR1_AWDCH_0
 (0x01U << 
ADC_CR1_AWDCH_Pos
è

	)

1107 
	#ADC_CR1_AWDCH_1
 (0x02U << 
ADC_CR1_AWDCH_Pos
è

	)

1108 
	#ADC_CR1_AWDCH_2
 (0x04U << 
ADC_CR1_AWDCH_Pos
è

	)

1109 
	#ADC_CR1_AWDCH_3
 (0x08U << 
ADC_CR1_AWDCH_Pos
è

	)

1110 
	#ADC_CR1_AWDCH_4
 (0x10U << 
ADC_CR1_AWDCH_Pos
è

	)

1111 
	#ADC_CR1_EOCIE_Pos
 (5U)

	)

1112 
	#ADC_CR1_EOCIE_Msk
 (0x1U << 
ADC_CR1_EOCIE_Pos
è

	)

1113 
	#ADC_CR1_EOCIE
 
ADC_CR1_EOCIE_Msk


	)

1114 
	#ADC_CR1_AWDIE_Pos
 (6U)

	)

1115 
	#ADC_CR1_AWDIE_Msk
 (0x1U << 
ADC_CR1_AWDIE_Pos
è

	)

1116 
	#ADC_CR1_AWDIE
 
ADC_CR1_AWDIE_Msk


	)

1117 
	#ADC_CR1_JEOCIE_Pos
 (7U)

	)

1118 
	#ADC_CR1_JEOCIE_Msk
 (0x1U << 
ADC_CR1_JEOCIE_Pos
è

	)

1119 
	#ADC_CR1_JEOCIE
 
ADC_CR1_JEOCIE_Msk


	)

1120 
	#ADC_CR1_SCAN_Pos
 (8U)

	)

1121 
	#ADC_CR1_SCAN_Msk
 (0x1U << 
ADC_CR1_SCAN_Pos
è

	)

1122 
	#ADC_CR1_SCAN
 
ADC_CR1_SCAN_Msk


	)

1123 
	#ADC_CR1_AWDSGL_Pos
 (9U)

	)

1124 
	#ADC_CR1_AWDSGL_Msk
 (0x1U << 
ADC_CR1_AWDSGL_Pos
è

	)

1125 
	#ADC_CR1_AWDSGL
 
ADC_CR1_AWDSGL_Msk


	)

1126 
	#ADC_CR1_JAUTO_Pos
 (10U)

	)

1127 
	#ADC_CR1_JAUTO_Msk
 (0x1U << 
ADC_CR1_JAUTO_Pos
è

	)

1128 
	#ADC_CR1_JAUTO
 
ADC_CR1_JAUTO_Msk


	)

1129 
	#ADC_CR1_DISCEN_Pos
 (11U)

	)

1130 
	#ADC_CR1_DISCEN_Msk
 (0x1U << 
ADC_CR1_DISCEN_Pos
è

	)

1131 
	#ADC_CR1_DISCEN
 
ADC_CR1_DISCEN_Msk


	)

1132 
	#ADC_CR1_JDISCEN_Pos
 (12U)

	)

1133 
	#ADC_CR1_JDISCEN_Msk
 (0x1U << 
ADC_CR1_JDISCEN_Pos
è

	)

1134 
	#ADC_CR1_JDISCEN
 
ADC_CR1_JDISCEN_Msk


	)

1135 
	#ADC_CR1_DISCNUM_Pos
 (13U)

	)

1136 
	#ADC_CR1_DISCNUM_Msk
 (0x7U << 
ADC_CR1_DISCNUM_Pos
è

	)

1137 
	#ADC_CR1_DISCNUM
 
ADC_CR1_DISCNUM_Msk


	)

1138 
	#ADC_CR1_DISCNUM_0
 (0x1U << 
ADC_CR1_DISCNUM_Pos
è

	)

1139 
	#ADC_CR1_DISCNUM_1
 (0x2U << 
ADC_CR1_DISCNUM_Pos
è

	)

1140 
	#ADC_CR1_DISCNUM_2
 (0x4U << 
ADC_CR1_DISCNUM_Pos
è

	)

1141 
	#ADC_CR1_JAWDEN_Pos
 (22U)

	)

1142 
	#ADC_CR1_JAWDEN_Msk
 (0x1U << 
ADC_CR1_JAWDEN_Pos
è

	)

1143 
	#ADC_CR1_JAWDEN
 
ADC_CR1_JAWDEN_Msk


	)

1144 
	#ADC_CR1_AWDEN_Pos
 (23U)

	)

1145 
	#ADC_CR1_AWDEN_Msk
 (0x1U << 
ADC_CR1_AWDEN_Pos
è

	)

1146 
	#ADC_CR1_AWDEN
 
ADC_CR1_AWDEN_Msk


	)

1147 
	#ADC_CR1_RES_Pos
 (24U)

	)

1148 
	#ADC_CR1_RES_Msk
 (0x3U << 
ADC_CR1_RES_Pos
è

	)

1149 
	#ADC_CR1_RES
 
ADC_CR1_RES_Msk


	)

1150 
	#ADC_CR1_RES_0
 (0x1U << 
ADC_CR1_RES_Pos
è

	)

1151 
	#ADC_CR1_RES_1
 (0x2U << 
ADC_CR1_RES_Pos
è

	)

1152 
	#ADC_CR1_OVRIE_Pos
 (26U)

	)

1153 
	#ADC_CR1_OVRIE_Msk
 (0x1U << 
ADC_CR1_OVRIE_Pos
è

	)

1154 
	#ADC_CR1_OVRIE
 
ADC_CR1_OVRIE_Msk


	)

1157 
	#ADC_CR2_ADON_Pos
 (0U)

	)

1158 
	#ADC_CR2_ADON_Msk
 (0x1U << 
ADC_CR2_ADON_Pos
è

	)

1159 
	#ADC_CR2_ADON
 
ADC_CR2_ADON_Msk


	)

1160 
	#ADC_CR2_CONT_Pos
 (1U)

	)

1161 
	#ADC_CR2_CONT_Msk
 (0x1U << 
ADC_CR2_CONT_Pos
è

	)

1162 
	#ADC_CR2_CONT
 
ADC_CR2_CONT_Msk


	)

1163 
	#ADC_CR2_DMA_Pos
 (8U)

	)

1164 
	#ADC_CR2_DMA_Msk
 (0x1U << 
ADC_CR2_DMA_Pos
è

	)

1165 
	#ADC_CR2_DMA
 
ADC_CR2_DMA_Msk


	)

1166 
	#ADC_CR2_DDS_Pos
 (9U)

	)

1167 
	#ADC_CR2_DDS_Msk
 (0x1U << 
ADC_CR2_DDS_Pos
è

	)

1168 
	#ADC_CR2_DDS
 
ADC_CR2_DDS_Msk


	)

1169 
	#ADC_CR2_EOCS_Pos
 (10U)

	)

1170 
	#ADC_CR2_EOCS_Msk
 (0x1U << 
ADC_CR2_EOCS_Pos
è

	)

1171 
	#ADC_CR2_EOCS
 
ADC_CR2_EOCS_Msk


	)

1172 
	#ADC_CR2_ALIGN_Pos
 (11U)

	)

1173 
	#ADC_CR2_ALIGN_Msk
 (0x1U << 
ADC_CR2_ALIGN_Pos
è

	)

1174 
	#ADC_CR2_ALIGN
 
ADC_CR2_ALIGN_Msk


	)

1175 
	#ADC_CR2_JEXTSEL_Pos
 (16U)

	)

1176 
	#ADC_CR2_JEXTSEL_Msk
 (0xFU << 
ADC_CR2_JEXTSEL_Pos
è

	)

1177 
	#ADC_CR2_JEXTSEL
 
ADC_CR2_JEXTSEL_Msk


	)

1178 
	#ADC_CR2_JEXTSEL_0
 (0x1U << 
ADC_CR2_JEXTSEL_Pos
è

	)

1179 
	#ADC_CR2_JEXTSEL_1
 (0x2U << 
ADC_CR2_JEXTSEL_Pos
è

	)

1180 
	#ADC_CR2_JEXTSEL_2
 (0x4U << 
ADC_CR2_JEXTSEL_Pos
è

	)

1181 
	#ADC_CR2_JEXTSEL_3
 (0x8U << 
ADC_CR2_JEXTSEL_Pos
è

	)

1182 
	#ADC_CR2_JEXTEN_Pos
 (20U)

	)

1183 
	#ADC_CR2_JEXTEN_Msk
 (0x3U << 
ADC_CR2_JEXTEN_Pos
è

	)

1184 
	#ADC_CR2_JEXTEN
 
ADC_CR2_JEXTEN_Msk


	)

1185 
	#ADC_CR2_JEXTEN_0
 (0x1U << 
ADC_CR2_JEXTEN_Pos
è

	)

1186 
	#ADC_CR2_JEXTEN_1
 (0x2U << 
ADC_CR2_JEXTEN_Pos
è

	)

1187 
	#ADC_CR2_JSWSTART_Pos
 (22U)

	)

1188 
	#ADC_CR2_JSWSTART_Msk
 (0x1U << 
ADC_CR2_JSWSTART_Pos
è

	)

1189 
	#ADC_CR2_JSWSTART
 
ADC_CR2_JSWSTART_Msk


	)

1190 
	#ADC_CR2_EXTSEL_Pos
 (24U)

	)

1191 
	#ADC_CR2_EXTSEL_Msk
 (0xFU << 
ADC_CR2_EXTSEL_Pos
è

	)

1192 
	#ADC_CR2_EXTSEL
 
ADC_CR2_EXTSEL_Msk


	)

1193 
	#ADC_CR2_EXTSEL_0
 (0x1U << 
ADC_CR2_EXTSEL_Pos
è

	)

1194 
	#ADC_CR2_EXTSEL_1
 (0x2U << 
ADC_CR2_EXTSEL_Pos
è

	)

1195 
	#ADC_CR2_EXTSEL_2
 (0x4U << 
ADC_CR2_EXTSEL_Pos
è

	)

1196 
	#ADC_CR2_EXTSEL_3
 (0x8U << 
ADC_CR2_EXTSEL_Pos
è

	)

1197 
	#ADC_CR2_EXTEN_Pos
 (28U)

	)

1198 
	#ADC_CR2_EXTEN_Msk
 (0x3U << 
ADC_CR2_EXTEN_Pos
è

	)

1199 
	#ADC_CR2_EXTEN
 
ADC_CR2_EXTEN_Msk


	)

1200 
	#ADC_CR2_EXTEN_0
 (0x1U << 
ADC_CR2_EXTEN_Pos
è

	)

1201 
	#ADC_CR2_EXTEN_1
 (0x2U << 
ADC_CR2_EXTEN_Pos
è

	)

1202 
	#ADC_CR2_SWSTART_Pos
 (30U)

	)

1203 
	#ADC_CR2_SWSTART_Msk
 (0x1U << 
ADC_CR2_SWSTART_Pos
è

	)

1204 
	#ADC_CR2_SWSTART
 
ADC_CR2_SWSTART_Msk


	)

1207 
	#ADC_SMPR1_SMP10_Pos
 (0U)

	)

1208 
	#ADC_SMPR1_SMP10_Msk
 (0x7U << 
ADC_SMPR1_SMP10_Pos
è

	)

1209 
	#ADC_SMPR1_SMP10
 
ADC_SMPR1_SMP10_Msk


	)

1210 
	#ADC_SMPR1_SMP10_0
 (0x1U << 
ADC_SMPR1_SMP10_Pos
è

	)

1211 
	#ADC_SMPR1_SMP10_1
 (0x2U << 
ADC_SMPR1_SMP10_Pos
è

	)

1212 
	#ADC_SMPR1_SMP10_2
 (0x4U << 
ADC_SMPR1_SMP10_Pos
è

	)

1213 
	#ADC_SMPR1_SMP11_Pos
 (3U)

	)

1214 
	#ADC_SMPR1_SMP11_Msk
 (0x7U << 
ADC_SMPR1_SMP11_Pos
è

	)

1215 
	#ADC_SMPR1_SMP11
 
ADC_SMPR1_SMP11_Msk


	)

1216 
	#ADC_SMPR1_SMP11_0
 (0x1U << 
ADC_SMPR1_SMP11_Pos
è

	)

1217 
	#ADC_SMPR1_SMP11_1
 (0x2U << 
ADC_SMPR1_SMP11_Pos
è

	)

1218 
	#ADC_SMPR1_SMP11_2
 (0x4U << 
ADC_SMPR1_SMP11_Pos
è

	)

1219 
	#ADC_SMPR1_SMP12_Pos
 (6U)

	)

1220 
	#ADC_SMPR1_SMP12_Msk
 (0x7U << 
ADC_SMPR1_SMP12_Pos
è

	)

1221 
	#ADC_SMPR1_SMP12
 
ADC_SMPR1_SMP12_Msk


	)

1222 
	#ADC_SMPR1_SMP12_0
 (0x1U << 
ADC_SMPR1_SMP12_Pos
è

	)

1223 
	#ADC_SMPR1_SMP12_1
 (0x2U << 
ADC_SMPR1_SMP12_Pos
è

	)

1224 
	#ADC_SMPR1_SMP12_2
 (0x4U << 
ADC_SMPR1_SMP12_Pos
è

	)

1225 
	#ADC_SMPR1_SMP13_Pos
 (9U)

	)

1226 
	#ADC_SMPR1_SMP13_Msk
 (0x7U << 
ADC_SMPR1_SMP13_Pos
è

	)

1227 
	#ADC_SMPR1_SMP13
 
ADC_SMPR1_SMP13_Msk


	)

1228 
	#ADC_SMPR1_SMP13_0
 (0x1U << 
ADC_SMPR1_SMP13_Pos
è

	)

1229 
	#ADC_SMPR1_SMP13_1
 (0x2U << 
ADC_SMPR1_SMP13_Pos
è

	)

1230 
	#ADC_SMPR1_SMP13_2
 (0x4U << 
ADC_SMPR1_SMP13_Pos
è

	)

1231 
	#ADC_SMPR1_SMP14_Pos
 (12U)

	)

1232 
	#ADC_SMPR1_SMP14_Msk
 (0x7U << 
ADC_SMPR1_SMP14_Pos
è

	)

1233 
	#ADC_SMPR1_SMP14
 
ADC_SMPR1_SMP14_Msk


	)

1234 
	#ADC_SMPR1_SMP14_0
 (0x1U << 
ADC_SMPR1_SMP14_Pos
è

	)

1235 
	#ADC_SMPR1_SMP14_1
 (0x2U << 
ADC_SMPR1_SMP14_Pos
è

	)

1236 
	#ADC_SMPR1_SMP14_2
 (0x4U << 
ADC_SMPR1_SMP14_Pos
è

	)

1237 
	#ADC_SMPR1_SMP15_Pos
 (15U)

	)

1238 
	#ADC_SMPR1_SMP15_Msk
 (0x7U << 
ADC_SMPR1_SMP15_Pos
è

	)

1239 
	#ADC_SMPR1_SMP15
 
ADC_SMPR1_SMP15_Msk


	)

1240 
	#ADC_SMPR1_SMP15_0
 (0x1U << 
ADC_SMPR1_SMP15_Pos
è

	)

1241 
	#ADC_SMPR1_SMP15_1
 (0x2U << 
ADC_SMPR1_SMP15_Pos
è

	)

1242 
	#ADC_SMPR1_SMP15_2
 (0x4U << 
ADC_SMPR1_SMP15_Pos
è

	)

1243 
	#ADC_SMPR1_SMP16_Pos
 (18U)

	)

1244 
	#ADC_SMPR1_SMP16_Msk
 (0x7U << 
ADC_SMPR1_SMP16_Pos
è

	)

1245 
	#ADC_SMPR1_SMP16
 
ADC_SMPR1_SMP16_Msk


	)

1246 
	#ADC_SMPR1_SMP16_0
 (0x1U << 
ADC_SMPR1_SMP16_Pos
è

	)

1247 
	#ADC_SMPR1_SMP16_1
 (0x2U << 
ADC_SMPR1_SMP16_Pos
è

	)

1248 
	#ADC_SMPR1_SMP16_2
 (0x4U << 
ADC_SMPR1_SMP16_Pos
è

	)

1249 
	#ADC_SMPR1_SMP17_Pos
 (21U)

	)

1250 
	#ADC_SMPR1_SMP17_Msk
 (0x7U << 
ADC_SMPR1_SMP17_Pos
è

	)

1251 
	#ADC_SMPR1_SMP17
 
ADC_SMPR1_SMP17_Msk


	)

1252 
	#ADC_SMPR1_SMP17_0
 (0x1U << 
ADC_SMPR1_SMP17_Pos
è

	)

1253 
	#ADC_SMPR1_SMP17_1
 (0x2U << 
ADC_SMPR1_SMP17_Pos
è

	)

1254 
	#ADC_SMPR1_SMP17_2
 (0x4U << 
ADC_SMPR1_SMP17_Pos
è

	)

1255 
	#ADC_SMPR1_SMP18_Pos
 (24U)

	)

1256 
	#ADC_SMPR1_SMP18_Msk
 (0x7U << 
ADC_SMPR1_SMP18_Pos
è

	)

1257 
	#ADC_SMPR1_SMP18
 
ADC_SMPR1_SMP18_Msk


	)

1258 
	#ADC_SMPR1_SMP18_0
 (0x1U << 
ADC_SMPR1_SMP18_Pos
è

	)

1259 
	#ADC_SMPR1_SMP18_1
 (0x2U << 
ADC_SMPR1_SMP18_Pos
è

	)

1260 
	#ADC_SMPR1_SMP18_2
 (0x4U << 
ADC_SMPR1_SMP18_Pos
è

	)

1263 
	#ADC_SMPR2_SMP0_Pos
 (0U)

	)

1264 
	#ADC_SMPR2_SMP0_Msk
 (0x7U << 
ADC_SMPR2_SMP0_Pos
è

	)

1265 
	#ADC_SMPR2_SMP0
 
ADC_SMPR2_SMP0_Msk


	)

1266 
	#ADC_SMPR2_SMP0_0
 (0x1U << 
ADC_SMPR2_SMP0_Pos
è

	)

1267 
	#ADC_SMPR2_SMP0_1
 (0x2U << 
ADC_SMPR2_SMP0_Pos
è

	)

1268 
	#ADC_SMPR2_SMP0_2
 (0x4U << 
ADC_SMPR2_SMP0_Pos
è

	)

1269 
	#ADC_SMPR2_SMP1_Pos
 (3U)

	)

1270 
	#ADC_SMPR2_SMP1_Msk
 (0x7U << 
ADC_SMPR2_SMP1_Pos
è

	)

1271 
	#ADC_SMPR2_SMP1
 
ADC_SMPR2_SMP1_Msk


	)

1272 
	#ADC_SMPR2_SMP1_0
 (0x1U << 
ADC_SMPR2_SMP1_Pos
è

	)

1273 
	#ADC_SMPR2_SMP1_1
 (0x2U << 
ADC_SMPR2_SMP1_Pos
è

	)

1274 
	#ADC_SMPR2_SMP1_2
 (0x4U << 
ADC_SMPR2_SMP1_Pos
è

	)

1275 
	#ADC_SMPR2_SMP2_Pos
 (6U)

	)

1276 
	#ADC_SMPR2_SMP2_Msk
 (0x7U << 
ADC_SMPR2_SMP2_Pos
è

	)

1277 
	#ADC_SMPR2_SMP2
 
ADC_SMPR2_SMP2_Msk


	)

1278 
	#ADC_SMPR2_SMP2_0
 (0x1U << 
ADC_SMPR2_SMP2_Pos
è

	)

1279 
	#ADC_SMPR2_SMP2_1
 (0x2U << 
ADC_SMPR2_SMP2_Pos
è

	)

1280 
	#ADC_SMPR2_SMP2_2
 (0x4U << 
ADC_SMPR2_SMP2_Pos
è

	)

1281 
	#ADC_SMPR2_SMP3_Pos
 (9U)

	)

1282 
	#ADC_SMPR2_SMP3_Msk
 (0x7U << 
ADC_SMPR2_SMP3_Pos
è

	)

1283 
	#ADC_SMPR2_SMP3
 
ADC_SMPR2_SMP3_Msk


	)

1284 
	#ADC_SMPR2_SMP3_0
 (0x1U << 
ADC_SMPR2_SMP3_Pos
è

	)

1285 
	#ADC_SMPR2_SMP3_1
 (0x2U << 
ADC_SMPR2_SMP3_Pos
è

	)

1286 
	#ADC_SMPR2_SMP3_2
 (0x4U << 
ADC_SMPR2_SMP3_Pos
è

	)

1287 
	#ADC_SMPR2_SMP4_Pos
 (12U)

	)

1288 
	#ADC_SMPR2_SMP4_Msk
 (0x7U << 
ADC_SMPR2_SMP4_Pos
è

	)

1289 
	#ADC_SMPR2_SMP4
 
ADC_SMPR2_SMP4_Msk


	)

1290 
	#ADC_SMPR2_SMP4_0
 (0x1U << 
ADC_SMPR2_SMP4_Pos
è

	)

1291 
	#ADC_SMPR2_SMP4_1
 (0x2U << 
ADC_SMPR2_SMP4_Pos
è

	)

1292 
	#ADC_SMPR2_SMP4_2
 (0x4U << 
ADC_SMPR2_SMP4_Pos
è

	)

1293 
	#ADC_SMPR2_SMP5_Pos
 (15U)

	)

1294 
	#ADC_SMPR2_SMP5_Msk
 (0x7U << 
ADC_SMPR2_SMP5_Pos
è

	)

1295 
	#ADC_SMPR2_SMP5
 
ADC_SMPR2_SMP5_Msk


	)

1296 
	#ADC_SMPR2_SMP5_0
 (0x1U << 
ADC_SMPR2_SMP5_Pos
è

	)

1297 
	#ADC_SMPR2_SMP5_1
 (0x2U << 
ADC_SMPR2_SMP5_Pos
è

	)

1298 
	#ADC_SMPR2_SMP5_2
 (0x4U << 
ADC_SMPR2_SMP5_Pos
è

	)

1299 
	#ADC_SMPR2_SMP6_Pos
 (18U)

	)

1300 
	#ADC_SMPR2_SMP6_Msk
 (0x7U << 
ADC_SMPR2_SMP6_Pos
è

	)

1301 
	#ADC_SMPR2_SMP6
 
ADC_SMPR2_SMP6_Msk


	)

1302 
	#ADC_SMPR2_SMP6_0
 (0x1U << 
ADC_SMPR2_SMP6_Pos
è

	)

1303 
	#ADC_SMPR2_SMP6_1
 (0x2U << 
ADC_SMPR2_SMP6_Pos
è

	)

1304 
	#ADC_SMPR2_SMP6_2
 (0x4U << 
ADC_SMPR2_SMP6_Pos
è

	)

1305 
	#ADC_SMPR2_SMP7_Pos
 (21U)

	)

1306 
	#ADC_SMPR2_SMP7_Msk
 (0x7U << 
ADC_SMPR2_SMP7_Pos
è

	)

1307 
	#ADC_SMPR2_SMP7
 
ADC_SMPR2_SMP7_Msk


	)

1308 
	#ADC_SMPR2_SMP7_0
 (0x1U << 
ADC_SMPR2_SMP7_Pos
è

	)

1309 
	#ADC_SMPR2_SMP7_1
 (0x2U << 
ADC_SMPR2_SMP7_Pos
è

	)

1310 
	#ADC_SMPR2_SMP7_2
 (0x4U << 
ADC_SMPR2_SMP7_Pos
è

	)

1311 
	#ADC_SMPR2_SMP8_Pos
 (24U)

	)

1312 
	#ADC_SMPR2_SMP8_Msk
 (0x7U << 
ADC_SMPR2_SMP8_Pos
è

	)

1313 
	#ADC_SMPR2_SMP8
 
ADC_SMPR2_SMP8_Msk


	)

1314 
	#ADC_SMPR2_SMP8_0
 (0x1U << 
ADC_SMPR2_SMP8_Pos
è

	)

1315 
	#ADC_SMPR2_SMP8_1
 (0x2U << 
ADC_SMPR2_SMP8_Pos
è

	)

1316 
	#ADC_SMPR2_SMP8_2
 (0x4U << 
ADC_SMPR2_SMP8_Pos
è

	)

1317 
	#ADC_SMPR2_SMP9_Pos
 (27U)

	)

1318 
	#ADC_SMPR2_SMP9_Msk
 (0x7U << 
ADC_SMPR2_SMP9_Pos
è

	)

1319 
	#ADC_SMPR2_SMP9
 
ADC_SMPR2_SMP9_Msk


	)

1320 
	#ADC_SMPR2_SMP9_0
 (0x1U << 
ADC_SMPR2_SMP9_Pos
è

	)

1321 
	#ADC_SMPR2_SMP9_1
 (0x2U << 
ADC_SMPR2_SMP9_Pos
è

	)

1322 
	#ADC_SMPR2_SMP9_2
 (0x4U << 
ADC_SMPR2_SMP9_Pos
è

	)

1325 
	#ADC_JOFR1_JOFFSET1_Pos
 (0U)

	)

1326 
	#ADC_JOFR1_JOFFSET1_Msk
 (0xFFFU << 
ADC_JOFR1_JOFFSET1_Pos
è

	)

1327 
	#ADC_JOFR1_JOFFSET1
 
ADC_JOFR1_JOFFSET1_Msk


	)

1330 
	#ADC_JOFR2_JOFFSET2_Pos
 (0U)

	)

1331 
	#ADC_JOFR2_JOFFSET2_Msk
 (0xFFFU << 
ADC_JOFR2_JOFFSET2_Pos
è

	)

1332 
	#ADC_JOFR2_JOFFSET2
 
ADC_JOFR2_JOFFSET2_Msk


	)

1335 
	#ADC_JOFR3_JOFFSET3_Pos
 (0U)

	)

1336 
	#ADC_JOFR3_JOFFSET3_Msk
 (0xFFFU << 
ADC_JOFR3_JOFFSET3_Pos
è

	)

1337 
	#ADC_JOFR3_JOFFSET3
 
ADC_JOFR3_JOFFSET3_Msk


	)

1340 
	#ADC_JOFR4_JOFFSET4_Pos
 (0U)

	)

1341 
	#ADC_JOFR4_JOFFSET4_Msk
 (0xFFFU << 
ADC_JOFR4_JOFFSET4_Pos
è

	)

1342 
	#ADC_JOFR4_JOFFSET4
 
ADC_JOFR4_JOFFSET4_Msk


	)

1345 
	#ADC_HTR_HT_Pos
 (0U)

	)

1346 
	#ADC_HTR_HT_Msk
 (0xFFFU << 
ADC_HTR_HT_Pos
è

	)

1347 
	#ADC_HTR_HT
 
ADC_HTR_HT_Msk


	)

1350 
	#ADC_LTR_LT_Pos
 (0U)

	)

1351 
	#ADC_LTR_LT_Msk
 (0xFFFU << 
ADC_LTR_LT_Pos
è

	)

1352 
	#ADC_LTR_LT
 
ADC_LTR_LT_Msk


	)

1355 
	#ADC_SQR1_SQ13_Pos
 (0U)

	)

1356 
	#ADC_SQR1_SQ13_Msk
 (0x1FU << 
ADC_SQR1_SQ13_Pos
è

	)

1357 
	#ADC_SQR1_SQ13
 
ADC_SQR1_SQ13_Msk


	)

1358 
	#ADC_SQR1_SQ13_0
 (0x01U << 
ADC_SQR1_SQ13_Pos
è

	)

1359 
	#ADC_SQR1_SQ13_1
 (0x02U << 
ADC_SQR1_SQ13_Pos
è

	)

1360 
	#ADC_SQR1_SQ13_2
 (0x04U << 
ADC_SQR1_SQ13_Pos
è

	)

1361 
	#ADC_SQR1_SQ13_3
 (0x08U << 
ADC_SQR1_SQ13_Pos
è

	)

1362 
	#ADC_SQR1_SQ13_4
 (0x10U << 
ADC_SQR1_SQ13_Pos
è

	)

1363 
	#ADC_SQR1_SQ14_Pos
 (5U)

	)

1364 
	#ADC_SQR1_SQ14_Msk
 (0x1FU << 
ADC_SQR1_SQ14_Pos
è

	)

1365 
	#ADC_SQR1_SQ14
 
ADC_SQR1_SQ14_Msk


	)

1366 
	#ADC_SQR1_SQ14_0
 (0x01U << 
ADC_SQR1_SQ14_Pos
è

	)

1367 
	#ADC_SQR1_SQ14_1
 (0x02U << 
ADC_SQR1_SQ14_Pos
è

	)

1368 
	#ADC_SQR1_SQ14_2
 (0x04U << 
ADC_SQR1_SQ14_Pos
è

	)

1369 
	#ADC_SQR1_SQ14_3
 (0x08U << 
ADC_SQR1_SQ14_Pos
è

	)

1370 
	#ADC_SQR1_SQ14_4
 (0x10U << 
ADC_SQR1_SQ14_Pos
è

	)

1371 
	#ADC_SQR1_SQ15_Pos
 (10U)

	)

1372 
	#ADC_SQR1_SQ15_Msk
 (0x1FU << 
ADC_SQR1_SQ15_Pos
è

	)

1373 
	#ADC_SQR1_SQ15
 
ADC_SQR1_SQ15_Msk


	)

1374 
	#ADC_SQR1_SQ15_0
 (0x01U << 
ADC_SQR1_SQ15_Pos
è

	)

1375 
	#ADC_SQR1_SQ15_1
 (0x02U << 
ADC_SQR1_SQ15_Pos
è

	)

1376 
	#ADC_SQR1_SQ15_2
 (0x04U << 
ADC_SQR1_SQ15_Pos
è

	)

1377 
	#ADC_SQR1_SQ15_3
 (0x08U << 
ADC_SQR1_SQ15_Pos
è

	)

1378 
	#ADC_SQR1_SQ15_4
 (0x10U << 
ADC_SQR1_SQ15_Pos
è

	)

1379 
	#ADC_SQR1_SQ16_Pos
 (15U)

	)

1380 
	#ADC_SQR1_SQ16_Msk
 (0x1FU << 
ADC_SQR1_SQ16_Pos
è

	)

1381 
	#ADC_SQR1_SQ16
 
ADC_SQR1_SQ16_Msk


	)

1382 
	#ADC_SQR1_SQ16_0
 (0x01U << 
ADC_SQR1_SQ16_Pos
è

	)

1383 
	#ADC_SQR1_SQ16_1
 (0x02U << 
ADC_SQR1_SQ16_Pos
è

	)

1384 
	#ADC_SQR1_SQ16_2
 (0x04U << 
ADC_SQR1_SQ16_Pos
è

	)

1385 
	#ADC_SQR1_SQ16_3
 (0x08U << 
ADC_SQR1_SQ16_Pos
è

	)

1386 
	#ADC_SQR1_SQ16_4
 (0x10U << 
ADC_SQR1_SQ16_Pos
è

	)

1387 
	#ADC_SQR1_L_Pos
 (20U)

	)

1388 
	#ADC_SQR1_L_Msk
 (0xFU << 
ADC_SQR1_L_Pos
è

	)

1389 
	#ADC_SQR1_L
 
ADC_SQR1_L_Msk


	)

1390 
	#ADC_SQR1_L_0
 (0x1U << 
ADC_SQR1_L_Pos
è

	)

1391 
	#ADC_SQR1_L_1
 (0x2U << 
ADC_SQR1_L_Pos
è

	)

1392 
	#ADC_SQR1_L_2
 (0x4U << 
ADC_SQR1_L_Pos
è

	)

1393 
	#ADC_SQR1_L_3
 (0x8U << 
ADC_SQR1_L_Pos
è

	)

1396 
	#ADC_SQR2_SQ7_Pos
 (0U)

	)

1397 
	#ADC_SQR2_SQ7_Msk
 (0x1FU << 
ADC_SQR2_SQ7_Pos
è

	)

1398 
	#ADC_SQR2_SQ7
 
ADC_SQR2_SQ7_Msk


	)

1399 
	#ADC_SQR2_SQ7_0
 (0x01U << 
ADC_SQR2_SQ7_Pos
è

	)

1400 
	#ADC_SQR2_SQ7_1
 (0x02U << 
ADC_SQR2_SQ7_Pos
è

	)

1401 
	#ADC_SQR2_SQ7_2
 (0x04U << 
ADC_SQR2_SQ7_Pos
è

	)

1402 
	#ADC_SQR2_SQ7_3
 (0x08U << 
ADC_SQR2_SQ7_Pos
è

	)

1403 
	#ADC_SQR2_SQ7_4
 (0x10U << 
ADC_SQR2_SQ7_Pos
è

	)

1404 
	#ADC_SQR2_SQ8_Pos
 (5U)

	)

1405 
	#ADC_SQR2_SQ8_Msk
 (0x1FU << 
ADC_SQR2_SQ8_Pos
è

	)

1406 
	#ADC_SQR2_SQ8
 
ADC_SQR2_SQ8_Msk


	)

1407 
	#ADC_SQR2_SQ8_0
 (0x01U << 
ADC_SQR2_SQ8_Pos
è

	)

1408 
	#ADC_SQR2_SQ8_1
 (0x02U << 
ADC_SQR2_SQ8_Pos
è

	)

1409 
	#ADC_SQR2_SQ8_2
 (0x04U << 
ADC_SQR2_SQ8_Pos
è

	)

1410 
	#ADC_SQR2_SQ8_3
 (0x08U << 
ADC_SQR2_SQ8_Pos
è

	)

1411 
	#ADC_SQR2_SQ8_4
 (0x10U << 
ADC_SQR2_SQ8_Pos
è

	)

1412 
	#ADC_SQR2_SQ9_Pos
 (10U)

	)

1413 
	#ADC_SQR2_SQ9_Msk
 (0x1FU << 
ADC_SQR2_SQ9_Pos
è

	)

1414 
	#ADC_SQR2_SQ9
 
ADC_SQR2_SQ9_Msk


	)

1415 
	#ADC_SQR2_SQ9_0
 (0x01U << 
ADC_SQR2_SQ9_Pos
è

	)

1416 
	#ADC_SQR2_SQ9_1
 (0x02U << 
ADC_SQR2_SQ9_Pos
è

	)

1417 
	#ADC_SQR2_SQ9_2
 (0x04U << 
ADC_SQR2_SQ9_Pos
è

	)

1418 
	#ADC_SQR2_SQ9_3
 (0x08U << 
ADC_SQR2_SQ9_Pos
è

	)

1419 
	#ADC_SQR2_SQ9_4
 (0x10U << 
ADC_SQR2_SQ9_Pos
è

	)

1420 
	#ADC_SQR2_SQ10_Pos
 (15U)

	)

1421 
	#ADC_SQR2_SQ10_Msk
 (0x1FU << 
ADC_SQR2_SQ10_Pos
è

	)

1422 
	#ADC_SQR2_SQ10
 
ADC_SQR2_SQ10_Msk


	)

1423 
	#ADC_SQR2_SQ10_0
 (0x01U << 
ADC_SQR2_SQ10_Pos
è

	)

1424 
	#ADC_SQR2_SQ10_1
 (0x02U << 
ADC_SQR2_SQ10_Pos
è

	)

1425 
	#ADC_SQR2_SQ10_2
 (0x04U << 
ADC_SQR2_SQ10_Pos
è

	)

1426 
	#ADC_SQR2_SQ10_3
 (0x08U << 
ADC_SQR2_SQ10_Pos
è

	)

1427 
	#ADC_SQR2_SQ10_4
 (0x10U << 
ADC_SQR2_SQ10_Pos
è

	)

1428 
	#ADC_SQR2_SQ11_Pos
 (20U)

	)

1429 
	#ADC_SQR2_SQ11_Msk
 (0x1FU << 
ADC_SQR2_SQ11_Pos
è

	)

1430 
	#ADC_SQR2_SQ11
 
ADC_SQR2_SQ11_Msk


	)

1431 
	#ADC_SQR2_SQ11_0
 (0x01U << 
ADC_SQR2_SQ11_Pos
è

	)

1432 
	#ADC_SQR2_SQ11_1
 (0x02U << 
ADC_SQR2_SQ11_Pos
è

	)

1433 
	#ADC_SQR2_SQ11_2
 (0x04U << 
ADC_SQR2_SQ11_Pos
è

	)

1434 
	#ADC_SQR2_SQ11_3
 (0x08U << 
ADC_SQR2_SQ11_Pos
è

	)

1435 
	#ADC_SQR2_SQ11_4
 (0x10U << 
ADC_SQR2_SQ11_Pos
è

	)

1436 
	#ADC_SQR2_SQ12_Pos
 (25U)

	)

1437 
	#ADC_SQR2_SQ12_Msk
 (0x1FU << 
ADC_SQR2_SQ12_Pos
è

	)

1438 
	#ADC_SQR2_SQ12
 
ADC_SQR2_SQ12_Msk


	)

1439 
	#ADC_SQR2_SQ12_0
 (0x01U << 
ADC_SQR2_SQ12_Pos
è

	)

1440 
	#ADC_SQR2_SQ12_1
 (0x02U << 
ADC_SQR2_SQ12_Pos
è

	)

1441 
	#ADC_SQR2_SQ12_2
 (0x04U << 
ADC_SQR2_SQ12_Pos
è

	)

1442 
	#ADC_SQR2_SQ12_3
 (0x08U << 
ADC_SQR2_SQ12_Pos
è

	)

1443 
	#ADC_SQR2_SQ12_4
 (0x10U << 
ADC_SQR2_SQ12_Pos
è

	)

1446 
	#ADC_SQR3_SQ1_Pos
 (0U)

	)

1447 
	#ADC_SQR3_SQ1_Msk
 (0x1FU << 
ADC_SQR3_SQ1_Pos
è

	)

1448 
	#ADC_SQR3_SQ1
 
ADC_SQR3_SQ1_Msk


	)

1449 
	#ADC_SQR3_SQ1_0
 (0x01U << 
ADC_SQR3_SQ1_Pos
è

	)

1450 
	#ADC_SQR3_SQ1_1
 (0x02U << 
ADC_SQR3_SQ1_Pos
è

	)

1451 
	#ADC_SQR3_SQ1_2
 (0x04U << 
ADC_SQR3_SQ1_Pos
è

	)

1452 
	#ADC_SQR3_SQ1_3
 (0x08U << 
ADC_SQR3_SQ1_Pos
è

	)

1453 
	#ADC_SQR3_SQ1_4
 (0x10U << 
ADC_SQR3_SQ1_Pos
è

	)

1454 
	#ADC_SQR3_SQ2_Pos
 (5U)

	)

1455 
	#ADC_SQR3_SQ2_Msk
 (0x1FU << 
ADC_SQR3_SQ2_Pos
è

	)

1456 
	#ADC_SQR3_SQ2
 
ADC_SQR3_SQ2_Msk


	)

1457 
	#ADC_SQR3_SQ2_0
 (0x01U << 
ADC_SQR3_SQ2_Pos
è

	)

1458 
	#ADC_SQR3_SQ2_1
 (0x02U << 
ADC_SQR3_SQ2_Pos
è

	)

1459 
	#ADC_SQR3_SQ2_2
 (0x04U << 
ADC_SQR3_SQ2_Pos
è

	)

1460 
	#ADC_SQR3_SQ2_3
 (0x08U << 
ADC_SQR3_SQ2_Pos
è

	)

1461 
	#ADC_SQR3_SQ2_4
 (0x10U << 
ADC_SQR3_SQ2_Pos
è

	)

1462 
	#ADC_SQR3_SQ3_Pos
 (10U)

	)

1463 
	#ADC_SQR3_SQ3_Msk
 (0x1FU << 
ADC_SQR3_SQ3_Pos
è

	)

1464 
	#ADC_SQR3_SQ3
 
ADC_SQR3_SQ3_Msk


	)

1465 
	#ADC_SQR3_SQ3_0
 (0x01U << 
ADC_SQR3_SQ3_Pos
è

	)

1466 
	#ADC_SQR3_SQ3_1
 (0x02U << 
ADC_SQR3_SQ3_Pos
è

	)

1467 
	#ADC_SQR3_SQ3_2
 (0x04U << 
ADC_SQR3_SQ3_Pos
è

	)

1468 
	#ADC_SQR3_SQ3_3
 (0x08U << 
ADC_SQR3_SQ3_Pos
è

	)

1469 
	#ADC_SQR3_SQ3_4
 (0x10U << 
ADC_SQR3_SQ3_Pos
è

	)

1470 
	#ADC_SQR3_SQ4_Pos
 (15U)

	)

1471 
	#ADC_SQR3_SQ4_Msk
 (0x1FU << 
ADC_SQR3_SQ4_Pos
è

	)

1472 
	#ADC_SQR3_SQ4
 
ADC_SQR3_SQ4_Msk


	)

1473 
	#ADC_SQR3_SQ4_0
 (0x01U << 
ADC_SQR3_SQ4_Pos
è

	)

1474 
	#ADC_SQR3_SQ4_1
 (0x02U << 
ADC_SQR3_SQ4_Pos
è

	)

1475 
	#ADC_SQR3_SQ4_2
 (0x04U << 
ADC_SQR3_SQ4_Pos
è

	)

1476 
	#ADC_SQR3_SQ4_3
 (0x08U << 
ADC_SQR3_SQ4_Pos
è

	)

1477 
	#ADC_SQR3_SQ4_4
 (0x10U << 
ADC_SQR3_SQ4_Pos
è

	)

1478 
	#ADC_SQR3_SQ5_Pos
 (20U)

	)

1479 
	#ADC_SQR3_SQ5_Msk
 (0x1FU << 
ADC_SQR3_SQ5_Pos
è

	)

1480 
	#ADC_SQR3_SQ5
 
ADC_SQR3_SQ5_Msk


	)

1481 
	#ADC_SQR3_SQ5_0
 (0x01U << 
ADC_SQR3_SQ5_Pos
è

	)

1482 
	#ADC_SQR3_SQ5_1
 (0x02U << 
ADC_SQR3_SQ5_Pos
è

	)

1483 
	#ADC_SQR3_SQ5_2
 (0x04U << 
ADC_SQR3_SQ5_Pos
è

	)

1484 
	#ADC_SQR3_SQ5_3
 (0x08U << 
ADC_SQR3_SQ5_Pos
è

	)

1485 
	#ADC_SQR3_SQ5_4
 (0x10U << 
ADC_SQR3_SQ5_Pos
è

	)

1486 
	#ADC_SQR3_SQ6_Pos
 (25U)

	)

1487 
	#ADC_SQR3_SQ6_Msk
 (0x1FU << 
ADC_SQR3_SQ6_Pos
è

	)

1488 
	#ADC_SQR3_SQ6
 
ADC_SQR3_SQ6_Msk


	)

1489 
	#ADC_SQR3_SQ6_0
 (0x01U << 
ADC_SQR3_SQ6_Pos
è

	)

1490 
	#ADC_SQR3_SQ6_1
 (0x02U << 
ADC_SQR3_SQ6_Pos
è

	)

1491 
	#ADC_SQR3_SQ6_2
 (0x04U << 
ADC_SQR3_SQ6_Pos
è

	)

1492 
	#ADC_SQR3_SQ6_3
 (0x08U << 
ADC_SQR3_SQ6_Pos
è

	)

1493 
	#ADC_SQR3_SQ6_4
 (0x10U << 
ADC_SQR3_SQ6_Pos
è

	)

1496 
	#ADC_JSQR_JSQ1_Pos
 (0U)

	)

1497 
	#ADC_JSQR_JSQ1_Msk
 (0x1FU << 
ADC_JSQR_JSQ1_Pos
è

	)

1498 
	#ADC_JSQR_JSQ1
 
ADC_JSQR_JSQ1_Msk


	)

1499 
	#ADC_JSQR_JSQ1_0
 (0x01U << 
ADC_JSQR_JSQ1_Pos
è

	)

1500 
	#ADC_JSQR_JSQ1_1
 (0x02U << 
ADC_JSQR_JSQ1_Pos
è

	)

1501 
	#ADC_JSQR_JSQ1_2
 (0x04U << 
ADC_JSQR_JSQ1_Pos
è

	)

1502 
	#ADC_JSQR_JSQ1_3
 (0x08U << 
ADC_JSQR_JSQ1_Pos
è

	)

1503 
	#ADC_JSQR_JSQ1_4
 (0x10U << 
ADC_JSQR_JSQ1_Pos
è

	)

1504 
	#ADC_JSQR_JSQ2_Pos
 (5U)

	)

1505 
	#ADC_JSQR_JSQ2_Msk
 (0x1FU << 
ADC_JSQR_JSQ2_Pos
è

	)

1506 
	#ADC_JSQR_JSQ2
 
ADC_JSQR_JSQ2_Msk


	)

1507 
	#ADC_JSQR_JSQ2_0
 (0x01U << 
ADC_JSQR_JSQ2_Pos
è

	)

1508 
	#ADC_JSQR_JSQ2_1
 (0x02U << 
ADC_JSQR_JSQ2_Pos
è

	)

1509 
	#ADC_JSQR_JSQ2_2
 (0x04U << 
ADC_JSQR_JSQ2_Pos
è

	)

1510 
	#ADC_JSQR_JSQ2_3
 (0x08U << 
ADC_JSQR_JSQ2_Pos
è

	)

1511 
	#ADC_JSQR_JSQ2_4
 (0x10U << 
ADC_JSQR_JSQ2_Pos
è

	)

1512 
	#ADC_JSQR_JSQ3_Pos
 (10U)

	)

1513 
	#ADC_JSQR_JSQ3_Msk
 (0x1FU << 
ADC_JSQR_JSQ3_Pos
è

	)

1514 
	#ADC_JSQR_JSQ3
 
ADC_JSQR_JSQ3_Msk


	)

1515 
	#ADC_JSQR_JSQ3_0
 (0x01U << 
ADC_JSQR_JSQ3_Pos
è

	)

1516 
	#ADC_JSQR_JSQ3_1
 (0x02U << 
ADC_JSQR_JSQ3_Pos
è

	)

1517 
	#ADC_JSQR_JSQ3_2
 (0x04U << 
ADC_JSQR_JSQ3_Pos
è

	)

1518 
	#ADC_JSQR_JSQ3_3
 (0x08U << 
ADC_JSQR_JSQ3_Pos
è

	)

1519 
	#ADC_JSQR_JSQ3_4
 (0x10U << 
ADC_JSQR_JSQ3_Pos
è

	)

1520 
	#ADC_JSQR_JSQ4_Pos
 (15U)

	)

1521 
	#ADC_JSQR_JSQ4_Msk
 (0x1FU << 
ADC_JSQR_JSQ4_Pos
è

	)

1522 
	#ADC_JSQR_JSQ4
 
ADC_JSQR_JSQ4_Msk


	)

1523 
	#ADC_JSQR_JSQ4_0
 (0x01U << 
ADC_JSQR_JSQ4_Pos
è

	)

1524 
	#ADC_JSQR_JSQ4_1
 (0x02U << 
ADC_JSQR_JSQ4_Pos
è

	)

1525 
	#ADC_JSQR_JSQ4_2
 (0x04U << 
ADC_JSQR_JSQ4_Pos
è

	)

1526 
	#ADC_JSQR_JSQ4_3
 (0x08U << 
ADC_JSQR_JSQ4_Pos
è

	)

1527 
	#ADC_JSQR_JSQ4_4
 (0x10U << 
ADC_JSQR_JSQ4_Pos
è

	)

1528 
	#ADC_JSQR_JL_Pos
 (20U)

	)

1529 
	#ADC_JSQR_JL_Msk
 (0x3U << 
ADC_JSQR_JL_Pos
è

	)

1530 
	#ADC_JSQR_JL
 
ADC_JSQR_JL_Msk


	)

1531 
	#ADC_JSQR_JL_0
 (0x1U << 
ADC_JSQR_JL_Pos
è

	)

1532 
	#ADC_JSQR_JL_1
 (0x2U << 
ADC_JSQR_JL_Pos
è

	)

1535 
	#ADC_JDR1_JDATA_Pos
 (0U)

	)

1536 
	#ADC_JDR1_JDATA_Msk
 (0xFFFFU << 
ADC_JDR1_JDATA_Pos
è

	)

1537 
	#ADC_JDR1_JDATA
 
ADC_JDR1_JDATA_Msk


	)

1540 
	#ADC_JDR2_JDATA_Pos
 (0U)

	)

1541 
	#ADC_JDR2_JDATA_Msk
 (0xFFFFU << 
ADC_JDR2_JDATA_Pos
è

	)

1542 
	#ADC_JDR2_JDATA
 
ADC_JDR2_JDATA_Msk


	)

1545 
	#ADC_JDR3_JDATA_Pos
 (0U)

	)

1546 
	#ADC_JDR3_JDATA_Msk
 (0xFFFFU << 
ADC_JDR3_JDATA_Pos
è

	)

1547 
	#ADC_JDR3_JDATA
 
ADC_JDR3_JDATA_Msk


	)

1550 
	#ADC_JDR4_JDATA_Pos
 (0U)

	)

1551 
	#ADC_JDR4_JDATA_Msk
 (0xFFFFU << 
ADC_JDR4_JDATA_Pos
è

	)

1552 
	#ADC_JDR4_JDATA
 
ADC_JDR4_JDATA_Msk


	)

1555 
	#ADC_DR_DATA_Pos
 (0U)

	)

1556 
	#ADC_DR_DATA_Msk
 (0xFFFFU << 
ADC_DR_DATA_Pos
è

	)

1557 
	#ADC_DR_DATA
 
ADC_DR_DATA_Msk


	)

1558 
	#ADC_DR_ADC2DATA_Pos
 (16U)

	)

1559 
	#ADC_DR_ADC2DATA_Msk
 (0xFFFFU << 
ADC_DR_ADC2DATA_Pos
è

	)

1560 
	#ADC_DR_ADC2DATA
 
ADC_DR_ADC2DATA_Msk


	)

1563 
	#ADC_CSR_AWD1_Pos
 (0U)

	)

1564 
	#ADC_CSR_AWD1_Msk
 (0x1U << 
ADC_CSR_AWD1_Pos
è

	)

1565 
	#ADC_CSR_AWD1
 
ADC_CSR_AWD1_Msk


	)

1566 
	#ADC_CSR_EOC1_Pos
 (1U)

	)

1567 
	#ADC_CSR_EOC1_Msk
 (0x1U << 
ADC_CSR_EOC1_Pos
è

	)

1568 
	#ADC_CSR_EOC1
 
ADC_CSR_EOC1_Msk


	)

1569 
	#ADC_CSR_JEOC1_Pos
 (2U)

	)

1570 
	#ADC_CSR_JEOC1_Msk
 (0x1U << 
ADC_CSR_JEOC1_Pos
è

	)

1571 
	#ADC_CSR_JEOC1
 
ADC_CSR_JEOC1_Msk


	)

1572 
	#ADC_CSR_JSTRT1_Pos
 (3U)

	)

1573 
	#ADC_CSR_JSTRT1_Msk
 (0x1U << 
ADC_CSR_JSTRT1_Pos
è

	)

1574 
	#ADC_CSR_JSTRT1
 
ADC_CSR_JSTRT1_Msk


	)

1575 
	#ADC_CSR_STRT1_Pos
 (4U)

	)

1576 
	#ADC_CSR_STRT1_Msk
 (0x1U << 
ADC_CSR_STRT1_Pos
è

	)

1577 
	#ADC_CSR_STRT1
 
ADC_CSR_STRT1_Msk


	)

1578 
	#ADC_CSR_OVR1_Pos
 (5U)

	)

1579 
	#ADC_CSR_OVR1_Msk
 (0x1U << 
ADC_CSR_OVR1_Pos
è

	)

1580 
	#ADC_CSR_OVR1
 
ADC_CSR_OVR1_Msk


	)

1581 
	#ADC_CSR_AWD2_Pos
 (8U)

	)

1582 
	#ADC_CSR_AWD2_Msk
 (0x1U << 
ADC_CSR_AWD2_Pos
è

	)

1583 
	#ADC_CSR_AWD2
 
ADC_CSR_AWD2_Msk


	)

1584 
	#ADC_CSR_EOC2_Pos
 (9U)

	)

1585 
	#ADC_CSR_EOC2_Msk
 (0x1U << 
ADC_CSR_EOC2_Pos
è

	)

1586 
	#ADC_CSR_EOC2
 
ADC_CSR_EOC2_Msk


	)

1587 
	#ADC_CSR_JEOC2_Pos
 (10U)

	)

1588 
	#ADC_CSR_JEOC2_Msk
 (0x1U << 
ADC_CSR_JEOC2_Pos
è

	)

1589 
	#ADC_CSR_JEOC2
 
ADC_CSR_JEOC2_Msk


	)

1590 
	#ADC_CSR_JSTRT2_Pos
 (11U)

	)

1591 
	#ADC_CSR_JSTRT2_Msk
 (0x1U << 
ADC_CSR_JSTRT2_Pos
è

	)

1592 
	#ADC_CSR_JSTRT2
 
ADC_CSR_JSTRT2_Msk


	)

1593 
	#ADC_CSR_STRT2_Pos
 (12U)

	)

1594 
	#ADC_CSR_STRT2_Msk
 (0x1U << 
ADC_CSR_STRT2_Pos
è

	)

1595 
	#ADC_CSR_STRT2
 
ADC_CSR_STRT2_Msk


	)

1596 
	#ADC_CSR_OVR2_Pos
 (13U)

	)

1597 
	#ADC_CSR_OVR2_Msk
 (0x1U << 
ADC_CSR_OVR2_Pos
è

	)

1598 
	#ADC_CSR_OVR2
 
ADC_CSR_OVR2_Msk


	)

1599 
	#ADC_CSR_AWD3_Pos
 (16U)

	)

1600 
	#ADC_CSR_AWD3_Msk
 (0x1U << 
ADC_CSR_AWD3_Pos
è

	)

1601 
	#ADC_CSR_AWD3
 
ADC_CSR_AWD3_Msk


	)

1602 
	#ADC_CSR_EOC3_Pos
 (17U)

	)

1603 
	#ADC_CSR_EOC3_Msk
 (0x1U << 
ADC_CSR_EOC3_Pos
è

	)

1604 
	#ADC_CSR_EOC3
 
ADC_CSR_EOC3_Msk


	)

1605 
	#ADC_CSR_JEOC3_Pos
 (18U)

	)

1606 
	#ADC_CSR_JEOC3_Msk
 (0x1U << 
ADC_CSR_JEOC3_Pos
è

	)

1607 
	#ADC_CSR_JEOC3
 
ADC_CSR_JEOC3_Msk


	)

1608 
	#ADC_CSR_JSTRT3_Pos
 (19U)

	)

1609 
	#ADC_CSR_JSTRT3_Msk
 (0x1U << 
ADC_CSR_JSTRT3_Pos
è

	)

1610 
	#ADC_CSR_JSTRT3
 
ADC_CSR_JSTRT3_Msk


	)

1611 
	#ADC_CSR_STRT3_Pos
 (20U)

	)

1612 
	#ADC_CSR_STRT3_Msk
 (0x1U << 
ADC_CSR_STRT3_Pos
è

	)

1613 
	#ADC_CSR_STRT3
 
ADC_CSR_STRT3_Msk


	)

1614 
	#ADC_CSR_OVR3_Pos
 (21U)

	)

1615 
	#ADC_CSR_OVR3_Msk
 (0x1U << 
ADC_CSR_OVR3_Pos
è

	)

1616 
	#ADC_CSR_OVR3
 
ADC_CSR_OVR3_Msk


	)

1619 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

1620 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

1621 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

1624 
	#ADC_CCR_MULTI_Pos
 (0U)

	)

1625 
	#ADC_CCR_MULTI_Msk
 (0x1FU << 
ADC_CCR_MULTI_Pos
è

	)

1626 
	#ADC_CCR_MULTI
 
ADC_CCR_MULTI_Msk


	)

1627 
	#ADC_CCR_MULTI_0
 (0x01U << 
ADC_CCR_MULTI_Pos
è

	)

1628 
	#ADC_CCR_MULTI_1
 (0x02U << 
ADC_CCR_MULTI_Pos
è

	)

1629 
	#ADC_CCR_MULTI_2
 (0x04U << 
ADC_CCR_MULTI_Pos
è

	)

1630 
	#ADC_CCR_MULTI_3
 (0x08U << 
ADC_CCR_MULTI_Pos
è

	)

1631 
	#ADC_CCR_MULTI_4
 (0x10U << 
ADC_CCR_MULTI_Pos
è

	)

1632 
	#ADC_CCR_DELAY_Pos
 (8U)

	)

1633 
	#ADC_CCR_DELAY_Msk
 (0xFU << 
ADC_CCR_DELAY_Pos
è

	)

1634 
	#ADC_CCR_DELAY
 
ADC_CCR_DELAY_Msk


	)

1635 
	#ADC_CCR_DELAY_0
 (0x1U << 
ADC_CCR_DELAY_Pos
è

	)

1636 
	#ADC_CCR_DELAY_1
 (0x2U << 
ADC_CCR_DELAY_Pos
è

	)

1637 
	#ADC_CCR_DELAY_2
 (0x4U << 
ADC_CCR_DELAY_Pos
è

	)

1638 
	#ADC_CCR_DELAY_3
 (0x8U << 
ADC_CCR_DELAY_Pos
è

	)

1639 
	#ADC_CCR_DDS_Pos
 (13U)

	)

1640 
	#ADC_CCR_DDS_Msk
 (0x1U << 
ADC_CCR_DDS_Pos
è

	)

1641 
	#ADC_CCR_DDS
 
ADC_CCR_DDS_Msk


	)

1642 
	#ADC_CCR_DMA_Pos
 (14U)

	)

1643 
	#ADC_CCR_DMA_Msk
 (0x3U << 
ADC_CCR_DMA_Pos
è

	)

1644 
	#ADC_CCR_DMA
 
ADC_CCR_DMA_Msk


	)

1645 
	#ADC_CCR_DMA_0
 (0x1U << 
ADC_CCR_DMA_Pos
è

	)

1646 
	#ADC_CCR_DMA_1
 (0x2U << 
ADC_CCR_DMA_Pos
è

	)

1647 
	#ADC_CCR_ADCPRE_Pos
 (16U)

	)

1648 
	#ADC_CCR_ADCPRE_Msk
 (0x3U << 
ADC_CCR_ADCPRE_Pos
è

	)

1649 
	#ADC_CCR_ADCPRE
 
ADC_CCR_ADCPRE_Msk


	)

1650 
	#ADC_CCR_ADCPRE_0
 (0x1U << 
ADC_CCR_ADCPRE_Pos
è

	)

1651 
	#ADC_CCR_ADCPRE_1
 (0x2U << 
ADC_CCR_ADCPRE_Pos
è

	)

1652 
	#ADC_CCR_VBATE_Pos
 (22U)

	)

1653 
	#ADC_CCR_VBATE_Msk
 (0x1U << 
ADC_CCR_VBATE_Pos
è

	)

1654 
	#ADC_CCR_VBATE
 
ADC_CCR_VBATE_Msk


	)

1655 
	#ADC_CCR_TSVREFE_Pos
 (23U)

	)

1656 
	#ADC_CCR_TSVREFE_Msk
 (0x1U << 
ADC_CCR_TSVREFE_Pos
è

	)

1657 
	#ADC_CCR_TSVREFE
 
ADC_CCR_TSVREFE_Msk


	)

1660 
	#ADC_CDR_DATA1_Pos
 (0U)

	)

1661 
	#ADC_CDR_DATA1_Msk
 (0xFFFFU << 
ADC_CDR_DATA1_Pos
è

	)

1662 
	#ADC_CDR_DATA1
 
ADC_CDR_DATA1_Msk


	)

1663 
	#ADC_CDR_DATA2_Pos
 (16U)

	)

1664 
	#ADC_CDR_DATA2_Msk
 (0xFFFFU << 
ADC_CDR_DATA2_Pos
è

	)

1665 
	#ADC_CDR_DATA2
 
ADC_CDR_DATA2_Msk


	)

1668 
	#ADC_CDR_RDATA_MST
 
ADC_CDR_DATA1


	)

1669 
	#ADC_CDR_RDATA_SLV
 
ADC_CDR_DATA2


	)

1678 
	#CAN_MCR_INRQ_Pos
 (0U)

	)

1679 
	#CAN_MCR_INRQ_Msk
 (0x1U << 
CAN_MCR_INRQ_Pos
è

	)

1680 
	#CAN_MCR_INRQ
 
CAN_MCR_INRQ_Msk


	)

1681 
	#CAN_MCR_SLEEP_Pos
 (1U)

	)

1682 
	#CAN_MCR_SLEEP_Msk
 (0x1U << 
CAN_MCR_SLEEP_Pos
è

	)

1683 
	#CAN_MCR_SLEEP
 
CAN_MCR_SLEEP_Msk


	)

1684 
	#CAN_MCR_TXFP_Pos
 (2U)

	)

1685 
	#CAN_MCR_TXFP_Msk
 (0x1U << 
CAN_MCR_TXFP_Pos
è

	)

1686 
	#CAN_MCR_TXFP
 
CAN_MCR_TXFP_Msk


	)

1687 
	#CAN_MCR_RFLM_Pos
 (3U)

	)

1688 
	#CAN_MCR_RFLM_Msk
 (0x1U << 
CAN_MCR_RFLM_Pos
è

	)

1689 
	#CAN_MCR_RFLM
 
CAN_MCR_RFLM_Msk


	)

1690 
	#CAN_MCR_NART_Pos
 (4U)

	)

1691 
	#CAN_MCR_NART_Msk
 (0x1U << 
CAN_MCR_NART_Pos
è

	)

1692 
	#CAN_MCR_NART
 
CAN_MCR_NART_Msk


	)

1693 
	#CAN_MCR_AWUM_Pos
 (5U)

	)

1694 
	#CAN_MCR_AWUM_Msk
 (0x1U << 
CAN_MCR_AWUM_Pos
è

	)

1695 
	#CAN_MCR_AWUM
 
CAN_MCR_AWUM_Msk


	)

1696 
	#CAN_MCR_ABOM_Pos
 (6U)

	)

1697 
	#CAN_MCR_ABOM_Msk
 (0x1U << 
CAN_MCR_ABOM_Pos
è

	)

1698 
	#CAN_MCR_ABOM
 
CAN_MCR_ABOM_Msk


	)

1699 
	#CAN_MCR_TTCM_Pos
 (7U)

	)

1700 
	#CAN_MCR_TTCM_Msk
 (0x1U << 
CAN_MCR_TTCM_Pos
è

	)

1701 
	#CAN_MCR_TTCM
 
CAN_MCR_TTCM_Msk


	)

1702 
	#CAN_MCR_RESET_Pos
 (15U)

	)

1703 
	#CAN_MCR_RESET_Msk
 (0x1U << 
CAN_MCR_RESET_Pos
è

	)

1704 
	#CAN_MCR_RESET
 
CAN_MCR_RESET_Msk


	)

1705 
	#CAN_MCR_DBF_Pos
 (16U)

	)

1706 
	#CAN_MCR_DBF_Msk
 (0x1U << 
CAN_MCR_DBF_Pos
è

	)

1707 
	#CAN_MCR_DBF
 
CAN_MCR_DBF_Msk


	)

1709 
	#CAN_MSR_INAK_Pos
 (0U)

	)

1710 
	#CAN_MSR_INAK_Msk
 (0x1U << 
CAN_MSR_INAK_Pos
è

	)

1711 
	#CAN_MSR_INAK
 
CAN_MSR_INAK_Msk


	)

1712 
	#CAN_MSR_SLAK_Pos
 (1U)

	)

1713 
	#CAN_MSR_SLAK_Msk
 (0x1U << 
CAN_MSR_SLAK_Pos
è

	)

1714 
	#CAN_MSR_SLAK
 
CAN_MSR_SLAK_Msk


	)

1715 
	#CAN_MSR_ERRI_Pos
 (2U)

	)

1716 
	#CAN_MSR_ERRI_Msk
 (0x1U << 
CAN_MSR_ERRI_Pos
è

	)

1717 
	#CAN_MSR_ERRI
 
CAN_MSR_ERRI_Msk


	)

1718 
	#CAN_MSR_WKUI_Pos
 (3U)

	)

1719 
	#CAN_MSR_WKUI_Msk
 (0x1U << 
CAN_MSR_WKUI_Pos
è

	)

1720 
	#CAN_MSR_WKUI
 
CAN_MSR_WKUI_Msk


	)

1721 
	#CAN_MSR_SLAKI_Pos
 (4U)

	)

1722 
	#CAN_MSR_SLAKI_Msk
 (0x1U << 
CAN_MSR_SLAKI_Pos
è

	)

1723 
	#CAN_MSR_SLAKI
 
CAN_MSR_SLAKI_Msk


	)

1724 
	#CAN_MSR_TXM_Pos
 (8U)

	)

1725 
	#CAN_MSR_TXM_Msk
 (0x1U << 
CAN_MSR_TXM_Pos
è

	)

1726 
	#CAN_MSR_TXM
 
CAN_MSR_TXM_Msk


	)

1727 
	#CAN_MSR_RXM_Pos
 (9U)

	)

1728 
	#CAN_MSR_RXM_Msk
 (0x1U << 
CAN_MSR_RXM_Pos
è

	)

1729 
	#CAN_MSR_RXM
 
CAN_MSR_RXM_Msk


	)

1730 
	#CAN_MSR_SAMP_Pos
 (10U)

	)

1731 
	#CAN_MSR_SAMP_Msk
 (0x1U << 
CAN_MSR_SAMP_Pos
è

	)

1732 
	#CAN_MSR_SAMP
 
CAN_MSR_SAMP_Msk


	)

1733 
	#CAN_MSR_RX_Pos
 (11U)

	)

1734 
	#CAN_MSR_RX_Msk
 (0x1U << 
CAN_MSR_RX_Pos
è

	)

1735 
	#CAN_MSR_RX
 
CAN_MSR_RX_Msk


	)

1738 
	#CAN_TSR_RQCP0_Pos
 (0U)

	)

1739 
	#CAN_TSR_RQCP0_Msk
 (0x1U << 
CAN_TSR_RQCP0_Pos
è

	)

1740 
	#CAN_TSR_RQCP0
 
CAN_TSR_RQCP0_Msk


	)

1741 
	#CAN_TSR_TXOK0_Pos
 (1U)

	)

1742 
	#CAN_TSR_TXOK0_Msk
 (0x1U << 
CAN_TSR_TXOK0_Pos
è

	)

1743 
	#CAN_TSR_TXOK0
 
CAN_TSR_TXOK0_Msk


	)

1744 
	#CAN_TSR_ALST0_Pos
 (2U)

	)

1745 
	#CAN_TSR_ALST0_Msk
 (0x1U << 
CAN_TSR_ALST0_Pos
è

	)

1746 
	#CAN_TSR_ALST0
 
CAN_TSR_ALST0_Msk


	)

1747 
	#CAN_TSR_TERR0_Pos
 (3U)

	)

1748 
	#CAN_TSR_TERR0_Msk
 (0x1U << 
CAN_TSR_TERR0_Pos
è

	)

1749 
	#CAN_TSR_TERR0
 
CAN_TSR_TERR0_Msk


	)

1750 
	#CAN_TSR_ABRQ0_Pos
 (7U)

	)

1751 
	#CAN_TSR_ABRQ0_Msk
 (0x1U << 
CAN_TSR_ABRQ0_Pos
è

	)

1752 
	#CAN_TSR_ABRQ0
 
CAN_TSR_ABRQ0_Msk


	)

1753 
	#CAN_TSR_RQCP1_Pos
 (8U)

	)

1754 
	#CAN_TSR_RQCP1_Msk
 (0x1U << 
CAN_TSR_RQCP1_Pos
è

	)

1755 
	#CAN_TSR_RQCP1
 
CAN_TSR_RQCP1_Msk


	)

1756 
	#CAN_TSR_TXOK1_Pos
 (9U)

	)

1757 
	#CAN_TSR_TXOK1_Msk
 (0x1U << 
CAN_TSR_TXOK1_Pos
è

	)

1758 
	#CAN_TSR_TXOK1
 
CAN_TSR_TXOK1_Msk


	)

1759 
	#CAN_TSR_ALST1_Pos
 (10U)

	)

1760 
	#CAN_TSR_ALST1_Msk
 (0x1U << 
CAN_TSR_ALST1_Pos
è

	)

1761 
	#CAN_TSR_ALST1
 
CAN_TSR_ALST1_Msk


	)

1762 
	#CAN_TSR_TERR1_Pos
 (11U)

	)

1763 
	#CAN_TSR_TERR1_Msk
 (0x1U << 
CAN_TSR_TERR1_Pos
è

	)

1764 
	#CAN_TSR_TERR1
 
CAN_TSR_TERR1_Msk


	)

1765 
	#CAN_TSR_ABRQ1_Pos
 (15U)

	)

1766 
	#CAN_TSR_ABRQ1_Msk
 (0x1U << 
CAN_TSR_ABRQ1_Pos
è

	)

1767 
	#CAN_TSR_ABRQ1
 
CAN_TSR_ABRQ1_Msk


	)

1768 
	#CAN_TSR_RQCP2_Pos
 (16U)

	)

1769 
	#CAN_TSR_RQCP2_Msk
 (0x1U << 
CAN_TSR_RQCP2_Pos
è

	)

1770 
	#CAN_TSR_RQCP2
 
CAN_TSR_RQCP2_Msk


	)

1771 
	#CAN_TSR_TXOK2_Pos
 (17U)

	)

1772 
	#CAN_TSR_TXOK2_Msk
 (0x1U << 
CAN_TSR_TXOK2_Pos
è

	)

1773 
	#CAN_TSR_TXOK2
 
CAN_TSR_TXOK2_Msk


	)

1774 
	#CAN_TSR_ALST2_Pos
 (18U)

	)

1775 
	#CAN_TSR_ALST2_Msk
 (0x1U << 
CAN_TSR_ALST2_Pos
è

	)

1776 
	#CAN_TSR_ALST2
 
CAN_TSR_ALST2_Msk


	)

1777 
	#CAN_TSR_TERR2_Pos
 (19U)

	)

1778 
	#CAN_TSR_TERR2_Msk
 (0x1U << 
CAN_TSR_TERR2_Pos
è

	)

1779 
	#CAN_TSR_TERR2
 
CAN_TSR_TERR2_Msk


	)

1780 
	#CAN_TSR_ABRQ2_Pos
 (23U)

	)

1781 
	#CAN_TSR_ABRQ2_Msk
 (0x1U << 
CAN_TSR_ABRQ2_Pos
è

	)

1782 
	#CAN_TSR_ABRQ2
 
CAN_TSR_ABRQ2_Msk


	)

1783 
	#CAN_TSR_CODE_Pos
 (24U)

	)

1784 
	#CAN_TSR_CODE_Msk
 (0x3U << 
CAN_TSR_CODE_Pos
è

	)

1785 
	#CAN_TSR_CODE
 
CAN_TSR_CODE_Msk


	)

1787 
	#CAN_TSR_TME_Pos
 (26U)

	)

1788 
	#CAN_TSR_TME_Msk
 (0x7U << 
CAN_TSR_TME_Pos
è

	)

1789 
	#CAN_TSR_TME
 
CAN_TSR_TME_Msk


	)

1790 
	#CAN_TSR_TME0_Pos
 (26U)

	)

1791 
	#CAN_TSR_TME0_Msk
 (0x1U << 
CAN_TSR_TME0_Pos
è

	)

1792 
	#CAN_TSR_TME0
 
CAN_TSR_TME0_Msk


	)

1793 
	#CAN_TSR_TME1_Pos
 (27U)

	)

1794 
	#CAN_TSR_TME1_Msk
 (0x1U << 
CAN_TSR_TME1_Pos
è

	)

1795 
	#CAN_TSR_TME1
 
CAN_TSR_TME1_Msk


	)

1796 
	#CAN_TSR_TME2_Pos
 (28U)

	)

1797 
	#CAN_TSR_TME2_Msk
 (0x1U << 
CAN_TSR_TME2_Pos
è

	)

1798 
	#CAN_TSR_TME2
 
CAN_TSR_TME2_Msk


	)

1800 
	#CAN_TSR_LOW_Pos
 (29U)

	)

1801 
	#CAN_TSR_LOW_Msk
 (0x7U << 
CAN_TSR_LOW_Pos
è

	)

1802 
	#CAN_TSR_LOW
 
CAN_TSR_LOW_Msk


	)

1803 
	#CAN_TSR_LOW0_Pos
 (29U)

	)

1804 
	#CAN_TSR_LOW0_Msk
 (0x1U << 
CAN_TSR_LOW0_Pos
è

	)

1805 
	#CAN_TSR_LOW0
 
CAN_TSR_LOW0_Msk


	)

1806 
	#CAN_TSR_LOW1_Pos
 (30U)

	)

1807 
	#CAN_TSR_LOW1_Msk
 (0x1U << 
CAN_TSR_LOW1_Pos
è

	)

1808 
	#CAN_TSR_LOW1
 
CAN_TSR_LOW1_Msk


	)

1809 
	#CAN_TSR_LOW2_Pos
 (31U)

	)

1810 
	#CAN_TSR_LOW2_Msk
 (0x1U << 
CAN_TSR_LOW2_Pos
è

	)

1811 
	#CAN_TSR_LOW2
 
CAN_TSR_LOW2_Msk


	)

1814 
	#CAN_RF0R_FMP0_Pos
 (0U)

	)

1815 
	#CAN_RF0R_FMP0_Msk
 (0x3U << 
CAN_RF0R_FMP0_Pos
è

	)

1816 
	#CAN_RF0R_FMP0
 
CAN_RF0R_FMP0_Msk


	)

1817 
	#CAN_RF0R_FULL0_Pos
 (3U)

	)

1818 
	#CAN_RF0R_FULL0_Msk
 (0x1U << 
CAN_RF0R_FULL0_Pos
è

	)

1819 
	#CAN_RF0R_FULL0
 
CAN_RF0R_FULL0_Msk


	)

1820 
	#CAN_RF0R_FOVR0_Pos
 (4U)

	)

1821 
	#CAN_RF0R_FOVR0_Msk
 (0x1U << 
CAN_RF0R_FOVR0_Pos
è

	)

1822 
	#CAN_RF0R_FOVR0
 
CAN_RF0R_FOVR0_Msk


	)

1823 
	#CAN_RF0R_RFOM0_Pos
 (5U)

	)

1824 
	#CAN_RF0R_RFOM0_Msk
 (0x1U << 
CAN_RF0R_RFOM0_Pos
è

	)

1825 
	#CAN_RF0R_RFOM0
 
CAN_RF0R_RFOM0_Msk


	)

1828 
	#CAN_RF1R_FMP1_Pos
 (0U)

	)

1829 
	#CAN_RF1R_FMP1_Msk
 (0x3U << 
CAN_RF1R_FMP1_Pos
è

	)

1830 
	#CAN_RF1R_FMP1
 
CAN_RF1R_FMP1_Msk


	)

1831 
	#CAN_RF1R_FULL1_Pos
 (3U)

	)

1832 
	#CAN_RF1R_FULL1_Msk
 (0x1U << 
CAN_RF1R_FULL1_Pos
è

	)

1833 
	#CAN_RF1R_FULL1
 
CAN_RF1R_FULL1_Msk


	)

1834 
	#CAN_RF1R_FOVR1_Pos
 (4U)

	)

1835 
	#CAN_RF1R_FOVR1_Msk
 (0x1U << 
CAN_RF1R_FOVR1_Pos
è

	)

1836 
	#CAN_RF1R_FOVR1
 
CAN_RF1R_FOVR1_Msk


	)

1837 
	#CAN_RF1R_RFOM1_Pos
 (5U)

	)

1838 
	#CAN_RF1R_RFOM1_Msk
 (0x1U << 
CAN_RF1R_RFOM1_Pos
è

	)

1839 
	#CAN_RF1R_RFOM1
 
CAN_RF1R_RFOM1_Msk


	)

1842 
	#CAN_IER_TMEIE_Pos
 (0U)

	)

1843 
	#CAN_IER_TMEIE_Msk
 (0x1U << 
CAN_IER_TMEIE_Pos
è

	)

1844 
	#CAN_IER_TMEIE
 
CAN_IER_TMEIE_Msk


	)

1845 
	#CAN_IER_FMPIE0_Pos
 (1U)

	)

1846 
	#CAN_IER_FMPIE0_Msk
 (0x1U << 
CAN_IER_FMPIE0_Pos
è

	)

1847 
	#CAN_IER_FMPIE0
 
CAN_IER_FMPIE0_Msk


	)

1848 
	#CAN_IER_FFIE0_Pos
 (2U)

	)

1849 
	#CAN_IER_FFIE0_Msk
 (0x1U << 
CAN_IER_FFIE0_Pos
è

	)

1850 
	#CAN_IER_FFIE0
 
CAN_IER_FFIE0_Msk


	)

1851 
	#CAN_IER_FOVIE0_Pos
 (3U)

	)

1852 
	#CAN_IER_FOVIE0_Msk
 (0x1U << 
CAN_IER_FOVIE0_Pos
è

	)

1853 
	#CAN_IER_FOVIE0
 
CAN_IER_FOVIE0_Msk


	)

1854 
	#CAN_IER_FMPIE1_Pos
 (4U)

	)

1855 
	#CAN_IER_FMPIE1_Msk
 (0x1U << 
CAN_IER_FMPIE1_Pos
è

	)

1856 
	#CAN_IER_FMPIE1
 
CAN_IER_FMPIE1_Msk


	)

1857 
	#CAN_IER_FFIE1_Pos
 (5U)

	)

1858 
	#CAN_IER_FFIE1_Msk
 (0x1U << 
CAN_IER_FFIE1_Pos
è

	)

1859 
	#CAN_IER_FFIE1
 
CAN_IER_FFIE1_Msk


	)

1860 
	#CAN_IER_FOVIE1_Pos
 (6U)

	)

1861 
	#CAN_IER_FOVIE1_Msk
 (0x1U << 
CAN_IER_FOVIE1_Pos
è

	)

1862 
	#CAN_IER_FOVIE1
 
CAN_IER_FOVIE1_Msk


	)

1863 
	#CAN_IER_EWGIE_Pos
 (8U)

	)

1864 
	#CAN_IER_EWGIE_Msk
 (0x1U << 
CAN_IER_EWGIE_Pos
è

	)

1865 
	#CAN_IER_EWGIE
 
CAN_IER_EWGIE_Msk


	)

1866 
	#CAN_IER_EPVIE_Pos
 (9U)

	)

1867 
	#CAN_IER_EPVIE_Msk
 (0x1U << 
CAN_IER_EPVIE_Pos
è

	)

1868 
	#CAN_IER_EPVIE
 
CAN_IER_EPVIE_Msk


	)

1869 
	#CAN_IER_BOFIE_Pos
 (10U)

	)

1870 
	#CAN_IER_BOFIE_Msk
 (0x1U << 
CAN_IER_BOFIE_Pos
è

	)

1871 
	#CAN_IER_BOFIE
 
CAN_IER_BOFIE_Msk


	)

1872 
	#CAN_IER_LECIE_Pos
 (11U)

	)

1873 
	#CAN_IER_LECIE_Msk
 (0x1U << 
CAN_IER_LECIE_Pos
è

	)

1874 
	#CAN_IER_LECIE
 
CAN_IER_LECIE_Msk


	)

1875 
	#CAN_IER_ERRIE_Pos
 (15U)

	)

1876 
	#CAN_IER_ERRIE_Msk
 (0x1U << 
CAN_IER_ERRIE_Pos
è

	)

1877 
	#CAN_IER_ERRIE
 
CAN_IER_ERRIE_Msk


	)

1878 
	#CAN_IER_WKUIE_Pos
 (16U)

	)

1879 
	#CAN_IER_WKUIE_Msk
 (0x1U << 
CAN_IER_WKUIE_Pos
è

	)

1880 
	#CAN_IER_WKUIE
 
CAN_IER_WKUIE_Msk


	)

1881 
	#CAN_IER_SLKIE_Pos
 (17U)

	)

1882 
	#CAN_IER_SLKIE_Msk
 (0x1U << 
CAN_IER_SLKIE_Pos
è

	)

1883 
	#CAN_IER_SLKIE
 
CAN_IER_SLKIE_Msk


	)

1884 
	#CAN_IER_EWGIE_Pos
 (8U)

	)

1887 
	#CAN_ESR_EWGF_Pos
 (0U)

	)

1888 
	#CAN_ESR_EWGF_Msk
 (0x1U << 
CAN_ESR_EWGF_Pos
è

	)

1889 
	#CAN_ESR_EWGF
 
CAN_ESR_EWGF_Msk


	)

1890 
	#CAN_ESR_EPVF_Pos
 (1U)

	)

1891 
	#CAN_ESR_EPVF_Msk
 (0x1U << 
CAN_ESR_EPVF_Pos
è

	)

1892 
	#CAN_ESR_EPVF
 
CAN_ESR_EPVF_Msk


	)

1893 
	#CAN_ESR_BOFF_Pos
 (2U)

	)

1894 
	#CAN_ESR_BOFF_Msk
 (0x1U << 
CAN_ESR_BOFF_Pos
è

	)

1895 
	#CAN_ESR_BOFF
 
CAN_ESR_BOFF_Msk


	)

1897 
	#CAN_ESR_LEC_Pos
 (4U)

	)

1898 
	#CAN_ESR_LEC_Msk
 (0x7U << 
CAN_ESR_LEC_Pos
è

	)

1899 
	#CAN_ESR_LEC
 
CAN_ESR_LEC_Msk


	)

1900 
	#CAN_ESR_LEC_0
 (0x1U << 
CAN_ESR_LEC_Pos
è

	)

1901 
	#CAN_ESR_LEC_1
 (0x2U << 
CAN_ESR_LEC_Pos
è

	)

1902 
	#CAN_ESR_LEC_2
 (0x4U << 
CAN_ESR_LEC_Pos
è

	)

1904 
	#CAN_ESR_TEC_Pos
 (16U)

	)

1905 
	#CAN_ESR_TEC_Msk
 (0xFFU << 
CAN_ESR_TEC_Pos
è

	)

1906 
	#CAN_ESR_TEC
 
CAN_ESR_TEC_Msk


	)

1907 
	#CAN_ESR_REC_Pos
 (24U)

	)

1908 
	#CAN_ESR_REC_Msk
 (0xFFU << 
CAN_ESR_REC_Pos
è

	)

1909 
	#CAN_ESR_REC
 
CAN_ESR_REC_Msk


	)

1912 
	#CAN_BTR_BRP_Pos
 (0U)

	)

1913 
	#CAN_BTR_BRP_Msk
 (0x3FFU << 
CAN_BTR_BRP_Pos
è

	)

1914 
	#CAN_BTR_BRP
 
CAN_BTR_BRP_Msk


	)

1915 
	#CAN_BTR_TS1_Pos
 (16U)

	)

1916 
	#CAN_BTR_TS1_Msk
 (0xFU << 
CAN_BTR_TS1_Pos
è

	)

1917 
	#CAN_BTR_TS1
 
CAN_BTR_TS1_Msk


	)

1918 
	#CAN_BTR_TS1_0
 (0x1U << 
CAN_BTR_TS1_Pos
è

	)

1919 
	#CAN_BTR_TS1_1
 (0x2U << 
CAN_BTR_TS1_Pos
è

	)

1920 
	#CAN_BTR_TS1_2
 (0x4U << 
CAN_BTR_TS1_Pos
è

	)

1921 
	#CAN_BTR_TS1_3
 (0x8U << 
CAN_BTR_TS1_Pos
è

	)

1922 
	#CAN_BTR_TS2_Pos
 (20U)

	)

1923 
	#CAN_BTR_TS2_Msk
 (0x7U << 
CAN_BTR_TS2_Pos
è

	)

1924 
	#CAN_BTR_TS2
 
CAN_BTR_TS2_Msk


	)

1925 
	#CAN_BTR_TS2_0
 (0x1U << 
CAN_BTR_TS2_Pos
è

	)

1926 
	#CAN_BTR_TS2_1
 (0x2U << 
CAN_BTR_TS2_Pos
è

	)

1927 
	#CAN_BTR_TS2_2
 (0x4U << 
CAN_BTR_TS2_Pos
è

	)

1928 
	#CAN_BTR_SJW_Pos
 (24U)

	)

1929 
	#CAN_BTR_SJW_Msk
 (0x3U << 
CAN_BTR_SJW_Pos
è

	)

1930 
	#CAN_BTR_SJW
 
CAN_BTR_SJW_Msk


	)

1931 
	#CAN_BTR_SJW_0
 (0x1U << 
CAN_BTR_SJW_Pos
è

	)

1932 
	#CAN_BTR_SJW_1
 (0x2U << 
CAN_BTR_SJW_Pos
è

	)

1933 
	#CAN_BTR_LBKM_Pos
 (30U)

	)

1934 
	#CAN_BTR_LBKM_Msk
 (0x1U << 
CAN_BTR_LBKM_Pos
è

	)

1935 
	#CAN_BTR_LBKM
 
CAN_BTR_LBKM_Msk


	)

1936 
	#CAN_BTR_SILM_Pos
 (31U)

	)

1937 
	#CAN_BTR_SILM_Msk
 (0x1U << 
CAN_BTR_SILM_Pos
è

	)

1938 
	#CAN_BTR_SILM
 
CAN_BTR_SILM_Msk


	)

1943 
	#CAN_TI0R_TXRQ_Pos
 (0U)

	)

1944 
	#CAN_TI0R_TXRQ_Msk
 (0x1U << 
CAN_TI0R_TXRQ_Pos
è

	)

1945 
	#CAN_TI0R_TXRQ
 
CAN_TI0R_TXRQ_Msk


	)

1946 
	#CAN_TI0R_RTR_Pos
 (1U)

	)

1947 
	#CAN_TI0R_RTR_Msk
 (0x1U << 
CAN_TI0R_RTR_Pos
è

	)

1948 
	#CAN_TI0R_RTR
 
CAN_TI0R_RTR_Msk


	)

1949 
	#CAN_TI0R_IDE_Pos
 (2U)

	)

1950 
	#CAN_TI0R_IDE_Msk
 (0x1U << 
CAN_TI0R_IDE_Pos
è

	)

1951 
	#CAN_TI0R_IDE
 
CAN_TI0R_IDE_Msk


	)

1952 
	#CAN_TI0R_EXID_Pos
 (3U)

	)

1953 
	#CAN_TI0R_EXID_Msk
 (0x3FFFFU << 
CAN_TI0R_EXID_Pos
è

	)

1954 
	#CAN_TI0R_EXID
 
CAN_TI0R_EXID_Msk


	)

1955 
	#CAN_TI0R_STID_Pos
 (21U)

	)

1956 
	#CAN_TI0R_STID_Msk
 (0x7FFU << 
CAN_TI0R_STID_Pos
è

	)

1957 
	#CAN_TI0R_STID
 
CAN_TI0R_STID_Msk


	)

1960 
	#CAN_TDT0R_DLC_Pos
 (0U)

	)

1961 
	#CAN_TDT0R_DLC_Msk
 (0xFU << 
CAN_TDT0R_DLC_Pos
è

	)

1962 
	#CAN_TDT0R_DLC
 
CAN_TDT0R_DLC_Msk


	)

1963 
	#CAN_TDT0R_TGT_Pos
 (8U)

	)

1964 
	#CAN_TDT0R_TGT_Msk
 (0x1U << 
CAN_TDT0R_TGT_Pos
è

	)

1965 
	#CAN_TDT0R_TGT
 
CAN_TDT0R_TGT_Msk


	)

1966 
	#CAN_TDT0R_TIME_Pos
 (16U)

	)

1967 
	#CAN_TDT0R_TIME_Msk
 (0xFFFFU << 
CAN_TDT0R_TIME_Pos
è

	)

1968 
	#CAN_TDT0R_TIME
 
CAN_TDT0R_TIME_Msk


	)

1971 
	#CAN_TDL0R_DATA0_Pos
 (0U)

	)

1972 
	#CAN_TDL0R_DATA0_Msk
 (0xFFU << 
CAN_TDL0R_DATA0_Pos
è

	)

1973 
	#CAN_TDL0R_DATA0
 
CAN_TDL0R_DATA0_Msk


	)

1974 
	#CAN_TDL0R_DATA1_Pos
 (8U)

	)

1975 
	#CAN_TDL0R_DATA1_Msk
 (0xFFU << 
CAN_TDL0R_DATA1_Pos
è

	)

1976 
	#CAN_TDL0R_DATA1
 
CAN_TDL0R_DATA1_Msk


	)

1977 
	#CAN_TDL0R_DATA2_Pos
 (16U)

	)

1978 
	#CAN_TDL0R_DATA2_Msk
 (0xFFU << 
CAN_TDL0R_DATA2_Pos
è

	)

1979 
	#CAN_TDL0R_DATA2
 
CAN_TDL0R_DATA2_Msk


	)

1980 
	#CAN_TDL0R_DATA3_Pos
 (24U)

	)

1981 
	#CAN_TDL0R_DATA3_Msk
 (0xFFU << 
CAN_TDL0R_DATA3_Pos
è

	)

1982 
	#CAN_TDL0R_DATA3
 
CAN_TDL0R_DATA3_Msk


	)

1985 
	#CAN_TDH0R_DATA4_Pos
 (0U)

	)

1986 
	#CAN_TDH0R_DATA4_Msk
 (0xFFU << 
CAN_TDH0R_DATA4_Pos
è

	)

1987 
	#CAN_TDH0R_DATA4
 
CAN_TDH0R_DATA4_Msk


	)

1988 
	#CAN_TDH0R_DATA5_Pos
 (8U)

	)

1989 
	#CAN_TDH0R_DATA5_Msk
 (0xFFU << 
CAN_TDH0R_DATA5_Pos
è

	)

1990 
	#CAN_TDH0R_DATA5
 
CAN_TDH0R_DATA5_Msk


	)

1991 
	#CAN_TDH0R_DATA6_Pos
 (16U)

	)

1992 
	#CAN_TDH0R_DATA6_Msk
 (0xFFU << 
CAN_TDH0R_DATA6_Pos
è

	)

1993 
	#CAN_TDH0R_DATA6
 
CAN_TDH0R_DATA6_Msk


	)

1994 
	#CAN_TDH0R_DATA7_Pos
 (24U)

	)

1995 
	#CAN_TDH0R_DATA7_Msk
 (0xFFU << 
CAN_TDH0R_DATA7_Pos
è

	)

1996 
	#CAN_TDH0R_DATA7
 
CAN_TDH0R_DATA7_Msk


	)

1999 
	#CAN_TI1R_TXRQ_Pos
 (0U)

	)

2000 
	#CAN_TI1R_TXRQ_Msk
 (0x1U << 
CAN_TI1R_TXRQ_Pos
è

	)

2001 
	#CAN_TI1R_TXRQ
 
CAN_TI1R_TXRQ_Msk


	)

2002 
	#CAN_TI1R_RTR_Pos
 (1U)

	)

2003 
	#CAN_TI1R_RTR_Msk
 (0x1U << 
CAN_TI1R_RTR_Pos
è

	)

2004 
	#CAN_TI1R_RTR
 
CAN_TI1R_RTR_Msk


	)

2005 
	#CAN_TI1R_IDE_Pos
 (2U)

	)

2006 
	#CAN_TI1R_IDE_Msk
 (0x1U << 
CAN_TI1R_IDE_Pos
è

	)

2007 
	#CAN_TI1R_IDE
 
CAN_TI1R_IDE_Msk


	)

2008 
	#CAN_TI1R_EXID_Pos
 (3U)

	)

2009 
	#CAN_TI1R_EXID_Msk
 (0x3FFFFU << 
CAN_TI1R_EXID_Pos
è

	)

2010 
	#CAN_TI1R_EXID
 
CAN_TI1R_EXID_Msk


	)

2011 
	#CAN_TI1R_STID_Pos
 (21U)

	)

2012 
	#CAN_TI1R_STID_Msk
 (0x7FFU << 
CAN_TI1R_STID_Pos
è

	)

2013 
	#CAN_TI1R_STID
 
CAN_TI1R_STID_Msk


	)

2016 
	#CAN_TDT1R_DLC_Pos
 (0U)

	)

2017 
	#CAN_TDT1R_DLC_Msk
 (0xFU << 
CAN_TDT1R_DLC_Pos
è

	)

2018 
	#CAN_TDT1R_DLC
 
CAN_TDT1R_DLC_Msk


	)

2019 
	#CAN_TDT1R_TGT_Pos
 (8U)

	)

2020 
	#CAN_TDT1R_TGT_Msk
 (0x1U << 
CAN_TDT1R_TGT_Pos
è

	)

2021 
	#CAN_TDT1R_TGT
 
CAN_TDT1R_TGT_Msk


	)

2022 
	#CAN_TDT1R_TIME_Pos
 (16U)

	)

2023 
	#CAN_TDT1R_TIME_Msk
 (0xFFFFU << 
CAN_TDT1R_TIME_Pos
è

	)

2024 
	#CAN_TDT1R_TIME
 
CAN_TDT1R_TIME_Msk


	)

2027 
	#CAN_TDL1R_DATA0_Pos
 (0U)

	)

2028 
	#CAN_TDL1R_DATA0_Msk
 (0xFFU << 
CAN_TDL1R_DATA0_Pos
è

	)

2029 
	#CAN_TDL1R_DATA0
 
CAN_TDL1R_DATA0_Msk


	)

2030 
	#CAN_TDL1R_DATA1_Pos
 (8U)

	)

2031 
	#CAN_TDL1R_DATA1_Msk
 (0xFFU << 
CAN_TDL1R_DATA1_Pos
è

	)

2032 
	#CAN_TDL1R_DATA1
 
CAN_TDL1R_DATA1_Msk


	)

2033 
	#CAN_TDL1R_DATA2_Pos
 (16U)

	)

2034 
	#CAN_TDL1R_DATA2_Msk
 (0xFFU << 
CAN_TDL1R_DATA2_Pos
è

	)

2035 
	#CAN_TDL1R_DATA2
 
CAN_TDL1R_DATA2_Msk


	)

2036 
	#CAN_TDL1R_DATA3_Pos
 (24U)

	)

2037 
	#CAN_TDL1R_DATA3_Msk
 (0xFFU << 
CAN_TDL1R_DATA3_Pos
è

	)

2038 
	#CAN_TDL1R_DATA3
 
CAN_TDL1R_DATA3_Msk


	)

2041 
	#CAN_TDH1R_DATA4_Pos
 (0U)

	)

2042 
	#CAN_TDH1R_DATA4_Msk
 (0xFFU << 
CAN_TDH1R_DATA4_Pos
è

	)

2043 
	#CAN_TDH1R_DATA4
 
CAN_TDH1R_DATA4_Msk


	)

2044 
	#CAN_TDH1R_DATA5_Pos
 (8U)

	)

2045 
	#CAN_TDH1R_DATA5_Msk
 (0xFFU << 
CAN_TDH1R_DATA5_Pos
è

	)

2046 
	#CAN_TDH1R_DATA5
 
CAN_TDH1R_DATA5_Msk


	)

2047 
	#CAN_TDH1R_DATA6_Pos
 (16U)

	)

2048 
	#CAN_TDH1R_DATA6_Msk
 (0xFFU << 
CAN_TDH1R_DATA6_Pos
è

	)

2049 
	#CAN_TDH1R_DATA6
 
CAN_TDH1R_DATA6_Msk


	)

2050 
	#CAN_TDH1R_DATA7_Pos
 (24U)

	)

2051 
	#CAN_TDH1R_DATA7_Msk
 (0xFFU << 
CAN_TDH1R_DATA7_Pos
è

	)

2052 
	#CAN_TDH1R_DATA7
 
CAN_TDH1R_DATA7_Msk


	)

2055 
	#CAN_TI2R_TXRQ_Pos
 (0U)

	)

2056 
	#CAN_TI2R_TXRQ_Msk
 (0x1U << 
CAN_TI2R_TXRQ_Pos
è

	)

2057 
	#CAN_TI2R_TXRQ
 
CAN_TI2R_TXRQ_Msk


	)

2058 
	#CAN_TI2R_RTR_Pos
 (1U)

	)

2059 
	#CAN_TI2R_RTR_Msk
 (0x1U << 
CAN_TI2R_RTR_Pos
è

	)

2060 
	#CAN_TI2R_RTR
 
CAN_TI2R_RTR_Msk


	)

2061 
	#CAN_TI2R_IDE_Pos
 (2U)

	)

2062 
	#CAN_TI2R_IDE_Msk
 (0x1U << 
CAN_TI2R_IDE_Pos
è

	)

2063 
	#CAN_TI2R_IDE
 
CAN_TI2R_IDE_Msk


	)

2064 
	#CAN_TI2R_EXID_Pos
 (3U)

	)

2065 
	#CAN_TI2R_EXID_Msk
 (0x3FFFFU << 
CAN_TI2R_EXID_Pos
è

	)

2066 
	#CAN_TI2R_EXID
 
CAN_TI2R_EXID_Msk


	)

2067 
	#CAN_TI2R_STID_Pos
 (21U)

	)

2068 
	#CAN_TI2R_STID_Msk
 (0x7FFU << 
CAN_TI2R_STID_Pos
è

	)

2069 
	#CAN_TI2R_STID
 
CAN_TI2R_STID_Msk


	)

2072 
	#CAN_TDT2R_DLC_Pos
 (0U)

	)

2073 
	#CAN_TDT2R_DLC_Msk
 (0xFU << 
CAN_TDT2R_DLC_Pos
è

	)

2074 
	#CAN_TDT2R_DLC
 
CAN_TDT2R_DLC_Msk


	)

2075 
	#CAN_TDT2R_TGT_Pos
 (8U)

	)

2076 
	#CAN_TDT2R_TGT_Msk
 (0x1U << 
CAN_TDT2R_TGT_Pos
è

	)

2077 
	#CAN_TDT2R_TGT
 
CAN_TDT2R_TGT_Msk


	)

2078 
	#CAN_TDT2R_TIME_Pos
 (16U)

	)

2079 
	#CAN_TDT2R_TIME_Msk
 (0xFFFFU << 
CAN_TDT2R_TIME_Pos
è

	)

2080 
	#CAN_TDT2R_TIME
 
CAN_TDT2R_TIME_Msk


	)

2083 
	#CAN_TDL2R_DATA0_Pos
 (0U)

	)

2084 
	#CAN_TDL2R_DATA0_Msk
 (0xFFU << 
CAN_TDL2R_DATA0_Pos
è

	)

2085 
	#CAN_TDL2R_DATA0
 
CAN_TDL2R_DATA0_Msk


	)

2086 
	#CAN_TDL2R_DATA1_Pos
 (8U)

	)

2087 
	#CAN_TDL2R_DATA1_Msk
 (0xFFU << 
CAN_TDL2R_DATA1_Pos
è

	)

2088 
	#CAN_TDL2R_DATA1
 
CAN_TDL2R_DATA1_Msk


	)

2089 
	#CAN_TDL2R_DATA2_Pos
 (16U)

	)

2090 
	#CAN_TDL2R_DATA2_Msk
 (0xFFU << 
CAN_TDL2R_DATA2_Pos
è

	)

2091 
	#CAN_TDL2R_DATA2
 
CAN_TDL2R_DATA2_Msk


	)

2092 
	#CAN_TDL2R_DATA3_Pos
 (24U)

	)

2093 
	#CAN_TDL2R_DATA3_Msk
 (0xFFU << 
CAN_TDL2R_DATA3_Pos
è

	)

2094 
	#CAN_TDL2R_DATA3
 
CAN_TDL2R_DATA3_Msk


	)

2097 
	#CAN_TDH2R_DATA4_Pos
 (0U)

	)

2098 
	#CAN_TDH2R_DATA4_Msk
 (0xFFU << 
CAN_TDH2R_DATA4_Pos
è

	)

2099 
	#CAN_TDH2R_DATA4
 
CAN_TDH2R_DATA4_Msk


	)

2100 
	#CAN_TDH2R_DATA5_Pos
 (8U)

	)

2101 
	#CAN_TDH2R_DATA5_Msk
 (0xFFU << 
CAN_TDH2R_DATA5_Pos
è

	)

2102 
	#CAN_TDH2R_DATA5
 
CAN_TDH2R_DATA5_Msk


	)

2103 
	#CAN_TDH2R_DATA6_Pos
 (16U)

	)

2104 
	#CAN_TDH2R_DATA6_Msk
 (0xFFU << 
CAN_TDH2R_DATA6_Pos
è

	)

2105 
	#CAN_TDH2R_DATA6
 
CAN_TDH2R_DATA6_Msk


	)

2106 
	#CAN_TDH2R_DATA7_Pos
 (24U)

	)

2107 
	#CAN_TDH2R_DATA7_Msk
 (0xFFU << 
CAN_TDH2R_DATA7_Pos
è

	)

2108 
	#CAN_TDH2R_DATA7
 
CAN_TDH2R_DATA7_Msk


	)

2111 
	#CAN_RI0R_RTR_Pos
 (1U)

	)

2112 
	#CAN_RI0R_RTR_Msk
 (0x1U << 
CAN_RI0R_RTR_Pos
è

	)

2113 
	#CAN_RI0R_RTR
 
CAN_RI0R_RTR_Msk


	)

2114 
	#CAN_RI0R_IDE_Pos
 (2U)

	)

2115 
	#CAN_RI0R_IDE_Msk
 (0x1U << 
CAN_RI0R_IDE_Pos
è

	)

2116 
	#CAN_RI0R_IDE
 
CAN_RI0R_IDE_Msk


	)

2117 
	#CAN_RI0R_EXID_Pos
 (3U)

	)

2118 
	#CAN_RI0R_EXID_Msk
 (0x3FFFFU << 
CAN_RI0R_EXID_Pos
è

	)

2119 
	#CAN_RI0R_EXID
 
CAN_RI0R_EXID_Msk


	)

2120 
	#CAN_RI0R_STID_Pos
 (21U)

	)

2121 
	#CAN_RI0R_STID_Msk
 (0x7FFU << 
CAN_RI0R_STID_Pos
è

	)

2122 
	#CAN_RI0R_STID
 
CAN_RI0R_STID_Msk


	)

2125 
	#CAN_RDT0R_DLC_Pos
 (0U)

	)

2126 
	#CAN_RDT0R_DLC_Msk
 (0xFU << 
CAN_RDT0R_DLC_Pos
è

	)

2127 
	#CAN_RDT0R_DLC
 
CAN_RDT0R_DLC_Msk


	)

2128 
	#CAN_RDT0R_FMI_Pos
 (8U)

	)

2129 
	#CAN_RDT0R_FMI_Msk
 (0xFFU << 
CAN_RDT0R_FMI_Pos
è

	)

2130 
	#CAN_RDT0R_FMI
 
CAN_RDT0R_FMI_Msk


	)

2131 
	#CAN_RDT0R_TIME_Pos
 (16U)

	)

2132 
	#CAN_RDT0R_TIME_Msk
 (0xFFFFU << 
CAN_RDT0R_TIME_Pos
è

	)

2133 
	#CAN_RDT0R_TIME
 
CAN_RDT0R_TIME_Msk


	)

2136 
	#CAN_RDL0R_DATA0_Pos
 (0U)

	)

2137 
	#CAN_RDL0R_DATA0_Msk
 (0xFFU << 
CAN_RDL0R_DATA0_Pos
è

	)

2138 
	#CAN_RDL0R_DATA0
 
CAN_RDL0R_DATA0_Msk


	)

2139 
	#CAN_RDL0R_DATA1_Pos
 (8U)

	)

2140 
	#CAN_RDL0R_DATA1_Msk
 (0xFFU << 
CAN_RDL0R_DATA1_Pos
è

	)

2141 
	#CAN_RDL0R_DATA1
 
CAN_RDL0R_DATA1_Msk


	)

2142 
	#CAN_RDL0R_DATA2_Pos
 (16U)

	)

2143 
	#CAN_RDL0R_DATA2_Msk
 (0xFFU << 
CAN_RDL0R_DATA2_Pos
è

	)

2144 
	#CAN_RDL0R_DATA2
 
CAN_RDL0R_DATA2_Msk


	)

2145 
	#CAN_RDL0R_DATA3_Pos
 (24U)

	)

2146 
	#CAN_RDL0R_DATA3_Msk
 (0xFFU << 
CAN_RDL0R_DATA3_Pos
è

	)

2147 
	#CAN_RDL0R_DATA3
 
CAN_RDL0R_DATA3_Msk


	)

2150 
	#CAN_RDH0R_DATA4_Pos
 (0U)

	)

2151 
	#CAN_RDH0R_DATA4_Msk
 (0xFFU << 
CAN_RDH0R_DATA4_Pos
è

	)

2152 
	#CAN_RDH0R_DATA4
 
CAN_RDH0R_DATA4_Msk


	)

2153 
	#CAN_RDH0R_DATA5_Pos
 (8U)

	)

2154 
	#CAN_RDH0R_DATA5_Msk
 (0xFFU << 
CAN_RDH0R_DATA5_Pos
è

	)

2155 
	#CAN_RDH0R_DATA5
 
CAN_RDH0R_DATA5_Msk


	)

2156 
	#CAN_RDH0R_DATA6_Pos
 (16U)

	)

2157 
	#CAN_RDH0R_DATA6_Msk
 (0xFFU << 
CAN_RDH0R_DATA6_Pos
è

	)

2158 
	#CAN_RDH0R_DATA6
 
CAN_RDH0R_DATA6_Msk


	)

2159 
	#CAN_RDH0R_DATA7_Pos
 (24U)

	)

2160 
	#CAN_RDH0R_DATA7_Msk
 (0xFFU << 
CAN_RDH0R_DATA7_Pos
è

	)

2161 
	#CAN_RDH0R_DATA7
 
CAN_RDH0R_DATA7_Msk


	)

2164 
	#CAN_RI1R_RTR_Pos
 (1U)

	)

2165 
	#CAN_RI1R_RTR_Msk
 (0x1U << 
CAN_RI1R_RTR_Pos
è

	)

2166 
	#CAN_RI1R_RTR
 
CAN_RI1R_RTR_Msk


	)

2167 
	#CAN_RI1R_IDE_Pos
 (2U)

	)

2168 
	#CAN_RI1R_IDE_Msk
 (0x1U << 
CAN_RI1R_IDE_Pos
è

	)

2169 
	#CAN_RI1R_IDE
 
CAN_RI1R_IDE_Msk


	)

2170 
	#CAN_RI1R_EXID_Pos
 (3U)

	)

2171 
	#CAN_RI1R_EXID_Msk
 (0x3FFFFU << 
CAN_RI1R_EXID_Pos
è

	)

2172 
	#CAN_RI1R_EXID
 
CAN_RI1R_EXID_Msk


	)

2173 
	#CAN_RI1R_STID_Pos
 (21U)

	)

2174 
	#CAN_RI1R_STID_Msk
 (0x7FFU << 
CAN_RI1R_STID_Pos
è

	)

2175 
	#CAN_RI1R_STID
 
CAN_RI1R_STID_Msk


	)

2178 
	#CAN_RDT1R_DLC_Pos
 (0U)

	)

2179 
	#CAN_RDT1R_DLC_Msk
 (0xFU << 
CAN_RDT1R_DLC_Pos
è

	)

2180 
	#CAN_RDT1R_DLC
 
CAN_RDT1R_DLC_Msk


	)

2181 
	#CAN_RDT1R_FMI_Pos
 (8U)

	)

2182 
	#CAN_RDT1R_FMI_Msk
 (0xFFU << 
CAN_RDT1R_FMI_Pos
è

	)

2183 
	#CAN_RDT1R_FMI
 
CAN_RDT1R_FMI_Msk


	)

2184 
	#CAN_RDT1R_TIME_Pos
 (16U)

	)

2185 
	#CAN_RDT1R_TIME_Msk
 (0xFFFFU << 
CAN_RDT1R_TIME_Pos
è

	)

2186 
	#CAN_RDT1R_TIME
 
CAN_RDT1R_TIME_Msk


	)

2189 
	#CAN_RDL1R_DATA0_Pos
 (0U)

	)

2190 
	#CAN_RDL1R_DATA0_Msk
 (0xFFU << 
CAN_RDL1R_DATA0_Pos
è

	)

2191 
	#CAN_RDL1R_DATA0
 
CAN_RDL1R_DATA0_Msk


	)

2192 
	#CAN_RDL1R_DATA1_Pos
 (8U)

	)

2193 
	#CAN_RDL1R_DATA1_Msk
 (0xFFU << 
CAN_RDL1R_DATA1_Pos
è

	)

2194 
	#CAN_RDL1R_DATA1
 
CAN_RDL1R_DATA1_Msk


	)

2195 
	#CAN_RDL1R_DATA2_Pos
 (16U)

	)

2196 
	#CAN_RDL1R_DATA2_Msk
 (0xFFU << 
CAN_RDL1R_DATA2_Pos
è

	)

2197 
	#CAN_RDL1R_DATA2
 
CAN_RDL1R_DATA2_Msk


	)

2198 
	#CAN_RDL1R_DATA3_Pos
 (24U)

	)

2199 
	#CAN_RDL1R_DATA3_Msk
 (0xFFU << 
CAN_RDL1R_DATA3_Pos
è

	)

2200 
	#CAN_RDL1R_DATA3
 
CAN_RDL1R_DATA3_Msk


	)

2203 
	#CAN_RDH1R_DATA4_Pos
 (0U)

	)

2204 
	#CAN_RDH1R_DATA4_Msk
 (0xFFU << 
CAN_RDH1R_DATA4_Pos
è

	)

2205 
	#CAN_RDH1R_DATA4
 
CAN_RDH1R_DATA4_Msk


	)

2206 
	#CAN_RDH1R_DATA5_Pos
 (8U)

	)

2207 
	#CAN_RDH1R_DATA5_Msk
 (0xFFU << 
CAN_RDH1R_DATA5_Pos
è

	)

2208 
	#CAN_RDH1R_DATA5
 
CAN_RDH1R_DATA5_Msk


	)

2209 
	#CAN_RDH1R_DATA6_Pos
 (16U)

	)

2210 
	#CAN_RDH1R_DATA6_Msk
 (0xFFU << 
CAN_RDH1R_DATA6_Pos
è

	)

2211 
	#CAN_RDH1R_DATA6
 
CAN_RDH1R_DATA6_Msk


	)

2212 
	#CAN_RDH1R_DATA7_Pos
 (24U)

	)

2213 
	#CAN_RDH1R_DATA7_Msk
 (0xFFU << 
CAN_RDH1R_DATA7_Pos
è

	)

2214 
	#CAN_RDH1R_DATA7
 
CAN_RDH1R_DATA7_Msk


	)

2218 
	#CAN_FMR_FINIT_Pos
 (0U)

	)

2219 
	#CAN_FMR_FINIT_Msk
 (0x1U << 
CAN_FMR_FINIT_Pos
è

	)

2220 
	#CAN_FMR_FINIT
 
CAN_FMR_FINIT_Msk


	)

2221 
	#CAN_FMR_CAN2SB_Pos
 (8U)

	)

2222 
	#CAN_FMR_CAN2SB_Msk
 (0x3FU << 
CAN_FMR_CAN2SB_Pos
è

	)

2223 
	#CAN_FMR_CAN2SB
 
CAN_FMR_CAN2SB_Msk


	)

2226 
	#CAN_FM1R_FBM_Pos
 (0U)

	)

2227 
	#CAN_FM1R_FBM_Msk
 (0xFFFFFFFU << 
CAN_FM1R_FBM_Pos
è

	)

2228 
	#CAN_FM1R_FBM
 
CAN_FM1R_FBM_Msk


	)

2229 
	#CAN_FM1R_FBM0_Pos
 (0U)

	)

2230 
	#CAN_FM1R_FBM0_Msk
 (0x1U << 
CAN_FM1R_FBM0_Pos
è

	)

2231 
	#CAN_FM1R_FBM0
 
CAN_FM1R_FBM0_Msk


	)

2232 
	#CAN_FM1R_FBM1_Pos
 (1U)

	)

2233 
	#CAN_FM1R_FBM1_Msk
 (0x1U << 
CAN_FM1R_FBM1_Pos
è

	)

2234 
	#CAN_FM1R_FBM1
 
CAN_FM1R_FBM1_Msk


	)

2235 
	#CAN_FM1R_FBM2_Pos
 (2U)

	)

2236 
	#CAN_FM1R_FBM2_Msk
 (0x1U << 
CAN_FM1R_FBM2_Pos
è

	)

2237 
	#CAN_FM1R_FBM2
 
CAN_FM1R_FBM2_Msk


	)

2238 
	#CAN_FM1R_FBM3_Pos
 (3U)

	)

2239 
	#CAN_FM1R_FBM3_Msk
 (0x1U << 
CAN_FM1R_FBM3_Pos
è

	)

2240 
	#CAN_FM1R_FBM3
 
CAN_FM1R_FBM3_Msk


	)

2241 
	#CAN_FM1R_FBM4_Pos
 (4U)

	)

2242 
	#CAN_FM1R_FBM4_Msk
 (0x1U << 
CAN_FM1R_FBM4_Pos
è

	)

2243 
	#CAN_FM1R_FBM4
 
CAN_FM1R_FBM4_Msk


	)

2244 
	#CAN_FM1R_FBM5_Pos
 (5U)

	)

2245 
	#CAN_FM1R_FBM5_Msk
 (0x1U << 
CAN_FM1R_FBM5_Pos
è

	)

2246 
	#CAN_FM1R_FBM5
 
CAN_FM1R_FBM5_Msk


	)

2247 
	#CAN_FM1R_FBM6_Pos
 (6U)

	)

2248 
	#CAN_FM1R_FBM6_Msk
 (0x1U << 
CAN_FM1R_FBM6_Pos
è

	)

2249 
	#CAN_FM1R_FBM6
 
CAN_FM1R_FBM6_Msk


	)

2250 
	#CAN_FM1R_FBM7_Pos
 (7U)

	)

2251 
	#CAN_FM1R_FBM7_Msk
 (0x1U << 
CAN_FM1R_FBM7_Pos
è

	)

2252 
	#CAN_FM1R_FBM7
 
CAN_FM1R_FBM7_Msk


	)

2253 
	#CAN_FM1R_FBM8_Pos
 (8U)

	)

2254 
	#CAN_FM1R_FBM8_Msk
 (0x1U << 
CAN_FM1R_FBM8_Pos
è

	)

2255 
	#CAN_FM1R_FBM8
 
CAN_FM1R_FBM8_Msk


	)

2256 
	#CAN_FM1R_FBM9_Pos
 (9U)

	)

2257 
	#CAN_FM1R_FBM9_Msk
 (0x1U << 
CAN_FM1R_FBM9_Pos
è

	)

2258 
	#CAN_FM1R_FBM9
 
CAN_FM1R_FBM9_Msk


	)

2259 
	#CAN_FM1R_FBM10_Pos
 (10U)

	)

2260 
	#CAN_FM1R_FBM10_Msk
 (0x1U << 
CAN_FM1R_FBM10_Pos
è

	)

2261 
	#CAN_FM1R_FBM10
 
CAN_FM1R_FBM10_Msk


	)

2262 
	#CAN_FM1R_FBM11_Pos
 (11U)

	)

2263 
	#CAN_FM1R_FBM11_Msk
 (0x1U << 
CAN_FM1R_FBM11_Pos
è

	)

2264 
	#CAN_FM1R_FBM11
 
CAN_FM1R_FBM11_Msk


	)

2265 
	#CAN_FM1R_FBM12_Pos
 (12U)

	)

2266 
	#CAN_FM1R_FBM12_Msk
 (0x1U << 
CAN_FM1R_FBM12_Pos
è

	)

2267 
	#CAN_FM1R_FBM12
 
CAN_FM1R_FBM12_Msk


	)

2268 
	#CAN_FM1R_FBM13_Pos
 (13U)

	)

2269 
	#CAN_FM1R_FBM13_Msk
 (0x1U << 
CAN_FM1R_FBM13_Pos
è

	)

2270 
	#CAN_FM1R_FBM13
 
CAN_FM1R_FBM13_Msk


	)

2271 
	#CAN_FM1R_FBM14_Pos
 (14U)

	)

2272 
	#CAN_FM1R_FBM14_Msk
 (0x1U << 
CAN_FM1R_FBM14_Pos
è

	)

2273 
	#CAN_FM1R_FBM14
 
CAN_FM1R_FBM14_Msk


	)

2274 
	#CAN_FM1R_FBM15_Pos
 (15U)

	)

2275 
	#CAN_FM1R_FBM15_Msk
 (0x1U << 
CAN_FM1R_FBM15_Pos
è

	)

2276 
	#CAN_FM1R_FBM15
 
CAN_FM1R_FBM15_Msk


	)

2277 
	#CAN_FM1R_FBM16_Pos
 (16U)

	)

2278 
	#CAN_FM1R_FBM16_Msk
 (0x1U << 
CAN_FM1R_FBM16_Pos
è

	)

2279 
	#CAN_FM1R_FBM16
 
CAN_FM1R_FBM16_Msk


	)

2280 
	#CAN_FM1R_FBM17_Pos
 (17U)

	)

2281 
	#CAN_FM1R_FBM17_Msk
 (0x1U << 
CAN_FM1R_FBM17_Pos
è

	)

2282 
	#CAN_FM1R_FBM17
 
CAN_FM1R_FBM17_Msk


	)

2283 
	#CAN_FM1R_FBM18_Pos
 (18U)

	)

2284 
	#CAN_FM1R_FBM18_Msk
 (0x1U << 
CAN_FM1R_FBM18_Pos
è

	)

2285 
	#CAN_FM1R_FBM18
 
CAN_FM1R_FBM18_Msk


	)

2286 
	#CAN_FM1R_FBM19_Pos
 (19U)

	)

2287 
	#CAN_FM1R_FBM19_Msk
 (0x1U << 
CAN_FM1R_FBM19_Pos
è

	)

2288 
	#CAN_FM1R_FBM19
 
CAN_FM1R_FBM19_Msk


	)

2289 
	#CAN_FM1R_FBM20_Pos
 (20U)

	)

2290 
	#CAN_FM1R_FBM20_Msk
 (0x1U << 
CAN_FM1R_FBM20_Pos
è

	)

2291 
	#CAN_FM1R_FBM20
 
CAN_FM1R_FBM20_Msk


	)

2292 
	#CAN_FM1R_FBM21_Pos
 (21U)

	)

2293 
	#CAN_FM1R_FBM21_Msk
 (0x1U << 
CAN_FM1R_FBM21_Pos
è

	)

2294 
	#CAN_FM1R_FBM21
 
CAN_FM1R_FBM21_Msk


	)

2295 
	#CAN_FM1R_FBM22_Pos
 (22U)

	)

2296 
	#CAN_FM1R_FBM22_Msk
 (0x1U << 
CAN_FM1R_FBM22_Pos
è

	)

2297 
	#CAN_FM1R_FBM22
 
CAN_FM1R_FBM22_Msk


	)

2298 
	#CAN_FM1R_FBM23_Pos
 (23U)

	)

2299 
	#CAN_FM1R_FBM23_Msk
 (0x1U << 
CAN_FM1R_FBM23_Pos
è

	)

2300 
	#CAN_FM1R_FBM23
 
CAN_FM1R_FBM23_Msk


	)

2301 
	#CAN_FM1R_FBM24_Pos
 (24U)

	)

2302 
	#CAN_FM1R_FBM24_Msk
 (0x1U << 
CAN_FM1R_FBM24_Pos
è

	)

2303 
	#CAN_FM1R_FBM24
 
CAN_FM1R_FBM24_Msk


	)

2304 
	#CAN_FM1R_FBM25_Pos
 (25U)

	)

2305 
	#CAN_FM1R_FBM25_Msk
 (0x1U << 
CAN_FM1R_FBM25_Pos
è

	)

2306 
	#CAN_FM1R_FBM25
 
CAN_FM1R_FBM25_Msk


	)

2307 
	#CAN_FM1R_FBM26_Pos
 (26U)

	)

2308 
	#CAN_FM1R_FBM26_Msk
 (0x1U << 
CAN_FM1R_FBM26_Pos
è

	)

2309 
	#CAN_FM1R_FBM26
 
CAN_FM1R_FBM26_Msk


	)

2310 
	#CAN_FM1R_FBM27_Pos
 (27U)

	)

2311 
	#CAN_FM1R_FBM27_Msk
 (0x1U << 
CAN_FM1R_FBM27_Pos
è

	)

2312 
	#CAN_FM1R_FBM27
 
CAN_FM1R_FBM27_Msk


	)

2315 
	#CAN_FS1R_FSC_Pos
 (0U)

	)

2316 
	#CAN_FS1R_FSC_Msk
 (0xFFFFFFFU << 
CAN_FS1R_FSC_Pos
è

	)

2317 
	#CAN_FS1R_FSC
 
CAN_FS1R_FSC_Msk


	)

2318 
	#CAN_FS1R_FSC0_Pos
 (0U)

	)

2319 
	#CAN_FS1R_FSC0_Msk
 (0x1U << 
CAN_FS1R_FSC0_Pos
è

	)

2320 
	#CAN_FS1R_FSC0
 
CAN_FS1R_FSC0_Msk


	)

2321 
	#CAN_FS1R_FSC1_Pos
 (1U)

	)

2322 
	#CAN_FS1R_FSC1_Msk
 (0x1U << 
CAN_FS1R_FSC1_Pos
è

	)

2323 
	#CAN_FS1R_FSC1
 
CAN_FS1R_FSC1_Msk


	)

2324 
	#CAN_FS1R_FSC2_Pos
 (2U)

	)

2325 
	#CAN_FS1R_FSC2_Msk
 (0x1U << 
CAN_FS1R_FSC2_Pos
è

	)

2326 
	#CAN_FS1R_FSC2
 
CAN_FS1R_FSC2_Msk


	)

2327 
	#CAN_FS1R_FSC3_Pos
 (3U)

	)

2328 
	#CAN_FS1R_FSC3_Msk
 (0x1U << 
CAN_FS1R_FSC3_Pos
è

	)

2329 
	#CAN_FS1R_FSC3
 
CAN_FS1R_FSC3_Msk


	)

2330 
	#CAN_FS1R_FSC4_Pos
 (4U)

	)

2331 
	#CAN_FS1R_FSC4_Msk
 (0x1U << 
CAN_FS1R_FSC4_Pos
è

	)

2332 
	#CAN_FS1R_FSC4
 
CAN_FS1R_FSC4_Msk


	)

2333 
	#CAN_FS1R_FSC5_Pos
 (5U)

	)

2334 
	#CAN_FS1R_FSC5_Msk
 (0x1U << 
CAN_FS1R_FSC5_Pos
è

	)

2335 
	#CAN_FS1R_FSC5
 
CAN_FS1R_FSC5_Msk


	)

2336 
	#CAN_FS1R_FSC6_Pos
 (6U)

	)

2337 
	#CAN_FS1R_FSC6_Msk
 (0x1U << 
CAN_FS1R_FSC6_Pos
è

	)

2338 
	#CAN_FS1R_FSC6
 
CAN_FS1R_FSC6_Msk


	)

2339 
	#CAN_FS1R_FSC7_Pos
 (7U)

	)

2340 
	#CAN_FS1R_FSC7_Msk
 (0x1U << 
CAN_FS1R_FSC7_Pos
è

	)

2341 
	#CAN_FS1R_FSC7
 
CAN_FS1R_FSC7_Msk


	)

2342 
	#CAN_FS1R_FSC8_Pos
 (8U)

	)

2343 
	#CAN_FS1R_FSC8_Msk
 (0x1U << 
CAN_FS1R_FSC8_Pos
è

	)

2344 
	#CAN_FS1R_FSC8
 
CAN_FS1R_FSC8_Msk


	)

2345 
	#CAN_FS1R_FSC9_Pos
 (9U)

	)

2346 
	#CAN_FS1R_FSC9_Msk
 (0x1U << 
CAN_FS1R_FSC9_Pos
è

	)

2347 
	#CAN_FS1R_FSC9
 
CAN_FS1R_FSC9_Msk


	)

2348 
	#CAN_FS1R_FSC10_Pos
 (10U)

	)

2349 
	#CAN_FS1R_FSC10_Msk
 (0x1U << 
CAN_FS1R_FSC10_Pos
è

	)

2350 
	#CAN_FS1R_FSC10
 
CAN_FS1R_FSC10_Msk


	)

2351 
	#CAN_FS1R_FSC11_Pos
 (11U)

	)

2352 
	#CAN_FS1R_FSC11_Msk
 (0x1U << 
CAN_FS1R_FSC11_Pos
è

	)

2353 
	#CAN_FS1R_FSC11
 
CAN_FS1R_FSC11_Msk


	)

2354 
	#CAN_FS1R_FSC12_Pos
 (12U)

	)

2355 
	#CAN_FS1R_FSC12_Msk
 (0x1U << 
CAN_FS1R_FSC12_Pos
è

	)

2356 
	#CAN_FS1R_FSC12
 
CAN_FS1R_FSC12_Msk


	)

2357 
	#CAN_FS1R_FSC13_Pos
 (13U)

	)

2358 
	#CAN_FS1R_FSC13_Msk
 (0x1U << 
CAN_FS1R_FSC13_Pos
è

	)

2359 
	#CAN_FS1R_FSC13
 
CAN_FS1R_FSC13_Msk


	)

2360 
	#CAN_FS1R_FSC14_Pos
 (14U)

	)

2361 
	#CAN_FS1R_FSC14_Msk
 (0x1U << 
CAN_FS1R_FSC14_Pos
è

	)

2362 
	#CAN_FS1R_FSC14
 
CAN_FS1R_FSC14_Msk


	)

2363 
	#CAN_FS1R_FSC15_Pos
 (15U)

	)

2364 
	#CAN_FS1R_FSC15_Msk
 (0x1U << 
CAN_FS1R_FSC15_Pos
è

	)

2365 
	#CAN_FS1R_FSC15
 
CAN_FS1R_FSC15_Msk


	)

2366 
	#CAN_FS1R_FSC16_Pos
 (16U)

	)

2367 
	#CAN_FS1R_FSC16_Msk
 (0x1U << 
CAN_FS1R_FSC16_Pos
è

	)

2368 
	#CAN_FS1R_FSC16
 
CAN_FS1R_FSC16_Msk


	)

2369 
	#CAN_FS1R_FSC17_Pos
 (17U)

	)

2370 
	#CAN_FS1R_FSC17_Msk
 (0x1U << 
CAN_FS1R_FSC17_Pos
è

	)

2371 
	#CAN_FS1R_FSC17
 
CAN_FS1R_FSC17_Msk


	)

2372 
	#CAN_FS1R_FSC18_Pos
 (18U)

	)

2373 
	#CAN_FS1R_FSC18_Msk
 (0x1U << 
CAN_FS1R_FSC18_Pos
è

	)

2374 
	#CAN_FS1R_FSC18
 
CAN_FS1R_FSC18_Msk


	)

2375 
	#CAN_FS1R_FSC19_Pos
 (19U)

	)

2376 
	#CAN_FS1R_FSC19_Msk
 (0x1U << 
CAN_FS1R_FSC19_Pos
è

	)

2377 
	#CAN_FS1R_FSC19
 
CAN_FS1R_FSC19_Msk


	)

2378 
	#CAN_FS1R_FSC20_Pos
 (20U)

	)

2379 
	#CAN_FS1R_FSC20_Msk
 (0x1U << 
CAN_FS1R_FSC20_Pos
è

	)

2380 
	#CAN_FS1R_FSC20
 
CAN_FS1R_FSC20_Msk


	)

2381 
	#CAN_FS1R_FSC21_Pos
 (21U)

	)

2382 
	#CAN_FS1R_FSC21_Msk
 (0x1U << 
CAN_FS1R_FSC21_Pos
è

	)

2383 
	#CAN_FS1R_FSC21
 
CAN_FS1R_FSC21_Msk


	)

2384 
	#CAN_FS1R_FSC22_Pos
 (22U)

	)

2385 
	#CAN_FS1R_FSC22_Msk
 (0x1U << 
CAN_FS1R_FSC22_Pos
è

	)

2386 
	#CAN_FS1R_FSC22
 
CAN_FS1R_FSC22_Msk


	)

2387 
	#CAN_FS1R_FSC23_Pos
 (23U)

	)

2388 
	#CAN_FS1R_FSC23_Msk
 (0x1U << 
CAN_FS1R_FSC23_Pos
è

	)

2389 
	#CAN_FS1R_FSC23
 
CAN_FS1R_FSC23_Msk


	)

2390 
	#CAN_FS1R_FSC24_Pos
 (24U)

	)

2391 
	#CAN_FS1R_FSC24_Msk
 (0x1U << 
CAN_FS1R_FSC24_Pos
è

	)

2392 
	#CAN_FS1R_FSC24
 
CAN_FS1R_FSC24_Msk


	)

2393 
	#CAN_FS1R_FSC25_Pos
 (25U)

	)

2394 
	#CAN_FS1R_FSC25_Msk
 (0x1U << 
CAN_FS1R_FSC25_Pos
è

	)

2395 
	#CAN_FS1R_FSC25
 
CAN_FS1R_FSC25_Msk


	)

2396 
	#CAN_FS1R_FSC26_Pos
 (26U)

	)

2397 
	#CAN_FS1R_FSC26_Msk
 (0x1U << 
CAN_FS1R_FSC26_Pos
è

	)

2398 
	#CAN_FS1R_FSC26
 
CAN_FS1R_FSC26_Msk


	)

2399 
	#CAN_FS1R_FSC27_Pos
 (27U)

	)

2400 
	#CAN_FS1R_FSC27_Msk
 (0x1U << 
CAN_FS1R_FSC27_Pos
è

	)

2401 
	#CAN_FS1R_FSC27
 
CAN_FS1R_FSC27_Msk


	)

2404 
	#CAN_FFA1R_FFA_Pos
 (0U)

	)

2405 
	#CAN_FFA1R_FFA_Msk
 (0xFFFFFFFU << 
CAN_FFA1R_FFA_Pos
è

	)

2406 
	#CAN_FFA1R_FFA
 
CAN_FFA1R_FFA_Msk


	)

2407 
	#CAN_FFA1R_FFA0_Pos
 (0U)

	)

2408 
	#CAN_FFA1R_FFA0_Msk
 (0x1U << 
CAN_FFA1R_FFA0_Pos
è

	)

2409 
	#CAN_FFA1R_FFA0
 
CAN_FFA1R_FFA0_Msk


	)

2410 
	#CAN_FFA1R_FFA1_Pos
 (1U)

	)

2411 
	#CAN_FFA1R_FFA1_Msk
 (0x1U << 
CAN_FFA1R_FFA1_Pos
è

	)

2412 
	#CAN_FFA1R_FFA1
 
CAN_FFA1R_FFA1_Msk


	)

2413 
	#CAN_FFA1R_FFA2_Pos
 (2U)

	)

2414 
	#CAN_FFA1R_FFA2_Msk
 (0x1U << 
CAN_FFA1R_FFA2_Pos
è

	)

2415 
	#CAN_FFA1R_FFA2
 
CAN_FFA1R_FFA2_Msk


	)

2416 
	#CAN_FFA1R_FFA3_Pos
 (3U)

	)

2417 
	#CAN_FFA1R_FFA3_Msk
 (0x1U << 
CAN_FFA1R_FFA3_Pos
è

	)

2418 
	#CAN_FFA1R_FFA3
 
CAN_FFA1R_FFA3_Msk


	)

2419 
	#CAN_FFA1R_FFA4_Pos
 (4U)

	)

2420 
	#CAN_FFA1R_FFA4_Msk
 (0x1U << 
CAN_FFA1R_FFA4_Pos
è

	)

2421 
	#CAN_FFA1R_FFA4
 
CAN_FFA1R_FFA4_Msk


	)

2422 
	#CAN_FFA1R_FFA5_Pos
 (5U)

	)

2423 
	#CAN_FFA1R_FFA5_Msk
 (0x1U << 
CAN_FFA1R_FFA5_Pos
è

	)

2424 
	#CAN_FFA1R_FFA5
 
CAN_FFA1R_FFA5_Msk


	)

2425 
	#CAN_FFA1R_FFA6_Pos
 (6U)

	)

2426 
	#CAN_FFA1R_FFA6_Msk
 (0x1U << 
CAN_FFA1R_FFA6_Pos
è

	)

2427 
	#CAN_FFA1R_FFA6
 
CAN_FFA1R_FFA6_Msk


	)

2428 
	#CAN_FFA1R_FFA7_Pos
 (7U)

	)

2429 
	#CAN_FFA1R_FFA7_Msk
 (0x1U << 
CAN_FFA1R_FFA7_Pos
è

	)

2430 
	#CAN_FFA1R_FFA7
 
CAN_FFA1R_FFA7_Msk


	)

2431 
	#CAN_FFA1R_FFA8_Pos
 (8U)

	)

2432 
	#CAN_FFA1R_FFA8_Msk
 (0x1U << 
CAN_FFA1R_FFA8_Pos
è

	)

2433 
	#CAN_FFA1R_FFA8
 
CAN_FFA1R_FFA8_Msk


	)

2434 
	#CAN_FFA1R_FFA9_Pos
 (9U)

	)

2435 
	#CAN_FFA1R_FFA9_Msk
 (0x1U << 
CAN_FFA1R_FFA9_Pos
è

	)

2436 
	#CAN_FFA1R_FFA9
 
CAN_FFA1R_FFA9_Msk


	)

2437 
	#CAN_FFA1R_FFA10_Pos
 (10U)

	)

2438 
	#CAN_FFA1R_FFA10_Msk
 (0x1U << 
CAN_FFA1R_FFA10_Pos
è

	)

2439 
	#CAN_FFA1R_FFA10
 
CAN_FFA1R_FFA10_Msk


	)

2440 
	#CAN_FFA1R_FFA11_Pos
 (11U)

	)

2441 
	#CAN_FFA1R_FFA11_Msk
 (0x1U << 
CAN_FFA1R_FFA11_Pos
è

	)

2442 
	#CAN_FFA1R_FFA11
 
CAN_FFA1R_FFA11_Msk


	)

2443 
	#CAN_FFA1R_FFA12_Pos
 (12U)

	)

2444 
	#CAN_FFA1R_FFA12_Msk
 (0x1U << 
CAN_FFA1R_FFA12_Pos
è

	)

2445 
	#CAN_FFA1R_FFA12
 
CAN_FFA1R_FFA12_Msk


	)

2446 
	#CAN_FFA1R_FFA13_Pos
 (13U)

	)

2447 
	#CAN_FFA1R_FFA13_Msk
 (0x1U << 
CAN_FFA1R_FFA13_Pos
è

	)

2448 
	#CAN_FFA1R_FFA13
 
CAN_FFA1R_FFA13_Msk


	)

2449 
	#CAN_FFA1R_FFA14_Pos
 (14U)

	)

2450 
	#CAN_FFA1R_FFA14_Msk
 (0x1U << 
CAN_FFA1R_FFA14_Pos
è

	)

2451 
	#CAN_FFA1R_FFA14
 
CAN_FFA1R_FFA14_Msk


	)

2452 
	#CAN_FFA1R_FFA15_Pos
 (15U)

	)

2453 
	#CAN_FFA1R_FFA15_Msk
 (0x1U << 
CAN_FFA1R_FFA15_Pos
è

	)

2454 
	#CAN_FFA1R_FFA15
 
CAN_FFA1R_FFA15_Msk


	)

2455 
	#CAN_FFA1R_FFA16_Pos
 (16U)

	)

2456 
	#CAN_FFA1R_FFA16_Msk
 (0x1U << 
CAN_FFA1R_FFA16_Pos
è

	)

2457 
	#CAN_FFA1R_FFA16
 
CAN_FFA1R_FFA16_Msk


	)

2458 
	#CAN_FFA1R_FFA17_Pos
 (17U)

	)

2459 
	#CAN_FFA1R_FFA17_Msk
 (0x1U << 
CAN_FFA1R_FFA17_Pos
è

	)

2460 
	#CAN_FFA1R_FFA17
 
CAN_FFA1R_FFA17_Msk


	)

2461 
	#CAN_FFA1R_FFA18_Pos
 (18U)

	)

2462 
	#CAN_FFA1R_FFA18_Msk
 (0x1U << 
CAN_FFA1R_FFA18_Pos
è

	)

2463 
	#CAN_FFA1R_FFA18
 
CAN_FFA1R_FFA18_Msk


	)

2464 
	#CAN_FFA1R_FFA19_Pos
 (19U)

	)

2465 
	#CAN_FFA1R_FFA19_Msk
 (0x1U << 
CAN_FFA1R_FFA19_Pos
è

	)

2466 
	#CAN_FFA1R_FFA19
 
CAN_FFA1R_FFA19_Msk


	)

2467 
	#CAN_FFA1R_FFA20_Pos
 (20U)

	)

2468 
	#CAN_FFA1R_FFA20_Msk
 (0x1U << 
CAN_FFA1R_FFA20_Pos
è

	)

2469 
	#CAN_FFA1R_FFA20
 
CAN_FFA1R_FFA20_Msk


	)

2470 
	#CAN_FFA1R_FFA21_Pos
 (21U)

	)

2471 
	#CAN_FFA1R_FFA21_Msk
 (0x1U << 
CAN_FFA1R_FFA21_Pos
è

	)

2472 
	#CAN_FFA1R_FFA21
 
CAN_FFA1R_FFA21_Msk


	)

2473 
	#CAN_FFA1R_FFA22_Pos
 (22U)

	)

2474 
	#CAN_FFA1R_FFA22_Msk
 (0x1U << 
CAN_FFA1R_FFA22_Pos
è

	)

2475 
	#CAN_FFA1R_FFA22
 
CAN_FFA1R_FFA22_Msk


	)

2476 
	#CAN_FFA1R_FFA23_Pos
 (23U)

	)

2477 
	#CAN_FFA1R_FFA23_Msk
 (0x1U << 
CAN_FFA1R_FFA23_Pos
è

	)

2478 
	#CAN_FFA1R_FFA23
 
CAN_FFA1R_FFA23_Msk


	)

2479 
	#CAN_FFA1R_FFA24_Pos
 (24U)

	)

2480 
	#CAN_FFA1R_FFA24_Msk
 (0x1U << 
CAN_FFA1R_FFA24_Pos
è

	)

2481 
	#CAN_FFA1R_FFA24
 
CAN_FFA1R_FFA24_Msk


	)

2482 
	#CAN_FFA1R_FFA25_Pos
 (25U)

	)

2483 
	#CAN_FFA1R_FFA25_Msk
 (0x1U << 
CAN_FFA1R_FFA25_Pos
è

	)

2484 
	#CAN_FFA1R_FFA25
 
CAN_FFA1R_FFA25_Msk


	)

2485 
	#CAN_FFA1R_FFA26_Pos
 (26U)

	)

2486 
	#CAN_FFA1R_FFA26_Msk
 (0x1U << 
CAN_FFA1R_FFA26_Pos
è

	)

2487 
	#CAN_FFA1R_FFA26
 
CAN_FFA1R_FFA26_Msk


	)

2488 
	#CAN_FFA1R_FFA27_Pos
 (27U)

	)

2489 
	#CAN_FFA1R_FFA27_Msk
 (0x1U << 
CAN_FFA1R_FFA27_Pos
è

	)

2490 
	#CAN_FFA1R_FFA27
 
CAN_FFA1R_FFA27_Msk


	)

2493 
	#CAN_FA1R_FACT_Pos
 (0U)

	)

2494 
	#CAN_FA1R_FACT_Msk
 (0xFFFFFFFU << 
CAN_FA1R_FACT_Pos
è

	)

2495 
	#CAN_FA1R_FACT
 
CAN_FA1R_FACT_Msk


	)

2496 
	#CAN_FA1R_FACT0_Pos
 (0U)

	)

2497 
	#CAN_FA1R_FACT0_Msk
 (0x1U << 
CAN_FA1R_FACT0_Pos
è

	)

2498 
	#CAN_FA1R_FACT0
 
CAN_FA1R_FACT0_Msk


	)

2499 
	#CAN_FA1R_FACT1_Pos
 (1U)

	)

2500 
	#CAN_FA1R_FACT1_Msk
 (0x1U << 
CAN_FA1R_FACT1_Pos
è

	)

2501 
	#CAN_FA1R_FACT1
 
CAN_FA1R_FACT1_Msk


	)

2502 
	#CAN_FA1R_FACT2_Pos
 (2U)

	)

2503 
	#CAN_FA1R_FACT2_Msk
 (0x1U << 
CAN_FA1R_FACT2_Pos
è

	)

2504 
	#CAN_FA1R_FACT2
 
CAN_FA1R_FACT2_Msk


	)

2505 
	#CAN_FA1R_FACT3_Pos
 (3U)

	)

2506 
	#CAN_FA1R_FACT3_Msk
 (0x1U << 
CAN_FA1R_FACT3_Pos
è

	)

2507 
	#CAN_FA1R_FACT3
 
CAN_FA1R_FACT3_Msk


	)

2508 
	#CAN_FA1R_FACT4_Pos
 (4U)

	)

2509 
	#CAN_FA1R_FACT4_Msk
 (0x1U << 
CAN_FA1R_FACT4_Pos
è

	)

2510 
	#CAN_FA1R_FACT4
 
CAN_FA1R_FACT4_Msk


	)

2511 
	#CAN_FA1R_FACT5_Pos
 (5U)

	)

2512 
	#CAN_FA1R_FACT5_Msk
 (0x1U << 
CAN_FA1R_FACT5_Pos
è

	)

2513 
	#CAN_FA1R_FACT5
 
CAN_FA1R_FACT5_Msk


	)

2514 
	#CAN_FA1R_FACT6_Pos
 (6U)

	)

2515 
	#CAN_FA1R_FACT6_Msk
 (0x1U << 
CAN_FA1R_FACT6_Pos
è

	)

2516 
	#CAN_FA1R_FACT6
 
CAN_FA1R_FACT6_Msk


	)

2517 
	#CAN_FA1R_FACT7_Pos
 (7U)

	)

2518 
	#CAN_FA1R_FACT7_Msk
 (0x1U << 
CAN_FA1R_FACT7_Pos
è

	)

2519 
	#CAN_FA1R_FACT7
 
CAN_FA1R_FACT7_Msk


	)

2520 
	#CAN_FA1R_FACT8_Pos
 (8U)

	)

2521 
	#CAN_FA1R_FACT8_Msk
 (0x1U << 
CAN_FA1R_FACT8_Pos
è

	)

2522 
	#CAN_FA1R_FACT8
 
CAN_FA1R_FACT8_Msk


	)

2523 
	#CAN_FA1R_FACT9_Pos
 (9U)

	)

2524 
	#CAN_FA1R_FACT9_Msk
 (0x1U << 
CAN_FA1R_FACT9_Pos
è

	)

2525 
	#CAN_FA1R_FACT9
 
CAN_FA1R_FACT9_Msk


	)

2526 
	#CAN_FA1R_FACT10_Pos
 (10U)

	)

2527 
	#CAN_FA1R_FACT10_Msk
 (0x1U << 
CAN_FA1R_FACT10_Pos
è

	)

2528 
	#CAN_FA1R_FACT10
 
CAN_FA1R_FACT10_Msk


	)

2529 
	#CAN_FA1R_FACT11_Pos
 (11U)

	)

2530 
	#CAN_FA1R_FACT11_Msk
 (0x1U << 
CAN_FA1R_FACT11_Pos
è

	)

2531 
	#CAN_FA1R_FACT11
 
CAN_FA1R_FACT11_Msk


	)

2532 
	#CAN_FA1R_FACT12_Pos
 (12U)

	)

2533 
	#CAN_FA1R_FACT12_Msk
 (0x1U << 
CAN_FA1R_FACT12_Pos
è

	)

2534 
	#CAN_FA1R_FACT12
 
CAN_FA1R_FACT12_Msk


	)

2535 
	#CAN_FA1R_FACT13_Pos
 (13U)

	)

2536 
	#CAN_FA1R_FACT13_Msk
 (0x1U << 
CAN_FA1R_FACT13_Pos
è

	)

2537 
	#CAN_FA1R_FACT13
 
CAN_FA1R_FACT13_Msk


	)

2538 
	#CAN_FA1R_FACT14_Pos
 (14U)

	)

2539 
	#CAN_FA1R_FACT14_Msk
 (0x1U << 
CAN_FA1R_FACT14_Pos
è

	)

2540 
	#CAN_FA1R_FACT14
 
CAN_FA1R_FACT14_Msk


	)

2541 
	#CAN_FA1R_FACT15_Pos
 (15U)

	)

2542 
	#CAN_FA1R_FACT15_Msk
 (0x1U << 
CAN_FA1R_FACT15_Pos
è

	)

2543 
	#CAN_FA1R_FACT15
 
CAN_FA1R_FACT15_Msk


	)

2544 
	#CAN_FA1R_FACT16_Pos
 (16U)

	)

2545 
	#CAN_FA1R_FACT16_Msk
 (0x1U << 
CAN_FA1R_FACT16_Pos
è

	)

2546 
	#CAN_FA1R_FACT16
 
CAN_FA1R_FACT16_Msk


	)

2547 
	#CAN_FA1R_FACT17_Pos
 (17U)

	)

2548 
	#CAN_FA1R_FACT17_Msk
 (0x1U << 
CAN_FA1R_FACT17_Pos
è

	)

2549 
	#CAN_FA1R_FACT17
 
CAN_FA1R_FACT17_Msk


	)

2550 
	#CAN_FA1R_FACT18_Pos
 (18U)

	)

2551 
	#CAN_FA1R_FACT18_Msk
 (0x1U << 
CAN_FA1R_FACT18_Pos
è

	)

2552 
	#CAN_FA1R_FACT18
 
CAN_FA1R_FACT18_Msk


	)

2553 
	#CAN_FA1R_FACT19_Pos
 (19U)

	)

2554 
	#CAN_FA1R_FACT19_Msk
 (0x1U << 
CAN_FA1R_FACT19_Pos
è

	)

2555 
	#CAN_FA1R_FACT19
 
CAN_FA1R_FACT19_Msk


	)

2556 
	#CAN_FA1R_FACT20_Pos
 (20U)

	)

2557 
	#CAN_FA1R_FACT20_Msk
 (0x1U << 
CAN_FA1R_FACT20_Pos
è

	)

2558 
	#CAN_FA1R_FACT20
 
CAN_FA1R_FACT20_Msk


	)

2559 
	#CAN_FA1R_FACT21_Pos
 (21U)

	)

2560 
	#CAN_FA1R_FACT21_Msk
 (0x1U << 
CAN_FA1R_FACT21_Pos
è

	)

2561 
	#CAN_FA1R_FACT21
 
CAN_FA1R_FACT21_Msk


	)

2562 
	#CAN_FA1R_FACT22_Pos
 (22U)

	)

2563 
	#CAN_FA1R_FACT22_Msk
 (0x1U << 
CAN_FA1R_FACT22_Pos
è

	)

2564 
	#CAN_FA1R_FACT22
 
CAN_FA1R_FACT22_Msk


	)

2565 
	#CAN_FA1R_FACT23_Pos
 (23U)

	)

2566 
	#CAN_FA1R_FACT23_Msk
 (0x1U << 
CAN_FA1R_FACT23_Pos
è

	)

2567 
	#CAN_FA1R_FACT23
 
CAN_FA1R_FACT23_Msk


	)

2568 
	#CAN_FA1R_FACT24_Pos
 (24U)

	)

2569 
	#CAN_FA1R_FACT24_Msk
 (0x1U << 
CAN_FA1R_FACT24_Pos
è

	)

2570 
	#CAN_FA1R_FACT24
 
CAN_FA1R_FACT24_Msk


	)

2571 
	#CAN_FA1R_FACT25_Pos
 (25U)

	)

2572 
	#CAN_FA1R_FACT25_Msk
 (0x1U << 
CAN_FA1R_FACT25_Pos
è

	)

2573 
	#CAN_FA1R_FACT25
 
CAN_FA1R_FACT25_Msk


	)

2574 
	#CAN_FA1R_FACT26_Pos
 (26U)

	)

2575 
	#CAN_FA1R_FACT26_Msk
 (0x1U << 
CAN_FA1R_FACT26_Pos
è

	)

2576 
	#CAN_FA1R_FACT26
 
CAN_FA1R_FACT26_Msk


	)

2577 
	#CAN_FA1R_FACT27_Pos
 (27U)

	)

2578 
	#CAN_FA1R_FACT27_Msk
 (0x1U << 
CAN_FA1R_FACT27_Pos
è

	)

2579 
	#CAN_FA1R_FACT27
 
CAN_FA1R_FACT27_Msk


	)

2583 
	#CAN_F0R1_FB0_Pos
 (0U)

	)

2584 
	#CAN_F0R1_FB0_Msk
 (0x1U << 
CAN_F0R1_FB0_Pos
è

	)

2585 
	#CAN_F0R1_FB0
 
CAN_F0R1_FB0_Msk


	)

2586 
	#CAN_F0R1_FB1_Pos
 (1U)

	)

2587 
	#CAN_F0R1_FB1_Msk
 (0x1U << 
CAN_F0R1_FB1_Pos
è

	)

2588 
	#CAN_F0R1_FB1
 
CAN_F0R1_FB1_Msk


	)

2589 
	#CAN_F0R1_FB2_Pos
 (2U)

	)

2590 
	#CAN_F0R1_FB2_Msk
 (0x1U << 
CAN_F0R1_FB2_Pos
è

	)

2591 
	#CAN_F0R1_FB2
 
CAN_F0R1_FB2_Msk


	)

2592 
	#CAN_F0R1_FB3_Pos
 (3U)

	)

2593 
	#CAN_F0R1_FB3_Msk
 (0x1U << 
CAN_F0R1_FB3_Pos
è

	)

2594 
	#CAN_F0R1_FB3
 
CAN_F0R1_FB3_Msk


	)

2595 
	#CAN_F0R1_FB4_Pos
 (4U)

	)

2596 
	#CAN_F0R1_FB4_Msk
 (0x1U << 
CAN_F0R1_FB4_Pos
è

	)

2597 
	#CAN_F0R1_FB4
 
CAN_F0R1_FB4_Msk


	)

2598 
	#CAN_F0R1_FB5_Pos
 (5U)

	)

2599 
	#CAN_F0R1_FB5_Msk
 (0x1U << 
CAN_F0R1_FB5_Pos
è

	)

2600 
	#CAN_F0R1_FB5
 
CAN_F0R1_FB5_Msk


	)

2601 
	#CAN_F0R1_FB6_Pos
 (6U)

	)

2602 
	#CAN_F0R1_FB6_Msk
 (0x1U << 
CAN_F0R1_FB6_Pos
è

	)

2603 
	#CAN_F0R1_FB6
 
CAN_F0R1_FB6_Msk


	)

2604 
	#CAN_F0R1_FB7_Pos
 (7U)

	)

2605 
	#CAN_F0R1_FB7_Msk
 (0x1U << 
CAN_F0R1_FB7_Pos
è

	)

2606 
	#CAN_F0R1_FB7
 
CAN_F0R1_FB7_Msk


	)

2607 
	#CAN_F0R1_FB8_Pos
 (8U)

	)

2608 
	#CAN_F0R1_FB8_Msk
 (0x1U << 
CAN_F0R1_FB8_Pos
è

	)

2609 
	#CAN_F0R1_FB8
 
CAN_F0R1_FB8_Msk


	)

2610 
	#CAN_F0R1_FB9_Pos
 (9U)

	)

2611 
	#CAN_F0R1_FB9_Msk
 (0x1U << 
CAN_F0R1_FB9_Pos
è

	)

2612 
	#CAN_F0R1_FB9
 
CAN_F0R1_FB9_Msk


	)

2613 
	#CAN_F0R1_FB10_Pos
 (10U)

	)

2614 
	#CAN_F0R1_FB10_Msk
 (0x1U << 
CAN_F0R1_FB10_Pos
è

	)

2615 
	#CAN_F0R1_FB10
 
CAN_F0R1_FB10_Msk


	)

2616 
	#CAN_F0R1_FB11_Pos
 (11U)

	)

2617 
	#CAN_F0R1_FB11_Msk
 (0x1U << 
CAN_F0R1_FB11_Pos
è

	)

2618 
	#CAN_F0R1_FB11
 
CAN_F0R1_FB11_Msk


	)

2619 
	#CAN_F0R1_FB12_Pos
 (12U)

	)

2620 
	#CAN_F0R1_FB12_Msk
 (0x1U << 
CAN_F0R1_FB12_Pos
è

	)

2621 
	#CAN_F0R1_FB12
 
CAN_F0R1_FB12_Msk


	)

2622 
	#CAN_F0R1_FB13_Pos
 (13U)

	)

2623 
	#CAN_F0R1_FB13_Msk
 (0x1U << 
CAN_F0R1_FB13_Pos
è

	)

2624 
	#CAN_F0R1_FB13
 
CAN_F0R1_FB13_Msk


	)

2625 
	#CAN_F0R1_FB14_Pos
 (14U)

	)

2626 
	#CAN_F0R1_FB14_Msk
 (0x1U << 
CAN_F0R1_FB14_Pos
è

	)

2627 
	#CAN_F0R1_FB14
 
CAN_F0R1_FB14_Msk


	)

2628 
	#CAN_F0R1_FB15_Pos
 (15U)

	)

2629 
	#CAN_F0R1_FB15_Msk
 (0x1U << 
CAN_F0R1_FB15_Pos
è

	)

2630 
	#CAN_F0R1_FB15
 
CAN_F0R1_FB15_Msk


	)

2631 
	#CAN_F0R1_FB16_Pos
 (16U)

	)

2632 
	#CAN_F0R1_FB16_Msk
 (0x1U << 
CAN_F0R1_FB16_Pos
è

	)

2633 
	#CAN_F0R1_FB16
 
CAN_F0R1_FB16_Msk


	)

2634 
	#CAN_F0R1_FB17_Pos
 (17U)

	)

2635 
	#CAN_F0R1_FB17_Msk
 (0x1U << 
CAN_F0R1_FB17_Pos
è

	)

2636 
	#CAN_F0R1_FB17
 
CAN_F0R1_FB17_Msk


	)

2637 
	#CAN_F0R1_FB18_Pos
 (18U)

	)

2638 
	#CAN_F0R1_FB18_Msk
 (0x1U << 
CAN_F0R1_FB18_Pos
è

	)

2639 
	#CAN_F0R1_FB18
 
CAN_F0R1_FB18_Msk


	)

2640 
	#CAN_F0R1_FB19_Pos
 (19U)

	)

2641 
	#CAN_F0R1_FB19_Msk
 (0x1U << 
CAN_F0R1_FB19_Pos
è

	)

2642 
	#CAN_F0R1_FB19
 
CAN_F0R1_FB19_Msk


	)

2643 
	#CAN_F0R1_FB20_Pos
 (20U)

	)

2644 
	#CAN_F0R1_FB20_Msk
 (0x1U << 
CAN_F0R1_FB20_Pos
è

	)

2645 
	#CAN_F0R1_FB20
 
CAN_F0R1_FB20_Msk


	)

2646 
	#CAN_F0R1_FB21_Pos
 (21U)

	)

2647 
	#CAN_F0R1_FB21_Msk
 (0x1U << 
CAN_F0R1_FB21_Pos
è

	)

2648 
	#CAN_F0R1_FB21
 
CAN_F0R1_FB21_Msk


	)

2649 
	#CAN_F0R1_FB22_Pos
 (22U)

	)

2650 
	#CAN_F0R1_FB22_Msk
 (0x1U << 
CAN_F0R1_FB22_Pos
è

	)

2651 
	#CAN_F0R1_FB22
 
CAN_F0R1_FB22_Msk


	)

2652 
	#CAN_F0R1_FB23_Pos
 (23U)

	)

2653 
	#CAN_F0R1_FB23_Msk
 (0x1U << 
CAN_F0R1_FB23_Pos
è

	)

2654 
	#CAN_F0R1_FB23
 
CAN_F0R1_FB23_Msk


	)

2655 
	#CAN_F0R1_FB24_Pos
 (24U)

	)

2656 
	#CAN_F0R1_FB24_Msk
 (0x1U << 
CAN_F0R1_FB24_Pos
è

	)

2657 
	#CAN_F0R1_FB24
 
CAN_F0R1_FB24_Msk


	)

2658 
	#CAN_F0R1_FB25_Pos
 (25U)

	)

2659 
	#CAN_F0R1_FB25_Msk
 (0x1U << 
CAN_F0R1_FB25_Pos
è

	)

2660 
	#CAN_F0R1_FB25
 
CAN_F0R1_FB25_Msk


	)

2661 
	#CAN_F0R1_FB26_Pos
 (26U)

	)

2662 
	#CAN_F0R1_FB26_Msk
 (0x1U << 
CAN_F0R1_FB26_Pos
è

	)

2663 
	#CAN_F0R1_FB26
 
CAN_F0R1_FB26_Msk


	)

2664 
	#CAN_F0R1_FB27_Pos
 (27U)

	)

2665 
	#CAN_F0R1_FB27_Msk
 (0x1U << 
CAN_F0R1_FB27_Pos
è

	)

2666 
	#CAN_F0R1_FB27
 
CAN_F0R1_FB27_Msk


	)

2667 
	#CAN_F0R1_FB28_Pos
 (28U)

	)

2668 
	#CAN_F0R1_FB28_Msk
 (0x1U << 
CAN_F0R1_FB28_Pos
è

	)

2669 
	#CAN_F0R1_FB28
 
CAN_F0R1_FB28_Msk


	)

2670 
	#CAN_F0R1_FB29_Pos
 (29U)

	)

2671 
	#CAN_F0R1_FB29_Msk
 (0x1U << 
CAN_F0R1_FB29_Pos
è

	)

2672 
	#CAN_F0R1_FB29
 
CAN_F0R1_FB29_Msk


	)

2673 
	#CAN_F0R1_FB30_Pos
 (30U)

	)

2674 
	#CAN_F0R1_FB30_Msk
 (0x1U << 
CAN_F0R1_FB30_Pos
è

	)

2675 
	#CAN_F0R1_FB30
 
CAN_F0R1_FB30_Msk


	)

2676 
	#CAN_F0R1_FB31_Pos
 (31U)

	)

2677 
	#CAN_F0R1_FB31_Msk
 (0x1U << 
CAN_F0R1_FB31_Pos
è

	)

2678 
	#CAN_F0R1_FB31
 
CAN_F0R1_FB31_Msk


	)

2681 
	#CAN_F1R1_FB0_Pos
 (0U)

	)

2682 
	#CAN_F1R1_FB0_Msk
 (0x1U << 
CAN_F1R1_FB0_Pos
è

	)

2683 
	#CAN_F1R1_FB0
 
CAN_F1R1_FB0_Msk


	)

2684 
	#CAN_F1R1_FB1_Pos
 (1U)

	)

2685 
	#CAN_F1R1_FB1_Msk
 (0x1U << 
CAN_F1R1_FB1_Pos
è

	)

2686 
	#CAN_F1R1_FB1
 
CAN_F1R1_FB1_Msk


	)

2687 
	#CAN_F1R1_FB2_Pos
 (2U)

	)

2688 
	#CAN_F1R1_FB2_Msk
 (0x1U << 
CAN_F1R1_FB2_Pos
è

	)

2689 
	#CAN_F1R1_FB2
 
CAN_F1R1_FB2_Msk


	)

2690 
	#CAN_F1R1_FB3_Pos
 (3U)

	)

2691 
	#CAN_F1R1_FB3_Msk
 (0x1U << 
CAN_F1R1_FB3_Pos
è

	)

2692 
	#CAN_F1R1_FB3
 
CAN_F1R1_FB3_Msk


	)

2693 
	#CAN_F1R1_FB4_Pos
 (4U)

	)

2694 
	#CAN_F1R1_FB4_Msk
 (0x1U << 
CAN_F1R1_FB4_Pos
è

	)

2695 
	#CAN_F1R1_FB4
 
CAN_F1R1_FB4_Msk


	)

2696 
	#CAN_F1R1_FB5_Pos
 (5U)

	)

2697 
	#CAN_F1R1_FB5_Msk
 (0x1U << 
CAN_F1R1_FB5_Pos
è

	)

2698 
	#CAN_F1R1_FB5
 
CAN_F1R1_FB5_Msk


	)

2699 
	#CAN_F1R1_FB6_Pos
 (6U)

	)

2700 
	#CAN_F1R1_FB6_Msk
 (0x1U << 
CAN_F1R1_FB6_Pos
è

	)

2701 
	#CAN_F1R1_FB6
 
CAN_F1R1_FB6_Msk


	)

2702 
	#CAN_F1R1_FB7_Pos
 (7U)

	)

2703 
	#CAN_F1R1_FB7_Msk
 (0x1U << 
CAN_F1R1_FB7_Pos
è

	)

2704 
	#CAN_F1R1_FB7
 
CAN_F1R1_FB7_Msk


	)

2705 
	#CAN_F1R1_FB8_Pos
 (8U)

	)

2706 
	#CAN_F1R1_FB8_Msk
 (0x1U << 
CAN_F1R1_FB8_Pos
è

	)

2707 
	#CAN_F1R1_FB8
 
CAN_F1R1_FB8_Msk


	)

2708 
	#CAN_F1R1_FB9_Pos
 (9U)

	)

2709 
	#CAN_F1R1_FB9_Msk
 (0x1U << 
CAN_F1R1_FB9_Pos
è

	)

2710 
	#CAN_F1R1_FB9
 
CAN_F1R1_FB9_Msk


	)

2711 
	#CAN_F1R1_FB10_Pos
 (10U)

	)

2712 
	#CAN_F1R1_FB10_Msk
 (0x1U << 
CAN_F1R1_FB10_Pos
è

	)

2713 
	#CAN_F1R1_FB10
 
CAN_F1R1_FB10_Msk


	)

2714 
	#CAN_F1R1_FB11_Pos
 (11U)

	)

2715 
	#CAN_F1R1_FB11_Msk
 (0x1U << 
CAN_F1R1_FB11_Pos
è

	)

2716 
	#CAN_F1R1_FB11
 
CAN_F1R1_FB11_Msk


	)

2717 
	#CAN_F1R1_FB12_Pos
 (12U)

	)

2718 
	#CAN_F1R1_FB12_Msk
 (0x1U << 
CAN_F1R1_FB12_Pos
è

	)

2719 
	#CAN_F1R1_FB12
 
CAN_F1R1_FB12_Msk


	)

2720 
	#CAN_F1R1_FB13_Pos
 (13U)

	)

2721 
	#CAN_F1R1_FB13_Msk
 (0x1U << 
CAN_F1R1_FB13_Pos
è

	)

2722 
	#CAN_F1R1_FB13
 
CAN_F1R1_FB13_Msk


	)

2723 
	#CAN_F1R1_FB14_Pos
 (14U)

	)

2724 
	#CAN_F1R1_FB14_Msk
 (0x1U << 
CAN_F1R1_FB14_Pos
è

	)

2725 
	#CAN_F1R1_FB14
 
CAN_F1R1_FB14_Msk


	)

2726 
	#CAN_F1R1_FB15_Pos
 (15U)

	)

2727 
	#CAN_F1R1_FB15_Msk
 (0x1U << 
CAN_F1R1_FB15_Pos
è

	)

2728 
	#CAN_F1R1_FB15
 
CAN_F1R1_FB15_Msk


	)

2729 
	#CAN_F1R1_FB16_Pos
 (16U)

	)

2730 
	#CAN_F1R1_FB16_Msk
 (0x1U << 
CAN_F1R1_FB16_Pos
è

	)

2731 
	#CAN_F1R1_FB16
 
CAN_F1R1_FB16_Msk


	)

2732 
	#CAN_F1R1_FB17_Pos
 (17U)

	)

2733 
	#CAN_F1R1_FB17_Msk
 (0x1U << 
CAN_F1R1_FB17_Pos
è

	)

2734 
	#CAN_F1R1_FB17
 
CAN_F1R1_FB17_Msk


	)

2735 
	#CAN_F1R1_FB18_Pos
 (18U)

	)

2736 
	#CAN_F1R1_FB18_Msk
 (0x1U << 
CAN_F1R1_FB18_Pos
è

	)

2737 
	#CAN_F1R1_FB18
 
CAN_F1R1_FB18_Msk


	)

2738 
	#CAN_F1R1_FB19_Pos
 (19U)

	)

2739 
	#CAN_F1R1_FB19_Msk
 (0x1U << 
CAN_F1R1_FB19_Pos
è

	)

2740 
	#CAN_F1R1_FB19
 
CAN_F1R1_FB19_Msk


	)

2741 
	#CAN_F1R1_FB20_Pos
 (20U)

	)

2742 
	#CAN_F1R1_FB20_Msk
 (0x1U << 
CAN_F1R1_FB20_Pos
è

	)

2743 
	#CAN_F1R1_FB20
 
CAN_F1R1_FB20_Msk


	)

2744 
	#CAN_F1R1_FB21_Pos
 (21U)

	)

2745 
	#CAN_F1R1_FB21_Msk
 (0x1U << 
CAN_F1R1_FB21_Pos
è

	)

2746 
	#CAN_F1R1_FB21
 
CAN_F1R1_FB21_Msk


	)

2747 
	#CAN_F1R1_FB22_Pos
 (22U)

	)

2748 
	#CAN_F1R1_FB22_Msk
 (0x1U << 
CAN_F1R1_FB22_Pos
è

	)

2749 
	#CAN_F1R1_FB22
 
CAN_F1R1_FB22_Msk


	)

2750 
	#CAN_F1R1_FB23_Pos
 (23U)

	)

2751 
	#CAN_F1R1_FB23_Msk
 (0x1U << 
CAN_F1R1_FB23_Pos
è

	)

2752 
	#CAN_F1R1_FB23
 
CAN_F1R1_FB23_Msk


	)

2753 
	#CAN_F1R1_FB24_Pos
 (24U)

	)

2754 
	#CAN_F1R1_FB24_Msk
 (0x1U << 
CAN_F1R1_FB24_Pos
è

	)

2755 
	#CAN_F1R1_FB24
 
CAN_F1R1_FB24_Msk


	)

2756 
	#CAN_F1R1_FB25_Pos
 (25U)

	)

2757 
	#CAN_F1R1_FB25_Msk
 (0x1U << 
CAN_F1R1_FB25_Pos
è

	)

2758 
	#CAN_F1R1_FB25
 
CAN_F1R1_FB25_Msk


	)

2759 
	#CAN_F1R1_FB26_Pos
 (26U)

	)

2760 
	#CAN_F1R1_FB26_Msk
 (0x1U << 
CAN_F1R1_FB26_Pos
è

	)

2761 
	#CAN_F1R1_FB26
 
CAN_F1R1_FB26_Msk


	)

2762 
	#CAN_F1R1_FB27_Pos
 (27U)

	)

2763 
	#CAN_F1R1_FB27_Msk
 (0x1U << 
CAN_F1R1_FB27_Pos
è

	)

2764 
	#CAN_F1R1_FB27
 
CAN_F1R1_FB27_Msk


	)

2765 
	#CAN_F1R1_FB28_Pos
 (28U)

	)

2766 
	#CAN_F1R1_FB28_Msk
 (0x1U << 
CAN_F1R1_FB28_Pos
è

	)

2767 
	#CAN_F1R1_FB28
 
CAN_F1R1_FB28_Msk


	)

2768 
	#CAN_F1R1_FB29_Pos
 (29U)

	)

2769 
	#CAN_F1R1_FB29_Msk
 (0x1U << 
CAN_F1R1_FB29_Pos
è

	)

2770 
	#CAN_F1R1_FB29
 
CAN_F1R1_FB29_Msk


	)

2771 
	#CAN_F1R1_FB30_Pos
 (30U)

	)

2772 
	#CAN_F1R1_FB30_Msk
 (0x1U << 
CAN_F1R1_FB30_Pos
è

	)

2773 
	#CAN_F1R1_FB30
 
CAN_F1R1_FB30_Msk


	)

2774 
	#CAN_F1R1_FB31_Pos
 (31U)

	)

2775 
	#CAN_F1R1_FB31_Msk
 (0x1U << 
CAN_F1R1_FB31_Pos
è

	)

2776 
	#CAN_F1R1_FB31
 
CAN_F1R1_FB31_Msk


	)

2779 
	#CAN_F2R1_FB0_Pos
 (0U)

	)

2780 
	#CAN_F2R1_FB0_Msk
 (0x1U << 
CAN_F2R1_FB0_Pos
è

	)

2781 
	#CAN_F2R1_FB0
 
CAN_F2R1_FB0_Msk


	)

2782 
	#CAN_F2R1_FB1_Pos
 (1U)

	)

2783 
	#CAN_F2R1_FB1_Msk
 (0x1U << 
CAN_F2R1_FB1_Pos
è

	)

2784 
	#CAN_F2R1_FB1
 
CAN_F2R1_FB1_Msk


	)

2785 
	#CAN_F2R1_FB2_Pos
 (2U)

	)

2786 
	#CAN_F2R1_FB2_Msk
 (0x1U << 
CAN_F2R1_FB2_Pos
è

	)

2787 
	#CAN_F2R1_FB2
 
CAN_F2R1_FB2_Msk


	)

2788 
	#CAN_F2R1_FB3_Pos
 (3U)

	)

2789 
	#CAN_F2R1_FB3_Msk
 (0x1U << 
CAN_F2R1_FB3_Pos
è

	)

2790 
	#CAN_F2R1_FB3
 
CAN_F2R1_FB3_Msk


	)

2791 
	#CAN_F2R1_FB4_Pos
 (4U)

	)

2792 
	#CAN_F2R1_FB4_Msk
 (0x1U << 
CAN_F2R1_FB4_Pos
è

	)

2793 
	#CAN_F2R1_FB4
 
CAN_F2R1_FB4_Msk


	)

2794 
	#CAN_F2R1_FB5_Pos
 (5U)

	)

2795 
	#CAN_F2R1_FB5_Msk
 (0x1U << 
CAN_F2R1_FB5_Pos
è

	)

2796 
	#CAN_F2R1_FB5
 
CAN_F2R1_FB5_Msk


	)

2797 
	#CAN_F2R1_FB6_Pos
 (6U)

	)

2798 
	#CAN_F2R1_FB6_Msk
 (0x1U << 
CAN_F2R1_FB6_Pos
è

	)

2799 
	#CAN_F2R1_FB6
 
CAN_F2R1_FB6_Msk


	)

2800 
	#CAN_F2R1_FB7_Pos
 (7U)

	)

2801 
	#CAN_F2R1_FB7_Msk
 (0x1U << 
CAN_F2R1_FB7_Pos
è

	)

2802 
	#CAN_F2R1_FB7
 
CAN_F2R1_FB7_Msk


	)

2803 
	#CAN_F2R1_FB8_Pos
 (8U)

	)

2804 
	#CAN_F2R1_FB8_Msk
 (0x1U << 
CAN_F2R1_FB8_Pos
è

	)

2805 
	#CAN_F2R1_FB8
 
CAN_F2R1_FB8_Msk


	)

2806 
	#CAN_F2R1_FB9_Pos
 (9U)

	)

2807 
	#CAN_F2R1_FB9_Msk
 (0x1U << 
CAN_F2R1_FB9_Pos
è

	)

2808 
	#CAN_F2R1_FB9
 
CAN_F2R1_FB9_Msk


	)

2809 
	#CAN_F2R1_FB10_Pos
 (10U)

	)

2810 
	#CAN_F2R1_FB10_Msk
 (0x1U << 
CAN_F2R1_FB10_Pos
è

	)

2811 
	#CAN_F2R1_FB10
 
CAN_F2R1_FB10_Msk


	)

2812 
	#CAN_F2R1_FB11_Pos
 (11U)

	)

2813 
	#CAN_F2R1_FB11_Msk
 (0x1U << 
CAN_F2R1_FB11_Pos
è

	)

2814 
	#CAN_F2R1_FB11
 
CAN_F2R1_FB11_Msk


	)

2815 
	#CAN_F2R1_FB12_Pos
 (12U)

	)

2816 
	#CAN_F2R1_FB12_Msk
 (0x1U << 
CAN_F2R1_FB12_Pos
è

	)

2817 
	#CAN_F2R1_FB12
 
CAN_F2R1_FB12_Msk


	)

2818 
	#CAN_F2R1_FB13_Pos
 (13U)

	)

2819 
	#CAN_F2R1_FB13_Msk
 (0x1U << 
CAN_F2R1_FB13_Pos
è

	)

2820 
	#CAN_F2R1_FB13
 
CAN_F2R1_FB13_Msk


	)

2821 
	#CAN_F2R1_FB14_Pos
 (14U)

	)

2822 
	#CAN_F2R1_FB14_Msk
 (0x1U << 
CAN_F2R1_FB14_Pos
è

	)

2823 
	#CAN_F2R1_FB14
 
CAN_F2R1_FB14_Msk


	)

2824 
	#CAN_F2R1_FB15_Pos
 (15U)

	)

2825 
	#CAN_F2R1_FB15_Msk
 (0x1U << 
CAN_F2R1_FB15_Pos
è

	)

2826 
	#CAN_F2R1_FB15
 
CAN_F2R1_FB15_Msk


	)

2827 
	#CAN_F2R1_FB16_Pos
 (16U)

	)

2828 
	#CAN_F2R1_FB16_Msk
 (0x1U << 
CAN_F2R1_FB16_Pos
è

	)

2829 
	#CAN_F2R1_FB16
 
CAN_F2R1_FB16_Msk


	)

2830 
	#CAN_F2R1_FB17_Pos
 (17U)

	)

2831 
	#CAN_F2R1_FB17_Msk
 (0x1U << 
CAN_F2R1_FB17_Pos
è

	)

2832 
	#CAN_F2R1_FB17
 
CAN_F2R1_FB17_Msk


	)

2833 
	#CAN_F2R1_FB18_Pos
 (18U)

	)

2834 
	#CAN_F2R1_FB18_Msk
 (0x1U << 
CAN_F2R1_FB18_Pos
è

	)

2835 
	#CAN_F2R1_FB18
 
CAN_F2R1_FB18_Msk


	)

2836 
	#CAN_F2R1_FB19_Pos
 (19U)

	)

2837 
	#CAN_F2R1_FB19_Msk
 (0x1U << 
CAN_F2R1_FB19_Pos
è

	)

2838 
	#CAN_F2R1_FB19
 
CAN_F2R1_FB19_Msk


	)

2839 
	#CAN_F2R1_FB20_Pos
 (20U)

	)

2840 
	#CAN_F2R1_FB20_Msk
 (0x1U << 
CAN_F2R1_FB20_Pos
è

	)

2841 
	#CAN_F2R1_FB20
 
CAN_F2R1_FB20_Msk


	)

2842 
	#CAN_F2R1_FB21_Pos
 (21U)

	)

2843 
	#CAN_F2R1_FB21_Msk
 (0x1U << 
CAN_F2R1_FB21_Pos
è

	)

2844 
	#CAN_F2R1_FB21
 
CAN_F2R1_FB21_Msk


	)

2845 
	#CAN_F2R1_FB22_Pos
 (22U)

	)

2846 
	#CAN_F2R1_FB22_Msk
 (0x1U << 
CAN_F2R1_FB22_Pos
è

	)

2847 
	#CAN_F2R1_FB22
 
CAN_F2R1_FB22_Msk


	)

2848 
	#CAN_F2R1_FB23_Pos
 (23U)

	)

2849 
	#CAN_F2R1_FB23_Msk
 (0x1U << 
CAN_F2R1_FB23_Pos
è

	)

2850 
	#CAN_F2R1_FB23
 
CAN_F2R1_FB23_Msk


	)

2851 
	#CAN_F2R1_FB24_Pos
 (24U)

	)

2852 
	#CAN_F2R1_FB24_Msk
 (0x1U << 
CAN_F2R1_FB24_Pos
è

	)

2853 
	#CAN_F2R1_FB24
 
CAN_F2R1_FB24_Msk


	)

2854 
	#CAN_F2R1_FB25_Pos
 (25U)

	)

2855 
	#CAN_F2R1_FB25_Msk
 (0x1U << 
CAN_F2R1_FB25_Pos
è

	)

2856 
	#CAN_F2R1_FB25
 
CAN_F2R1_FB25_Msk


	)

2857 
	#CAN_F2R1_FB26_Pos
 (26U)

	)

2858 
	#CAN_F2R1_FB26_Msk
 (0x1U << 
CAN_F2R1_FB26_Pos
è

	)

2859 
	#CAN_F2R1_FB26
 
CAN_F2R1_FB26_Msk


	)

2860 
	#CAN_F2R1_FB27_Pos
 (27U)

	)

2861 
	#CAN_F2R1_FB27_Msk
 (0x1U << 
CAN_F2R1_FB27_Pos
è

	)

2862 
	#CAN_F2R1_FB27
 
CAN_F2R1_FB27_Msk


	)

2863 
	#CAN_F2R1_FB28_Pos
 (28U)

	)

2864 
	#CAN_F2R1_FB28_Msk
 (0x1U << 
CAN_F2R1_FB28_Pos
è

	)

2865 
	#CAN_F2R1_FB28
 
CAN_F2R1_FB28_Msk


	)

2866 
	#CAN_F2R1_FB29_Pos
 (29U)

	)

2867 
	#CAN_F2R1_FB29_Msk
 (0x1U << 
CAN_F2R1_FB29_Pos
è

	)

2868 
	#CAN_F2R1_FB29
 
CAN_F2R1_FB29_Msk


	)

2869 
	#CAN_F2R1_FB30_Pos
 (30U)

	)

2870 
	#CAN_F2R1_FB30_Msk
 (0x1U << 
CAN_F2R1_FB30_Pos
è

	)

2871 
	#CAN_F2R1_FB30
 
CAN_F2R1_FB30_Msk


	)

2872 
	#CAN_F2R1_FB31_Pos
 (31U)

	)

2873 
	#CAN_F2R1_FB31_Msk
 (0x1U << 
CAN_F2R1_FB31_Pos
è

	)

2874 
	#CAN_F2R1_FB31
 
CAN_F2R1_FB31_Msk


	)

2877 
	#CAN_F3R1_FB0_Pos
 (0U)

	)

2878 
	#CAN_F3R1_FB0_Msk
 (0x1U << 
CAN_F3R1_FB0_Pos
è

	)

2879 
	#CAN_F3R1_FB0
 
CAN_F3R1_FB0_Msk


	)

2880 
	#CAN_F3R1_FB1_Pos
 (1U)

	)

2881 
	#CAN_F3R1_FB1_Msk
 (0x1U << 
CAN_F3R1_FB1_Pos
è

	)

2882 
	#CAN_F3R1_FB1
 
CAN_F3R1_FB1_Msk


	)

2883 
	#CAN_F3R1_FB2_Pos
 (2U)

	)

2884 
	#CAN_F3R1_FB2_Msk
 (0x1U << 
CAN_F3R1_FB2_Pos
è

	)

2885 
	#CAN_F3R1_FB2
 
CAN_F3R1_FB2_Msk


	)

2886 
	#CAN_F3R1_FB3_Pos
 (3U)

	)

2887 
	#CAN_F3R1_FB3_Msk
 (0x1U << 
CAN_F3R1_FB3_Pos
è

	)

2888 
	#CAN_F3R1_FB3
 
CAN_F3R1_FB3_Msk


	)

2889 
	#CAN_F3R1_FB4_Pos
 (4U)

	)

2890 
	#CAN_F3R1_FB4_Msk
 (0x1U << 
CAN_F3R1_FB4_Pos
è

	)

2891 
	#CAN_F3R1_FB4
 
CAN_F3R1_FB4_Msk


	)

2892 
	#CAN_F3R1_FB5_Pos
 (5U)

	)

2893 
	#CAN_F3R1_FB5_Msk
 (0x1U << 
CAN_F3R1_FB5_Pos
è

	)

2894 
	#CAN_F3R1_FB5
 
CAN_F3R1_FB5_Msk


	)

2895 
	#CAN_F3R1_FB6_Pos
 (6U)

	)

2896 
	#CAN_F3R1_FB6_Msk
 (0x1U << 
CAN_F3R1_FB6_Pos
è

	)

2897 
	#CAN_F3R1_FB6
 
CAN_F3R1_FB6_Msk


	)

2898 
	#CAN_F3R1_FB7_Pos
 (7U)

	)

2899 
	#CAN_F3R1_FB7_Msk
 (0x1U << 
CAN_F3R1_FB7_Pos
è

	)

2900 
	#CAN_F3R1_FB7
 
CAN_F3R1_FB7_Msk


	)

2901 
	#CAN_F3R1_FB8_Pos
 (8U)

	)

2902 
	#CAN_F3R1_FB8_Msk
 (0x1U << 
CAN_F3R1_FB8_Pos
è

	)

2903 
	#CAN_F3R1_FB8
 
CAN_F3R1_FB8_Msk


	)

2904 
	#CAN_F3R1_FB9_Pos
 (9U)

	)

2905 
	#CAN_F3R1_FB9_Msk
 (0x1U << 
CAN_F3R1_FB9_Pos
è

	)

2906 
	#CAN_F3R1_FB9
 
CAN_F3R1_FB9_Msk


	)

2907 
	#CAN_F3R1_FB10_Pos
 (10U)

	)

2908 
	#CAN_F3R1_FB10_Msk
 (0x1U << 
CAN_F3R1_FB10_Pos
è

	)

2909 
	#CAN_F3R1_FB10
 
CAN_F3R1_FB10_Msk


	)

2910 
	#CAN_F3R1_FB11_Pos
 (11U)

	)

2911 
	#CAN_F3R1_FB11_Msk
 (0x1U << 
CAN_F3R1_FB11_Pos
è

	)

2912 
	#CAN_F3R1_FB11
 
CAN_F3R1_FB11_Msk


	)

2913 
	#CAN_F3R1_FB12_Pos
 (12U)

	)

2914 
	#CAN_F3R1_FB12_Msk
 (0x1U << 
CAN_F3R1_FB12_Pos
è

	)

2915 
	#CAN_F3R1_FB12
 
CAN_F3R1_FB12_Msk


	)

2916 
	#CAN_F3R1_FB13_Pos
 (13U)

	)

2917 
	#CAN_F3R1_FB13_Msk
 (0x1U << 
CAN_F3R1_FB13_Pos
è

	)

2918 
	#CAN_F3R1_FB13
 
CAN_F3R1_FB13_Msk


	)

2919 
	#CAN_F3R1_FB14_Pos
 (14U)

	)

2920 
	#CAN_F3R1_FB14_Msk
 (0x1U << 
CAN_F3R1_FB14_Pos
è

	)

2921 
	#CAN_F3R1_FB14
 
CAN_F3R1_FB14_Msk


	)

2922 
	#CAN_F3R1_FB15_Pos
 (15U)

	)

2923 
	#CAN_F3R1_FB15_Msk
 (0x1U << 
CAN_F3R1_FB15_Pos
è

	)

2924 
	#CAN_F3R1_FB15
 
CAN_F3R1_FB15_Msk


	)

2925 
	#CAN_F3R1_FB16_Pos
 (16U)

	)

2926 
	#CAN_F3R1_FB16_Msk
 (0x1U << 
CAN_F3R1_FB16_Pos
è

	)

2927 
	#CAN_F3R1_FB16
 
CAN_F3R1_FB16_Msk


	)

2928 
	#CAN_F3R1_FB17_Pos
 (17U)

	)

2929 
	#CAN_F3R1_FB17_Msk
 (0x1U << 
CAN_F3R1_FB17_Pos
è

	)

2930 
	#CAN_F3R1_FB17
 
CAN_F3R1_FB17_Msk


	)

2931 
	#CAN_F3R1_FB18_Pos
 (18U)

	)

2932 
	#CAN_F3R1_FB18_Msk
 (0x1U << 
CAN_F3R1_FB18_Pos
è

	)

2933 
	#CAN_F3R1_FB18
 
CAN_F3R1_FB18_Msk


	)

2934 
	#CAN_F3R1_FB19_Pos
 (19U)

	)

2935 
	#CAN_F3R1_FB19_Msk
 (0x1U << 
CAN_F3R1_FB19_Pos
è

	)

2936 
	#CAN_F3R1_FB19
 
CAN_F3R1_FB19_Msk


	)

2937 
	#CAN_F3R1_FB20_Pos
 (20U)

	)

2938 
	#CAN_F3R1_FB20_Msk
 (0x1U << 
CAN_F3R1_FB20_Pos
è

	)

2939 
	#CAN_F3R1_FB20
 
CAN_F3R1_FB20_Msk


	)

2940 
	#CAN_F3R1_FB21_Pos
 (21U)

	)

2941 
	#CAN_F3R1_FB21_Msk
 (0x1U << 
CAN_F3R1_FB21_Pos
è

	)

2942 
	#CAN_F3R1_FB21
 
CAN_F3R1_FB21_Msk


	)

2943 
	#CAN_F3R1_FB22_Pos
 (22U)

	)

2944 
	#CAN_F3R1_FB22_Msk
 (0x1U << 
CAN_F3R1_FB22_Pos
è

	)

2945 
	#CAN_F3R1_FB22
 
CAN_F3R1_FB22_Msk


	)

2946 
	#CAN_F3R1_FB23_Pos
 (23U)

	)

2947 
	#CAN_F3R1_FB23_Msk
 (0x1U << 
CAN_F3R1_FB23_Pos
è

	)

2948 
	#CAN_F3R1_FB23
 
CAN_F3R1_FB23_Msk


	)

2949 
	#CAN_F3R1_FB24_Pos
 (24U)

	)

2950 
	#CAN_F3R1_FB24_Msk
 (0x1U << 
CAN_F3R1_FB24_Pos
è

	)

2951 
	#CAN_F3R1_FB24
 
CAN_F3R1_FB24_Msk


	)

2952 
	#CAN_F3R1_FB25_Pos
 (25U)

	)

2953 
	#CAN_F3R1_FB25_Msk
 (0x1U << 
CAN_F3R1_FB25_Pos
è

	)

2954 
	#CAN_F3R1_FB25
 
CAN_F3R1_FB25_Msk


	)

2955 
	#CAN_F3R1_FB26_Pos
 (26U)

	)

2956 
	#CAN_F3R1_FB26_Msk
 (0x1U << 
CAN_F3R1_FB26_Pos
è

	)

2957 
	#CAN_F3R1_FB26
 
CAN_F3R1_FB26_Msk


	)

2958 
	#CAN_F3R1_FB27_Pos
 (27U)

	)

2959 
	#CAN_F3R1_FB27_Msk
 (0x1U << 
CAN_F3R1_FB27_Pos
è

	)

2960 
	#CAN_F3R1_FB27
 
CAN_F3R1_FB27_Msk


	)

2961 
	#CAN_F3R1_FB28_Pos
 (28U)

	)

2962 
	#CAN_F3R1_FB28_Msk
 (0x1U << 
CAN_F3R1_FB28_Pos
è

	)

2963 
	#CAN_F3R1_FB28
 
CAN_F3R1_FB28_Msk


	)

2964 
	#CAN_F3R1_FB29_Pos
 (29U)

	)

2965 
	#CAN_F3R1_FB29_Msk
 (0x1U << 
CAN_F3R1_FB29_Pos
è

	)

2966 
	#CAN_F3R1_FB29
 
CAN_F3R1_FB29_Msk


	)

2967 
	#CAN_F3R1_FB30_Pos
 (30U)

	)

2968 
	#CAN_F3R1_FB30_Msk
 (0x1U << 
CAN_F3R1_FB30_Pos
è

	)

2969 
	#CAN_F3R1_FB30
 
CAN_F3R1_FB30_Msk


	)

2970 
	#CAN_F3R1_FB31_Pos
 (31U)

	)

2971 
	#CAN_F3R1_FB31_Msk
 (0x1U << 
CAN_F3R1_FB31_Pos
è

	)

2972 
	#CAN_F3R1_FB31
 
CAN_F3R1_FB31_Msk


	)

2975 
	#CAN_F4R1_FB0_Pos
 (0U)

	)

2976 
	#CAN_F4R1_FB0_Msk
 (0x1U << 
CAN_F4R1_FB0_Pos
è

	)

2977 
	#CAN_F4R1_FB0
 
CAN_F4R1_FB0_Msk


	)

2978 
	#CAN_F4R1_FB1_Pos
 (1U)

	)

2979 
	#CAN_F4R1_FB1_Msk
 (0x1U << 
CAN_F4R1_FB1_Pos
è

	)

2980 
	#CAN_F4R1_FB1
 
CAN_F4R1_FB1_Msk


	)

2981 
	#CAN_F4R1_FB2_Pos
 (2U)

	)

2982 
	#CAN_F4R1_FB2_Msk
 (0x1U << 
CAN_F4R1_FB2_Pos
è

	)

2983 
	#CAN_F4R1_FB2
 
CAN_F4R1_FB2_Msk


	)

2984 
	#CAN_F4R1_FB3_Pos
 (3U)

	)

2985 
	#CAN_F4R1_FB3_Msk
 (0x1U << 
CAN_F4R1_FB3_Pos
è

	)

2986 
	#CAN_F4R1_FB3
 
CAN_F4R1_FB3_Msk


	)

2987 
	#CAN_F4R1_FB4_Pos
 (4U)

	)

2988 
	#CAN_F4R1_FB4_Msk
 (0x1U << 
CAN_F4R1_FB4_Pos
è

	)

2989 
	#CAN_F4R1_FB4
 
CAN_F4R1_FB4_Msk


	)

2990 
	#CAN_F4R1_FB5_Pos
 (5U)

	)

2991 
	#CAN_F4R1_FB5_Msk
 (0x1U << 
CAN_F4R1_FB5_Pos
è

	)

2992 
	#CAN_F4R1_FB5
 
CAN_F4R1_FB5_Msk


	)

2993 
	#CAN_F4R1_FB6_Pos
 (6U)

	)

2994 
	#CAN_F4R1_FB6_Msk
 (0x1U << 
CAN_F4R1_FB6_Pos
è

	)

2995 
	#CAN_F4R1_FB6
 
CAN_F4R1_FB6_Msk


	)

2996 
	#CAN_F4R1_FB7_Pos
 (7U)

	)

2997 
	#CAN_F4R1_FB7_Msk
 (0x1U << 
CAN_F4R1_FB7_Pos
è

	)

2998 
	#CAN_F4R1_FB7
 
CAN_F4R1_FB7_Msk


	)

2999 
	#CAN_F4R1_FB8_Pos
 (8U)

	)

3000 
	#CAN_F4R1_FB8_Msk
 (0x1U << 
CAN_F4R1_FB8_Pos
è

	)

3001 
	#CAN_F4R1_FB8
 
CAN_F4R1_FB8_Msk


	)

3002 
	#CAN_F4R1_FB9_Pos
 (9U)

	)

3003 
	#CAN_F4R1_FB9_Msk
 (0x1U << 
CAN_F4R1_FB9_Pos
è

	)

3004 
	#CAN_F4R1_FB9
 
CAN_F4R1_FB9_Msk


	)

3005 
	#CAN_F4R1_FB10_Pos
 (10U)

	)

3006 
	#CAN_F4R1_FB10_Msk
 (0x1U << 
CAN_F4R1_FB10_Pos
è

	)

3007 
	#CAN_F4R1_FB10
 
CAN_F4R1_FB10_Msk


	)

3008 
	#CAN_F4R1_FB11_Pos
 (11U)

	)

3009 
	#CAN_F4R1_FB11_Msk
 (0x1U << 
CAN_F4R1_FB11_Pos
è

	)

3010 
	#CAN_F4R1_FB11
 
CAN_F4R1_FB11_Msk


	)

3011 
	#CAN_F4R1_FB12_Pos
 (12U)

	)

3012 
	#CAN_F4R1_FB12_Msk
 (0x1U << 
CAN_F4R1_FB12_Pos
è

	)

3013 
	#CAN_F4R1_FB12
 
CAN_F4R1_FB12_Msk


	)

3014 
	#CAN_F4R1_FB13_Pos
 (13U)

	)

3015 
	#CAN_F4R1_FB13_Msk
 (0x1U << 
CAN_F4R1_FB13_Pos
è

	)

3016 
	#CAN_F4R1_FB13
 
CAN_F4R1_FB13_Msk


	)

3017 
	#CAN_F4R1_FB14_Pos
 (14U)

	)

3018 
	#CAN_F4R1_FB14_Msk
 (0x1U << 
CAN_F4R1_FB14_Pos
è

	)

3019 
	#CAN_F4R1_FB14
 
CAN_F4R1_FB14_Msk


	)

3020 
	#CAN_F4R1_FB15_Pos
 (15U)

	)

3021 
	#CAN_F4R1_FB15_Msk
 (0x1U << 
CAN_F4R1_FB15_Pos
è

	)

3022 
	#CAN_F4R1_FB15
 
CAN_F4R1_FB15_Msk


	)

3023 
	#CAN_F4R1_FB16_Pos
 (16U)

	)

3024 
	#CAN_F4R1_FB16_Msk
 (0x1U << 
CAN_F4R1_FB16_Pos
è

	)

3025 
	#CAN_F4R1_FB16
 
CAN_F4R1_FB16_Msk


	)

3026 
	#CAN_F4R1_FB17_Pos
 (17U)

	)

3027 
	#CAN_F4R1_FB17_Msk
 (0x1U << 
CAN_F4R1_FB17_Pos
è

	)

3028 
	#CAN_F4R1_FB17
 
CAN_F4R1_FB17_Msk


	)

3029 
	#CAN_F4R1_FB18_Pos
 (18U)

	)

3030 
	#CAN_F4R1_FB18_Msk
 (0x1U << 
CAN_F4R1_FB18_Pos
è

	)

3031 
	#CAN_F4R1_FB18
 
CAN_F4R1_FB18_Msk


	)

3032 
	#CAN_F4R1_FB19_Pos
 (19U)

	)

3033 
	#CAN_F4R1_FB19_Msk
 (0x1U << 
CAN_F4R1_FB19_Pos
è

	)

3034 
	#CAN_F4R1_FB19
 
CAN_F4R1_FB19_Msk


	)

3035 
	#CAN_F4R1_FB20_Pos
 (20U)

	)

3036 
	#CAN_F4R1_FB20_Msk
 (0x1U << 
CAN_F4R1_FB20_Pos
è

	)

3037 
	#CAN_F4R1_FB20
 
CAN_F4R1_FB20_Msk


	)

3038 
	#CAN_F4R1_FB21_Pos
 (21U)

	)

3039 
	#CAN_F4R1_FB21_Msk
 (0x1U << 
CAN_F4R1_FB21_Pos
è

	)

3040 
	#CAN_F4R1_FB21
 
CAN_F4R1_FB21_Msk


	)

3041 
	#CAN_F4R1_FB22_Pos
 (22U)

	)

3042 
	#CAN_F4R1_FB22_Msk
 (0x1U << 
CAN_F4R1_FB22_Pos
è

	)

3043 
	#CAN_F4R1_FB22
 
CAN_F4R1_FB22_Msk


	)

3044 
	#CAN_F4R1_FB23_Pos
 (23U)

	)

3045 
	#CAN_F4R1_FB23_Msk
 (0x1U << 
CAN_F4R1_FB23_Pos
è

	)

3046 
	#CAN_F4R1_FB23
 
CAN_F4R1_FB23_Msk


	)

3047 
	#CAN_F4R1_FB24_Pos
 (24U)

	)

3048 
	#CAN_F4R1_FB24_Msk
 (0x1U << 
CAN_F4R1_FB24_Pos
è

	)

3049 
	#CAN_F4R1_FB24
 
CAN_F4R1_FB24_Msk


	)

3050 
	#CAN_F4R1_FB25_Pos
 (25U)

	)

3051 
	#CAN_F4R1_FB25_Msk
 (0x1U << 
CAN_F4R1_FB25_Pos
è

	)

3052 
	#CAN_F4R1_FB25
 
CAN_F4R1_FB25_Msk


	)

3053 
	#CAN_F4R1_FB26_Pos
 (26U)

	)

3054 
	#CAN_F4R1_FB26_Msk
 (0x1U << 
CAN_F4R1_FB26_Pos
è

	)

3055 
	#CAN_F4R1_FB26
 
CAN_F4R1_FB26_Msk


	)

3056 
	#CAN_F4R1_FB27_Pos
 (27U)

	)

3057 
	#CAN_F4R1_FB27_Msk
 (0x1U << 
CAN_F4R1_FB27_Pos
è

	)

3058 
	#CAN_F4R1_FB27
 
CAN_F4R1_FB27_Msk


	)

3059 
	#CAN_F4R1_FB28_Pos
 (28U)

	)

3060 
	#CAN_F4R1_FB28_Msk
 (0x1U << 
CAN_F4R1_FB28_Pos
è

	)

3061 
	#CAN_F4R1_FB28
 
CAN_F4R1_FB28_Msk


	)

3062 
	#CAN_F4R1_FB29_Pos
 (29U)

	)

3063 
	#CAN_F4R1_FB29_Msk
 (0x1U << 
CAN_F4R1_FB29_Pos
è

	)

3064 
	#CAN_F4R1_FB29
 
CAN_F4R1_FB29_Msk


	)

3065 
	#CAN_F4R1_FB30_Pos
 (30U)

	)

3066 
	#CAN_F4R1_FB30_Msk
 (0x1U << 
CAN_F4R1_FB30_Pos
è

	)

3067 
	#CAN_F4R1_FB30
 
CAN_F4R1_FB30_Msk


	)

3068 
	#CAN_F4R1_FB31_Pos
 (31U)

	)

3069 
	#CAN_F4R1_FB31_Msk
 (0x1U << 
CAN_F4R1_FB31_Pos
è

	)

3070 
	#CAN_F4R1_FB31
 
CAN_F4R1_FB31_Msk


	)

3073 
	#CAN_F5R1_FB0_Pos
 (0U)

	)

3074 
	#CAN_F5R1_FB0_Msk
 (0x1U << 
CAN_F5R1_FB0_Pos
è

	)

3075 
	#CAN_F5R1_FB0
 
CAN_F5R1_FB0_Msk


	)

3076 
	#CAN_F5R1_FB1_Pos
 (1U)

	)

3077 
	#CAN_F5R1_FB1_Msk
 (0x1U << 
CAN_F5R1_FB1_Pos
è

	)

3078 
	#CAN_F5R1_FB1
 
CAN_F5R1_FB1_Msk


	)

3079 
	#CAN_F5R1_FB2_Pos
 (2U)

	)

3080 
	#CAN_F5R1_FB2_Msk
 (0x1U << 
CAN_F5R1_FB2_Pos
è

	)

3081 
	#CAN_F5R1_FB2
 
CAN_F5R1_FB2_Msk


	)

3082 
	#CAN_F5R1_FB3_Pos
 (3U)

	)

3083 
	#CAN_F5R1_FB3_Msk
 (0x1U << 
CAN_F5R1_FB3_Pos
è

	)

3084 
	#CAN_F5R1_FB3
 
CAN_F5R1_FB3_Msk


	)

3085 
	#CAN_F5R1_FB4_Pos
 (4U)

	)

3086 
	#CAN_F5R1_FB4_Msk
 (0x1U << 
CAN_F5R1_FB4_Pos
è

	)

3087 
	#CAN_F5R1_FB4
 
CAN_F5R1_FB4_Msk


	)

3088 
	#CAN_F5R1_FB5_Pos
 (5U)

	)

3089 
	#CAN_F5R1_FB5_Msk
 (0x1U << 
CAN_F5R1_FB5_Pos
è

	)

3090 
	#CAN_F5R1_FB5
 
CAN_F5R1_FB5_Msk


	)

3091 
	#CAN_F5R1_FB6_Pos
 (6U)

	)

3092 
	#CAN_F5R1_FB6_Msk
 (0x1U << 
CAN_F5R1_FB6_Pos
è

	)

3093 
	#CAN_F5R1_FB6
 
CAN_F5R1_FB6_Msk


	)

3094 
	#CAN_F5R1_FB7_Pos
 (7U)

	)

3095 
	#CAN_F5R1_FB7_Msk
 (0x1U << 
CAN_F5R1_FB7_Pos
è

	)

3096 
	#CAN_F5R1_FB7
 
CAN_F5R1_FB7_Msk


	)

3097 
	#CAN_F5R1_FB8_Pos
 (8U)

	)

3098 
	#CAN_F5R1_FB8_Msk
 (0x1U << 
CAN_F5R1_FB8_Pos
è

	)

3099 
	#CAN_F5R1_FB8
 
CAN_F5R1_FB8_Msk


	)

3100 
	#CAN_F5R1_FB9_Pos
 (9U)

	)

3101 
	#CAN_F5R1_FB9_Msk
 (0x1U << 
CAN_F5R1_FB9_Pos
è

	)

3102 
	#CAN_F5R1_FB9
 
CAN_F5R1_FB9_Msk


	)

3103 
	#CAN_F5R1_FB10_Pos
 (10U)

	)

3104 
	#CAN_F5R1_FB10_Msk
 (0x1U << 
CAN_F5R1_FB10_Pos
è

	)

3105 
	#CAN_F5R1_FB10
 
CAN_F5R1_FB10_Msk


	)

3106 
	#CAN_F5R1_FB11_Pos
 (11U)

	)

3107 
	#CAN_F5R1_FB11_Msk
 (0x1U << 
CAN_F5R1_FB11_Pos
è

	)

3108 
	#CAN_F5R1_FB11
 
CAN_F5R1_FB11_Msk


	)

3109 
	#CAN_F5R1_FB12_Pos
 (12U)

	)

3110 
	#CAN_F5R1_FB12_Msk
 (0x1U << 
CAN_F5R1_FB12_Pos
è

	)

3111 
	#CAN_F5R1_FB12
 
CAN_F5R1_FB12_Msk


	)

3112 
	#CAN_F5R1_FB13_Pos
 (13U)

	)

3113 
	#CAN_F5R1_FB13_Msk
 (0x1U << 
CAN_F5R1_FB13_Pos
è

	)

3114 
	#CAN_F5R1_FB13
 
CAN_F5R1_FB13_Msk


	)

3115 
	#CAN_F5R1_FB14_Pos
 (14U)

	)

3116 
	#CAN_F5R1_FB14_Msk
 (0x1U << 
CAN_F5R1_FB14_Pos
è

	)

3117 
	#CAN_F5R1_FB14
 
CAN_F5R1_FB14_Msk


	)

3118 
	#CAN_F5R1_FB15_Pos
 (15U)

	)

3119 
	#CAN_F5R1_FB15_Msk
 (0x1U << 
CAN_F5R1_FB15_Pos
è

	)

3120 
	#CAN_F5R1_FB15
 
CAN_F5R1_FB15_Msk


	)

3121 
	#CAN_F5R1_FB16_Pos
 (16U)

	)

3122 
	#CAN_F5R1_FB16_Msk
 (0x1U << 
CAN_F5R1_FB16_Pos
è

	)

3123 
	#CAN_F5R1_FB16
 
CAN_F5R1_FB16_Msk


	)

3124 
	#CAN_F5R1_FB17_Pos
 (17U)

	)

3125 
	#CAN_F5R1_FB17_Msk
 (0x1U << 
CAN_F5R1_FB17_Pos
è

	)

3126 
	#CAN_F5R1_FB17
 
CAN_F5R1_FB17_Msk


	)

3127 
	#CAN_F5R1_FB18_Pos
 (18U)

	)

3128 
	#CAN_F5R1_FB18_Msk
 (0x1U << 
CAN_F5R1_FB18_Pos
è

	)

3129 
	#CAN_F5R1_FB18
 
CAN_F5R1_FB18_Msk


	)

3130 
	#CAN_F5R1_FB19_Pos
 (19U)

	)

3131 
	#CAN_F5R1_FB19_Msk
 (0x1U << 
CAN_F5R1_FB19_Pos
è

	)

3132 
	#CAN_F5R1_FB19
 
CAN_F5R1_FB19_Msk


	)

3133 
	#CAN_F5R1_FB20_Pos
 (20U)

	)

3134 
	#CAN_F5R1_FB20_Msk
 (0x1U << 
CAN_F5R1_FB20_Pos
è

	)

3135 
	#CAN_F5R1_FB20
 
CAN_F5R1_FB20_Msk


	)

3136 
	#CAN_F5R1_FB21_Pos
 (21U)

	)

3137 
	#CAN_F5R1_FB21_Msk
 (0x1U << 
CAN_F5R1_FB21_Pos
è

	)

3138 
	#CAN_F5R1_FB21
 
CAN_F5R1_FB21_Msk


	)

3139 
	#CAN_F5R1_FB22_Pos
 (22U)

	)

3140 
	#CAN_F5R1_FB22_Msk
 (0x1U << 
CAN_F5R1_FB22_Pos
è

	)

3141 
	#CAN_F5R1_FB22
 
CAN_F5R1_FB22_Msk


	)

3142 
	#CAN_F5R1_FB23_Pos
 (23U)

	)

3143 
	#CAN_F5R1_FB23_Msk
 (0x1U << 
CAN_F5R1_FB23_Pos
è

	)

3144 
	#CAN_F5R1_FB23
 
CAN_F5R1_FB23_Msk


	)

3145 
	#CAN_F5R1_FB24_Pos
 (24U)

	)

3146 
	#CAN_F5R1_FB24_Msk
 (0x1U << 
CAN_F5R1_FB24_Pos
è

	)

3147 
	#CAN_F5R1_FB24
 
CAN_F5R1_FB24_Msk


	)

3148 
	#CAN_F5R1_FB25_Pos
 (25U)

	)

3149 
	#CAN_F5R1_FB25_Msk
 (0x1U << 
CAN_F5R1_FB25_Pos
è

	)

3150 
	#CAN_F5R1_FB25
 
CAN_F5R1_FB25_Msk


	)

3151 
	#CAN_F5R1_FB26_Pos
 (26U)

	)

3152 
	#CAN_F5R1_FB26_Msk
 (0x1U << 
CAN_F5R1_FB26_Pos
è

	)

3153 
	#CAN_F5R1_FB26
 
CAN_F5R1_FB26_Msk


	)

3154 
	#CAN_F5R1_FB27_Pos
 (27U)

	)

3155 
	#CAN_F5R1_FB27_Msk
 (0x1U << 
CAN_F5R1_FB27_Pos
è

	)

3156 
	#CAN_F5R1_FB27
 
CAN_F5R1_FB27_Msk


	)

3157 
	#CAN_F5R1_FB28_Pos
 (28U)

	)

3158 
	#CAN_F5R1_FB28_Msk
 (0x1U << 
CAN_F5R1_FB28_Pos
è

	)

3159 
	#CAN_F5R1_FB28
 
CAN_F5R1_FB28_Msk


	)

3160 
	#CAN_F5R1_FB29_Pos
 (29U)

	)

3161 
	#CAN_F5R1_FB29_Msk
 (0x1U << 
CAN_F5R1_FB29_Pos
è

	)

3162 
	#CAN_F5R1_FB29
 
CAN_F5R1_FB29_Msk


	)

3163 
	#CAN_F5R1_FB30_Pos
 (30U)

	)

3164 
	#CAN_F5R1_FB30_Msk
 (0x1U << 
CAN_F5R1_FB30_Pos
è

	)

3165 
	#CAN_F5R1_FB30
 
CAN_F5R1_FB30_Msk


	)

3166 
	#CAN_F5R1_FB31_Pos
 (31U)

	)

3167 
	#CAN_F5R1_FB31_Msk
 (0x1U << 
CAN_F5R1_FB31_Pos
è

	)

3168 
	#CAN_F5R1_FB31
 
CAN_F5R1_FB31_Msk


	)

3171 
	#CAN_F6R1_FB0_Pos
 (0U)

	)

3172 
	#CAN_F6R1_FB0_Msk
 (0x1U << 
CAN_F6R1_FB0_Pos
è

	)

3173 
	#CAN_F6R1_FB0
 
CAN_F6R1_FB0_Msk


	)

3174 
	#CAN_F6R1_FB1_Pos
 (1U)

	)

3175 
	#CAN_F6R1_FB1_Msk
 (0x1U << 
CAN_F6R1_FB1_Pos
è

	)

3176 
	#CAN_F6R1_FB1
 
CAN_F6R1_FB1_Msk


	)

3177 
	#CAN_F6R1_FB2_Pos
 (2U)

	)

3178 
	#CAN_F6R1_FB2_Msk
 (0x1U << 
CAN_F6R1_FB2_Pos
è

	)

3179 
	#CAN_F6R1_FB2
 
CAN_F6R1_FB2_Msk


	)

3180 
	#CAN_F6R1_FB3_Pos
 (3U)

	)

3181 
	#CAN_F6R1_FB3_Msk
 (0x1U << 
CAN_F6R1_FB3_Pos
è

	)

3182 
	#CAN_F6R1_FB3
 
CAN_F6R1_FB3_Msk


	)

3183 
	#CAN_F6R1_FB4_Pos
 (4U)

	)

3184 
	#CAN_F6R1_FB4_Msk
 (0x1U << 
CAN_F6R1_FB4_Pos
è

	)

3185 
	#CAN_F6R1_FB4
 
CAN_F6R1_FB4_Msk


	)

3186 
	#CAN_F6R1_FB5_Pos
 (5U)

	)

3187 
	#CAN_F6R1_FB5_Msk
 (0x1U << 
CAN_F6R1_FB5_Pos
è

	)

3188 
	#CAN_F6R1_FB5
 
CAN_F6R1_FB5_Msk


	)

3189 
	#CAN_F6R1_FB6_Pos
 (6U)

	)

3190 
	#CAN_F6R1_FB6_Msk
 (0x1U << 
CAN_F6R1_FB6_Pos
è

	)

3191 
	#CAN_F6R1_FB6
 
CAN_F6R1_FB6_Msk


	)

3192 
	#CAN_F6R1_FB7_Pos
 (7U)

	)

3193 
	#CAN_F6R1_FB7_Msk
 (0x1U << 
CAN_F6R1_FB7_Pos
è

	)

3194 
	#CAN_F6R1_FB7
 
CAN_F6R1_FB7_Msk


	)

3195 
	#CAN_F6R1_FB8_Pos
 (8U)

	)

3196 
	#CAN_F6R1_FB8_Msk
 (0x1U << 
CAN_F6R1_FB8_Pos
è

	)

3197 
	#CAN_F6R1_FB8
 
CAN_F6R1_FB8_Msk


	)

3198 
	#CAN_F6R1_FB9_Pos
 (9U)

	)

3199 
	#CAN_F6R1_FB9_Msk
 (0x1U << 
CAN_F6R1_FB9_Pos
è

	)

3200 
	#CAN_F6R1_FB9
 
CAN_F6R1_FB9_Msk


	)

3201 
	#CAN_F6R1_FB10_Pos
 (10U)

	)

3202 
	#CAN_F6R1_FB10_Msk
 (0x1U << 
CAN_F6R1_FB10_Pos
è

	)

3203 
	#CAN_F6R1_FB10
 
CAN_F6R1_FB10_Msk


	)

3204 
	#CAN_F6R1_FB11_Pos
 (11U)

	)

3205 
	#CAN_F6R1_FB11_Msk
 (0x1U << 
CAN_F6R1_FB11_Pos
è

	)

3206 
	#CAN_F6R1_FB11
 
CAN_F6R1_FB11_Msk


	)

3207 
	#CAN_F6R1_FB12_Pos
 (12U)

	)

3208 
	#CAN_F6R1_FB12_Msk
 (0x1U << 
CAN_F6R1_FB12_Pos
è

	)

3209 
	#CAN_F6R1_FB12
 
CAN_F6R1_FB12_Msk


	)

3210 
	#CAN_F6R1_FB13_Pos
 (13U)

	)

3211 
	#CAN_F6R1_FB13_Msk
 (0x1U << 
CAN_F6R1_FB13_Pos
è

	)

3212 
	#CAN_F6R1_FB13
 
CAN_F6R1_FB13_Msk


	)

3213 
	#CAN_F6R1_FB14_Pos
 (14U)

	)

3214 
	#CAN_F6R1_FB14_Msk
 (0x1U << 
CAN_F6R1_FB14_Pos
è

	)

3215 
	#CAN_F6R1_FB14
 
CAN_F6R1_FB14_Msk


	)

3216 
	#CAN_F6R1_FB15_Pos
 (15U)

	)

3217 
	#CAN_F6R1_FB15_Msk
 (0x1U << 
CAN_F6R1_FB15_Pos
è

	)

3218 
	#CAN_F6R1_FB15
 
CAN_F6R1_FB15_Msk


	)

3219 
	#CAN_F6R1_FB16_Pos
 (16U)

	)

3220 
	#CAN_F6R1_FB16_Msk
 (0x1U << 
CAN_F6R1_FB16_Pos
è

	)

3221 
	#CAN_F6R1_FB16
 
CAN_F6R1_FB16_Msk


	)

3222 
	#CAN_F6R1_FB17_Pos
 (17U)

	)

3223 
	#CAN_F6R1_FB17_Msk
 (0x1U << 
CAN_F6R1_FB17_Pos
è

	)

3224 
	#CAN_F6R1_FB17
 
CAN_F6R1_FB17_Msk


	)

3225 
	#CAN_F6R1_FB18_Pos
 (18U)

	)

3226 
	#CAN_F6R1_FB18_Msk
 (0x1U << 
CAN_F6R1_FB18_Pos
è

	)

3227 
	#CAN_F6R1_FB18
 
CAN_F6R1_FB18_Msk


	)

3228 
	#CAN_F6R1_FB19_Pos
 (19U)

	)

3229 
	#CAN_F6R1_FB19_Msk
 (0x1U << 
CAN_F6R1_FB19_Pos
è

	)

3230 
	#CAN_F6R1_FB19
 
CAN_F6R1_FB19_Msk


	)

3231 
	#CAN_F6R1_FB20_Pos
 (20U)

	)

3232 
	#CAN_F6R1_FB20_Msk
 (0x1U << 
CAN_F6R1_FB20_Pos
è

	)

3233 
	#CAN_F6R1_FB20
 
CAN_F6R1_FB20_Msk


	)

3234 
	#CAN_F6R1_FB21_Pos
 (21U)

	)

3235 
	#CAN_F6R1_FB21_Msk
 (0x1U << 
CAN_F6R1_FB21_Pos
è

	)

3236 
	#CAN_F6R1_FB21
 
CAN_F6R1_FB21_Msk


	)

3237 
	#CAN_F6R1_FB22_Pos
 (22U)

	)

3238 
	#CAN_F6R1_FB22_Msk
 (0x1U << 
CAN_F6R1_FB22_Pos
è

	)

3239 
	#CAN_F6R1_FB22
 
CAN_F6R1_FB22_Msk


	)

3240 
	#CAN_F6R1_FB23_Pos
 (23U)

	)

3241 
	#CAN_F6R1_FB23_Msk
 (0x1U << 
CAN_F6R1_FB23_Pos
è

	)

3242 
	#CAN_F6R1_FB23
 
CAN_F6R1_FB23_Msk


	)

3243 
	#CAN_F6R1_FB24_Pos
 (24U)

	)

3244 
	#CAN_F6R1_FB24_Msk
 (0x1U << 
CAN_F6R1_FB24_Pos
è

	)

3245 
	#CAN_F6R1_FB24
 
CAN_F6R1_FB24_Msk


	)

3246 
	#CAN_F6R1_FB25_Pos
 (25U)

	)

3247 
	#CAN_F6R1_FB25_Msk
 (0x1U << 
CAN_F6R1_FB25_Pos
è

	)

3248 
	#CAN_F6R1_FB25
 
CAN_F6R1_FB25_Msk


	)

3249 
	#CAN_F6R1_FB26_Pos
 (26U)

	)

3250 
	#CAN_F6R1_FB26_Msk
 (0x1U << 
CAN_F6R1_FB26_Pos
è

	)

3251 
	#CAN_F6R1_FB26
 
CAN_F6R1_FB26_Msk


	)

3252 
	#CAN_F6R1_FB27_Pos
 (27U)

	)

3253 
	#CAN_F6R1_FB27_Msk
 (0x1U << 
CAN_F6R1_FB27_Pos
è

	)

3254 
	#CAN_F6R1_FB27
 
CAN_F6R1_FB27_Msk


	)

3255 
	#CAN_F6R1_FB28_Pos
 (28U)

	)

3256 
	#CAN_F6R1_FB28_Msk
 (0x1U << 
CAN_F6R1_FB28_Pos
è

	)

3257 
	#CAN_F6R1_FB28
 
CAN_F6R1_FB28_Msk


	)

3258 
	#CAN_F6R1_FB29_Pos
 (29U)

	)

3259 
	#CAN_F6R1_FB29_Msk
 (0x1U << 
CAN_F6R1_FB29_Pos
è

	)

3260 
	#CAN_F6R1_FB29
 
CAN_F6R1_FB29_Msk


	)

3261 
	#CAN_F6R1_FB30_Pos
 (30U)

	)

3262 
	#CAN_F6R1_FB30_Msk
 (0x1U << 
CAN_F6R1_FB30_Pos
è

	)

3263 
	#CAN_F6R1_FB30
 
CAN_F6R1_FB30_Msk


	)

3264 
	#CAN_F6R1_FB31_Pos
 (31U)

	)

3265 
	#CAN_F6R1_FB31_Msk
 (0x1U << 
CAN_F6R1_FB31_Pos
è

	)

3266 
	#CAN_F6R1_FB31
 
CAN_F6R1_FB31_Msk


	)

3269 
	#CAN_F7R1_FB0_Pos
 (0U)

	)

3270 
	#CAN_F7R1_FB0_Msk
 (0x1U << 
CAN_F7R1_FB0_Pos
è

	)

3271 
	#CAN_F7R1_FB0
 
CAN_F7R1_FB0_Msk


	)

3272 
	#CAN_F7R1_FB1_Pos
 (1U)

	)

3273 
	#CAN_F7R1_FB1_Msk
 (0x1U << 
CAN_F7R1_FB1_Pos
è

	)

3274 
	#CAN_F7R1_FB1
 
CAN_F7R1_FB1_Msk


	)

3275 
	#CAN_F7R1_FB2_Pos
 (2U)

	)

3276 
	#CAN_F7R1_FB2_Msk
 (0x1U << 
CAN_F7R1_FB2_Pos
è

	)

3277 
	#CAN_F7R1_FB2
 
CAN_F7R1_FB2_Msk


	)

3278 
	#CAN_F7R1_FB3_Pos
 (3U)

	)

3279 
	#CAN_F7R1_FB3_Msk
 (0x1U << 
CAN_F7R1_FB3_Pos
è

	)

3280 
	#CAN_F7R1_FB3
 
CAN_F7R1_FB3_Msk


	)

3281 
	#CAN_F7R1_FB4_Pos
 (4U)

	)

3282 
	#CAN_F7R1_FB4_Msk
 (0x1U << 
CAN_F7R1_FB4_Pos
è

	)

3283 
	#CAN_F7R1_FB4
 
CAN_F7R1_FB4_Msk


	)

3284 
	#CAN_F7R1_FB5_Pos
 (5U)

	)

3285 
	#CAN_F7R1_FB5_Msk
 (0x1U << 
CAN_F7R1_FB5_Pos
è

	)

3286 
	#CAN_F7R1_FB5
 
CAN_F7R1_FB5_Msk


	)

3287 
	#CAN_F7R1_FB6_Pos
 (6U)

	)

3288 
	#CAN_F7R1_FB6_Msk
 (0x1U << 
CAN_F7R1_FB6_Pos
è

	)

3289 
	#CAN_F7R1_FB6
 
CAN_F7R1_FB6_Msk


	)

3290 
	#CAN_F7R1_FB7_Pos
 (7U)

	)

3291 
	#CAN_F7R1_FB7_Msk
 (0x1U << 
CAN_F7R1_FB7_Pos
è

	)

3292 
	#CAN_F7R1_FB7
 
CAN_F7R1_FB7_Msk


	)

3293 
	#CAN_F7R1_FB8_Pos
 (8U)

	)

3294 
	#CAN_F7R1_FB8_Msk
 (0x1U << 
CAN_F7R1_FB8_Pos
è

	)

3295 
	#CAN_F7R1_FB8
 
CAN_F7R1_FB8_Msk


	)

3296 
	#CAN_F7R1_FB9_Pos
 (9U)

	)

3297 
	#CAN_F7R1_FB9_Msk
 (0x1U << 
CAN_F7R1_FB9_Pos
è

	)

3298 
	#CAN_F7R1_FB9
 
CAN_F7R1_FB9_Msk


	)

3299 
	#CAN_F7R1_FB10_Pos
 (10U)

	)

3300 
	#CAN_F7R1_FB10_Msk
 (0x1U << 
CAN_F7R1_FB10_Pos
è

	)

3301 
	#CAN_F7R1_FB10
 
CAN_F7R1_FB10_Msk


	)

3302 
	#CAN_F7R1_FB11_Pos
 (11U)

	)

3303 
	#CAN_F7R1_FB11_Msk
 (0x1U << 
CAN_F7R1_FB11_Pos
è

	)

3304 
	#CAN_F7R1_FB11
 
CAN_F7R1_FB11_Msk


	)

3305 
	#CAN_F7R1_FB12_Pos
 (12U)

	)

3306 
	#CAN_F7R1_FB12_Msk
 (0x1U << 
CAN_F7R1_FB12_Pos
è

	)

3307 
	#CAN_F7R1_FB12
 
CAN_F7R1_FB12_Msk


	)

3308 
	#CAN_F7R1_FB13_Pos
 (13U)

	)

3309 
	#CAN_F7R1_FB13_Msk
 (0x1U << 
CAN_F7R1_FB13_Pos
è

	)

3310 
	#CAN_F7R1_FB13
 
CAN_F7R1_FB13_Msk


	)

3311 
	#CAN_F7R1_FB14_Pos
 (14U)

	)

3312 
	#CAN_F7R1_FB14_Msk
 (0x1U << 
CAN_F7R1_FB14_Pos
è

	)

3313 
	#CAN_F7R1_FB14
 
CAN_F7R1_FB14_Msk


	)

3314 
	#CAN_F7R1_FB15_Pos
 (15U)

	)

3315 
	#CAN_F7R1_FB15_Msk
 (0x1U << 
CAN_F7R1_FB15_Pos
è

	)

3316 
	#CAN_F7R1_FB15
 
CAN_F7R1_FB15_Msk


	)

3317 
	#CAN_F7R1_FB16_Pos
 (16U)

	)

3318 
	#CAN_F7R1_FB16_Msk
 (0x1U << 
CAN_F7R1_FB16_Pos
è

	)

3319 
	#CAN_F7R1_FB16
 
CAN_F7R1_FB16_Msk


	)

3320 
	#CAN_F7R1_FB17_Pos
 (17U)

	)

3321 
	#CAN_F7R1_FB17_Msk
 (0x1U << 
CAN_F7R1_FB17_Pos
è

	)

3322 
	#CAN_F7R1_FB17
 
CAN_F7R1_FB17_Msk


	)

3323 
	#CAN_F7R1_FB18_Pos
 (18U)

	)

3324 
	#CAN_F7R1_FB18_Msk
 (0x1U << 
CAN_F7R1_FB18_Pos
è

	)

3325 
	#CAN_F7R1_FB18
 
CAN_F7R1_FB18_Msk


	)

3326 
	#CAN_F7R1_FB19_Pos
 (19U)

	)

3327 
	#CAN_F7R1_FB19_Msk
 (0x1U << 
CAN_F7R1_FB19_Pos
è

	)

3328 
	#CAN_F7R1_FB19
 
CAN_F7R1_FB19_Msk


	)

3329 
	#CAN_F7R1_FB20_Pos
 (20U)

	)

3330 
	#CAN_F7R1_FB20_Msk
 (0x1U << 
CAN_F7R1_FB20_Pos
è

	)

3331 
	#CAN_F7R1_FB20
 
CAN_F7R1_FB20_Msk


	)

3332 
	#CAN_F7R1_FB21_Pos
 (21U)

	)

3333 
	#CAN_F7R1_FB21_Msk
 (0x1U << 
CAN_F7R1_FB21_Pos
è

	)

3334 
	#CAN_F7R1_FB21
 
CAN_F7R1_FB21_Msk


	)

3335 
	#CAN_F7R1_FB22_Pos
 (22U)

	)

3336 
	#CAN_F7R1_FB22_Msk
 (0x1U << 
CAN_F7R1_FB22_Pos
è

	)

3337 
	#CAN_F7R1_FB22
 
CAN_F7R1_FB22_Msk


	)

3338 
	#CAN_F7R1_FB23_Pos
 (23U)

	)

3339 
	#CAN_F7R1_FB23_Msk
 (0x1U << 
CAN_F7R1_FB23_Pos
è

	)

3340 
	#CAN_F7R1_FB23
 
CAN_F7R1_FB23_Msk


	)

3341 
	#CAN_F7R1_FB24_Pos
 (24U)

	)

3342 
	#CAN_F7R1_FB24_Msk
 (0x1U << 
CAN_F7R1_FB24_Pos
è

	)

3343 
	#CAN_F7R1_FB24
 
CAN_F7R1_FB24_Msk


	)

3344 
	#CAN_F7R1_FB25_Pos
 (25U)

	)

3345 
	#CAN_F7R1_FB25_Msk
 (0x1U << 
CAN_F7R1_FB25_Pos
è

	)

3346 
	#CAN_F7R1_FB25
 
CAN_F7R1_FB25_Msk


	)

3347 
	#CAN_F7R1_FB26_Pos
 (26U)

	)

3348 
	#CAN_F7R1_FB26_Msk
 (0x1U << 
CAN_F7R1_FB26_Pos
è

	)

3349 
	#CAN_F7R1_FB26
 
CAN_F7R1_FB26_Msk


	)

3350 
	#CAN_F7R1_FB27_Pos
 (27U)

	)

3351 
	#CAN_F7R1_FB27_Msk
 (0x1U << 
CAN_F7R1_FB27_Pos
è

	)

3352 
	#CAN_F7R1_FB27
 
CAN_F7R1_FB27_Msk


	)

3353 
	#CAN_F7R1_FB28_Pos
 (28U)

	)

3354 
	#CAN_F7R1_FB28_Msk
 (0x1U << 
CAN_F7R1_FB28_Pos
è

	)

3355 
	#CAN_F7R1_FB28
 
CAN_F7R1_FB28_Msk


	)

3356 
	#CAN_F7R1_FB29_Pos
 (29U)

	)

3357 
	#CAN_F7R1_FB29_Msk
 (0x1U << 
CAN_F7R1_FB29_Pos
è

	)

3358 
	#CAN_F7R1_FB29
 
CAN_F7R1_FB29_Msk


	)

3359 
	#CAN_F7R1_FB30_Pos
 (30U)

	)

3360 
	#CAN_F7R1_FB30_Msk
 (0x1U << 
CAN_F7R1_FB30_Pos
è

	)

3361 
	#CAN_F7R1_FB30
 
CAN_F7R1_FB30_Msk


	)

3362 
	#CAN_F7R1_FB31_Pos
 (31U)

	)

3363 
	#CAN_F7R1_FB31_Msk
 (0x1U << 
CAN_F7R1_FB31_Pos
è

	)

3364 
	#CAN_F7R1_FB31
 
CAN_F7R1_FB31_Msk


	)

3367 
	#CAN_F8R1_FB0_Pos
 (0U)

	)

3368 
	#CAN_F8R1_FB0_Msk
 (0x1U << 
CAN_F8R1_FB0_Pos
è

	)

3369 
	#CAN_F8R1_FB0
 
CAN_F8R1_FB0_Msk


	)

3370 
	#CAN_F8R1_FB1_Pos
 (1U)

	)

3371 
	#CAN_F8R1_FB1_Msk
 (0x1U << 
CAN_F8R1_FB1_Pos
è

	)

3372 
	#CAN_F8R1_FB1
 
CAN_F8R1_FB1_Msk


	)

3373 
	#CAN_F8R1_FB2_Pos
 (2U)

	)

3374 
	#CAN_F8R1_FB2_Msk
 (0x1U << 
CAN_F8R1_FB2_Pos
è

	)

3375 
	#CAN_F8R1_FB2
 
CAN_F8R1_FB2_Msk


	)

3376 
	#CAN_F8R1_FB3_Pos
 (3U)

	)

3377 
	#CAN_F8R1_FB3_Msk
 (0x1U << 
CAN_F8R1_FB3_Pos
è

	)

3378 
	#CAN_F8R1_FB3
 
CAN_F8R1_FB3_Msk


	)

3379 
	#CAN_F8R1_FB4_Pos
 (4U)

	)

3380 
	#CAN_F8R1_FB4_Msk
 (0x1U << 
CAN_F8R1_FB4_Pos
è

	)

3381 
	#CAN_F8R1_FB4
 
CAN_F8R1_FB4_Msk


	)

3382 
	#CAN_F8R1_FB5_Pos
 (5U)

	)

3383 
	#CAN_F8R1_FB5_Msk
 (0x1U << 
CAN_F8R1_FB5_Pos
è

	)

3384 
	#CAN_F8R1_FB5
 
CAN_F8R1_FB5_Msk


	)

3385 
	#CAN_F8R1_FB6_Pos
 (6U)

	)

3386 
	#CAN_F8R1_FB6_Msk
 (0x1U << 
CAN_F8R1_FB6_Pos
è

	)

3387 
	#CAN_F8R1_FB6
 
CAN_F8R1_FB6_Msk


	)

3388 
	#CAN_F8R1_FB7_Pos
 (7U)

	)

3389 
	#CAN_F8R1_FB7_Msk
 (0x1U << 
CAN_F8R1_FB7_Pos
è

	)

3390 
	#CAN_F8R1_FB7
 
CAN_F8R1_FB7_Msk


	)

3391 
	#CAN_F8R1_FB8_Pos
 (8U)

	)

3392 
	#CAN_F8R1_FB8_Msk
 (0x1U << 
CAN_F8R1_FB8_Pos
è

	)

3393 
	#CAN_F8R1_FB8
 
CAN_F8R1_FB8_Msk


	)

3394 
	#CAN_F8R1_FB9_Pos
 (9U)

	)

3395 
	#CAN_F8R1_FB9_Msk
 (0x1U << 
CAN_F8R1_FB9_Pos
è

	)

3396 
	#CAN_F8R1_FB9
 
CAN_F8R1_FB9_Msk


	)

3397 
	#CAN_F8R1_FB10_Pos
 (10U)

	)

3398 
	#CAN_F8R1_FB10_Msk
 (0x1U << 
CAN_F8R1_FB10_Pos
è

	)

3399 
	#CAN_F8R1_FB10
 
CAN_F8R1_FB10_Msk


	)

3400 
	#CAN_F8R1_FB11_Pos
 (11U)

	)

3401 
	#CAN_F8R1_FB11_Msk
 (0x1U << 
CAN_F8R1_FB11_Pos
è

	)

3402 
	#CAN_F8R1_FB11
 
CAN_F8R1_FB11_Msk


	)

3403 
	#CAN_F8R1_FB12_Pos
 (12U)

	)

3404 
	#CAN_F8R1_FB12_Msk
 (0x1U << 
CAN_F8R1_FB12_Pos
è

	)

3405 
	#CAN_F8R1_FB12
 
CAN_F8R1_FB12_Msk


	)

3406 
	#CAN_F8R1_FB13_Pos
 (13U)

	)

3407 
	#CAN_F8R1_FB13_Msk
 (0x1U << 
CAN_F8R1_FB13_Pos
è

	)

3408 
	#CAN_F8R1_FB13
 
CAN_F8R1_FB13_Msk


	)

3409 
	#CAN_F8R1_FB14_Pos
 (14U)

	)

3410 
	#CAN_F8R1_FB14_Msk
 (0x1U << 
CAN_F8R1_FB14_Pos
è

	)

3411 
	#CAN_F8R1_FB14
 
CAN_F8R1_FB14_Msk


	)

3412 
	#CAN_F8R1_FB15_Pos
 (15U)

	)

3413 
	#CAN_F8R1_FB15_Msk
 (0x1U << 
CAN_F8R1_FB15_Pos
è

	)

3414 
	#CAN_F8R1_FB15
 
CAN_F8R1_FB15_Msk


	)

3415 
	#CAN_F8R1_FB16_Pos
 (16U)

	)

3416 
	#CAN_F8R1_FB16_Msk
 (0x1U << 
CAN_F8R1_FB16_Pos
è

	)

3417 
	#CAN_F8R1_FB16
 
CAN_F8R1_FB16_Msk


	)

3418 
	#CAN_F8R1_FB17_Pos
 (17U)

	)

3419 
	#CAN_F8R1_FB17_Msk
 (0x1U << 
CAN_F8R1_FB17_Pos
è

	)

3420 
	#CAN_F8R1_FB17
 
CAN_F8R1_FB17_Msk


	)

3421 
	#CAN_F8R1_FB18_Pos
 (18U)

	)

3422 
	#CAN_F8R1_FB18_Msk
 (0x1U << 
CAN_F8R1_FB18_Pos
è

	)

3423 
	#CAN_F8R1_FB18
 
CAN_F8R1_FB18_Msk


	)

3424 
	#CAN_F8R1_FB19_Pos
 (19U)

	)

3425 
	#CAN_F8R1_FB19_Msk
 (0x1U << 
CAN_F8R1_FB19_Pos
è

	)

3426 
	#CAN_F8R1_FB19
 
CAN_F8R1_FB19_Msk


	)

3427 
	#CAN_F8R1_FB20_Pos
 (20U)

	)

3428 
	#CAN_F8R1_FB20_Msk
 (0x1U << 
CAN_F8R1_FB20_Pos
è

	)

3429 
	#CAN_F8R1_FB20
 
CAN_F8R1_FB20_Msk


	)

3430 
	#CAN_F8R1_FB21_Pos
 (21U)

	)

3431 
	#CAN_F8R1_FB21_Msk
 (0x1U << 
CAN_F8R1_FB21_Pos
è

	)

3432 
	#CAN_F8R1_FB21
 
CAN_F8R1_FB21_Msk


	)

3433 
	#CAN_F8R1_FB22_Pos
 (22U)

	)

3434 
	#CAN_F8R1_FB22_Msk
 (0x1U << 
CAN_F8R1_FB22_Pos
è

	)

3435 
	#CAN_F8R1_FB22
 
CAN_F8R1_FB22_Msk


	)

3436 
	#CAN_F8R1_FB23_Pos
 (23U)

	)

3437 
	#CAN_F8R1_FB23_Msk
 (0x1U << 
CAN_F8R1_FB23_Pos
è

	)

3438 
	#CAN_F8R1_FB23
 
CAN_F8R1_FB23_Msk


	)

3439 
	#CAN_F8R1_FB24_Pos
 (24U)

	)

3440 
	#CAN_F8R1_FB24_Msk
 (0x1U << 
CAN_F8R1_FB24_Pos
è

	)

3441 
	#CAN_F8R1_FB24
 
CAN_F8R1_FB24_Msk


	)

3442 
	#CAN_F8R1_FB25_Pos
 (25U)

	)

3443 
	#CAN_F8R1_FB25_Msk
 (0x1U << 
CAN_F8R1_FB25_Pos
è

	)

3444 
	#CAN_F8R1_FB25
 
CAN_F8R1_FB25_Msk


	)

3445 
	#CAN_F8R1_FB26_Pos
 (26U)

	)

3446 
	#CAN_F8R1_FB26_Msk
 (0x1U << 
CAN_F8R1_FB26_Pos
è

	)

3447 
	#CAN_F8R1_FB26
 
CAN_F8R1_FB26_Msk


	)

3448 
	#CAN_F8R1_FB27_Pos
 (27U)

	)

3449 
	#CAN_F8R1_FB27_Msk
 (0x1U << 
CAN_F8R1_FB27_Pos
è

	)

3450 
	#CAN_F8R1_FB27
 
CAN_F8R1_FB27_Msk


	)

3451 
	#CAN_F8R1_FB28_Pos
 (28U)

	)

3452 
	#CAN_F8R1_FB28_Msk
 (0x1U << 
CAN_F8R1_FB28_Pos
è

	)

3453 
	#CAN_F8R1_FB28
 
CAN_F8R1_FB28_Msk


	)

3454 
	#CAN_F8R1_FB29_Pos
 (29U)

	)

3455 
	#CAN_F8R1_FB29_Msk
 (0x1U << 
CAN_F8R1_FB29_Pos
è

	)

3456 
	#CAN_F8R1_FB29
 
CAN_F8R1_FB29_Msk


	)

3457 
	#CAN_F8R1_FB30_Pos
 (30U)

	)

3458 
	#CAN_F8R1_FB30_Msk
 (0x1U << 
CAN_F8R1_FB30_Pos
è

	)

3459 
	#CAN_F8R1_FB30
 
CAN_F8R1_FB30_Msk


	)

3460 
	#CAN_F8R1_FB31_Pos
 (31U)

	)

3461 
	#CAN_F8R1_FB31_Msk
 (0x1U << 
CAN_F8R1_FB31_Pos
è

	)

3462 
	#CAN_F8R1_FB31
 
CAN_F8R1_FB31_Msk


	)

3465 
	#CAN_F9R1_FB0_Pos
 (0U)

	)

3466 
	#CAN_F9R1_FB0_Msk
 (0x1U << 
CAN_F9R1_FB0_Pos
è

	)

3467 
	#CAN_F9R1_FB0
 
CAN_F9R1_FB0_Msk


	)

3468 
	#CAN_F9R1_FB1_Pos
 (1U)

	)

3469 
	#CAN_F9R1_FB1_Msk
 (0x1U << 
CAN_F9R1_FB1_Pos
è

	)

3470 
	#CAN_F9R1_FB1
 
CAN_F9R1_FB1_Msk


	)

3471 
	#CAN_F9R1_FB2_Pos
 (2U)

	)

3472 
	#CAN_F9R1_FB2_Msk
 (0x1U << 
CAN_F9R1_FB2_Pos
è

	)

3473 
	#CAN_F9R1_FB2
 
CAN_F9R1_FB2_Msk


	)

3474 
	#CAN_F9R1_FB3_Pos
 (3U)

	)

3475 
	#CAN_F9R1_FB3_Msk
 (0x1U << 
CAN_F9R1_FB3_Pos
è

	)

3476 
	#CAN_F9R1_FB3
 
CAN_F9R1_FB3_Msk


	)

3477 
	#CAN_F9R1_FB4_Pos
 (4U)

	)

3478 
	#CAN_F9R1_FB4_Msk
 (0x1U << 
CAN_F9R1_FB4_Pos
è

	)

3479 
	#CAN_F9R1_FB4
 
CAN_F9R1_FB4_Msk


	)

3480 
	#CAN_F9R1_FB5_Pos
 (5U)

	)

3481 
	#CAN_F9R1_FB5_Msk
 (0x1U << 
CAN_F9R1_FB5_Pos
è

	)

3482 
	#CAN_F9R1_FB5
 
CAN_F9R1_FB5_Msk


	)

3483 
	#CAN_F9R1_FB6_Pos
 (6U)

	)

3484 
	#CAN_F9R1_FB6_Msk
 (0x1U << 
CAN_F9R1_FB6_Pos
è

	)

3485 
	#CAN_F9R1_FB6
 
CAN_F9R1_FB6_Msk


	)

3486 
	#CAN_F9R1_FB7_Pos
 (7U)

	)

3487 
	#CAN_F9R1_FB7_Msk
 (0x1U << 
CAN_F9R1_FB7_Pos
è

	)

3488 
	#CAN_F9R1_FB7
 
CAN_F9R1_FB7_Msk


	)

3489 
	#CAN_F9R1_FB8_Pos
 (8U)

	)

3490 
	#CAN_F9R1_FB8_Msk
 (0x1U << 
CAN_F9R1_FB8_Pos
è

	)

3491 
	#CAN_F9R1_FB8
 
CAN_F9R1_FB8_Msk


	)

3492 
	#CAN_F9R1_FB9_Pos
 (9U)

	)

3493 
	#CAN_F9R1_FB9_Msk
 (0x1U << 
CAN_F9R1_FB9_Pos
è

	)

3494 
	#CAN_F9R1_FB9
 
CAN_F9R1_FB9_Msk


	)

3495 
	#CAN_F9R1_FB10_Pos
 (10U)

	)

3496 
	#CAN_F9R1_FB10_Msk
 (0x1U << 
CAN_F9R1_FB10_Pos
è

	)

3497 
	#CAN_F9R1_FB10
 
CAN_F9R1_FB10_Msk


	)

3498 
	#CAN_F9R1_FB11_Pos
 (11U)

	)

3499 
	#CAN_F9R1_FB11_Msk
 (0x1U << 
CAN_F9R1_FB11_Pos
è

	)

3500 
	#CAN_F9R1_FB11
 
CAN_F9R1_FB11_Msk


	)

3501 
	#CAN_F9R1_FB12_Pos
 (12U)

	)

3502 
	#CAN_F9R1_FB12_Msk
 (0x1U << 
CAN_F9R1_FB12_Pos
è

	)

3503 
	#CAN_F9R1_FB12
 
CAN_F9R1_FB12_Msk


	)

3504 
	#CAN_F9R1_FB13_Pos
 (13U)

	)

3505 
	#CAN_F9R1_FB13_Msk
 (0x1U << 
CAN_F9R1_FB13_Pos
è

	)

3506 
	#CAN_F9R1_FB13
 
CAN_F9R1_FB13_Msk


	)

3507 
	#CAN_F9R1_FB14_Pos
 (14U)

	)

3508 
	#CAN_F9R1_FB14_Msk
 (0x1U << 
CAN_F9R1_FB14_Pos
è

	)

3509 
	#CAN_F9R1_FB14
 
CAN_F9R1_FB14_Msk


	)

3510 
	#CAN_F9R1_FB15_Pos
 (15U)

	)

3511 
	#CAN_F9R1_FB15_Msk
 (0x1U << 
CAN_F9R1_FB15_Pos
è

	)

3512 
	#CAN_F9R1_FB15
 
CAN_F9R1_FB15_Msk


	)

3513 
	#CAN_F9R1_FB16_Pos
 (16U)

	)

3514 
	#CAN_F9R1_FB16_Msk
 (0x1U << 
CAN_F9R1_FB16_Pos
è

	)

3515 
	#CAN_F9R1_FB16
 
CAN_F9R1_FB16_Msk


	)

3516 
	#CAN_F9R1_FB17_Pos
 (17U)

	)

3517 
	#CAN_F9R1_FB17_Msk
 (0x1U << 
CAN_F9R1_FB17_Pos
è

	)

3518 
	#CAN_F9R1_FB17
 
CAN_F9R1_FB17_Msk


	)

3519 
	#CAN_F9R1_FB18_Pos
 (18U)

	)

3520 
	#CAN_F9R1_FB18_Msk
 (0x1U << 
CAN_F9R1_FB18_Pos
è

	)

3521 
	#CAN_F9R1_FB18
 
CAN_F9R1_FB18_Msk


	)

3522 
	#CAN_F9R1_FB19_Pos
 (19U)

	)

3523 
	#CAN_F9R1_FB19_Msk
 (0x1U << 
CAN_F9R1_FB19_Pos
è

	)

3524 
	#CAN_F9R1_FB19
 
CAN_F9R1_FB19_Msk


	)

3525 
	#CAN_F9R1_FB20_Pos
 (20U)

	)

3526 
	#CAN_F9R1_FB20_Msk
 (0x1U << 
CAN_F9R1_FB20_Pos
è

	)

3527 
	#CAN_F9R1_FB20
 
CAN_F9R1_FB20_Msk


	)

3528 
	#CAN_F9R1_FB21_Pos
 (21U)

	)

3529 
	#CAN_F9R1_FB21_Msk
 (0x1U << 
CAN_F9R1_FB21_Pos
è

	)

3530 
	#CAN_F9R1_FB21
 
CAN_F9R1_FB21_Msk


	)

3531 
	#CAN_F9R1_FB22_Pos
 (22U)

	)

3532 
	#CAN_F9R1_FB22_Msk
 (0x1U << 
CAN_F9R1_FB22_Pos
è

	)

3533 
	#CAN_F9R1_FB22
 
CAN_F9R1_FB22_Msk


	)

3534 
	#CAN_F9R1_FB23_Pos
 (23U)

	)

3535 
	#CAN_F9R1_FB23_Msk
 (0x1U << 
CAN_F9R1_FB23_Pos
è

	)

3536 
	#CAN_F9R1_FB23
 
CAN_F9R1_FB23_Msk


	)

3537 
	#CAN_F9R1_FB24_Pos
 (24U)

	)

3538 
	#CAN_F9R1_FB24_Msk
 (0x1U << 
CAN_F9R1_FB24_Pos
è

	)

3539 
	#CAN_F9R1_FB24
 
CAN_F9R1_FB24_Msk


	)

3540 
	#CAN_F9R1_FB25_Pos
 (25U)

	)

3541 
	#CAN_F9R1_FB25_Msk
 (0x1U << 
CAN_F9R1_FB25_Pos
è

	)

3542 
	#CAN_F9R1_FB25
 
CAN_F9R1_FB25_Msk


	)

3543 
	#CAN_F9R1_FB26_Pos
 (26U)

	)

3544 
	#CAN_F9R1_FB26_Msk
 (0x1U << 
CAN_F9R1_FB26_Pos
è

	)

3545 
	#CAN_F9R1_FB26
 
CAN_F9R1_FB26_Msk


	)

3546 
	#CAN_F9R1_FB27_Pos
 (27U)

	)

3547 
	#CAN_F9R1_FB27_Msk
 (0x1U << 
CAN_F9R1_FB27_Pos
è

	)

3548 
	#CAN_F9R1_FB27
 
CAN_F9R1_FB27_Msk


	)

3549 
	#CAN_F9R1_FB28_Pos
 (28U)

	)

3550 
	#CAN_F9R1_FB28_Msk
 (0x1U << 
CAN_F9R1_FB28_Pos
è

	)

3551 
	#CAN_F9R1_FB28
 
CAN_F9R1_FB28_Msk


	)

3552 
	#CAN_F9R1_FB29_Pos
 (29U)

	)

3553 
	#CAN_F9R1_FB29_Msk
 (0x1U << 
CAN_F9R1_FB29_Pos
è

	)

3554 
	#CAN_F9R1_FB29
 
CAN_F9R1_FB29_Msk


	)

3555 
	#CAN_F9R1_FB30_Pos
 (30U)

	)

3556 
	#CAN_F9R1_FB30_Msk
 (0x1U << 
CAN_F9R1_FB30_Pos
è

	)

3557 
	#CAN_F9R1_FB30
 
CAN_F9R1_FB30_Msk


	)

3558 
	#CAN_F9R1_FB31_Pos
 (31U)

	)

3559 
	#CAN_F9R1_FB31_Msk
 (0x1U << 
CAN_F9R1_FB31_Pos
è

	)

3560 
	#CAN_F9R1_FB31
 
CAN_F9R1_FB31_Msk


	)

3563 
	#CAN_F10R1_FB0_Pos
 (0U)

	)

3564 
	#CAN_F10R1_FB0_Msk
 (0x1U << 
CAN_F10R1_FB0_Pos
è

	)

3565 
	#CAN_F10R1_FB0
 
CAN_F10R1_FB0_Msk


	)

3566 
	#CAN_F10R1_FB1_Pos
 (1U)

	)

3567 
	#CAN_F10R1_FB1_Msk
 (0x1U << 
CAN_F10R1_FB1_Pos
è

	)

3568 
	#CAN_F10R1_FB1
 
CAN_F10R1_FB1_Msk


	)

3569 
	#CAN_F10R1_FB2_Pos
 (2U)

	)

3570 
	#CAN_F10R1_FB2_Msk
 (0x1U << 
CAN_F10R1_FB2_Pos
è

	)

3571 
	#CAN_F10R1_FB2
 
CAN_F10R1_FB2_Msk


	)

3572 
	#CAN_F10R1_FB3_Pos
 (3U)

	)

3573 
	#CAN_F10R1_FB3_Msk
 (0x1U << 
CAN_F10R1_FB3_Pos
è

	)

3574 
	#CAN_F10R1_FB3
 
CAN_F10R1_FB3_Msk


	)

3575 
	#CAN_F10R1_FB4_Pos
 (4U)

	)

3576 
	#CAN_F10R1_FB4_Msk
 (0x1U << 
CAN_F10R1_FB4_Pos
è

	)

3577 
	#CAN_F10R1_FB4
 
CAN_F10R1_FB4_Msk


	)

3578 
	#CAN_F10R1_FB5_Pos
 (5U)

	)

3579 
	#CAN_F10R1_FB5_Msk
 (0x1U << 
CAN_F10R1_FB5_Pos
è

	)

3580 
	#CAN_F10R1_FB5
 
CAN_F10R1_FB5_Msk


	)

3581 
	#CAN_F10R1_FB6_Pos
 (6U)

	)

3582 
	#CAN_F10R1_FB6_Msk
 (0x1U << 
CAN_F10R1_FB6_Pos
è

	)

3583 
	#CAN_F10R1_FB6
 
CAN_F10R1_FB6_Msk


	)

3584 
	#CAN_F10R1_FB7_Pos
 (7U)

	)

3585 
	#CAN_F10R1_FB7_Msk
 (0x1U << 
CAN_F10R1_FB7_Pos
è

	)

3586 
	#CAN_F10R1_FB7
 
CAN_F10R1_FB7_Msk


	)

3587 
	#CAN_F10R1_FB8_Pos
 (8U)

	)

3588 
	#CAN_F10R1_FB8_Msk
 (0x1U << 
CAN_F10R1_FB8_Pos
è

	)

3589 
	#CAN_F10R1_FB8
 
CAN_F10R1_FB8_Msk


	)

3590 
	#CAN_F10R1_FB9_Pos
 (9U)

	)

3591 
	#CAN_F10R1_FB9_Msk
 (0x1U << 
CAN_F10R1_FB9_Pos
è

	)

3592 
	#CAN_F10R1_FB9
 
CAN_F10R1_FB9_Msk


	)

3593 
	#CAN_F10R1_FB10_Pos
 (10U)

	)

3594 
	#CAN_F10R1_FB10_Msk
 (0x1U << 
CAN_F10R1_FB10_Pos
è

	)

3595 
	#CAN_F10R1_FB10
 
CAN_F10R1_FB10_Msk


	)

3596 
	#CAN_F10R1_FB11_Pos
 (11U)

	)

3597 
	#CAN_F10R1_FB11_Msk
 (0x1U << 
CAN_F10R1_FB11_Pos
è

	)

3598 
	#CAN_F10R1_FB11
 
CAN_F10R1_FB11_Msk


	)

3599 
	#CAN_F10R1_FB12_Pos
 (12U)

	)

3600 
	#CAN_F10R1_FB12_Msk
 (0x1U << 
CAN_F10R1_FB12_Pos
è

	)

3601 
	#CAN_F10R1_FB12
 
CAN_F10R1_FB12_Msk


	)

3602 
	#CAN_F10R1_FB13_Pos
 (13U)

	)

3603 
	#CAN_F10R1_FB13_Msk
 (0x1U << 
CAN_F10R1_FB13_Pos
è

	)

3604 
	#CAN_F10R1_FB13
 
CAN_F10R1_FB13_Msk


	)

3605 
	#CAN_F10R1_FB14_Pos
 (14U)

	)

3606 
	#CAN_F10R1_FB14_Msk
 (0x1U << 
CAN_F10R1_FB14_Pos
è

	)

3607 
	#CAN_F10R1_FB14
 
CAN_F10R1_FB14_Msk


	)

3608 
	#CAN_F10R1_FB15_Pos
 (15U)

	)

3609 
	#CAN_F10R1_FB15_Msk
 (0x1U << 
CAN_F10R1_FB15_Pos
è

	)

3610 
	#CAN_F10R1_FB15
 
CAN_F10R1_FB15_Msk


	)

3611 
	#CAN_F10R1_FB16_Pos
 (16U)

	)

3612 
	#CAN_F10R1_FB16_Msk
 (0x1U << 
CAN_F10R1_FB16_Pos
è

	)

3613 
	#CAN_F10R1_FB16
 
CAN_F10R1_FB16_Msk


	)

3614 
	#CAN_F10R1_FB17_Pos
 (17U)

	)

3615 
	#CAN_F10R1_FB17_Msk
 (0x1U << 
CAN_F10R1_FB17_Pos
è

	)

3616 
	#CAN_F10R1_FB17
 
CAN_F10R1_FB17_Msk


	)

3617 
	#CAN_F10R1_FB18_Pos
 (18U)

	)

3618 
	#CAN_F10R1_FB18_Msk
 (0x1U << 
CAN_F10R1_FB18_Pos
è

	)

3619 
	#CAN_F10R1_FB18
 
CAN_F10R1_FB18_Msk


	)

3620 
	#CAN_F10R1_FB19_Pos
 (19U)

	)

3621 
	#CAN_F10R1_FB19_Msk
 (0x1U << 
CAN_F10R1_FB19_Pos
è

	)

3622 
	#CAN_F10R1_FB19
 
CAN_F10R1_FB19_Msk


	)

3623 
	#CAN_F10R1_FB20_Pos
 (20U)

	)

3624 
	#CAN_F10R1_FB20_Msk
 (0x1U << 
CAN_F10R1_FB20_Pos
è

	)

3625 
	#CAN_F10R1_FB20
 
CAN_F10R1_FB20_Msk


	)

3626 
	#CAN_F10R1_FB21_Pos
 (21U)

	)

3627 
	#CAN_F10R1_FB21_Msk
 (0x1U << 
CAN_F10R1_FB21_Pos
è

	)

3628 
	#CAN_F10R1_FB21
 
CAN_F10R1_FB21_Msk


	)

3629 
	#CAN_F10R1_FB22_Pos
 (22U)

	)

3630 
	#CAN_F10R1_FB22_Msk
 (0x1U << 
CAN_F10R1_FB22_Pos
è

	)

3631 
	#CAN_F10R1_FB22
 
CAN_F10R1_FB22_Msk


	)

3632 
	#CAN_F10R1_FB23_Pos
 (23U)

	)

3633 
	#CAN_F10R1_FB23_Msk
 (0x1U << 
CAN_F10R1_FB23_Pos
è

	)

3634 
	#CAN_F10R1_FB23
 
CAN_F10R1_FB23_Msk


	)

3635 
	#CAN_F10R1_FB24_Pos
 (24U)

	)

3636 
	#CAN_F10R1_FB24_Msk
 (0x1U << 
CAN_F10R1_FB24_Pos
è

	)

3637 
	#CAN_F10R1_FB24
 
CAN_F10R1_FB24_Msk


	)

3638 
	#CAN_F10R1_FB25_Pos
 (25U)

	)

3639 
	#CAN_F10R1_FB25_Msk
 (0x1U << 
CAN_F10R1_FB25_Pos
è

	)

3640 
	#CAN_F10R1_FB25
 
CAN_F10R1_FB25_Msk


	)

3641 
	#CAN_F10R1_FB26_Pos
 (26U)

	)

3642 
	#CAN_F10R1_FB26_Msk
 (0x1U << 
CAN_F10R1_FB26_Pos
è

	)

3643 
	#CAN_F10R1_FB26
 
CAN_F10R1_FB26_Msk


	)

3644 
	#CAN_F10R1_FB27_Pos
 (27U)

	)

3645 
	#CAN_F10R1_FB27_Msk
 (0x1U << 
CAN_F10R1_FB27_Pos
è

	)

3646 
	#CAN_F10R1_FB27
 
CAN_F10R1_FB27_Msk


	)

3647 
	#CAN_F10R1_FB28_Pos
 (28U)

	)

3648 
	#CAN_F10R1_FB28_Msk
 (0x1U << 
CAN_F10R1_FB28_Pos
è

	)

3649 
	#CAN_F10R1_FB28
 
CAN_F10R1_FB28_Msk


	)

3650 
	#CAN_F10R1_FB29_Pos
 (29U)

	)

3651 
	#CAN_F10R1_FB29_Msk
 (0x1U << 
CAN_F10R1_FB29_Pos
è

	)

3652 
	#CAN_F10R1_FB29
 
CAN_F10R1_FB29_Msk


	)

3653 
	#CAN_F10R1_FB30_Pos
 (30U)

	)

3654 
	#CAN_F10R1_FB30_Msk
 (0x1U << 
CAN_F10R1_FB30_Pos
è

	)

3655 
	#CAN_F10R1_FB30
 
CAN_F10R1_FB30_Msk


	)

3656 
	#CAN_F10R1_FB31_Pos
 (31U)

	)

3657 
	#CAN_F10R1_FB31_Msk
 (0x1U << 
CAN_F10R1_FB31_Pos
è

	)

3658 
	#CAN_F10R1_FB31
 
CAN_F10R1_FB31_Msk


	)

3661 
	#CAN_F11R1_FB0_Pos
 (0U)

	)

3662 
	#CAN_F11R1_FB0_Msk
 (0x1U << 
CAN_F11R1_FB0_Pos
è

	)

3663 
	#CAN_F11R1_FB0
 
CAN_F11R1_FB0_Msk


	)

3664 
	#CAN_F11R1_FB1_Pos
 (1U)

	)

3665 
	#CAN_F11R1_FB1_Msk
 (0x1U << 
CAN_F11R1_FB1_Pos
è

	)

3666 
	#CAN_F11R1_FB1
 
CAN_F11R1_FB1_Msk


	)

3667 
	#CAN_F11R1_FB2_Pos
 (2U)

	)

3668 
	#CAN_F11R1_FB2_Msk
 (0x1U << 
CAN_F11R1_FB2_Pos
è

	)

3669 
	#CAN_F11R1_FB2
 
CAN_F11R1_FB2_Msk


	)

3670 
	#CAN_F11R1_FB3_Pos
 (3U)

	)

3671 
	#CAN_F11R1_FB3_Msk
 (0x1U << 
CAN_F11R1_FB3_Pos
è

	)

3672 
	#CAN_F11R1_FB3
 
CAN_F11R1_FB3_Msk


	)

3673 
	#CAN_F11R1_FB4_Pos
 (4U)

	)

3674 
	#CAN_F11R1_FB4_Msk
 (0x1U << 
CAN_F11R1_FB4_Pos
è

	)

3675 
	#CAN_F11R1_FB4
 
CAN_F11R1_FB4_Msk


	)

3676 
	#CAN_F11R1_FB5_Pos
 (5U)

	)

3677 
	#CAN_F11R1_FB5_Msk
 (0x1U << 
CAN_F11R1_FB5_Pos
è

	)

3678 
	#CAN_F11R1_FB5
 
CAN_F11R1_FB5_Msk


	)

3679 
	#CAN_F11R1_FB6_Pos
 (6U)

	)

3680 
	#CAN_F11R1_FB6_Msk
 (0x1U << 
CAN_F11R1_FB6_Pos
è

	)

3681 
	#CAN_F11R1_FB6
 
CAN_F11R1_FB6_Msk


	)

3682 
	#CAN_F11R1_FB7_Pos
 (7U)

	)

3683 
	#CAN_F11R1_FB7_Msk
 (0x1U << 
CAN_F11R1_FB7_Pos
è

	)

3684 
	#CAN_F11R1_FB7
 
CAN_F11R1_FB7_Msk


	)

3685 
	#CAN_F11R1_FB8_Pos
 (8U)

	)

3686 
	#CAN_F11R1_FB8_Msk
 (0x1U << 
CAN_F11R1_FB8_Pos
è

	)

3687 
	#CAN_F11R1_FB8
 
CAN_F11R1_FB8_Msk


	)

3688 
	#CAN_F11R1_FB9_Pos
 (9U)

	)

3689 
	#CAN_F11R1_FB9_Msk
 (0x1U << 
CAN_F11R1_FB9_Pos
è

	)

3690 
	#CAN_F11R1_FB9
 
CAN_F11R1_FB9_Msk


	)

3691 
	#CAN_F11R1_FB10_Pos
 (10U)

	)

3692 
	#CAN_F11R1_FB10_Msk
 (0x1U << 
CAN_F11R1_FB10_Pos
è

	)

3693 
	#CAN_F11R1_FB10
 
CAN_F11R1_FB10_Msk


	)

3694 
	#CAN_F11R1_FB11_Pos
 (11U)

	)

3695 
	#CAN_F11R1_FB11_Msk
 (0x1U << 
CAN_F11R1_FB11_Pos
è

	)

3696 
	#CAN_F11R1_FB11
 
CAN_F11R1_FB11_Msk


	)

3697 
	#CAN_F11R1_FB12_Pos
 (12U)

	)

3698 
	#CAN_F11R1_FB12_Msk
 (0x1U << 
CAN_F11R1_FB12_Pos
è

	)

3699 
	#CAN_F11R1_FB12
 
CAN_F11R1_FB12_Msk


	)

3700 
	#CAN_F11R1_FB13_Pos
 (13U)

	)

3701 
	#CAN_F11R1_FB13_Msk
 (0x1U << 
CAN_F11R1_FB13_Pos
è

	)

3702 
	#CAN_F11R1_FB13
 
CAN_F11R1_FB13_Msk


	)

3703 
	#CAN_F11R1_FB14_Pos
 (14U)

	)

3704 
	#CAN_F11R1_FB14_Msk
 (0x1U << 
CAN_F11R1_FB14_Pos
è

	)

3705 
	#CAN_F11R1_FB14
 
CAN_F11R1_FB14_Msk


	)

3706 
	#CAN_F11R1_FB15_Pos
 (15U)

	)

3707 
	#CAN_F11R1_FB15_Msk
 (0x1U << 
CAN_F11R1_FB15_Pos
è

	)

3708 
	#CAN_F11R1_FB15
 
CAN_F11R1_FB15_Msk


	)

3709 
	#CAN_F11R1_FB16_Pos
 (16U)

	)

3710 
	#CAN_F11R1_FB16_Msk
 (0x1U << 
CAN_F11R1_FB16_Pos
è

	)

3711 
	#CAN_F11R1_FB16
 
CAN_F11R1_FB16_Msk


	)

3712 
	#CAN_F11R1_FB17_Pos
 (17U)

	)

3713 
	#CAN_F11R1_FB17_Msk
 (0x1U << 
CAN_F11R1_FB17_Pos
è

	)

3714 
	#CAN_F11R1_FB17
 
CAN_F11R1_FB17_Msk


	)

3715 
	#CAN_F11R1_FB18_Pos
 (18U)

	)

3716 
	#CAN_F11R1_FB18_Msk
 (0x1U << 
CAN_F11R1_FB18_Pos
è

	)

3717 
	#CAN_F11R1_FB18
 
CAN_F11R1_FB18_Msk


	)

3718 
	#CAN_F11R1_FB19_Pos
 (19U)

	)

3719 
	#CAN_F11R1_FB19_Msk
 (0x1U << 
CAN_F11R1_FB19_Pos
è

	)

3720 
	#CAN_F11R1_FB19
 
CAN_F11R1_FB19_Msk


	)

3721 
	#CAN_F11R1_FB20_Pos
 (20U)

	)

3722 
	#CAN_F11R1_FB20_Msk
 (0x1U << 
CAN_F11R1_FB20_Pos
è

	)

3723 
	#CAN_F11R1_FB20
 
CAN_F11R1_FB20_Msk


	)

3724 
	#CAN_F11R1_FB21_Pos
 (21U)

	)

3725 
	#CAN_F11R1_FB21_Msk
 (0x1U << 
CAN_F11R1_FB21_Pos
è

	)

3726 
	#CAN_F11R1_FB21
 
CAN_F11R1_FB21_Msk


	)

3727 
	#CAN_F11R1_FB22_Pos
 (22U)

	)

3728 
	#CAN_F11R1_FB22_Msk
 (0x1U << 
CAN_F11R1_FB22_Pos
è

	)

3729 
	#CAN_F11R1_FB22
 
CAN_F11R1_FB22_Msk


	)

3730 
	#CAN_F11R1_FB23_Pos
 (23U)

	)

3731 
	#CAN_F11R1_FB23_Msk
 (0x1U << 
CAN_F11R1_FB23_Pos
è

	)

3732 
	#CAN_F11R1_FB23
 
CAN_F11R1_FB23_Msk


	)

3733 
	#CAN_F11R1_FB24_Pos
 (24U)

	)

3734 
	#CAN_F11R1_FB24_Msk
 (0x1U << 
CAN_F11R1_FB24_Pos
è

	)

3735 
	#CAN_F11R1_FB24
 
CAN_F11R1_FB24_Msk


	)

3736 
	#CAN_F11R1_FB25_Pos
 (25U)

	)

3737 
	#CAN_F11R1_FB25_Msk
 (0x1U << 
CAN_F11R1_FB25_Pos
è

	)

3738 
	#CAN_F11R1_FB25
 
CAN_F11R1_FB25_Msk


	)

3739 
	#CAN_F11R1_FB26_Pos
 (26U)

	)

3740 
	#CAN_F11R1_FB26_Msk
 (0x1U << 
CAN_F11R1_FB26_Pos
è

	)

3741 
	#CAN_F11R1_FB26
 
CAN_F11R1_FB26_Msk


	)

3742 
	#CAN_F11R1_FB27_Pos
 (27U)

	)

3743 
	#CAN_F11R1_FB27_Msk
 (0x1U << 
CAN_F11R1_FB27_Pos
è

	)

3744 
	#CAN_F11R1_FB27
 
CAN_F11R1_FB27_Msk


	)

3745 
	#CAN_F11R1_FB28_Pos
 (28U)

	)

3746 
	#CAN_F11R1_FB28_Msk
 (0x1U << 
CAN_F11R1_FB28_Pos
è

	)

3747 
	#CAN_F11R1_FB28
 
CAN_F11R1_FB28_Msk


	)

3748 
	#CAN_F11R1_FB29_Pos
 (29U)

	)

3749 
	#CAN_F11R1_FB29_Msk
 (0x1U << 
CAN_F11R1_FB29_Pos
è

	)

3750 
	#CAN_F11R1_FB29
 
CAN_F11R1_FB29_Msk


	)

3751 
	#CAN_F11R1_FB30_Pos
 (30U)

	)

3752 
	#CAN_F11R1_FB30_Msk
 (0x1U << 
CAN_F11R1_FB30_Pos
è

	)

3753 
	#CAN_F11R1_FB30
 
CAN_F11R1_FB30_Msk


	)

3754 
	#CAN_F11R1_FB31_Pos
 (31U)

	)

3755 
	#CAN_F11R1_FB31_Msk
 (0x1U << 
CAN_F11R1_FB31_Pos
è

	)

3756 
	#CAN_F11R1_FB31
 
CAN_F11R1_FB31_Msk


	)

3759 
	#CAN_F12R1_FB0_Pos
 (0U)

	)

3760 
	#CAN_F12R1_FB0_Msk
 (0x1U << 
CAN_F12R1_FB0_Pos
è

	)

3761 
	#CAN_F12R1_FB0
 
CAN_F12R1_FB0_Msk


	)

3762 
	#CAN_F12R1_FB1_Pos
 (1U)

	)

3763 
	#CAN_F12R1_FB1_Msk
 (0x1U << 
CAN_F12R1_FB1_Pos
è

	)

3764 
	#CAN_F12R1_FB1
 
CAN_F12R1_FB1_Msk


	)

3765 
	#CAN_F12R1_FB2_Pos
 (2U)

	)

3766 
	#CAN_F12R1_FB2_Msk
 (0x1U << 
CAN_F12R1_FB2_Pos
è

	)

3767 
	#CAN_F12R1_FB2
 
CAN_F12R1_FB2_Msk


	)

3768 
	#CAN_F12R1_FB3_Pos
 (3U)

	)

3769 
	#CAN_F12R1_FB3_Msk
 (0x1U << 
CAN_F12R1_FB3_Pos
è

	)

3770 
	#CAN_F12R1_FB3
 
CAN_F12R1_FB3_Msk


	)

3771 
	#CAN_F12R1_FB4_Pos
 (4U)

	)

3772 
	#CAN_F12R1_FB4_Msk
 (0x1U << 
CAN_F12R1_FB4_Pos
è

	)

3773 
	#CAN_F12R1_FB4
 
CAN_F12R1_FB4_Msk


	)

3774 
	#CAN_F12R1_FB5_Pos
 (5U)

	)

3775 
	#CAN_F12R1_FB5_Msk
 (0x1U << 
CAN_F12R1_FB5_Pos
è

	)

3776 
	#CAN_F12R1_FB5
 
CAN_F12R1_FB5_Msk


	)

3777 
	#CAN_F12R1_FB6_Pos
 (6U)

	)

3778 
	#CAN_F12R1_FB6_Msk
 (0x1U << 
CAN_F12R1_FB6_Pos
è

	)

3779 
	#CAN_F12R1_FB6
 
CAN_F12R1_FB6_Msk


	)

3780 
	#CAN_F12R1_FB7_Pos
 (7U)

	)

3781 
	#CAN_F12R1_FB7_Msk
 (0x1U << 
CAN_F12R1_FB7_Pos
è

	)

3782 
	#CAN_F12R1_FB7
 
CAN_F12R1_FB7_Msk


	)

3783 
	#CAN_F12R1_FB8_Pos
 (8U)

	)

3784 
	#CAN_F12R1_FB8_Msk
 (0x1U << 
CAN_F12R1_FB8_Pos
è

	)

3785 
	#CAN_F12R1_FB8
 
CAN_F12R1_FB8_Msk


	)

3786 
	#CAN_F12R1_FB9_Pos
 (9U)

	)

3787 
	#CAN_F12R1_FB9_Msk
 (0x1U << 
CAN_F12R1_FB9_Pos
è

	)

3788 
	#CAN_F12R1_FB9
 
CAN_F12R1_FB9_Msk


	)

3789 
	#CAN_F12R1_FB10_Pos
 (10U)

	)

3790 
	#CAN_F12R1_FB10_Msk
 (0x1U << 
CAN_F12R1_FB10_Pos
è

	)

3791 
	#CAN_F12R1_FB10
 
CAN_F12R1_FB10_Msk


	)

3792 
	#CAN_F12R1_FB11_Pos
 (11U)

	)

3793 
	#CAN_F12R1_FB11_Msk
 (0x1U << 
CAN_F12R1_FB11_Pos
è

	)

3794 
	#CAN_F12R1_FB11
 
CAN_F12R1_FB11_Msk


	)

3795 
	#CAN_F12R1_FB12_Pos
 (12U)

	)

3796 
	#CAN_F12R1_FB12_Msk
 (0x1U << 
CAN_F12R1_FB12_Pos
è

	)

3797 
	#CAN_F12R1_FB12
 
CAN_F12R1_FB12_Msk


	)

3798 
	#CAN_F12R1_FB13_Pos
 (13U)

	)

3799 
	#CAN_F12R1_FB13_Msk
 (0x1U << 
CAN_F12R1_FB13_Pos
è

	)

3800 
	#CAN_F12R1_FB13
 
CAN_F12R1_FB13_Msk


	)

3801 
	#CAN_F12R1_FB14_Pos
 (14U)

	)

3802 
	#CAN_F12R1_FB14_Msk
 (0x1U << 
CAN_F12R1_FB14_Pos
è

	)

3803 
	#CAN_F12R1_FB14
 
CAN_F12R1_FB14_Msk


	)

3804 
	#CAN_F12R1_FB15_Pos
 (15U)

	)

3805 
	#CAN_F12R1_FB15_Msk
 (0x1U << 
CAN_F12R1_FB15_Pos
è

	)

3806 
	#CAN_F12R1_FB15
 
CAN_F12R1_FB15_Msk


	)

3807 
	#CAN_F12R1_FB16_Pos
 (16U)

	)

3808 
	#CAN_F12R1_FB16_Msk
 (0x1U << 
CAN_F12R1_FB16_Pos
è

	)

3809 
	#CAN_F12R1_FB16
 
CAN_F12R1_FB16_Msk


	)

3810 
	#CAN_F12R1_FB17_Pos
 (17U)

	)

3811 
	#CAN_F12R1_FB17_Msk
 (0x1U << 
CAN_F12R1_FB17_Pos
è

	)

3812 
	#CAN_F12R1_FB17
 
CAN_F12R1_FB17_Msk


	)

3813 
	#CAN_F12R1_FB18_Pos
 (18U)

	)

3814 
	#CAN_F12R1_FB18_Msk
 (0x1U << 
CAN_F12R1_FB18_Pos
è

	)

3815 
	#CAN_F12R1_FB18
 
CAN_F12R1_FB18_Msk


	)

3816 
	#CAN_F12R1_FB19_Pos
 (19U)

	)

3817 
	#CAN_F12R1_FB19_Msk
 (0x1U << 
CAN_F12R1_FB19_Pos
è

	)

3818 
	#CAN_F12R1_FB19
 
CAN_F12R1_FB19_Msk


	)

3819 
	#CAN_F12R1_FB20_Pos
 (20U)

	)

3820 
	#CAN_F12R1_FB20_Msk
 (0x1U << 
CAN_F12R1_FB20_Pos
è

	)

3821 
	#CAN_F12R1_FB20
 
CAN_F12R1_FB20_Msk


	)

3822 
	#CAN_F12R1_FB21_Pos
 (21U)

	)

3823 
	#CAN_F12R1_FB21_Msk
 (0x1U << 
CAN_F12R1_FB21_Pos
è

	)

3824 
	#CAN_F12R1_FB21
 
CAN_F12R1_FB21_Msk


	)

3825 
	#CAN_F12R1_FB22_Pos
 (22U)

	)

3826 
	#CAN_F12R1_FB22_Msk
 (0x1U << 
CAN_F12R1_FB22_Pos
è

	)

3827 
	#CAN_F12R1_FB22
 
CAN_F12R1_FB22_Msk


	)

3828 
	#CAN_F12R1_FB23_Pos
 (23U)

	)

3829 
	#CAN_F12R1_FB23_Msk
 (0x1U << 
CAN_F12R1_FB23_Pos
è

	)

3830 
	#CAN_F12R1_FB23
 
CAN_F12R1_FB23_Msk


	)

3831 
	#CAN_F12R1_FB24_Pos
 (24U)

	)

3832 
	#CAN_F12R1_FB24_Msk
 (0x1U << 
CAN_F12R1_FB24_Pos
è

	)

3833 
	#CAN_F12R1_FB24
 
CAN_F12R1_FB24_Msk


	)

3834 
	#CAN_F12R1_FB25_Pos
 (25U)

	)

3835 
	#CAN_F12R1_FB25_Msk
 (0x1U << 
CAN_F12R1_FB25_Pos
è

	)

3836 
	#CAN_F12R1_FB25
 
CAN_F12R1_FB25_Msk


	)

3837 
	#CAN_F12R1_FB26_Pos
 (26U)

	)

3838 
	#CAN_F12R1_FB26_Msk
 (0x1U << 
CAN_F12R1_FB26_Pos
è

	)

3839 
	#CAN_F12R1_FB26
 
CAN_F12R1_FB26_Msk


	)

3840 
	#CAN_F12R1_FB27_Pos
 (27U)

	)

3841 
	#CAN_F12R1_FB27_Msk
 (0x1U << 
CAN_F12R1_FB27_Pos
è

	)

3842 
	#CAN_F12R1_FB27
 
CAN_F12R1_FB27_Msk


	)

3843 
	#CAN_F12R1_FB28_Pos
 (28U)

	)

3844 
	#CAN_F12R1_FB28_Msk
 (0x1U << 
CAN_F12R1_FB28_Pos
è

	)

3845 
	#CAN_F12R1_FB28
 
CAN_F12R1_FB28_Msk


	)

3846 
	#CAN_F12R1_FB29_Pos
 (29U)

	)

3847 
	#CAN_F12R1_FB29_Msk
 (0x1U << 
CAN_F12R1_FB29_Pos
è

	)

3848 
	#CAN_F12R1_FB29
 
CAN_F12R1_FB29_Msk


	)

3849 
	#CAN_F12R1_FB30_Pos
 (30U)

	)

3850 
	#CAN_F12R1_FB30_Msk
 (0x1U << 
CAN_F12R1_FB30_Pos
è

	)

3851 
	#CAN_F12R1_FB30
 
CAN_F12R1_FB30_Msk


	)

3852 
	#CAN_F12R1_FB31_Pos
 (31U)

	)

3853 
	#CAN_F12R1_FB31_Msk
 (0x1U << 
CAN_F12R1_FB31_Pos
è

	)

3854 
	#CAN_F12R1_FB31
 
CAN_F12R1_FB31_Msk


	)

3857 
	#CAN_F13R1_FB0_Pos
 (0U)

	)

3858 
	#CAN_F13R1_FB0_Msk
 (0x1U << 
CAN_F13R1_FB0_Pos
è

	)

3859 
	#CAN_F13R1_FB0
 
CAN_F13R1_FB0_Msk


	)

3860 
	#CAN_F13R1_FB1_Pos
 (1U)

	)

3861 
	#CAN_F13R1_FB1_Msk
 (0x1U << 
CAN_F13R1_FB1_Pos
è

	)

3862 
	#CAN_F13R1_FB1
 
CAN_F13R1_FB1_Msk


	)

3863 
	#CAN_F13R1_FB2_Pos
 (2U)

	)

3864 
	#CAN_F13R1_FB2_Msk
 (0x1U << 
CAN_F13R1_FB2_Pos
è

	)

3865 
	#CAN_F13R1_FB2
 
CAN_F13R1_FB2_Msk


	)

3866 
	#CAN_F13R1_FB3_Pos
 (3U)

	)

3867 
	#CAN_F13R1_FB3_Msk
 (0x1U << 
CAN_F13R1_FB3_Pos
è

	)

3868 
	#CAN_F13R1_FB3
 
CAN_F13R1_FB3_Msk


	)

3869 
	#CAN_F13R1_FB4_Pos
 (4U)

	)

3870 
	#CAN_F13R1_FB4_Msk
 (0x1U << 
CAN_F13R1_FB4_Pos
è

	)

3871 
	#CAN_F13R1_FB4
 
CAN_F13R1_FB4_Msk


	)

3872 
	#CAN_F13R1_FB5_Pos
 (5U)

	)

3873 
	#CAN_F13R1_FB5_Msk
 (0x1U << 
CAN_F13R1_FB5_Pos
è

	)

3874 
	#CAN_F13R1_FB5
 
CAN_F13R1_FB5_Msk


	)

3875 
	#CAN_F13R1_FB6_Pos
 (6U)

	)

3876 
	#CAN_F13R1_FB6_Msk
 (0x1U << 
CAN_F13R1_FB6_Pos
è

	)

3877 
	#CAN_F13R1_FB6
 
CAN_F13R1_FB6_Msk


	)

3878 
	#CAN_F13R1_FB7_Pos
 (7U)

	)

3879 
	#CAN_F13R1_FB7_Msk
 (0x1U << 
CAN_F13R1_FB7_Pos
è

	)

3880 
	#CAN_F13R1_FB7
 
CAN_F13R1_FB7_Msk


	)

3881 
	#CAN_F13R1_FB8_Pos
 (8U)

	)

3882 
	#CAN_F13R1_FB8_Msk
 (0x1U << 
CAN_F13R1_FB8_Pos
è

	)

3883 
	#CAN_F13R1_FB8
 
CAN_F13R1_FB8_Msk


	)

3884 
	#CAN_F13R1_FB9_Pos
 (9U)

	)

3885 
	#CAN_F13R1_FB9_Msk
 (0x1U << 
CAN_F13R1_FB9_Pos
è

	)

3886 
	#CAN_F13R1_FB9
 
CAN_F13R1_FB9_Msk


	)

3887 
	#CAN_F13R1_FB10_Pos
 (10U)

	)

3888 
	#CAN_F13R1_FB10_Msk
 (0x1U << 
CAN_F13R1_FB10_Pos
è

	)

3889 
	#CAN_F13R1_FB10
 
CAN_F13R1_FB10_Msk


	)

3890 
	#CAN_F13R1_FB11_Pos
 (11U)

	)

3891 
	#CAN_F13R1_FB11_Msk
 (0x1U << 
CAN_F13R1_FB11_Pos
è

	)

3892 
	#CAN_F13R1_FB11
 
CAN_F13R1_FB11_Msk


	)

3893 
	#CAN_F13R1_FB12_Pos
 (12U)

	)

3894 
	#CAN_F13R1_FB12_Msk
 (0x1U << 
CAN_F13R1_FB12_Pos
è

	)

3895 
	#CAN_F13R1_FB12
 
CAN_F13R1_FB12_Msk


	)

3896 
	#CAN_F13R1_FB13_Pos
 (13U)

	)

3897 
	#CAN_F13R1_FB13_Msk
 (0x1U << 
CAN_F13R1_FB13_Pos
è

	)

3898 
	#CAN_F13R1_FB13
 
CAN_F13R1_FB13_Msk


	)

3899 
	#CAN_F13R1_FB14_Pos
 (14U)

	)

3900 
	#CAN_F13R1_FB14_Msk
 (0x1U << 
CAN_F13R1_FB14_Pos
è

	)

3901 
	#CAN_F13R1_FB14
 
CAN_F13R1_FB14_Msk


	)

3902 
	#CAN_F13R1_FB15_Pos
 (15U)

	)

3903 
	#CAN_F13R1_FB15_Msk
 (0x1U << 
CAN_F13R1_FB15_Pos
è

	)

3904 
	#CAN_F13R1_FB15
 
CAN_F13R1_FB15_Msk


	)

3905 
	#CAN_F13R1_FB16_Pos
 (16U)

	)

3906 
	#CAN_F13R1_FB16_Msk
 (0x1U << 
CAN_F13R1_FB16_Pos
è

	)

3907 
	#CAN_F13R1_FB16
 
CAN_F13R1_FB16_Msk


	)

3908 
	#CAN_F13R1_FB17_Pos
 (17U)

	)

3909 
	#CAN_F13R1_FB17_Msk
 (0x1U << 
CAN_F13R1_FB17_Pos
è

	)

3910 
	#CAN_F13R1_FB17
 
CAN_F13R1_FB17_Msk


	)

3911 
	#CAN_F13R1_FB18_Pos
 (18U)

	)

3912 
	#CAN_F13R1_FB18_Msk
 (0x1U << 
CAN_F13R1_FB18_Pos
è

	)

3913 
	#CAN_F13R1_FB18
 
CAN_F13R1_FB18_Msk


	)

3914 
	#CAN_F13R1_FB19_Pos
 (19U)

	)

3915 
	#CAN_F13R1_FB19_Msk
 (0x1U << 
CAN_F13R1_FB19_Pos
è

	)

3916 
	#CAN_F13R1_FB19
 
CAN_F13R1_FB19_Msk


	)

3917 
	#CAN_F13R1_FB20_Pos
 (20U)

	)

3918 
	#CAN_F13R1_FB20_Msk
 (0x1U << 
CAN_F13R1_FB20_Pos
è

	)

3919 
	#CAN_F13R1_FB20
 
CAN_F13R1_FB20_Msk


	)

3920 
	#CAN_F13R1_FB21_Pos
 (21U)

	)

3921 
	#CAN_F13R1_FB21_Msk
 (0x1U << 
CAN_F13R1_FB21_Pos
è

	)

3922 
	#CAN_F13R1_FB21
 
CAN_F13R1_FB21_Msk


	)

3923 
	#CAN_F13R1_FB22_Pos
 (22U)

	)

3924 
	#CAN_F13R1_FB22_Msk
 (0x1U << 
CAN_F13R1_FB22_Pos
è

	)

3925 
	#CAN_F13R1_FB22
 
CAN_F13R1_FB22_Msk


	)

3926 
	#CAN_F13R1_FB23_Pos
 (23U)

	)

3927 
	#CAN_F13R1_FB23_Msk
 (0x1U << 
CAN_F13R1_FB23_Pos
è

	)

3928 
	#CAN_F13R1_FB23
 
CAN_F13R1_FB23_Msk


	)

3929 
	#CAN_F13R1_FB24_Pos
 (24U)

	)

3930 
	#CAN_F13R1_FB24_Msk
 (0x1U << 
CAN_F13R1_FB24_Pos
è

	)

3931 
	#CAN_F13R1_FB24
 
CAN_F13R1_FB24_Msk


	)

3932 
	#CAN_F13R1_FB25_Pos
 (25U)

	)

3933 
	#CAN_F13R1_FB25_Msk
 (0x1U << 
CAN_F13R1_FB25_Pos
è

	)

3934 
	#CAN_F13R1_FB25
 
CAN_F13R1_FB25_Msk


	)

3935 
	#CAN_F13R1_FB26_Pos
 (26U)

	)

3936 
	#CAN_F13R1_FB26_Msk
 (0x1U << 
CAN_F13R1_FB26_Pos
è

	)

3937 
	#CAN_F13R1_FB26
 
CAN_F13R1_FB26_Msk


	)

3938 
	#CAN_F13R1_FB27_Pos
 (27U)

	)

3939 
	#CAN_F13R1_FB27_Msk
 (0x1U << 
CAN_F13R1_FB27_Pos
è

	)

3940 
	#CAN_F13R1_FB27
 
CAN_F13R1_FB27_Msk


	)

3941 
	#CAN_F13R1_FB28_Pos
 (28U)

	)

3942 
	#CAN_F13R1_FB28_Msk
 (0x1U << 
CAN_F13R1_FB28_Pos
è

	)

3943 
	#CAN_F13R1_FB28
 
CAN_F13R1_FB28_Msk


	)

3944 
	#CAN_F13R1_FB29_Pos
 (29U)

	)

3945 
	#CAN_F13R1_FB29_Msk
 (0x1U << 
CAN_F13R1_FB29_Pos
è

	)

3946 
	#CAN_F13R1_FB29
 
CAN_F13R1_FB29_Msk


	)

3947 
	#CAN_F13R1_FB30_Pos
 (30U)

	)

3948 
	#CAN_F13R1_FB30_Msk
 (0x1U << 
CAN_F13R1_FB30_Pos
è

	)

3949 
	#CAN_F13R1_FB30
 
CAN_F13R1_FB30_Msk


	)

3950 
	#CAN_F13R1_FB31_Pos
 (31U)

	)

3951 
	#CAN_F13R1_FB31_Msk
 (0x1U << 
CAN_F13R1_FB31_Pos
è

	)

3952 
	#CAN_F13R1_FB31
 
CAN_F13R1_FB31_Msk


	)

3955 
	#CAN_F0R2_FB0_Pos
 (0U)

	)

3956 
	#CAN_F0R2_FB0_Msk
 (0x1U << 
CAN_F0R2_FB0_Pos
è

	)

3957 
	#CAN_F0R2_FB0
 
CAN_F0R2_FB0_Msk


	)

3958 
	#CAN_F0R2_FB1_Pos
 (1U)

	)

3959 
	#CAN_F0R2_FB1_Msk
 (0x1U << 
CAN_F0R2_FB1_Pos
è

	)

3960 
	#CAN_F0R2_FB1
 
CAN_F0R2_FB1_Msk


	)

3961 
	#CAN_F0R2_FB2_Pos
 (2U)

	)

3962 
	#CAN_F0R2_FB2_Msk
 (0x1U << 
CAN_F0R2_FB2_Pos
è

	)

3963 
	#CAN_F0R2_FB2
 
CAN_F0R2_FB2_Msk


	)

3964 
	#CAN_F0R2_FB3_Pos
 (3U)

	)

3965 
	#CAN_F0R2_FB3_Msk
 (0x1U << 
CAN_F0R2_FB3_Pos
è

	)

3966 
	#CAN_F0R2_FB3
 
CAN_F0R2_FB3_Msk


	)

3967 
	#CAN_F0R2_FB4_Pos
 (4U)

	)

3968 
	#CAN_F0R2_FB4_Msk
 (0x1U << 
CAN_F0R2_FB4_Pos
è

	)

3969 
	#CAN_F0R2_FB4
 
CAN_F0R2_FB4_Msk


	)

3970 
	#CAN_F0R2_FB5_Pos
 (5U)

	)

3971 
	#CAN_F0R2_FB5_Msk
 (0x1U << 
CAN_F0R2_FB5_Pos
è

	)

3972 
	#CAN_F0R2_FB5
 
CAN_F0R2_FB5_Msk


	)

3973 
	#CAN_F0R2_FB6_Pos
 (6U)

	)

3974 
	#CAN_F0R2_FB6_Msk
 (0x1U << 
CAN_F0R2_FB6_Pos
è

	)

3975 
	#CAN_F0R2_FB6
 
CAN_F0R2_FB6_Msk


	)

3976 
	#CAN_F0R2_FB7_Pos
 (7U)

	)

3977 
	#CAN_F0R2_FB7_Msk
 (0x1U << 
CAN_F0R2_FB7_Pos
è

	)

3978 
	#CAN_F0R2_FB7
 
CAN_F0R2_FB7_Msk


	)

3979 
	#CAN_F0R2_FB8_Pos
 (8U)

	)

3980 
	#CAN_F0R2_FB8_Msk
 (0x1U << 
CAN_F0R2_FB8_Pos
è

	)

3981 
	#CAN_F0R2_FB8
 
CAN_F0R2_FB8_Msk


	)

3982 
	#CAN_F0R2_FB9_Pos
 (9U)

	)

3983 
	#CAN_F0R2_FB9_Msk
 (0x1U << 
CAN_F0R2_FB9_Pos
è

	)

3984 
	#CAN_F0R2_FB9
 
CAN_F0R2_FB9_Msk


	)

3985 
	#CAN_F0R2_FB10_Pos
 (10U)

	)

3986 
	#CAN_F0R2_FB10_Msk
 (0x1U << 
CAN_F0R2_FB10_Pos
è

	)

3987 
	#CAN_F0R2_FB10
 
CAN_F0R2_FB10_Msk


	)

3988 
	#CAN_F0R2_FB11_Pos
 (11U)

	)

3989 
	#CAN_F0R2_FB11_Msk
 (0x1U << 
CAN_F0R2_FB11_Pos
è

	)

3990 
	#CAN_F0R2_FB11
 
CAN_F0R2_FB11_Msk


	)

3991 
	#CAN_F0R2_FB12_Pos
 (12U)

	)

3992 
	#CAN_F0R2_FB12_Msk
 (0x1U << 
CAN_F0R2_FB12_Pos
è

	)

3993 
	#CAN_F0R2_FB12
 
CAN_F0R2_FB12_Msk


	)

3994 
	#CAN_F0R2_FB13_Pos
 (13U)

	)

3995 
	#CAN_F0R2_FB13_Msk
 (0x1U << 
CAN_F0R2_FB13_Pos
è

	)

3996 
	#CAN_F0R2_FB13
 
CAN_F0R2_FB13_Msk


	)

3997 
	#CAN_F0R2_FB14_Pos
 (14U)

	)

3998 
	#CAN_F0R2_FB14_Msk
 (0x1U << 
CAN_F0R2_FB14_Pos
è

	)

3999 
	#CAN_F0R2_FB14
 
CAN_F0R2_FB14_Msk


	)

4000 
	#CAN_F0R2_FB15_Pos
 (15U)

	)

4001 
	#CAN_F0R2_FB15_Msk
 (0x1U << 
CAN_F0R2_FB15_Pos
è

	)

4002 
	#CAN_F0R2_FB15
 
CAN_F0R2_FB15_Msk


	)

4003 
	#CAN_F0R2_FB16_Pos
 (16U)

	)

4004 
	#CAN_F0R2_FB16_Msk
 (0x1U << 
CAN_F0R2_FB16_Pos
è

	)

4005 
	#CAN_F0R2_FB16
 
CAN_F0R2_FB16_Msk


	)

4006 
	#CAN_F0R2_FB17_Pos
 (17U)

	)

4007 
	#CAN_F0R2_FB17_Msk
 (0x1U << 
CAN_F0R2_FB17_Pos
è

	)

4008 
	#CAN_F0R2_FB17
 
CAN_F0R2_FB17_Msk


	)

4009 
	#CAN_F0R2_FB18_Pos
 (18U)

	)

4010 
	#CAN_F0R2_FB18_Msk
 (0x1U << 
CAN_F0R2_FB18_Pos
è

	)

4011 
	#CAN_F0R2_FB18
 
CAN_F0R2_FB18_Msk


	)

4012 
	#CAN_F0R2_FB19_Pos
 (19U)

	)

4013 
	#CAN_F0R2_FB19_Msk
 (0x1U << 
CAN_F0R2_FB19_Pos
è

	)

4014 
	#CAN_F0R2_FB19
 
CAN_F0R2_FB19_Msk


	)

4015 
	#CAN_F0R2_FB20_Pos
 (20U)

	)

4016 
	#CAN_F0R2_FB20_Msk
 (0x1U << 
CAN_F0R2_FB20_Pos
è

	)

4017 
	#CAN_F0R2_FB20
 
CAN_F0R2_FB20_Msk


	)

4018 
	#CAN_F0R2_FB21_Pos
 (21U)

	)

4019 
	#CAN_F0R2_FB21_Msk
 (0x1U << 
CAN_F0R2_FB21_Pos
è

	)

4020 
	#CAN_F0R2_FB21
 
CAN_F0R2_FB21_Msk


	)

4021 
	#CAN_F0R2_FB22_Pos
 (22U)

	)

4022 
	#CAN_F0R2_FB22_Msk
 (0x1U << 
CAN_F0R2_FB22_Pos
è

	)

4023 
	#CAN_F0R2_FB22
 
CAN_F0R2_FB22_Msk


	)

4024 
	#CAN_F0R2_FB23_Pos
 (23U)

	)

4025 
	#CAN_F0R2_FB23_Msk
 (0x1U << 
CAN_F0R2_FB23_Pos
è

	)

4026 
	#CAN_F0R2_FB23
 
CAN_F0R2_FB23_Msk


	)

4027 
	#CAN_F0R2_FB24_Pos
 (24U)

	)

4028 
	#CAN_F0R2_FB24_Msk
 (0x1U << 
CAN_F0R2_FB24_Pos
è

	)

4029 
	#CAN_F0R2_FB24
 
CAN_F0R2_FB24_Msk


	)

4030 
	#CAN_F0R2_FB25_Pos
 (25U)

	)

4031 
	#CAN_F0R2_FB25_Msk
 (0x1U << 
CAN_F0R2_FB25_Pos
è

	)

4032 
	#CAN_F0R2_FB25
 
CAN_F0R2_FB25_Msk


	)

4033 
	#CAN_F0R2_FB26_Pos
 (26U)

	)

4034 
	#CAN_F0R2_FB26_Msk
 (0x1U << 
CAN_F0R2_FB26_Pos
è

	)

4035 
	#CAN_F0R2_FB26
 
CAN_F0R2_FB26_Msk


	)

4036 
	#CAN_F0R2_FB27_Pos
 (27U)

	)

4037 
	#CAN_F0R2_FB27_Msk
 (0x1U << 
CAN_F0R2_FB27_Pos
è

	)

4038 
	#CAN_F0R2_FB27
 
CAN_F0R2_FB27_Msk


	)

4039 
	#CAN_F0R2_FB28_Pos
 (28U)

	)

4040 
	#CAN_F0R2_FB28_Msk
 (0x1U << 
CAN_F0R2_FB28_Pos
è

	)

4041 
	#CAN_F0R2_FB28
 
CAN_F0R2_FB28_Msk


	)

4042 
	#CAN_F0R2_FB29_Pos
 (29U)

	)

4043 
	#CAN_F0R2_FB29_Msk
 (0x1U << 
CAN_F0R2_FB29_Pos
è

	)

4044 
	#CAN_F0R2_FB29
 
CAN_F0R2_FB29_Msk


	)

4045 
	#CAN_F0R2_FB30_Pos
 (30U)

	)

4046 
	#CAN_F0R2_FB30_Msk
 (0x1U << 
CAN_F0R2_FB30_Pos
è

	)

4047 
	#CAN_F0R2_FB30
 
CAN_F0R2_FB30_Msk


	)

4048 
	#CAN_F0R2_FB31_Pos
 (31U)

	)

4049 
	#CAN_F0R2_FB31_Msk
 (0x1U << 
CAN_F0R2_FB31_Pos
è

	)

4050 
	#CAN_F0R2_FB31
 
CAN_F0R2_FB31_Msk


	)

4053 
	#CAN_F1R2_FB0_Pos
 (0U)

	)

4054 
	#CAN_F1R2_FB0_Msk
 (0x1U << 
CAN_F1R2_FB0_Pos
è

	)

4055 
	#CAN_F1R2_FB0
 
CAN_F1R2_FB0_Msk


	)

4056 
	#CAN_F1R2_FB1_Pos
 (1U)

	)

4057 
	#CAN_F1R2_FB1_Msk
 (0x1U << 
CAN_F1R2_FB1_Pos
è

	)

4058 
	#CAN_F1R2_FB1
 
CAN_F1R2_FB1_Msk


	)

4059 
	#CAN_F1R2_FB2_Pos
 (2U)

	)

4060 
	#CAN_F1R2_FB2_Msk
 (0x1U << 
CAN_F1R2_FB2_Pos
è

	)

4061 
	#CAN_F1R2_FB2
 
CAN_F1R2_FB2_Msk


	)

4062 
	#CAN_F1R2_FB3_Pos
 (3U)

	)

4063 
	#CAN_F1R2_FB3_Msk
 (0x1U << 
CAN_F1R2_FB3_Pos
è

	)

4064 
	#CAN_F1R2_FB3
 
CAN_F1R2_FB3_Msk


	)

4065 
	#CAN_F1R2_FB4_Pos
 (4U)

	)

4066 
	#CAN_F1R2_FB4_Msk
 (0x1U << 
CAN_F1R2_FB4_Pos
è

	)

4067 
	#CAN_F1R2_FB4
 
CAN_F1R2_FB4_Msk


	)

4068 
	#CAN_F1R2_FB5_Pos
 (5U)

	)

4069 
	#CAN_F1R2_FB5_Msk
 (0x1U << 
CAN_F1R2_FB5_Pos
è

	)

4070 
	#CAN_F1R2_FB5
 
CAN_F1R2_FB5_Msk


	)

4071 
	#CAN_F1R2_FB6_Pos
 (6U)

	)

4072 
	#CAN_F1R2_FB6_Msk
 (0x1U << 
CAN_F1R2_FB6_Pos
è

	)

4073 
	#CAN_F1R2_FB6
 
CAN_F1R2_FB6_Msk


	)

4074 
	#CAN_F1R2_FB7_Pos
 (7U)

	)

4075 
	#CAN_F1R2_FB7_Msk
 (0x1U << 
CAN_F1R2_FB7_Pos
è

	)

4076 
	#CAN_F1R2_FB7
 
CAN_F1R2_FB7_Msk


	)

4077 
	#CAN_F1R2_FB8_Pos
 (8U)

	)

4078 
	#CAN_F1R2_FB8_Msk
 (0x1U << 
CAN_F1R2_FB8_Pos
è

	)

4079 
	#CAN_F1R2_FB8
 
CAN_F1R2_FB8_Msk


	)

4080 
	#CAN_F1R2_FB9_Pos
 (9U)

	)

4081 
	#CAN_F1R2_FB9_Msk
 (0x1U << 
CAN_F1R2_FB9_Pos
è

	)

4082 
	#CAN_F1R2_FB9
 
CAN_F1R2_FB9_Msk


	)

4083 
	#CAN_F1R2_FB10_Pos
 (10U)

	)

4084 
	#CAN_F1R2_FB10_Msk
 (0x1U << 
CAN_F1R2_FB10_Pos
è

	)

4085 
	#CAN_F1R2_FB10
 
CAN_F1R2_FB10_Msk


	)

4086 
	#CAN_F1R2_FB11_Pos
 (11U)

	)

4087 
	#CAN_F1R2_FB11_Msk
 (0x1U << 
CAN_F1R2_FB11_Pos
è

	)

4088 
	#CAN_F1R2_FB11
 
CAN_F1R2_FB11_Msk


	)

4089 
	#CAN_F1R2_FB12_Pos
 (12U)

	)

4090 
	#CAN_F1R2_FB12_Msk
 (0x1U << 
CAN_F1R2_FB12_Pos
è

	)

4091 
	#CAN_F1R2_FB12
 
CAN_F1R2_FB12_Msk


	)

4092 
	#CAN_F1R2_FB13_Pos
 (13U)

	)

4093 
	#CAN_F1R2_FB13_Msk
 (0x1U << 
CAN_F1R2_FB13_Pos
è

	)

4094 
	#CAN_F1R2_FB13
 
CAN_F1R2_FB13_Msk


	)

4095 
	#CAN_F1R2_FB14_Pos
 (14U)

	)

4096 
	#CAN_F1R2_FB14_Msk
 (0x1U << 
CAN_F1R2_FB14_Pos
è

	)

4097 
	#CAN_F1R2_FB14
 
CAN_F1R2_FB14_Msk


	)

4098 
	#CAN_F1R2_FB15_Pos
 (15U)

	)

4099 
	#CAN_F1R2_FB15_Msk
 (0x1U << 
CAN_F1R2_FB15_Pos
è

	)

4100 
	#CAN_F1R2_FB15
 
CAN_F1R2_FB15_Msk


	)

4101 
	#CAN_F1R2_FB16_Pos
 (16U)

	)

4102 
	#CAN_F1R2_FB16_Msk
 (0x1U << 
CAN_F1R2_FB16_Pos
è

	)

4103 
	#CAN_F1R2_FB16
 
CAN_F1R2_FB16_Msk


	)

4104 
	#CAN_F1R2_FB17_Pos
 (17U)

	)

4105 
	#CAN_F1R2_FB17_Msk
 (0x1U << 
CAN_F1R2_FB17_Pos
è

	)

4106 
	#CAN_F1R2_FB17
 
CAN_F1R2_FB17_Msk


	)

4107 
	#CAN_F1R2_FB18_Pos
 (18U)

	)

4108 
	#CAN_F1R2_FB18_Msk
 (0x1U << 
CAN_F1R2_FB18_Pos
è

	)

4109 
	#CAN_F1R2_FB18
 
CAN_F1R2_FB18_Msk


	)

4110 
	#CAN_F1R2_FB19_Pos
 (19U)

	)

4111 
	#CAN_F1R2_FB19_Msk
 (0x1U << 
CAN_F1R2_FB19_Pos
è

	)

4112 
	#CAN_F1R2_FB19
 
CAN_F1R2_FB19_Msk


	)

4113 
	#CAN_F1R2_FB20_Pos
 (20U)

	)

4114 
	#CAN_F1R2_FB20_Msk
 (0x1U << 
CAN_F1R2_FB20_Pos
è

	)

4115 
	#CAN_F1R2_FB20
 
CAN_F1R2_FB20_Msk


	)

4116 
	#CAN_F1R2_FB21_Pos
 (21U)

	)

4117 
	#CAN_F1R2_FB21_Msk
 (0x1U << 
CAN_F1R2_FB21_Pos
è

	)

4118 
	#CAN_F1R2_FB21
 
CAN_F1R2_FB21_Msk


	)

4119 
	#CAN_F1R2_FB22_Pos
 (22U)

	)

4120 
	#CAN_F1R2_FB22_Msk
 (0x1U << 
CAN_F1R2_FB22_Pos
è

	)

4121 
	#CAN_F1R2_FB22
 
CAN_F1R2_FB22_Msk


	)

4122 
	#CAN_F1R2_FB23_Pos
 (23U)

	)

4123 
	#CAN_F1R2_FB23_Msk
 (0x1U << 
CAN_F1R2_FB23_Pos
è

	)

4124 
	#CAN_F1R2_FB23
 
CAN_F1R2_FB23_Msk


	)

4125 
	#CAN_F1R2_FB24_Pos
 (24U)

	)

4126 
	#CAN_F1R2_FB24_Msk
 (0x1U << 
CAN_F1R2_FB24_Pos
è

	)

4127 
	#CAN_F1R2_FB24
 
CAN_F1R2_FB24_Msk


	)

4128 
	#CAN_F1R2_FB25_Pos
 (25U)

	)

4129 
	#CAN_F1R2_FB25_Msk
 (0x1U << 
CAN_F1R2_FB25_Pos
è

	)

4130 
	#CAN_F1R2_FB25
 
CAN_F1R2_FB25_Msk


	)

4131 
	#CAN_F1R2_FB26_Pos
 (26U)

	)

4132 
	#CAN_F1R2_FB26_Msk
 (0x1U << 
CAN_F1R2_FB26_Pos
è

	)

4133 
	#CAN_F1R2_FB26
 
CAN_F1R2_FB26_Msk


	)

4134 
	#CAN_F1R2_FB27_Pos
 (27U)

	)

4135 
	#CAN_F1R2_FB27_Msk
 (0x1U << 
CAN_F1R2_FB27_Pos
è

	)

4136 
	#CAN_F1R2_FB27
 
CAN_F1R2_FB27_Msk


	)

4137 
	#CAN_F1R2_FB28_Pos
 (28U)

	)

4138 
	#CAN_F1R2_FB28_Msk
 (0x1U << 
CAN_F1R2_FB28_Pos
è

	)

4139 
	#CAN_F1R2_FB28
 
CAN_F1R2_FB28_Msk


	)

4140 
	#CAN_F1R2_FB29_Pos
 (29U)

	)

4141 
	#CAN_F1R2_FB29_Msk
 (0x1U << 
CAN_F1R2_FB29_Pos
è

	)

4142 
	#CAN_F1R2_FB29
 
CAN_F1R2_FB29_Msk


	)

4143 
	#CAN_F1R2_FB30_Pos
 (30U)

	)

4144 
	#CAN_F1R2_FB30_Msk
 (0x1U << 
CAN_F1R2_FB30_Pos
è

	)

4145 
	#CAN_F1R2_FB30
 
CAN_F1R2_FB30_Msk


	)

4146 
	#CAN_F1R2_FB31_Pos
 (31U)

	)

4147 
	#CAN_F1R2_FB31_Msk
 (0x1U << 
CAN_F1R2_FB31_Pos
è

	)

4148 
	#CAN_F1R2_FB31
 
CAN_F1R2_FB31_Msk


	)

4151 
	#CAN_F2R2_FB0_Pos
 (0U)

	)

4152 
	#CAN_F2R2_FB0_Msk
 (0x1U << 
CAN_F2R2_FB0_Pos
è

	)

4153 
	#CAN_F2R2_FB0
 
CAN_F2R2_FB0_Msk


	)

4154 
	#CAN_F2R2_FB1_Pos
 (1U)

	)

4155 
	#CAN_F2R2_FB1_Msk
 (0x1U << 
CAN_F2R2_FB1_Pos
è

	)

4156 
	#CAN_F2R2_FB1
 
CAN_F2R2_FB1_Msk


	)

4157 
	#CAN_F2R2_FB2_Pos
 (2U)

	)

4158 
	#CAN_F2R2_FB2_Msk
 (0x1U << 
CAN_F2R2_FB2_Pos
è

	)

4159 
	#CAN_F2R2_FB2
 
CAN_F2R2_FB2_Msk


	)

4160 
	#CAN_F2R2_FB3_Pos
 (3U)

	)

4161 
	#CAN_F2R2_FB3_Msk
 (0x1U << 
CAN_F2R2_FB3_Pos
è

	)

4162 
	#CAN_F2R2_FB3
 
CAN_F2R2_FB3_Msk


	)

4163 
	#CAN_F2R2_FB4_Pos
 (4U)

	)

4164 
	#CAN_F2R2_FB4_Msk
 (0x1U << 
CAN_F2R2_FB4_Pos
è

	)

4165 
	#CAN_F2R2_FB4
 
CAN_F2R2_FB4_Msk


	)

4166 
	#CAN_F2R2_FB5_Pos
 (5U)

	)

4167 
	#CAN_F2R2_FB5_Msk
 (0x1U << 
CAN_F2R2_FB5_Pos
è

	)

4168 
	#CAN_F2R2_FB5
 
CAN_F2R2_FB5_Msk


	)

4169 
	#CAN_F2R2_FB6_Pos
 (6U)

	)

4170 
	#CAN_F2R2_FB6_Msk
 (0x1U << 
CAN_F2R2_FB6_Pos
è

	)

4171 
	#CAN_F2R2_FB6
 
CAN_F2R2_FB6_Msk


	)

4172 
	#CAN_F2R2_FB7_Pos
 (7U)

	)

4173 
	#CAN_F2R2_FB7_Msk
 (0x1U << 
CAN_F2R2_FB7_Pos
è

	)

4174 
	#CAN_F2R2_FB7
 
CAN_F2R2_FB7_Msk


	)

4175 
	#CAN_F2R2_FB8_Pos
 (8U)

	)

4176 
	#CAN_F2R2_FB8_Msk
 (0x1U << 
CAN_F2R2_FB8_Pos
è

	)

4177 
	#CAN_F2R2_FB8
 
CAN_F2R2_FB8_Msk


	)

4178 
	#CAN_F2R2_FB9_Pos
 (9U)

	)

4179 
	#CAN_F2R2_FB9_Msk
 (0x1U << 
CAN_F2R2_FB9_Pos
è

	)

4180 
	#CAN_F2R2_FB9
 
CAN_F2R2_FB9_Msk


	)

4181 
	#CAN_F2R2_FB10_Pos
 (10U)

	)

4182 
	#CAN_F2R2_FB10_Msk
 (0x1U << 
CAN_F2R2_FB10_Pos
è

	)

4183 
	#CAN_F2R2_FB10
 
CAN_F2R2_FB10_Msk


	)

4184 
	#CAN_F2R2_FB11_Pos
 (11U)

	)

4185 
	#CAN_F2R2_FB11_Msk
 (0x1U << 
CAN_F2R2_FB11_Pos
è

	)

4186 
	#CAN_F2R2_FB11
 
CAN_F2R2_FB11_Msk


	)

4187 
	#CAN_F2R2_FB12_Pos
 (12U)

	)

4188 
	#CAN_F2R2_FB12_Msk
 (0x1U << 
CAN_F2R2_FB12_Pos
è

	)

4189 
	#CAN_F2R2_FB12
 
CAN_F2R2_FB12_Msk


	)

4190 
	#CAN_F2R2_FB13_Pos
 (13U)

	)

4191 
	#CAN_F2R2_FB13_Msk
 (0x1U << 
CAN_F2R2_FB13_Pos
è

	)

4192 
	#CAN_F2R2_FB13
 
CAN_F2R2_FB13_Msk


	)

4193 
	#CAN_F2R2_FB14_Pos
 (14U)

	)

4194 
	#CAN_F2R2_FB14_Msk
 (0x1U << 
CAN_F2R2_FB14_Pos
è

	)

4195 
	#CAN_F2R2_FB14
 
CAN_F2R2_FB14_Msk


	)

4196 
	#CAN_F2R2_FB15_Pos
 (15U)

	)

4197 
	#CAN_F2R2_FB15_Msk
 (0x1U << 
CAN_F2R2_FB15_Pos
è

	)

4198 
	#CAN_F2R2_FB15
 
CAN_F2R2_FB15_Msk


	)

4199 
	#CAN_F2R2_FB16_Pos
 (16U)

	)

4200 
	#CAN_F2R2_FB16_Msk
 (0x1U << 
CAN_F2R2_FB16_Pos
è

	)

4201 
	#CAN_F2R2_FB16
 
CAN_F2R2_FB16_Msk


	)

4202 
	#CAN_F2R2_FB17_Pos
 (17U)

	)

4203 
	#CAN_F2R2_FB17_Msk
 (0x1U << 
CAN_F2R2_FB17_Pos
è

	)

4204 
	#CAN_F2R2_FB17
 
CAN_F2R2_FB17_Msk


	)

4205 
	#CAN_F2R2_FB18_Pos
 (18U)

	)

4206 
	#CAN_F2R2_FB18_Msk
 (0x1U << 
CAN_F2R2_FB18_Pos
è

	)

4207 
	#CAN_F2R2_FB18
 
CAN_F2R2_FB18_Msk


	)

4208 
	#CAN_F2R2_FB19_Pos
 (19U)

	)

4209 
	#CAN_F2R2_FB19_Msk
 (0x1U << 
CAN_F2R2_FB19_Pos
è

	)

4210 
	#CAN_F2R2_FB19
 
CAN_F2R2_FB19_Msk


	)

4211 
	#CAN_F2R2_FB20_Pos
 (20U)

	)

4212 
	#CAN_F2R2_FB20_Msk
 (0x1U << 
CAN_F2R2_FB20_Pos
è

	)

4213 
	#CAN_F2R2_FB20
 
CAN_F2R2_FB20_Msk


	)

4214 
	#CAN_F2R2_FB21_Pos
 (21U)

	)

4215 
	#CAN_F2R2_FB21_Msk
 (0x1U << 
CAN_F2R2_FB21_Pos
è

	)

4216 
	#CAN_F2R2_FB21
 
CAN_F2R2_FB21_Msk


	)

4217 
	#CAN_F2R2_FB22_Pos
 (22U)

	)

4218 
	#CAN_F2R2_FB22_Msk
 (0x1U << 
CAN_F2R2_FB22_Pos
è

	)

4219 
	#CAN_F2R2_FB22
 
CAN_F2R2_FB22_Msk


	)

4220 
	#CAN_F2R2_FB23_Pos
 (23U)

	)

4221 
	#CAN_F2R2_FB23_Msk
 (0x1U << 
CAN_F2R2_FB23_Pos
è

	)

4222 
	#CAN_F2R2_FB23
 
CAN_F2R2_FB23_Msk


	)

4223 
	#CAN_F2R2_FB24_Pos
 (24U)

	)

4224 
	#CAN_F2R2_FB24_Msk
 (0x1U << 
CAN_F2R2_FB24_Pos
è

	)

4225 
	#CAN_F2R2_FB24
 
CAN_F2R2_FB24_Msk


	)

4226 
	#CAN_F2R2_FB25_Pos
 (25U)

	)

4227 
	#CAN_F2R2_FB25_Msk
 (0x1U << 
CAN_F2R2_FB25_Pos
è

	)

4228 
	#CAN_F2R2_FB25
 
CAN_F2R2_FB25_Msk


	)

4229 
	#CAN_F2R2_FB26_Pos
 (26U)

	)

4230 
	#CAN_F2R2_FB26_Msk
 (0x1U << 
CAN_F2R2_FB26_Pos
è

	)

4231 
	#CAN_F2R2_FB26
 
CAN_F2R2_FB26_Msk


	)

4232 
	#CAN_F2R2_FB27_Pos
 (27U)

	)

4233 
	#CAN_F2R2_FB27_Msk
 (0x1U << 
CAN_F2R2_FB27_Pos
è

	)

4234 
	#CAN_F2R2_FB27
 
CAN_F2R2_FB27_Msk


	)

4235 
	#CAN_F2R2_FB28_Pos
 (28U)

	)

4236 
	#CAN_F2R2_FB28_Msk
 (0x1U << 
CAN_F2R2_FB28_Pos
è

	)

4237 
	#CAN_F2R2_FB28
 
CAN_F2R2_FB28_Msk


	)

4238 
	#CAN_F2R2_FB29_Pos
 (29U)

	)

4239 
	#CAN_F2R2_FB29_Msk
 (0x1U << 
CAN_F2R2_FB29_Pos
è

	)

4240 
	#CAN_F2R2_FB29
 
CAN_F2R2_FB29_Msk


	)

4241 
	#CAN_F2R2_FB30_Pos
 (30U)

	)

4242 
	#CAN_F2R2_FB30_Msk
 (0x1U << 
CAN_F2R2_FB30_Pos
è

	)

4243 
	#CAN_F2R2_FB30
 
CAN_F2R2_FB30_Msk


	)

4244 
	#CAN_F2R2_FB31_Pos
 (31U)

	)

4245 
	#CAN_F2R2_FB31_Msk
 (0x1U << 
CAN_F2R2_FB31_Pos
è

	)

4246 
	#CAN_F2R2_FB31
 
CAN_F2R2_FB31_Msk


	)

4249 
	#CAN_F3R2_FB0_Pos
 (0U)

	)

4250 
	#CAN_F3R2_FB0_Msk
 (0x1U << 
CAN_F3R2_FB0_Pos
è

	)

4251 
	#CAN_F3R2_FB0
 
CAN_F3R2_FB0_Msk


	)

4252 
	#CAN_F3R2_FB1_Pos
 (1U)

	)

4253 
	#CAN_F3R2_FB1_Msk
 (0x1U << 
CAN_F3R2_FB1_Pos
è

	)

4254 
	#CAN_F3R2_FB1
 
CAN_F3R2_FB1_Msk


	)

4255 
	#CAN_F3R2_FB2_Pos
 (2U)

	)

4256 
	#CAN_F3R2_FB2_Msk
 (0x1U << 
CAN_F3R2_FB2_Pos
è

	)

4257 
	#CAN_F3R2_FB2
 
CAN_F3R2_FB2_Msk


	)

4258 
	#CAN_F3R2_FB3_Pos
 (3U)

	)

4259 
	#CAN_F3R2_FB3_Msk
 (0x1U << 
CAN_F3R2_FB3_Pos
è

	)

4260 
	#CAN_F3R2_FB3
 
CAN_F3R2_FB3_Msk


	)

4261 
	#CAN_F3R2_FB4_Pos
 (4U)

	)

4262 
	#CAN_F3R2_FB4_Msk
 (0x1U << 
CAN_F3R2_FB4_Pos
è

	)

4263 
	#CAN_F3R2_FB4
 
CAN_F3R2_FB4_Msk


	)

4264 
	#CAN_F3R2_FB5_Pos
 (5U)

	)

4265 
	#CAN_F3R2_FB5_Msk
 (0x1U << 
CAN_F3R2_FB5_Pos
è

	)

4266 
	#CAN_F3R2_FB5
 
CAN_F3R2_FB5_Msk


	)

4267 
	#CAN_F3R2_FB6_Pos
 (6U)

	)

4268 
	#CAN_F3R2_FB6_Msk
 (0x1U << 
CAN_F3R2_FB6_Pos
è

	)

4269 
	#CAN_F3R2_FB6
 
CAN_F3R2_FB6_Msk


	)

4270 
	#CAN_F3R2_FB7_Pos
 (7U)

	)

4271 
	#CAN_F3R2_FB7_Msk
 (0x1U << 
CAN_F3R2_FB7_Pos
è

	)

4272 
	#CAN_F3R2_FB7
 
CAN_F3R2_FB7_Msk


	)

4273 
	#CAN_F3R2_FB8_Pos
 (8U)

	)

4274 
	#CAN_F3R2_FB8_Msk
 (0x1U << 
CAN_F3R2_FB8_Pos
è

	)

4275 
	#CAN_F3R2_FB8
 
CAN_F3R2_FB8_Msk


	)

4276 
	#CAN_F3R2_FB9_Pos
 (9U)

	)

4277 
	#CAN_F3R2_FB9_Msk
 (0x1U << 
CAN_F3R2_FB9_Pos
è

	)

4278 
	#CAN_F3R2_FB9
 
CAN_F3R2_FB9_Msk


	)

4279 
	#CAN_F3R2_FB10_Pos
 (10U)

	)

4280 
	#CAN_F3R2_FB10_Msk
 (0x1U << 
CAN_F3R2_FB10_Pos
è

	)

4281 
	#CAN_F3R2_FB10
 
CAN_F3R2_FB10_Msk


	)

4282 
	#CAN_F3R2_FB11_Pos
 (11U)

	)

4283 
	#CAN_F3R2_FB11_Msk
 (0x1U << 
CAN_F3R2_FB11_Pos
è

	)

4284 
	#CAN_F3R2_FB11
 
CAN_F3R2_FB11_Msk


	)

4285 
	#CAN_F3R2_FB12_Pos
 (12U)

	)

4286 
	#CAN_F3R2_FB12_Msk
 (0x1U << 
CAN_F3R2_FB12_Pos
è

	)

4287 
	#CAN_F3R2_FB12
 
CAN_F3R2_FB12_Msk


	)

4288 
	#CAN_F3R2_FB13_Pos
 (13U)

	)

4289 
	#CAN_F3R2_FB13_Msk
 (0x1U << 
CAN_F3R2_FB13_Pos
è

	)

4290 
	#CAN_F3R2_FB13
 
CAN_F3R2_FB13_Msk


	)

4291 
	#CAN_F3R2_FB14_Pos
 (14U)

	)

4292 
	#CAN_F3R2_FB14_Msk
 (0x1U << 
CAN_F3R2_FB14_Pos
è

	)

4293 
	#CAN_F3R2_FB14
 
CAN_F3R2_FB14_Msk


	)

4294 
	#CAN_F3R2_FB15_Pos
 (15U)

	)

4295 
	#CAN_F3R2_FB15_Msk
 (0x1U << 
CAN_F3R2_FB15_Pos
è

	)

4296 
	#CAN_F3R2_FB15
 
CAN_F3R2_FB15_Msk


	)

4297 
	#CAN_F3R2_FB16_Pos
 (16U)

	)

4298 
	#CAN_F3R2_FB16_Msk
 (0x1U << 
CAN_F3R2_FB16_Pos
è

	)

4299 
	#CAN_F3R2_FB16
 
CAN_F3R2_FB16_Msk


	)

4300 
	#CAN_F3R2_FB17_Pos
 (17U)

	)

4301 
	#CAN_F3R2_FB17_Msk
 (0x1U << 
CAN_F3R2_FB17_Pos
è

	)

4302 
	#CAN_F3R2_FB17
 
CAN_F3R2_FB17_Msk


	)

4303 
	#CAN_F3R2_FB18_Pos
 (18U)

	)

4304 
	#CAN_F3R2_FB18_Msk
 (0x1U << 
CAN_F3R2_FB18_Pos
è

	)

4305 
	#CAN_F3R2_FB18
 
CAN_F3R2_FB18_Msk


	)

4306 
	#CAN_F3R2_FB19_Pos
 (19U)

	)

4307 
	#CAN_F3R2_FB19_Msk
 (0x1U << 
CAN_F3R2_FB19_Pos
è

	)

4308 
	#CAN_F3R2_FB19
 
CAN_F3R2_FB19_Msk


	)

4309 
	#CAN_F3R2_FB20_Pos
 (20U)

	)

4310 
	#CAN_F3R2_FB20_Msk
 (0x1U << 
CAN_F3R2_FB20_Pos
è

	)

4311 
	#CAN_F3R2_FB20
 
CAN_F3R2_FB20_Msk


	)

4312 
	#CAN_F3R2_FB21_Pos
 (21U)

	)

4313 
	#CAN_F3R2_FB21_Msk
 (0x1U << 
CAN_F3R2_FB21_Pos
è

	)

4314 
	#CAN_F3R2_FB21
 
CAN_F3R2_FB21_Msk


	)

4315 
	#CAN_F3R2_FB22_Pos
 (22U)

	)

4316 
	#CAN_F3R2_FB22_Msk
 (0x1U << 
CAN_F3R2_FB22_Pos
è

	)

4317 
	#CAN_F3R2_FB22
 
CAN_F3R2_FB22_Msk


	)

4318 
	#CAN_F3R2_FB23_Pos
 (23U)

	)

4319 
	#CAN_F3R2_FB23_Msk
 (0x1U << 
CAN_F3R2_FB23_Pos
è

	)

4320 
	#CAN_F3R2_FB23
 
CAN_F3R2_FB23_Msk


	)

4321 
	#CAN_F3R2_FB24_Pos
 (24U)

	)

4322 
	#CAN_F3R2_FB24_Msk
 (0x1U << 
CAN_F3R2_FB24_Pos
è

	)

4323 
	#CAN_F3R2_FB24
 
CAN_F3R2_FB24_Msk


	)

4324 
	#CAN_F3R2_FB25_Pos
 (25U)

	)

4325 
	#CAN_F3R2_FB25_Msk
 (0x1U << 
CAN_F3R2_FB25_Pos
è

	)

4326 
	#CAN_F3R2_FB25
 
CAN_F3R2_FB25_Msk


	)

4327 
	#CAN_F3R2_FB26_Pos
 (26U)

	)

4328 
	#CAN_F3R2_FB26_Msk
 (0x1U << 
CAN_F3R2_FB26_Pos
è

	)

4329 
	#CAN_F3R2_FB26
 
CAN_F3R2_FB26_Msk


	)

4330 
	#CAN_F3R2_FB27_Pos
 (27U)

	)

4331 
	#CAN_F3R2_FB27_Msk
 (0x1U << 
CAN_F3R2_FB27_Pos
è

	)

4332 
	#CAN_F3R2_FB27
 
CAN_F3R2_FB27_Msk


	)

4333 
	#CAN_F3R2_FB28_Pos
 (28U)

	)

4334 
	#CAN_F3R2_FB28_Msk
 (0x1U << 
CAN_F3R2_FB28_Pos
è

	)

4335 
	#CAN_F3R2_FB28
 
CAN_F3R2_FB28_Msk


	)

4336 
	#CAN_F3R2_FB29_Pos
 (29U)

	)

4337 
	#CAN_F3R2_FB29_Msk
 (0x1U << 
CAN_F3R2_FB29_Pos
è

	)

4338 
	#CAN_F3R2_FB29
 
CAN_F3R2_FB29_Msk


	)

4339 
	#CAN_F3R2_FB30_Pos
 (30U)

	)

4340 
	#CAN_F3R2_FB30_Msk
 (0x1U << 
CAN_F3R2_FB30_Pos
è

	)

4341 
	#CAN_F3R2_FB30
 
CAN_F3R2_FB30_Msk


	)

4342 
	#CAN_F3R2_FB31_Pos
 (31U)

	)

4343 
	#CAN_F3R2_FB31_Msk
 (0x1U << 
CAN_F3R2_FB31_Pos
è

	)

4344 
	#CAN_F3R2_FB31
 
CAN_F3R2_FB31_Msk


	)

4347 
	#CAN_F4R2_FB0_Pos
 (0U)

	)

4348 
	#CAN_F4R2_FB0_Msk
 (0x1U << 
CAN_F4R2_FB0_Pos
è

	)

4349 
	#CAN_F4R2_FB0
 
CAN_F4R2_FB0_Msk


	)

4350 
	#CAN_F4R2_FB1_Pos
 (1U)

	)

4351 
	#CAN_F4R2_FB1_Msk
 (0x1U << 
CAN_F4R2_FB1_Pos
è

	)

4352 
	#CAN_F4R2_FB1
 
CAN_F4R2_FB1_Msk


	)

4353 
	#CAN_F4R2_FB2_Pos
 (2U)

	)

4354 
	#CAN_F4R2_FB2_Msk
 (0x1U << 
CAN_F4R2_FB2_Pos
è

	)

4355 
	#CAN_F4R2_FB2
 
CAN_F4R2_FB2_Msk


	)

4356 
	#CAN_F4R2_FB3_Pos
 (3U)

	)

4357 
	#CAN_F4R2_FB3_Msk
 (0x1U << 
CAN_F4R2_FB3_Pos
è

	)

4358 
	#CAN_F4R2_FB3
 
CAN_F4R2_FB3_Msk


	)

4359 
	#CAN_F4R2_FB4_Pos
 (4U)

	)

4360 
	#CAN_F4R2_FB4_Msk
 (0x1U << 
CAN_F4R2_FB4_Pos
è

	)

4361 
	#CAN_F4R2_FB4
 
CAN_F4R2_FB4_Msk


	)

4362 
	#CAN_F4R2_FB5_Pos
 (5U)

	)

4363 
	#CAN_F4R2_FB5_Msk
 (0x1U << 
CAN_F4R2_FB5_Pos
è

	)

4364 
	#CAN_F4R2_FB5
 
CAN_F4R2_FB5_Msk


	)

4365 
	#CAN_F4R2_FB6_Pos
 (6U)

	)

4366 
	#CAN_F4R2_FB6_Msk
 (0x1U << 
CAN_F4R2_FB6_Pos
è

	)

4367 
	#CAN_F4R2_FB6
 
CAN_F4R2_FB6_Msk


	)

4368 
	#CAN_F4R2_FB7_Pos
 (7U)

	)

4369 
	#CAN_F4R2_FB7_Msk
 (0x1U << 
CAN_F4R2_FB7_Pos
è

	)

4370 
	#CAN_F4R2_FB7
 
CAN_F4R2_FB7_Msk


	)

4371 
	#CAN_F4R2_FB8_Pos
 (8U)

	)

4372 
	#CAN_F4R2_FB8_Msk
 (0x1U << 
CAN_F4R2_FB8_Pos
è

	)

4373 
	#CAN_F4R2_FB8
 
CAN_F4R2_FB8_Msk


	)

4374 
	#CAN_F4R2_FB9_Pos
 (9U)

	)

4375 
	#CAN_F4R2_FB9_Msk
 (0x1U << 
CAN_F4R2_FB9_Pos
è

	)

4376 
	#CAN_F4R2_FB9
 
CAN_F4R2_FB9_Msk


	)

4377 
	#CAN_F4R2_FB10_Pos
 (10U)

	)

4378 
	#CAN_F4R2_FB10_Msk
 (0x1U << 
CAN_F4R2_FB10_Pos
è

	)

4379 
	#CAN_F4R2_FB10
 
CAN_F4R2_FB10_Msk


	)

4380 
	#CAN_F4R2_FB11_Pos
 (11U)

	)

4381 
	#CAN_F4R2_FB11_Msk
 (0x1U << 
CAN_F4R2_FB11_Pos
è

	)

4382 
	#CAN_F4R2_FB11
 
CAN_F4R2_FB11_Msk


	)

4383 
	#CAN_F4R2_FB12_Pos
 (12U)

	)

4384 
	#CAN_F4R2_FB12_Msk
 (0x1U << 
CAN_F4R2_FB12_Pos
è

	)

4385 
	#CAN_F4R2_FB12
 
CAN_F4R2_FB12_Msk


	)

4386 
	#CAN_F4R2_FB13_Pos
 (13U)

	)

4387 
	#CAN_F4R2_FB13_Msk
 (0x1U << 
CAN_F4R2_FB13_Pos
è

	)

4388 
	#CAN_F4R2_FB13
 
CAN_F4R2_FB13_Msk


	)

4389 
	#CAN_F4R2_FB14_Pos
 (14U)

	)

4390 
	#CAN_F4R2_FB14_Msk
 (0x1U << 
CAN_F4R2_FB14_Pos
è

	)

4391 
	#CAN_F4R2_FB14
 
CAN_F4R2_FB14_Msk


	)

4392 
	#CAN_F4R2_FB15_Pos
 (15U)

	)

4393 
	#CAN_F4R2_FB15_Msk
 (0x1U << 
CAN_F4R2_FB15_Pos
è

	)

4394 
	#CAN_F4R2_FB15
 
CAN_F4R2_FB15_Msk


	)

4395 
	#CAN_F4R2_FB16_Pos
 (16U)

	)

4396 
	#CAN_F4R2_FB16_Msk
 (0x1U << 
CAN_F4R2_FB16_Pos
è

	)

4397 
	#CAN_F4R2_FB16
 
CAN_F4R2_FB16_Msk


	)

4398 
	#CAN_F4R2_FB17_Pos
 (17U)

	)

4399 
	#CAN_F4R2_FB17_Msk
 (0x1U << 
CAN_F4R2_FB17_Pos
è

	)

4400 
	#CAN_F4R2_FB17
 
CAN_F4R2_FB17_Msk


	)

4401 
	#CAN_F4R2_FB18_Pos
 (18U)

	)

4402 
	#CAN_F4R2_FB18_Msk
 (0x1U << 
CAN_F4R2_FB18_Pos
è

	)

4403 
	#CAN_F4R2_FB18
 
CAN_F4R2_FB18_Msk


	)

4404 
	#CAN_F4R2_FB19_Pos
 (19U)

	)

4405 
	#CAN_F4R2_FB19_Msk
 (0x1U << 
CAN_F4R2_FB19_Pos
è

	)

4406 
	#CAN_F4R2_FB19
 
CAN_F4R2_FB19_Msk


	)

4407 
	#CAN_F4R2_FB20_Pos
 (20U)

	)

4408 
	#CAN_F4R2_FB20_Msk
 (0x1U << 
CAN_F4R2_FB20_Pos
è

	)

4409 
	#CAN_F4R2_FB20
 
CAN_F4R2_FB20_Msk


	)

4410 
	#CAN_F4R2_FB21_Pos
 (21U)

	)

4411 
	#CAN_F4R2_FB21_Msk
 (0x1U << 
CAN_F4R2_FB21_Pos
è

	)

4412 
	#CAN_F4R2_FB21
 
CAN_F4R2_FB21_Msk


	)

4413 
	#CAN_F4R2_FB22_Pos
 (22U)

	)

4414 
	#CAN_F4R2_FB22_Msk
 (0x1U << 
CAN_F4R2_FB22_Pos
è

	)

4415 
	#CAN_F4R2_FB22
 
CAN_F4R2_FB22_Msk


	)

4416 
	#CAN_F4R2_FB23_Pos
 (23U)

	)

4417 
	#CAN_F4R2_FB23_Msk
 (0x1U << 
CAN_F4R2_FB23_Pos
è

	)

4418 
	#CAN_F4R2_FB23
 
CAN_F4R2_FB23_Msk


	)

4419 
	#CAN_F4R2_FB24_Pos
 (24U)

	)

4420 
	#CAN_F4R2_FB24_Msk
 (0x1U << 
CAN_F4R2_FB24_Pos
è

	)

4421 
	#CAN_F4R2_FB24
 
CAN_F4R2_FB24_Msk


	)

4422 
	#CAN_F4R2_FB25_Pos
 (25U)

	)

4423 
	#CAN_F4R2_FB25_Msk
 (0x1U << 
CAN_F4R2_FB25_Pos
è

	)

4424 
	#CAN_F4R2_FB25
 
CAN_F4R2_FB25_Msk


	)

4425 
	#CAN_F4R2_FB26_Pos
 (26U)

	)

4426 
	#CAN_F4R2_FB26_Msk
 (0x1U << 
CAN_F4R2_FB26_Pos
è

	)

4427 
	#CAN_F4R2_FB26
 
CAN_F4R2_FB26_Msk


	)

4428 
	#CAN_F4R2_FB27_Pos
 (27U)

	)

4429 
	#CAN_F4R2_FB27_Msk
 (0x1U << 
CAN_F4R2_FB27_Pos
è

	)

4430 
	#CAN_F4R2_FB27
 
CAN_F4R2_FB27_Msk


	)

4431 
	#CAN_F4R2_FB28_Pos
 (28U)

	)

4432 
	#CAN_F4R2_FB28_Msk
 (0x1U << 
CAN_F4R2_FB28_Pos
è

	)

4433 
	#CAN_F4R2_FB28
 
CAN_F4R2_FB28_Msk


	)

4434 
	#CAN_F4R2_FB29_Pos
 (29U)

	)

4435 
	#CAN_F4R2_FB29_Msk
 (0x1U << 
CAN_F4R2_FB29_Pos
è

	)

4436 
	#CAN_F4R2_FB29
 
CAN_F4R2_FB29_Msk


	)

4437 
	#CAN_F4R2_FB30_Pos
 (30U)

	)

4438 
	#CAN_F4R2_FB30_Msk
 (0x1U << 
CAN_F4R2_FB30_Pos
è

	)

4439 
	#CAN_F4R2_FB30
 
CAN_F4R2_FB30_Msk


	)

4440 
	#CAN_F4R2_FB31_Pos
 (31U)

	)

4441 
	#CAN_F4R2_FB31_Msk
 (0x1U << 
CAN_F4R2_FB31_Pos
è

	)

4442 
	#CAN_F4R2_FB31
 
CAN_F4R2_FB31_Msk


	)

4445 
	#CAN_F5R2_FB0_Pos
 (0U)

	)

4446 
	#CAN_F5R2_FB0_Msk
 (0x1U << 
CAN_F5R2_FB0_Pos
è

	)

4447 
	#CAN_F5R2_FB0
 
CAN_F5R2_FB0_Msk


	)

4448 
	#CAN_F5R2_FB1_Pos
 (1U)

	)

4449 
	#CAN_F5R2_FB1_Msk
 (0x1U << 
CAN_F5R2_FB1_Pos
è

	)

4450 
	#CAN_F5R2_FB1
 
CAN_F5R2_FB1_Msk


	)

4451 
	#CAN_F5R2_FB2_Pos
 (2U)

	)

4452 
	#CAN_F5R2_FB2_Msk
 (0x1U << 
CAN_F5R2_FB2_Pos
è

	)

4453 
	#CAN_F5R2_FB2
 
CAN_F5R2_FB2_Msk


	)

4454 
	#CAN_F5R2_FB3_Pos
 (3U)

	)

4455 
	#CAN_F5R2_FB3_Msk
 (0x1U << 
CAN_F5R2_FB3_Pos
è

	)

4456 
	#CAN_F5R2_FB3
 
CAN_F5R2_FB3_Msk


	)

4457 
	#CAN_F5R2_FB4_Pos
 (4U)

	)

4458 
	#CAN_F5R2_FB4_Msk
 (0x1U << 
CAN_F5R2_FB4_Pos
è

	)

4459 
	#CAN_F5R2_FB4
 
CAN_F5R2_FB4_Msk


	)

4460 
	#CAN_F5R2_FB5_Pos
 (5U)

	)

4461 
	#CAN_F5R2_FB5_Msk
 (0x1U << 
CAN_F5R2_FB5_Pos
è

	)

4462 
	#CAN_F5R2_FB5
 
CAN_F5R2_FB5_Msk


	)

4463 
	#CAN_F5R2_FB6_Pos
 (6U)

	)

4464 
	#CAN_F5R2_FB6_Msk
 (0x1U << 
CAN_F5R2_FB6_Pos
è

	)

4465 
	#CAN_F5R2_FB6
 
CAN_F5R2_FB6_Msk


	)

4466 
	#CAN_F5R2_FB7_Pos
 (7U)

	)

4467 
	#CAN_F5R2_FB7_Msk
 (0x1U << 
CAN_F5R2_FB7_Pos
è

	)

4468 
	#CAN_F5R2_FB7
 
CAN_F5R2_FB7_Msk


	)

4469 
	#CAN_F5R2_FB8_Pos
 (8U)

	)

4470 
	#CAN_F5R2_FB8_Msk
 (0x1U << 
CAN_F5R2_FB8_Pos
è

	)

4471 
	#CAN_F5R2_FB8
 
CAN_F5R2_FB8_Msk


	)

4472 
	#CAN_F5R2_FB9_Pos
 (9U)

	)

4473 
	#CAN_F5R2_FB9_Msk
 (0x1U << 
CAN_F5R2_FB9_Pos
è

	)

4474 
	#CAN_F5R2_FB9
 
CAN_F5R2_FB9_Msk


	)

4475 
	#CAN_F5R2_FB10_Pos
 (10U)

	)

4476 
	#CAN_F5R2_FB10_Msk
 (0x1U << 
CAN_F5R2_FB10_Pos
è

	)

4477 
	#CAN_F5R2_FB10
 
CAN_F5R2_FB10_Msk


	)

4478 
	#CAN_F5R2_FB11_Pos
 (11U)

	)

4479 
	#CAN_F5R2_FB11_Msk
 (0x1U << 
CAN_F5R2_FB11_Pos
è

	)

4480 
	#CAN_F5R2_FB11
 
CAN_F5R2_FB11_Msk


	)

4481 
	#CAN_F5R2_FB12_Pos
 (12U)

	)

4482 
	#CAN_F5R2_FB12_Msk
 (0x1U << 
CAN_F5R2_FB12_Pos
è

	)

4483 
	#CAN_F5R2_FB12
 
CAN_F5R2_FB12_Msk


	)

4484 
	#CAN_F5R2_FB13_Pos
 (13U)

	)

4485 
	#CAN_F5R2_FB13_Msk
 (0x1U << 
CAN_F5R2_FB13_Pos
è

	)

4486 
	#CAN_F5R2_FB13
 
CAN_F5R2_FB13_Msk


	)

4487 
	#CAN_F5R2_FB14_Pos
 (14U)

	)

4488 
	#CAN_F5R2_FB14_Msk
 (0x1U << 
CAN_F5R2_FB14_Pos
è

	)

4489 
	#CAN_F5R2_FB14
 
CAN_F5R2_FB14_Msk


	)

4490 
	#CAN_F5R2_FB15_Pos
 (15U)

	)

4491 
	#CAN_F5R2_FB15_Msk
 (0x1U << 
CAN_F5R2_FB15_Pos
è

	)

4492 
	#CAN_F5R2_FB15
 
CAN_F5R2_FB15_Msk


	)

4493 
	#CAN_F5R2_FB16_Pos
 (16U)

	)

4494 
	#CAN_F5R2_FB16_Msk
 (0x1U << 
CAN_F5R2_FB16_Pos
è

	)

4495 
	#CAN_F5R2_FB16
 
CAN_F5R2_FB16_Msk


	)

4496 
	#CAN_F5R2_FB17_Pos
 (17U)

	)

4497 
	#CAN_F5R2_FB17_Msk
 (0x1U << 
CAN_F5R2_FB17_Pos
è

	)

4498 
	#CAN_F5R2_FB17
 
CAN_F5R2_FB17_Msk


	)

4499 
	#CAN_F5R2_FB18_Pos
 (18U)

	)

4500 
	#CAN_F5R2_FB18_Msk
 (0x1U << 
CAN_F5R2_FB18_Pos
è

	)

4501 
	#CAN_F5R2_FB18
 
CAN_F5R2_FB18_Msk


	)

4502 
	#CAN_F5R2_FB19_Pos
 (19U)

	)

4503 
	#CAN_F5R2_FB19_Msk
 (0x1U << 
CAN_F5R2_FB19_Pos
è

	)

4504 
	#CAN_F5R2_FB19
 
CAN_F5R2_FB19_Msk


	)

4505 
	#CAN_F5R2_FB20_Pos
 (20U)

	)

4506 
	#CAN_F5R2_FB20_Msk
 (0x1U << 
CAN_F5R2_FB20_Pos
è

	)

4507 
	#CAN_F5R2_FB20
 
CAN_F5R2_FB20_Msk


	)

4508 
	#CAN_F5R2_FB21_Pos
 (21U)

	)

4509 
	#CAN_F5R2_FB21_Msk
 (0x1U << 
CAN_F5R2_FB21_Pos
è

	)

4510 
	#CAN_F5R2_FB21
 
CAN_F5R2_FB21_Msk


	)

4511 
	#CAN_F5R2_FB22_Pos
 (22U)

	)

4512 
	#CAN_F5R2_FB22_Msk
 (0x1U << 
CAN_F5R2_FB22_Pos
è

	)

4513 
	#CAN_F5R2_FB22
 
CAN_F5R2_FB22_Msk


	)

4514 
	#CAN_F5R2_FB23_Pos
 (23U)

	)

4515 
	#CAN_F5R2_FB23_Msk
 (0x1U << 
CAN_F5R2_FB23_Pos
è

	)

4516 
	#CAN_F5R2_FB23
 
CAN_F5R2_FB23_Msk


	)

4517 
	#CAN_F5R2_FB24_Pos
 (24U)

	)

4518 
	#CAN_F5R2_FB24_Msk
 (0x1U << 
CAN_F5R2_FB24_Pos
è

	)

4519 
	#CAN_F5R2_FB24
 
CAN_F5R2_FB24_Msk


	)

4520 
	#CAN_F5R2_FB25_Pos
 (25U)

	)

4521 
	#CAN_F5R2_FB25_Msk
 (0x1U << 
CAN_F5R2_FB25_Pos
è

	)

4522 
	#CAN_F5R2_FB25
 
CAN_F5R2_FB25_Msk


	)

4523 
	#CAN_F5R2_FB26_Pos
 (26U)

	)

4524 
	#CAN_F5R2_FB26_Msk
 (0x1U << 
CAN_F5R2_FB26_Pos
è

	)

4525 
	#CAN_F5R2_FB26
 
CAN_F5R2_FB26_Msk


	)

4526 
	#CAN_F5R2_FB27_Pos
 (27U)

	)

4527 
	#CAN_F5R2_FB27_Msk
 (0x1U << 
CAN_F5R2_FB27_Pos
è

	)

4528 
	#CAN_F5R2_FB27
 
CAN_F5R2_FB27_Msk


	)

4529 
	#CAN_F5R2_FB28_Pos
 (28U)

	)

4530 
	#CAN_F5R2_FB28_Msk
 (0x1U << 
CAN_F5R2_FB28_Pos
è

	)

4531 
	#CAN_F5R2_FB28
 
CAN_F5R2_FB28_Msk


	)

4532 
	#CAN_F5R2_FB29_Pos
 (29U)

	)

4533 
	#CAN_F5R2_FB29_Msk
 (0x1U << 
CAN_F5R2_FB29_Pos
è

	)

4534 
	#CAN_F5R2_FB29
 
CAN_F5R2_FB29_Msk


	)

4535 
	#CAN_F5R2_FB30_Pos
 (30U)

	)

4536 
	#CAN_F5R2_FB30_Msk
 (0x1U << 
CAN_F5R2_FB30_Pos
è

	)

4537 
	#CAN_F5R2_FB30
 
CAN_F5R2_FB30_Msk


	)

4538 
	#CAN_F5R2_FB31_Pos
 (31U)

	)

4539 
	#CAN_F5R2_FB31_Msk
 (0x1U << 
CAN_F5R2_FB31_Pos
è

	)

4540 
	#CAN_F5R2_FB31
 
CAN_F5R2_FB31_Msk


	)

4543 
	#CAN_F6R2_FB0_Pos
 (0U)

	)

4544 
	#CAN_F6R2_FB0_Msk
 (0x1U << 
CAN_F6R2_FB0_Pos
è

	)

4545 
	#CAN_F6R2_FB0
 
CAN_F6R2_FB0_Msk


	)

4546 
	#CAN_F6R2_FB1_Pos
 (1U)

	)

4547 
	#CAN_F6R2_FB1_Msk
 (0x1U << 
CAN_F6R2_FB1_Pos
è

	)

4548 
	#CAN_F6R2_FB1
 
CAN_F6R2_FB1_Msk


	)

4549 
	#CAN_F6R2_FB2_Pos
 (2U)

	)

4550 
	#CAN_F6R2_FB2_Msk
 (0x1U << 
CAN_F6R2_FB2_Pos
è

	)

4551 
	#CAN_F6R2_FB2
 
CAN_F6R2_FB2_Msk


	)

4552 
	#CAN_F6R2_FB3_Pos
 (3U)

	)

4553 
	#CAN_F6R2_FB3_Msk
 (0x1U << 
CAN_F6R2_FB3_Pos
è

	)

4554 
	#CAN_F6R2_FB3
 
CAN_F6R2_FB3_Msk


	)

4555 
	#CAN_F6R2_FB4_Pos
 (4U)

	)

4556 
	#CAN_F6R2_FB4_Msk
 (0x1U << 
CAN_F6R2_FB4_Pos
è

	)

4557 
	#CAN_F6R2_FB4
 
CAN_F6R2_FB4_Msk


	)

4558 
	#CAN_F6R2_FB5_Pos
 (5U)

	)

4559 
	#CAN_F6R2_FB5_Msk
 (0x1U << 
CAN_F6R2_FB5_Pos
è

	)

4560 
	#CAN_F6R2_FB5
 
CAN_F6R2_FB5_Msk


	)

4561 
	#CAN_F6R2_FB6_Pos
 (6U)

	)

4562 
	#CAN_F6R2_FB6_Msk
 (0x1U << 
CAN_F6R2_FB6_Pos
è

	)

4563 
	#CAN_F6R2_FB6
 
CAN_F6R2_FB6_Msk


	)

4564 
	#CAN_F6R2_FB7_Pos
 (7U)

	)

4565 
	#CAN_F6R2_FB7_Msk
 (0x1U << 
CAN_F6R2_FB7_Pos
è

	)

4566 
	#CAN_F6R2_FB7
 
CAN_F6R2_FB7_Msk


	)

4567 
	#CAN_F6R2_FB8_Pos
 (8U)

	)

4568 
	#CAN_F6R2_FB8_Msk
 (0x1U << 
CAN_F6R2_FB8_Pos
è

	)

4569 
	#CAN_F6R2_FB8
 
CAN_F6R2_FB8_Msk


	)

4570 
	#CAN_F6R2_FB9_Pos
 (9U)

	)

4571 
	#CAN_F6R2_FB9_Msk
 (0x1U << 
CAN_F6R2_FB9_Pos
è

	)

4572 
	#CAN_F6R2_FB9
 
CAN_F6R2_FB9_Msk


	)

4573 
	#CAN_F6R2_FB10_Pos
 (10U)

	)

4574 
	#CAN_F6R2_FB10_Msk
 (0x1U << 
CAN_F6R2_FB10_Pos
è

	)

4575 
	#CAN_F6R2_FB10
 
CAN_F6R2_FB10_Msk


	)

4576 
	#CAN_F6R2_FB11_Pos
 (11U)

	)

4577 
	#CAN_F6R2_FB11_Msk
 (0x1U << 
CAN_F6R2_FB11_Pos
è

	)

4578 
	#CAN_F6R2_FB11
 
CAN_F6R2_FB11_Msk


	)

4579 
	#CAN_F6R2_FB12_Pos
 (12U)

	)

4580 
	#CAN_F6R2_FB12_Msk
 (0x1U << 
CAN_F6R2_FB12_Pos
è

	)

4581 
	#CAN_F6R2_FB12
 
CAN_F6R2_FB12_Msk


	)

4582 
	#CAN_F6R2_FB13_Pos
 (13U)

	)

4583 
	#CAN_F6R2_FB13_Msk
 (0x1U << 
CAN_F6R2_FB13_Pos
è

	)

4584 
	#CAN_F6R2_FB13
 
CAN_F6R2_FB13_Msk


	)

4585 
	#CAN_F6R2_FB14_Pos
 (14U)

	)

4586 
	#CAN_F6R2_FB14_Msk
 (0x1U << 
CAN_F6R2_FB14_Pos
è

	)

4587 
	#CAN_F6R2_FB14
 
CAN_F6R2_FB14_Msk


	)

4588 
	#CAN_F6R2_FB15_Pos
 (15U)

	)

4589 
	#CAN_F6R2_FB15_Msk
 (0x1U << 
CAN_F6R2_FB15_Pos
è

	)

4590 
	#CAN_F6R2_FB15
 
CAN_F6R2_FB15_Msk


	)

4591 
	#CAN_F6R2_FB16_Pos
 (16U)

	)

4592 
	#CAN_F6R2_FB16_Msk
 (0x1U << 
CAN_F6R2_FB16_Pos
è

	)

4593 
	#CAN_F6R2_FB16
 
CAN_F6R2_FB16_Msk


	)

4594 
	#CAN_F6R2_FB17_Pos
 (17U)

	)

4595 
	#CAN_F6R2_FB17_Msk
 (0x1U << 
CAN_F6R2_FB17_Pos
è

	)

4596 
	#CAN_F6R2_FB17
 
CAN_F6R2_FB17_Msk


	)

4597 
	#CAN_F6R2_FB18_Pos
 (18U)

	)

4598 
	#CAN_F6R2_FB18_Msk
 (0x1U << 
CAN_F6R2_FB18_Pos
è

	)

4599 
	#CAN_F6R2_FB18
 
CAN_F6R2_FB18_Msk


	)

4600 
	#CAN_F6R2_FB19_Pos
 (19U)

	)

4601 
	#CAN_F6R2_FB19_Msk
 (0x1U << 
CAN_F6R2_FB19_Pos
è

	)

4602 
	#CAN_F6R2_FB19
 
CAN_F6R2_FB19_Msk


	)

4603 
	#CAN_F6R2_FB20_Pos
 (20U)

	)

4604 
	#CAN_F6R2_FB20_Msk
 (0x1U << 
CAN_F6R2_FB20_Pos
è

	)

4605 
	#CAN_F6R2_FB20
 
CAN_F6R2_FB20_Msk


	)

4606 
	#CAN_F6R2_FB21_Pos
 (21U)

	)

4607 
	#CAN_F6R2_FB21_Msk
 (0x1U << 
CAN_F6R2_FB21_Pos
è

	)

4608 
	#CAN_F6R2_FB21
 
CAN_F6R2_FB21_Msk


	)

4609 
	#CAN_F6R2_FB22_Pos
 (22U)

	)

4610 
	#CAN_F6R2_FB22_Msk
 (0x1U << 
CAN_F6R2_FB22_Pos
è

	)

4611 
	#CAN_F6R2_FB22
 
CAN_F6R2_FB22_Msk


	)

4612 
	#CAN_F6R2_FB23_Pos
 (23U)

	)

4613 
	#CAN_F6R2_FB23_Msk
 (0x1U << 
CAN_F6R2_FB23_Pos
è

	)

4614 
	#CAN_F6R2_FB23
 
CAN_F6R2_FB23_Msk


	)

4615 
	#CAN_F6R2_FB24_Pos
 (24U)

	)

4616 
	#CAN_F6R2_FB24_Msk
 (0x1U << 
CAN_F6R2_FB24_Pos
è

	)

4617 
	#CAN_F6R2_FB24
 
CAN_F6R2_FB24_Msk


	)

4618 
	#CAN_F6R2_FB25_Pos
 (25U)

	)

4619 
	#CAN_F6R2_FB25_Msk
 (0x1U << 
CAN_F6R2_FB25_Pos
è

	)

4620 
	#CAN_F6R2_FB25
 
CAN_F6R2_FB25_Msk


	)

4621 
	#CAN_F6R2_FB26_Pos
 (26U)

	)

4622 
	#CAN_F6R2_FB26_Msk
 (0x1U << 
CAN_F6R2_FB26_Pos
è

	)

4623 
	#CAN_F6R2_FB26
 
CAN_F6R2_FB26_Msk


	)

4624 
	#CAN_F6R2_FB27_Pos
 (27U)

	)

4625 
	#CAN_F6R2_FB27_Msk
 (0x1U << 
CAN_F6R2_FB27_Pos
è

	)

4626 
	#CAN_F6R2_FB27
 
CAN_F6R2_FB27_Msk


	)

4627 
	#CAN_F6R2_FB28_Pos
 (28U)

	)

4628 
	#CAN_F6R2_FB28_Msk
 (0x1U << 
CAN_F6R2_FB28_Pos
è

	)

4629 
	#CAN_F6R2_FB28
 
CAN_F6R2_FB28_Msk


	)

4630 
	#CAN_F6R2_FB29_Pos
 (29U)

	)

4631 
	#CAN_F6R2_FB29_Msk
 (0x1U << 
CAN_F6R2_FB29_Pos
è

	)

4632 
	#CAN_F6R2_FB29
 
CAN_F6R2_FB29_Msk


	)

4633 
	#CAN_F6R2_FB30_Pos
 (30U)

	)

4634 
	#CAN_F6R2_FB30_Msk
 (0x1U << 
CAN_F6R2_FB30_Pos
è

	)

4635 
	#CAN_F6R2_FB30
 
CAN_F6R2_FB30_Msk


	)

4636 
	#CAN_F6R2_FB31_Pos
 (31U)

	)

4637 
	#CAN_F6R2_FB31_Msk
 (0x1U << 
CAN_F6R2_FB31_Pos
è

	)

4638 
	#CAN_F6R2_FB31
 
CAN_F6R2_FB31_Msk


	)

4641 
	#CAN_F7R2_FB0_Pos
 (0U)

	)

4642 
	#CAN_F7R2_FB0_Msk
 (0x1U << 
CAN_F7R2_FB0_Pos
è

	)

4643 
	#CAN_F7R2_FB0
 
CAN_F7R2_FB0_Msk


	)

4644 
	#CAN_F7R2_FB1_Pos
 (1U)

	)

4645 
	#CAN_F7R2_FB1_Msk
 (0x1U << 
CAN_F7R2_FB1_Pos
è

	)

4646 
	#CAN_F7R2_FB1
 
CAN_F7R2_FB1_Msk


	)

4647 
	#CAN_F7R2_FB2_Pos
 (2U)

	)

4648 
	#CAN_F7R2_FB2_Msk
 (0x1U << 
CAN_F7R2_FB2_Pos
è

	)

4649 
	#CAN_F7R2_FB2
 
CAN_F7R2_FB2_Msk


	)

4650 
	#CAN_F7R2_FB3_Pos
 (3U)

	)

4651 
	#CAN_F7R2_FB3_Msk
 (0x1U << 
CAN_F7R2_FB3_Pos
è

	)

4652 
	#CAN_F7R2_FB3
 
CAN_F7R2_FB3_Msk


	)

4653 
	#CAN_F7R2_FB4_Pos
 (4U)

	)

4654 
	#CAN_F7R2_FB4_Msk
 (0x1U << 
CAN_F7R2_FB4_Pos
è

	)

4655 
	#CAN_F7R2_FB4
 
CAN_F7R2_FB4_Msk


	)

4656 
	#CAN_F7R2_FB5_Pos
 (5U)

	)

4657 
	#CAN_F7R2_FB5_Msk
 (0x1U << 
CAN_F7R2_FB5_Pos
è

	)

4658 
	#CAN_F7R2_FB5
 
CAN_F7R2_FB5_Msk


	)

4659 
	#CAN_F7R2_FB6_Pos
 (6U)

	)

4660 
	#CAN_F7R2_FB6_Msk
 (0x1U << 
CAN_F7R2_FB6_Pos
è

	)

4661 
	#CAN_F7R2_FB6
 
CAN_F7R2_FB6_Msk


	)

4662 
	#CAN_F7R2_FB7_Pos
 (7U)

	)

4663 
	#CAN_F7R2_FB7_Msk
 (0x1U << 
CAN_F7R2_FB7_Pos
è

	)

4664 
	#CAN_F7R2_FB7
 
CAN_F7R2_FB7_Msk


	)

4665 
	#CAN_F7R2_FB8_Pos
 (8U)

	)

4666 
	#CAN_F7R2_FB8_Msk
 (0x1U << 
CAN_F7R2_FB8_Pos
è

	)

4667 
	#CAN_F7R2_FB8
 
CAN_F7R2_FB8_Msk


	)

4668 
	#CAN_F7R2_FB9_Pos
 (9U)

	)

4669 
	#CAN_F7R2_FB9_Msk
 (0x1U << 
CAN_F7R2_FB9_Pos
è

	)

4670 
	#CAN_F7R2_FB9
 
CAN_F7R2_FB9_Msk


	)

4671 
	#CAN_F7R2_FB10_Pos
 (10U)

	)

4672 
	#CAN_F7R2_FB10_Msk
 (0x1U << 
CAN_F7R2_FB10_Pos
è

	)

4673 
	#CAN_F7R2_FB10
 
CAN_F7R2_FB10_Msk


	)

4674 
	#CAN_F7R2_FB11_Pos
 (11U)

	)

4675 
	#CAN_F7R2_FB11_Msk
 (0x1U << 
CAN_F7R2_FB11_Pos
è

	)

4676 
	#CAN_F7R2_FB11
 
CAN_F7R2_FB11_Msk


	)

4677 
	#CAN_F7R2_FB12_Pos
 (12U)

	)

4678 
	#CAN_F7R2_FB12_Msk
 (0x1U << 
CAN_F7R2_FB12_Pos
è

	)

4679 
	#CAN_F7R2_FB12
 
CAN_F7R2_FB12_Msk


	)

4680 
	#CAN_F7R2_FB13_Pos
 (13U)

	)

4681 
	#CAN_F7R2_FB13_Msk
 (0x1U << 
CAN_F7R2_FB13_Pos
è

	)

4682 
	#CAN_F7R2_FB13
 
CAN_F7R2_FB13_Msk


	)

4683 
	#CAN_F7R2_FB14_Pos
 (14U)

	)

4684 
	#CAN_F7R2_FB14_Msk
 (0x1U << 
CAN_F7R2_FB14_Pos
è

	)

4685 
	#CAN_F7R2_FB14
 
CAN_F7R2_FB14_Msk


	)

4686 
	#CAN_F7R2_FB15_Pos
 (15U)

	)

4687 
	#CAN_F7R2_FB15_Msk
 (0x1U << 
CAN_F7R2_FB15_Pos
è

	)

4688 
	#CAN_F7R2_FB15
 
CAN_F7R2_FB15_Msk


	)

4689 
	#CAN_F7R2_FB16_Pos
 (16U)

	)

4690 
	#CAN_F7R2_FB16_Msk
 (0x1U << 
CAN_F7R2_FB16_Pos
è

	)

4691 
	#CAN_F7R2_FB16
 
CAN_F7R2_FB16_Msk


	)

4692 
	#CAN_F7R2_FB17_Pos
 (17U)

	)

4693 
	#CAN_F7R2_FB17_Msk
 (0x1U << 
CAN_F7R2_FB17_Pos
è

	)

4694 
	#CAN_F7R2_FB17
 
CAN_F7R2_FB17_Msk


	)

4695 
	#CAN_F7R2_FB18_Pos
 (18U)

	)

4696 
	#CAN_F7R2_FB18_Msk
 (0x1U << 
CAN_F7R2_FB18_Pos
è

	)

4697 
	#CAN_F7R2_FB18
 
CAN_F7R2_FB18_Msk


	)

4698 
	#CAN_F7R2_FB19_Pos
 (19U)

	)

4699 
	#CAN_F7R2_FB19_Msk
 (0x1U << 
CAN_F7R2_FB19_Pos
è

	)

4700 
	#CAN_F7R2_FB19
 
CAN_F7R2_FB19_Msk


	)

4701 
	#CAN_F7R2_FB20_Pos
 (20U)

	)

4702 
	#CAN_F7R2_FB20_Msk
 (0x1U << 
CAN_F7R2_FB20_Pos
è

	)

4703 
	#CAN_F7R2_FB20
 
CAN_F7R2_FB20_Msk


	)

4704 
	#CAN_F7R2_FB21_Pos
 (21U)

	)

4705 
	#CAN_F7R2_FB21_Msk
 (0x1U << 
CAN_F7R2_FB21_Pos
è

	)

4706 
	#CAN_F7R2_FB21
 
CAN_F7R2_FB21_Msk


	)

4707 
	#CAN_F7R2_FB22_Pos
 (22U)

	)

4708 
	#CAN_F7R2_FB22_Msk
 (0x1U << 
CAN_F7R2_FB22_Pos
è

	)

4709 
	#CAN_F7R2_FB22
 
CAN_F7R2_FB22_Msk


	)

4710 
	#CAN_F7R2_FB23_Pos
 (23U)

	)

4711 
	#CAN_F7R2_FB23_Msk
 (0x1U << 
CAN_F7R2_FB23_Pos
è

	)

4712 
	#CAN_F7R2_FB23
 
CAN_F7R2_FB23_Msk


	)

4713 
	#CAN_F7R2_FB24_Pos
 (24U)

	)

4714 
	#CAN_F7R2_FB24_Msk
 (0x1U << 
CAN_F7R2_FB24_Pos
è

	)

4715 
	#CAN_F7R2_FB24
 
CAN_F7R2_FB24_Msk


	)

4716 
	#CAN_F7R2_FB25_Pos
 (25U)

	)

4717 
	#CAN_F7R2_FB25_Msk
 (0x1U << 
CAN_F7R2_FB25_Pos
è

	)

4718 
	#CAN_F7R2_FB25
 
CAN_F7R2_FB25_Msk


	)

4719 
	#CAN_F7R2_FB26_Pos
 (26U)

	)

4720 
	#CAN_F7R2_FB26_Msk
 (0x1U << 
CAN_F7R2_FB26_Pos
è

	)

4721 
	#CAN_F7R2_FB26
 
CAN_F7R2_FB26_Msk


	)

4722 
	#CAN_F7R2_FB27_Pos
 (27U)

	)

4723 
	#CAN_F7R2_FB27_Msk
 (0x1U << 
CAN_F7R2_FB27_Pos
è

	)

4724 
	#CAN_F7R2_FB27
 
CAN_F7R2_FB27_Msk


	)

4725 
	#CAN_F7R2_FB28_Pos
 (28U)

	)

4726 
	#CAN_F7R2_FB28_Msk
 (0x1U << 
CAN_F7R2_FB28_Pos
è

	)

4727 
	#CAN_F7R2_FB28
 
CAN_F7R2_FB28_Msk


	)

4728 
	#CAN_F7R2_FB29_Pos
 (29U)

	)

4729 
	#CAN_F7R2_FB29_Msk
 (0x1U << 
CAN_F7R2_FB29_Pos
è

	)

4730 
	#CAN_F7R2_FB29
 
CAN_F7R2_FB29_Msk


	)

4731 
	#CAN_F7R2_FB30_Pos
 (30U)

	)

4732 
	#CAN_F7R2_FB30_Msk
 (0x1U << 
CAN_F7R2_FB30_Pos
è

	)

4733 
	#CAN_F7R2_FB30
 
CAN_F7R2_FB30_Msk


	)

4734 
	#CAN_F7R2_FB31_Pos
 (31U)

	)

4735 
	#CAN_F7R2_FB31_Msk
 (0x1U << 
CAN_F7R2_FB31_Pos
è

	)

4736 
	#CAN_F7R2_FB31
 
CAN_F7R2_FB31_Msk


	)

4739 
	#CAN_F8R2_FB0_Pos
 (0U)

	)

4740 
	#CAN_F8R2_FB0_Msk
 (0x1U << 
CAN_F8R2_FB0_Pos
è

	)

4741 
	#CAN_F8R2_FB0
 
CAN_F8R2_FB0_Msk


	)

4742 
	#CAN_F8R2_FB1_Pos
 (1U)

	)

4743 
	#CAN_F8R2_FB1_Msk
 (0x1U << 
CAN_F8R2_FB1_Pos
è

	)

4744 
	#CAN_F8R2_FB1
 
CAN_F8R2_FB1_Msk


	)

4745 
	#CAN_F8R2_FB2_Pos
 (2U)

	)

4746 
	#CAN_F8R2_FB2_Msk
 (0x1U << 
CAN_F8R2_FB2_Pos
è

	)

4747 
	#CAN_F8R2_FB2
 
CAN_F8R2_FB2_Msk


	)

4748 
	#CAN_F8R2_FB3_Pos
 (3U)

	)

4749 
	#CAN_F8R2_FB3_Msk
 (0x1U << 
CAN_F8R2_FB3_Pos
è

	)

4750 
	#CAN_F8R2_FB3
 
CAN_F8R2_FB3_Msk


	)

4751 
	#CAN_F8R2_FB4_Pos
 (4U)

	)

4752 
	#CAN_F8R2_FB4_Msk
 (0x1U << 
CAN_F8R2_FB4_Pos
è

	)

4753 
	#CAN_F8R2_FB4
 
CAN_F8R2_FB4_Msk


	)

4754 
	#CAN_F8R2_FB5_Pos
 (5U)

	)

4755 
	#CAN_F8R2_FB5_Msk
 (0x1U << 
CAN_F8R2_FB5_Pos
è

	)

4756 
	#CAN_F8R2_FB5
 
CAN_F8R2_FB5_Msk


	)

4757 
	#CAN_F8R2_FB6_Pos
 (6U)

	)

4758 
	#CAN_F8R2_FB6_Msk
 (0x1U << 
CAN_F8R2_FB6_Pos
è

	)

4759 
	#CAN_F8R2_FB6
 
CAN_F8R2_FB6_Msk


	)

4760 
	#CAN_F8R2_FB7_Pos
 (7U)

	)

4761 
	#CAN_F8R2_FB7_Msk
 (0x1U << 
CAN_F8R2_FB7_Pos
è

	)

4762 
	#CAN_F8R2_FB7
 
CAN_F8R2_FB7_Msk


	)

4763 
	#CAN_F8R2_FB8_Pos
 (8U)

	)

4764 
	#CAN_F8R2_FB8_Msk
 (0x1U << 
CAN_F8R2_FB8_Pos
è

	)

4765 
	#CAN_F8R2_FB8
 
CAN_F8R2_FB8_Msk


	)

4766 
	#CAN_F8R2_FB9_Pos
 (9U)

	)

4767 
	#CAN_F8R2_FB9_Msk
 (0x1U << 
CAN_F8R2_FB9_Pos
è

	)

4768 
	#CAN_F8R2_FB9
 
CAN_F8R2_FB9_Msk


	)

4769 
	#CAN_F8R2_FB10_Pos
 (10U)

	)

4770 
	#CAN_F8R2_FB10_Msk
 (0x1U << 
CAN_F8R2_FB10_Pos
è

	)

4771 
	#CAN_F8R2_FB10
 
CAN_F8R2_FB10_Msk


	)

4772 
	#CAN_F8R2_FB11_Pos
 (11U)

	)

4773 
	#CAN_F8R2_FB11_Msk
 (0x1U << 
CAN_F8R2_FB11_Pos
è

	)

4774 
	#CAN_F8R2_FB11
 
CAN_F8R2_FB11_Msk


	)

4775 
	#CAN_F8R2_FB12_Pos
 (12U)

	)

4776 
	#CAN_F8R2_FB12_Msk
 (0x1U << 
CAN_F8R2_FB12_Pos
è

	)

4777 
	#CAN_F8R2_FB12
 
CAN_F8R2_FB12_Msk


	)

4778 
	#CAN_F8R2_FB13_Pos
 (13U)

	)

4779 
	#CAN_F8R2_FB13_Msk
 (0x1U << 
CAN_F8R2_FB13_Pos
è

	)

4780 
	#CAN_F8R2_FB13
 
CAN_F8R2_FB13_Msk


	)

4781 
	#CAN_F8R2_FB14_Pos
 (14U)

	)

4782 
	#CAN_F8R2_FB14_Msk
 (0x1U << 
CAN_F8R2_FB14_Pos
è

	)

4783 
	#CAN_F8R2_FB14
 
CAN_F8R2_FB14_Msk


	)

4784 
	#CAN_F8R2_FB15_Pos
 (15U)

	)

4785 
	#CAN_F8R2_FB15_Msk
 (0x1U << 
CAN_F8R2_FB15_Pos
è

	)

4786 
	#CAN_F8R2_FB15
 
CAN_F8R2_FB15_Msk


	)

4787 
	#CAN_F8R2_FB16_Pos
 (16U)

	)

4788 
	#CAN_F8R2_FB16_Msk
 (0x1U << 
CAN_F8R2_FB16_Pos
è

	)

4789 
	#CAN_F8R2_FB16
 
CAN_F8R2_FB16_Msk


	)

4790 
	#CAN_F8R2_FB17_Pos
 (17U)

	)

4791 
	#CAN_F8R2_FB17_Msk
 (0x1U << 
CAN_F8R2_FB17_Pos
è

	)

4792 
	#CAN_F8R2_FB17
 
CAN_F8R2_FB17_Msk


	)

4793 
	#CAN_F8R2_FB18_Pos
 (18U)

	)

4794 
	#CAN_F8R2_FB18_Msk
 (0x1U << 
CAN_F8R2_FB18_Pos
è

	)

4795 
	#CAN_F8R2_FB18
 
CAN_F8R2_FB18_Msk


	)

4796 
	#CAN_F8R2_FB19_Pos
 (19U)

	)

4797 
	#CAN_F8R2_FB19_Msk
 (0x1U << 
CAN_F8R2_FB19_Pos
è

	)

4798 
	#CAN_F8R2_FB19
 
CAN_F8R2_FB19_Msk


	)

4799 
	#CAN_F8R2_FB20_Pos
 (20U)

	)

4800 
	#CAN_F8R2_FB20_Msk
 (0x1U << 
CAN_F8R2_FB20_Pos
è

	)

4801 
	#CAN_F8R2_FB20
 
CAN_F8R2_FB20_Msk


	)

4802 
	#CAN_F8R2_FB21_Pos
 (21U)

	)

4803 
	#CAN_F8R2_FB21_Msk
 (0x1U << 
CAN_F8R2_FB21_Pos
è

	)

4804 
	#CAN_F8R2_FB21
 
CAN_F8R2_FB21_Msk


	)

4805 
	#CAN_F8R2_FB22_Pos
 (22U)

	)

4806 
	#CAN_F8R2_FB22_Msk
 (0x1U << 
CAN_F8R2_FB22_Pos
è

	)

4807 
	#CAN_F8R2_FB22
 
CAN_F8R2_FB22_Msk


	)

4808 
	#CAN_F8R2_FB23_Pos
 (23U)

	)

4809 
	#CAN_F8R2_FB23_Msk
 (0x1U << 
CAN_F8R2_FB23_Pos
è

	)

4810 
	#CAN_F8R2_FB23
 
CAN_F8R2_FB23_Msk


	)

4811 
	#CAN_F8R2_FB24_Pos
 (24U)

	)

4812 
	#CAN_F8R2_FB24_Msk
 (0x1U << 
CAN_F8R2_FB24_Pos
è

	)

4813 
	#CAN_F8R2_FB24
 
CAN_F8R2_FB24_Msk


	)

4814 
	#CAN_F8R2_FB25_Pos
 (25U)

	)

4815 
	#CAN_F8R2_FB25_Msk
 (0x1U << 
CAN_F8R2_FB25_Pos
è

	)

4816 
	#CAN_F8R2_FB25
 
CAN_F8R2_FB25_Msk


	)

4817 
	#CAN_F8R2_FB26_Pos
 (26U)

	)

4818 
	#CAN_F8R2_FB26_Msk
 (0x1U << 
CAN_F8R2_FB26_Pos
è

	)

4819 
	#CAN_F8R2_FB26
 
CAN_F8R2_FB26_Msk


	)

4820 
	#CAN_F8R2_FB27_Pos
 (27U)

	)

4821 
	#CAN_F8R2_FB27_Msk
 (0x1U << 
CAN_F8R2_FB27_Pos
è

	)

4822 
	#CAN_F8R2_FB27
 
CAN_F8R2_FB27_Msk


	)

4823 
	#CAN_F8R2_FB28_Pos
 (28U)

	)

4824 
	#CAN_F8R2_FB28_Msk
 (0x1U << 
CAN_F8R2_FB28_Pos
è

	)

4825 
	#CAN_F8R2_FB28
 
CAN_F8R2_FB28_Msk


	)

4826 
	#CAN_F8R2_FB29_Pos
 (29U)

	)

4827 
	#CAN_F8R2_FB29_Msk
 (0x1U << 
CAN_F8R2_FB29_Pos
è

	)

4828 
	#CAN_F8R2_FB29
 
CAN_F8R2_FB29_Msk


	)

4829 
	#CAN_F8R2_FB30_Pos
 (30U)

	)

4830 
	#CAN_F8R2_FB30_Msk
 (0x1U << 
CAN_F8R2_FB30_Pos
è

	)

4831 
	#CAN_F8R2_FB30
 
CAN_F8R2_FB30_Msk


	)

4832 
	#CAN_F8R2_FB31_Pos
 (31U)

	)

4833 
	#CAN_F8R2_FB31_Msk
 (0x1U << 
CAN_F8R2_FB31_Pos
è

	)

4834 
	#CAN_F8R2_FB31
 
CAN_F8R2_FB31_Msk


	)

4837 
	#CAN_F9R2_FB0_Pos
 (0U)

	)

4838 
	#CAN_F9R2_FB0_Msk
 (0x1U << 
CAN_F9R2_FB0_Pos
è

	)

4839 
	#CAN_F9R2_FB0
 
CAN_F9R2_FB0_Msk


	)

4840 
	#CAN_F9R2_FB1_Pos
 (1U)

	)

4841 
	#CAN_F9R2_FB1_Msk
 (0x1U << 
CAN_F9R2_FB1_Pos
è

	)

4842 
	#CAN_F9R2_FB1
 
CAN_F9R2_FB1_Msk


	)

4843 
	#CAN_F9R2_FB2_Pos
 (2U)

	)

4844 
	#CAN_F9R2_FB2_Msk
 (0x1U << 
CAN_F9R2_FB2_Pos
è

	)

4845 
	#CAN_F9R2_FB2
 
CAN_F9R2_FB2_Msk


	)

4846 
	#CAN_F9R2_FB3_Pos
 (3U)

	)

4847 
	#CAN_F9R2_FB3_Msk
 (0x1U << 
CAN_F9R2_FB3_Pos
è

	)

4848 
	#CAN_F9R2_FB3
 
CAN_F9R2_FB3_Msk


	)

4849 
	#CAN_F9R2_FB4_Pos
 (4U)

	)

4850 
	#CAN_F9R2_FB4_Msk
 (0x1U << 
CAN_F9R2_FB4_Pos
è

	)

4851 
	#CAN_F9R2_FB4
 
CAN_F9R2_FB4_Msk


	)

4852 
	#CAN_F9R2_FB5_Pos
 (5U)

	)

4853 
	#CAN_F9R2_FB5_Msk
 (0x1U << 
CAN_F9R2_FB5_Pos
è

	)

4854 
	#CAN_F9R2_FB5
 
CAN_F9R2_FB5_Msk


	)

4855 
	#CAN_F9R2_FB6_Pos
 (6U)

	)

4856 
	#CAN_F9R2_FB6_Msk
 (0x1U << 
CAN_F9R2_FB6_Pos
è

	)

4857 
	#CAN_F9R2_FB6
 
CAN_F9R2_FB6_Msk


	)

4858 
	#CAN_F9R2_FB7_Pos
 (7U)

	)

4859 
	#CAN_F9R2_FB7_Msk
 (0x1U << 
CAN_F9R2_FB7_Pos
è

	)

4860 
	#CAN_F9R2_FB7
 
CAN_F9R2_FB7_Msk


	)

4861 
	#CAN_F9R2_FB8_Pos
 (8U)

	)

4862 
	#CAN_F9R2_FB8_Msk
 (0x1U << 
CAN_F9R2_FB8_Pos
è

	)

4863 
	#CAN_F9R2_FB8
 
CAN_F9R2_FB8_Msk


	)

4864 
	#CAN_F9R2_FB9_Pos
 (9U)

	)

4865 
	#CAN_F9R2_FB9_Msk
 (0x1U << 
CAN_F9R2_FB9_Pos
è

	)

4866 
	#CAN_F9R2_FB9
 
CAN_F9R2_FB9_Msk


	)

4867 
	#CAN_F9R2_FB10_Pos
 (10U)

	)

4868 
	#CAN_F9R2_FB10_Msk
 (0x1U << 
CAN_F9R2_FB10_Pos
è

	)

4869 
	#CAN_F9R2_FB10
 
CAN_F9R2_FB10_Msk


	)

4870 
	#CAN_F9R2_FB11_Pos
 (11U)

	)

4871 
	#CAN_F9R2_FB11_Msk
 (0x1U << 
CAN_F9R2_FB11_Pos
è

	)

4872 
	#CAN_F9R2_FB11
 
CAN_F9R2_FB11_Msk


	)

4873 
	#CAN_F9R2_FB12_Pos
 (12U)

	)

4874 
	#CAN_F9R2_FB12_Msk
 (0x1U << 
CAN_F9R2_FB12_Pos
è

	)

4875 
	#CAN_F9R2_FB12
 
CAN_F9R2_FB12_Msk


	)

4876 
	#CAN_F9R2_FB13_Pos
 (13U)

	)

4877 
	#CAN_F9R2_FB13_Msk
 (0x1U << 
CAN_F9R2_FB13_Pos
è

	)

4878 
	#CAN_F9R2_FB13
 
CAN_F9R2_FB13_Msk


	)

4879 
	#CAN_F9R2_FB14_Pos
 (14U)

	)

4880 
	#CAN_F9R2_FB14_Msk
 (0x1U << 
CAN_F9R2_FB14_Pos
è

	)

4881 
	#CAN_F9R2_FB14
 
CAN_F9R2_FB14_Msk


	)

4882 
	#CAN_F9R2_FB15_Pos
 (15U)

	)

4883 
	#CAN_F9R2_FB15_Msk
 (0x1U << 
CAN_F9R2_FB15_Pos
è

	)

4884 
	#CAN_F9R2_FB15
 
CAN_F9R2_FB15_Msk


	)

4885 
	#CAN_F9R2_FB16_Pos
 (16U)

	)

4886 
	#CAN_F9R2_FB16_Msk
 (0x1U << 
CAN_F9R2_FB16_Pos
è

	)

4887 
	#CAN_F9R2_FB16
 
CAN_F9R2_FB16_Msk


	)

4888 
	#CAN_F9R2_FB17_Pos
 (17U)

	)

4889 
	#CAN_F9R2_FB17_Msk
 (0x1U << 
CAN_F9R2_FB17_Pos
è

	)

4890 
	#CAN_F9R2_FB17
 
CAN_F9R2_FB17_Msk


	)

4891 
	#CAN_F9R2_FB18_Pos
 (18U)

	)

4892 
	#CAN_F9R2_FB18_Msk
 (0x1U << 
CAN_F9R2_FB18_Pos
è

	)

4893 
	#CAN_F9R2_FB18
 
CAN_F9R2_FB18_Msk


	)

4894 
	#CAN_F9R2_FB19_Pos
 (19U)

	)

4895 
	#CAN_F9R2_FB19_Msk
 (0x1U << 
CAN_F9R2_FB19_Pos
è

	)

4896 
	#CAN_F9R2_FB19
 
CAN_F9R2_FB19_Msk


	)

4897 
	#CAN_F9R2_FB20_Pos
 (20U)

	)

4898 
	#CAN_F9R2_FB20_Msk
 (0x1U << 
CAN_F9R2_FB20_Pos
è

	)

4899 
	#CAN_F9R2_FB20
 
CAN_F9R2_FB20_Msk


	)

4900 
	#CAN_F9R2_FB21_Pos
 (21U)

	)

4901 
	#CAN_F9R2_FB21_Msk
 (0x1U << 
CAN_F9R2_FB21_Pos
è

	)

4902 
	#CAN_F9R2_FB21
 
CAN_F9R2_FB21_Msk


	)

4903 
	#CAN_F9R2_FB22_Pos
 (22U)

	)

4904 
	#CAN_F9R2_FB22_Msk
 (0x1U << 
CAN_F9R2_FB22_Pos
è

	)

4905 
	#CAN_F9R2_FB22
 
CAN_F9R2_FB22_Msk


	)

4906 
	#CAN_F9R2_FB23_Pos
 (23U)

	)

4907 
	#CAN_F9R2_FB23_Msk
 (0x1U << 
CAN_F9R2_FB23_Pos
è

	)

4908 
	#CAN_F9R2_FB23
 
CAN_F9R2_FB23_Msk


	)

4909 
	#CAN_F9R2_FB24_Pos
 (24U)

	)

4910 
	#CAN_F9R2_FB24_Msk
 (0x1U << 
CAN_F9R2_FB24_Pos
è

	)

4911 
	#CAN_F9R2_FB24
 
CAN_F9R2_FB24_Msk


	)

4912 
	#CAN_F9R2_FB25_Pos
 (25U)

	)

4913 
	#CAN_F9R2_FB25_Msk
 (0x1U << 
CAN_F9R2_FB25_Pos
è

	)

4914 
	#CAN_F9R2_FB25
 
CAN_F9R2_FB25_Msk


	)

4915 
	#CAN_F9R2_FB26_Pos
 (26U)

	)

4916 
	#CAN_F9R2_FB26_Msk
 (0x1U << 
CAN_F9R2_FB26_Pos
è

	)

4917 
	#CAN_F9R2_FB26
 
CAN_F9R2_FB26_Msk


	)

4918 
	#CAN_F9R2_FB27_Pos
 (27U)

	)

4919 
	#CAN_F9R2_FB27_Msk
 (0x1U << 
CAN_F9R2_FB27_Pos
è

	)

4920 
	#CAN_F9R2_FB27
 
CAN_F9R2_FB27_Msk


	)

4921 
	#CAN_F9R2_FB28_Pos
 (28U)

	)

4922 
	#CAN_F9R2_FB28_Msk
 (0x1U << 
CAN_F9R2_FB28_Pos
è

	)

4923 
	#CAN_F9R2_FB28
 
CAN_F9R2_FB28_Msk


	)

4924 
	#CAN_F9R2_FB29_Pos
 (29U)

	)

4925 
	#CAN_F9R2_FB29_Msk
 (0x1U << 
CAN_F9R2_FB29_Pos
è

	)

4926 
	#CAN_F9R2_FB29
 
CAN_F9R2_FB29_Msk


	)

4927 
	#CAN_F9R2_FB30_Pos
 (30U)

	)

4928 
	#CAN_F9R2_FB30_Msk
 (0x1U << 
CAN_F9R2_FB30_Pos
è

	)

4929 
	#CAN_F9R2_FB30
 
CAN_F9R2_FB30_Msk


	)

4930 
	#CAN_F9R2_FB31_Pos
 (31U)

	)

4931 
	#CAN_F9R2_FB31_Msk
 (0x1U << 
CAN_F9R2_FB31_Pos
è

	)

4932 
	#CAN_F9R2_FB31
 
CAN_F9R2_FB31_Msk


	)

4935 
	#CAN_F10R2_FB0_Pos
 (0U)

	)

4936 
	#CAN_F10R2_FB0_Msk
 (0x1U << 
CAN_F10R2_FB0_Pos
è

	)

4937 
	#CAN_F10R2_FB0
 
CAN_F10R2_FB0_Msk


	)

4938 
	#CAN_F10R2_FB1_Pos
 (1U)

	)

4939 
	#CAN_F10R2_FB1_Msk
 (0x1U << 
CAN_F10R2_FB1_Pos
è

	)

4940 
	#CAN_F10R2_FB1
 
CAN_F10R2_FB1_Msk


	)

4941 
	#CAN_F10R2_FB2_Pos
 (2U)

	)

4942 
	#CAN_F10R2_FB2_Msk
 (0x1U << 
CAN_F10R2_FB2_Pos
è

	)

4943 
	#CAN_F10R2_FB2
 
CAN_F10R2_FB2_Msk


	)

4944 
	#CAN_F10R2_FB3_Pos
 (3U)

	)

4945 
	#CAN_F10R2_FB3_Msk
 (0x1U << 
CAN_F10R2_FB3_Pos
è

	)

4946 
	#CAN_F10R2_FB3
 
CAN_F10R2_FB3_Msk


	)

4947 
	#CAN_F10R2_FB4_Pos
 (4U)

	)

4948 
	#CAN_F10R2_FB4_Msk
 (0x1U << 
CAN_F10R2_FB4_Pos
è

	)

4949 
	#CAN_F10R2_FB4
 
CAN_F10R2_FB4_Msk


	)

4950 
	#CAN_F10R2_FB5_Pos
 (5U)

	)

4951 
	#CAN_F10R2_FB5_Msk
 (0x1U << 
CAN_F10R2_FB5_Pos
è

	)

4952 
	#CAN_F10R2_FB5
 
CAN_F10R2_FB5_Msk


	)

4953 
	#CAN_F10R2_FB6_Pos
 (6U)

	)

4954 
	#CAN_F10R2_FB6_Msk
 (0x1U << 
CAN_F10R2_FB6_Pos
è

	)

4955 
	#CAN_F10R2_FB6
 
CAN_F10R2_FB6_Msk


	)

4956 
	#CAN_F10R2_FB7_Pos
 (7U)

	)

4957 
	#CAN_F10R2_FB7_Msk
 (0x1U << 
CAN_F10R2_FB7_Pos
è

	)

4958 
	#CAN_F10R2_FB7
 
CAN_F10R2_FB7_Msk


	)

4959 
	#CAN_F10R2_FB8_Pos
 (8U)

	)

4960 
	#CAN_F10R2_FB8_Msk
 (0x1U << 
CAN_F10R2_FB8_Pos
è

	)

4961 
	#CAN_F10R2_FB8
 
CAN_F10R2_FB8_Msk


	)

4962 
	#CAN_F10R2_FB9_Pos
 (9U)

	)

4963 
	#CAN_F10R2_FB9_Msk
 (0x1U << 
CAN_F10R2_FB9_Pos
è

	)

4964 
	#CAN_F10R2_FB9
 
CAN_F10R2_FB9_Msk


	)

4965 
	#CAN_F10R2_FB10_Pos
 (10U)

	)

4966 
	#CAN_F10R2_FB10_Msk
 (0x1U << 
CAN_F10R2_FB10_Pos
è

	)

4967 
	#CAN_F10R2_FB10
 
CAN_F10R2_FB10_Msk


	)

4968 
	#CAN_F10R2_FB11_Pos
 (11U)

	)

4969 
	#CAN_F10R2_FB11_Msk
 (0x1U << 
CAN_F10R2_FB11_Pos
è

	)

4970 
	#CAN_F10R2_FB11
 
CAN_F10R2_FB11_Msk


	)

4971 
	#CAN_F10R2_FB12_Pos
 (12U)

	)

4972 
	#CAN_F10R2_FB12_Msk
 (0x1U << 
CAN_F10R2_FB12_Pos
è

	)

4973 
	#CAN_F10R2_FB12
 
CAN_F10R2_FB12_Msk


	)

4974 
	#CAN_F10R2_FB13_Pos
 (13U)

	)

4975 
	#CAN_F10R2_FB13_Msk
 (0x1U << 
CAN_F10R2_FB13_Pos
è

	)

4976 
	#CAN_F10R2_FB13
 
CAN_F10R2_FB13_Msk


	)

4977 
	#CAN_F10R2_FB14_Pos
 (14U)

	)

4978 
	#CAN_F10R2_FB14_Msk
 (0x1U << 
CAN_F10R2_FB14_Pos
è

	)

4979 
	#CAN_F10R2_FB14
 
CAN_F10R2_FB14_Msk


	)

4980 
	#CAN_F10R2_FB15_Pos
 (15U)

	)

4981 
	#CAN_F10R2_FB15_Msk
 (0x1U << 
CAN_F10R2_FB15_Pos
è

	)

4982 
	#CAN_F10R2_FB15
 
CAN_F10R2_FB15_Msk


	)

4983 
	#CAN_F10R2_FB16_Pos
 (16U)

	)

4984 
	#CAN_F10R2_FB16_Msk
 (0x1U << 
CAN_F10R2_FB16_Pos
è

	)

4985 
	#CAN_F10R2_FB16
 
CAN_F10R2_FB16_Msk


	)

4986 
	#CAN_F10R2_FB17_Pos
 (17U)

	)

4987 
	#CAN_F10R2_FB17_Msk
 (0x1U << 
CAN_F10R2_FB17_Pos
è

	)

4988 
	#CAN_F10R2_FB17
 
CAN_F10R2_FB17_Msk


	)

4989 
	#CAN_F10R2_FB18_Pos
 (18U)

	)

4990 
	#CAN_F10R2_FB18_Msk
 (0x1U << 
CAN_F10R2_FB18_Pos
è

	)

4991 
	#CAN_F10R2_FB18
 
CAN_F10R2_FB18_Msk


	)

4992 
	#CAN_F10R2_FB19_Pos
 (19U)

	)

4993 
	#CAN_F10R2_FB19_Msk
 (0x1U << 
CAN_F10R2_FB19_Pos
è

	)

4994 
	#CAN_F10R2_FB19
 
CAN_F10R2_FB19_Msk


	)

4995 
	#CAN_F10R2_FB20_Pos
 (20U)

	)

4996 
	#CAN_F10R2_FB20_Msk
 (0x1U << 
CAN_F10R2_FB20_Pos
è

	)

4997 
	#CAN_F10R2_FB20
 
CAN_F10R2_FB20_Msk


	)

4998 
	#CAN_F10R2_FB21_Pos
 (21U)

	)

4999 
	#CAN_F10R2_FB21_Msk
 (0x1U << 
CAN_F10R2_FB21_Pos
è

	)

5000 
	#CAN_F10R2_FB21
 
CAN_F10R2_FB21_Msk


	)

5001 
	#CAN_F10R2_FB22_Pos
 (22U)

	)

5002 
	#CAN_F10R2_FB22_Msk
 (0x1U << 
CAN_F10R2_FB22_Pos
è

	)

5003 
	#CAN_F10R2_FB22
 
CAN_F10R2_FB22_Msk


	)

5004 
	#CAN_F10R2_FB23_Pos
 (23U)

	)

5005 
	#CAN_F10R2_FB23_Msk
 (0x1U << 
CAN_F10R2_FB23_Pos
è

	)

5006 
	#CAN_F10R2_FB23
 
CAN_F10R2_FB23_Msk


	)

5007 
	#CAN_F10R2_FB24_Pos
 (24U)

	)

5008 
	#CAN_F10R2_FB24_Msk
 (0x1U << 
CAN_F10R2_FB24_Pos
è

	)

5009 
	#CAN_F10R2_FB24
 
CAN_F10R2_FB24_Msk


	)

5010 
	#CAN_F10R2_FB25_Pos
 (25U)

	)

5011 
	#CAN_F10R2_FB25_Msk
 (0x1U << 
CAN_F10R2_FB25_Pos
è

	)

5012 
	#CAN_F10R2_FB25
 
CAN_F10R2_FB25_Msk


	)

5013 
	#CAN_F10R2_FB26_Pos
 (26U)

	)

5014 
	#CAN_F10R2_FB26_Msk
 (0x1U << 
CAN_F10R2_FB26_Pos
è

	)

5015 
	#CAN_F10R2_FB26
 
CAN_F10R2_FB26_Msk


	)

5016 
	#CAN_F10R2_FB27_Pos
 (27U)

	)

5017 
	#CAN_F10R2_FB27_Msk
 (0x1U << 
CAN_F10R2_FB27_Pos
è

	)

5018 
	#CAN_F10R2_FB27
 
CAN_F10R2_FB27_Msk


	)

5019 
	#CAN_F10R2_FB28_Pos
 (28U)

	)

5020 
	#CAN_F10R2_FB28_Msk
 (0x1U << 
CAN_F10R2_FB28_Pos
è

	)

5021 
	#CAN_F10R2_FB28
 
CAN_F10R2_FB28_Msk


	)

5022 
	#CAN_F10R2_FB29_Pos
 (29U)

	)

5023 
	#CAN_F10R2_FB29_Msk
 (0x1U << 
CAN_F10R2_FB29_Pos
è

	)

5024 
	#CAN_F10R2_FB29
 
CAN_F10R2_FB29_Msk


	)

5025 
	#CAN_F10R2_FB30_Pos
 (30U)

	)

5026 
	#CAN_F10R2_FB30_Msk
 (0x1U << 
CAN_F10R2_FB30_Pos
è

	)

5027 
	#CAN_F10R2_FB30
 
CAN_F10R2_FB30_Msk


	)

5028 
	#CAN_F10R2_FB31_Pos
 (31U)

	)

5029 
	#CAN_F10R2_FB31_Msk
 (0x1U << 
CAN_F10R2_FB31_Pos
è

	)

5030 
	#CAN_F10R2_FB31
 
CAN_F10R2_FB31_Msk


	)

5033 
	#CAN_F11R2_FB0_Pos
 (0U)

	)

5034 
	#CAN_F11R2_FB0_Msk
 (0x1U << 
CAN_F11R2_FB0_Pos
è

	)

5035 
	#CAN_F11R2_FB0
 
CAN_F11R2_FB0_Msk


	)

5036 
	#CAN_F11R2_FB1_Pos
 (1U)

	)

5037 
	#CAN_F11R2_FB1_Msk
 (0x1U << 
CAN_F11R2_FB1_Pos
è

	)

5038 
	#CAN_F11R2_FB1
 
CAN_F11R2_FB1_Msk


	)

5039 
	#CAN_F11R2_FB2_Pos
 (2U)

	)

5040 
	#CAN_F11R2_FB2_Msk
 (0x1U << 
CAN_F11R2_FB2_Pos
è

	)

5041 
	#CAN_F11R2_FB2
 
CAN_F11R2_FB2_Msk


	)

5042 
	#CAN_F11R2_FB3_Pos
 (3U)

	)

5043 
	#CAN_F11R2_FB3_Msk
 (0x1U << 
CAN_F11R2_FB3_Pos
è

	)

5044 
	#CAN_F11R2_FB3
 
CAN_F11R2_FB3_Msk


	)

5045 
	#CAN_F11R2_FB4_Pos
 (4U)

	)

5046 
	#CAN_F11R2_FB4_Msk
 (0x1U << 
CAN_F11R2_FB4_Pos
è

	)

5047 
	#CAN_F11R2_FB4
 
CAN_F11R2_FB4_Msk


	)

5048 
	#CAN_F11R2_FB5_Pos
 (5U)

	)

5049 
	#CAN_F11R2_FB5_Msk
 (0x1U << 
CAN_F11R2_FB5_Pos
è

	)

5050 
	#CAN_F11R2_FB5
 
CAN_F11R2_FB5_Msk


	)

5051 
	#CAN_F11R2_FB6_Pos
 (6U)

	)

5052 
	#CAN_F11R2_FB6_Msk
 (0x1U << 
CAN_F11R2_FB6_Pos
è

	)

5053 
	#CAN_F11R2_FB6
 
CAN_F11R2_FB6_Msk


	)

5054 
	#CAN_F11R2_FB7_Pos
 (7U)

	)

5055 
	#CAN_F11R2_FB7_Msk
 (0x1U << 
CAN_F11R2_FB7_Pos
è

	)

5056 
	#CAN_F11R2_FB7
 
CAN_F11R2_FB7_Msk


	)

5057 
	#CAN_F11R2_FB8_Pos
 (8U)

	)

5058 
	#CAN_F11R2_FB8_Msk
 (0x1U << 
CAN_F11R2_FB8_Pos
è

	)

5059 
	#CAN_F11R2_FB8
 
CAN_F11R2_FB8_Msk


	)

5060 
	#CAN_F11R2_FB9_Pos
 (9U)

	)

5061 
	#CAN_F11R2_FB9_Msk
 (0x1U << 
CAN_F11R2_FB9_Pos
è

	)

5062 
	#CAN_F11R2_FB9
 
CAN_F11R2_FB9_Msk


	)

5063 
	#CAN_F11R2_FB10_Pos
 (10U)

	)

5064 
	#CAN_F11R2_FB10_Msk
 (0x1U << 
CAN_F11R2_FB10_Pos
è

	)

5065 
	#CAN_F11R2_FB10
 
CAN_F11R2_FB10_Msk


	)

5066 
	#CAN_F11R2_FB11_Pos
 (11U)

	)

5067 
	#CAN_F11R2_FB11_Msk
 (0x1U << 
CAN_F11R2_FB11_Pos
è

	)

5068 
	#CAN_F11R2_FB11
 
CAN_F11R2_FB11_Msk


	)

5069 
	#CAN_F11R2_FB12_Pos
 (12U)

	)

5070 
	#CAN_F11R2_FB12_Msk
 (0x1U << 
CAN_F11R2_FB12_Pos
è

	)

5071 
	#CAN_F11R2_FB12
 
CAN_F11R2_FB12_Msk


	)

5072 
	#CAN_F11R2_FB13_Pos
 (13U)

	)

5073 
	#CAN_F11R2_FB13_Msk
 (0x1U << 
CAN_F11R2_FB13_Pos
è

	)

5074 
	#CAN_F11R2_FB13
 
CAN_F11R2_FB13_Msk


	)

5075 
	#CAN_F11R2_FB14_Pos
 (14U)

	)

5076 
	#CAN_F11R2_FB14_Msk
 (0x1U << 
CAN_F11R2_FB14_Pos
è

	)

5077 
	#CAN_F11R2_FB14
 
CAN_F11R2_FB14_Msk


	)

5078 
	#CAN_F11R2_FB15_Pos
 (15U)

	)

5079 
	#CAN_F11R2_FB15_Msk
 (0x1U << 
CAN_F11R2_FB15_Pos
è

	)

5080 
	#CAN_F11R2_FB15
 
CAN_F11R2_FB15_Msk


	)

5081 
	#CAN_F11R2_FB16_Pos
 (16U)

	)

5082 
	#CAN_F11R2_FB16_Msk
 (0x1U << 
CAN_F11R2_FB16_Pos
è

	)

5083 
	#CAN_F11R2_FB16
 
CAN_F11R2_FB16_Msk


	)

5084 
	#CAN_F11R2_FB17_Pos
 (17U)

	)

5085 
	#CAN_F11R2_FB17_Msk
 (0x1U << 
CAN_F11R2_FB17_Pos
è

	)

5086 
	#CAN_F11R2_FB17
 
CAN_F11R2_FB17_Msk


	)

5087 
	#CAN_F11R2_FB18_Pos
 (18U)

	)

5088 
	#CAN_F11R2_FB18_Msk
 (0x1U << 
CAN_F11R2_FB18_Pos
è

	)

5089 
	#CAN_F11R2_FB18
 
CAN_F11R2_FB18_Msk


	)

5090 
	#CAN_F11R2_FB19_Pos
 (19U)

	)

5091 
	#CAN_F11R2_FB19_Msk
 (0x1U << 
CAN_F11R2_FB19_Pos
è

	)

5092 
	#CAN_F11R2_FB19
 
CAN_F11R2_FB19_Msk


	)

5093 
	#CAN_F11R2_FB20_Pos
 (20U)

	)

5094 
	#CAN_F11R2_FB20_Msk
 (0x1U << 
CAN_F11R2_FB20_Pos
è

	)

5095 
	#CAN_F11R2_FB20
 
CAN_F11R2_FB20_Msk


	)

5096 
	#CAN_F11R2_FB21_Pos
 (21U)

	)

5097 
	#CAN_F11R2_FB21_Msk
 (0x1U << 
CAN_F11R2_FB21_Pos
è

	)

5098 
	#CAN_F11R2_FB21
 
CAN_F11R2_FB21_Msk


	)

5099 
	#CAN_F11R2_FB22_Pos
 (22U)

	)

5100 
	#CAN_F11R2_FB22_Msk
 (0x1U << 
CAN_F11R2_FB22_Pos
è

	)

5101 
	#CAN_F11R2_FB22
 
CAN_F11R2_FB22_Msk


	)

5102 
	#CAN_F11R2_FB23_Pos
 (23U)

	)

5103 
	#CAN_F11R2_FB23_Msk
 (0x1U << 
CAN_F11R2_FB23_Pos
è

	)

5104 
	#CAN_F11R2_FB23
 
CAN_F11R2_FB23_Msk


	)

5105 
	#CAN_F11R2_FB24_Pos
 (24U)

	)

5106 
	#CAN_F11R2_FB24_Msk
 (0x1U << 
CAN_F11R2_FB24_Pos
è

	)

5107 
	#CAN_F11R2_FB24
 
CAN_F11R2_FB24_Msk


	)

5108 
	#CAN_F11R2_FB25_Pos
 (25U)

	)

5109 
	#CAN_F11R2_FB25_Msk
 (0x1U << 
CAN_F11R2_FB25_Pos
è

	)

5110 
	#CAN_F11R2_FB25
 
CAN_F11R2_FB25_Msk


	)

5111 
	#CAN_F11R2_FB26_Pos
 (26U)

	)

5112 
	#CAN_F11R2_FB26_Msk
 (0x1U << 
CAN_F11R2_FB26_Pos
è

	)

5113 
	#CAN_F11R2_FB26
 
CAN_F11R2_FB26_Msk


	)

5114 
	#CAN_F11R2_FB27_Pos
 (27U)

	)

5115 
	#CAN_F11R2_FB27_Msk
 (0x1U << 
CAN_F11R2_FB27_Pos
è

	)

5116 
	#CAN_F11R2_FB27
 
CAN_F11R2_FB27_Msk


	)

5117 
	#CAN_F11R2_FB28_Pos
 (28U)

	)

5118 
	#CAN_F11R2_FB28_Msk
 (0x1U << 
CAN_F11R2_FB28_Pos
è

	)

5119 
	#CAN_F11R2_FB28
 
CAN_F11R2_FB28_Msk


	)

5120 
	#CAN_F11R2_FB29_Pos
 (29U)

	)

5121 
	#CAN_F11R2_FB29_Msk
 (0x1U << 
CAN_F11R2_FB29_Pos
è

	)

5122 
	#CAN_F11R2_FB29
 
CAN_F11R2_FB29_Msk


	)

5123 
	#CAN_F11R2_FB30_Pos
 (30U)

	)

5124 
	#CAN_F11R2_FB30_Msk
 (0x1U << 
CAN_F11R2_FB30_Pos
è

	)

5125 
	#CAN_F11R2_FB30
 
CAN_F11R2_FB30_Msk


	)

5126 
	#CAN_F11R2_FB31_Pos
 (31U)

	)

5127 
	#CAN_F11R2_FB31_Msk
 (0x1U << 
CAN_F11R2_FB31_Pos
è

	)

5128 
	#CAN_F11R2_FB31
 
CAN_F11R2_FB31_Msk


	)

5131 
	#CAN_F12R2_FB0_Pos
 (0U)

	)

5132 
	#CAN_F12R2_FB0_Msk
 (0x1U << 
CAN_F12R2_FB0_Pos
è

	)

5133 
	#CAN_F12R2_FB0
 
CAN_F12R2_FB0_Msk


	)

5134 
	#CAN_F12R2_FB1_Pos
 (1U)

	)

5135 
	#CAN_F12R2_FB1_Msk
 (0x1U << 
CAN_F12R2_FB1_Pos
è

	)

5136 
	#CAN_F12R2_FB1
 
CAN_F12R2_FB1_Msk


	)

5137 
	#CAN_F12R2_FB2_Pos
 (2U)

	)

5138 
	#CAN_F12R2_FB2_Msk
 (0x1U << 
CAN_F12R2_FB2_Pos
è

	)

5139 
	#CAN_F12R2_FB2
 
CAN_F12R2_FB2_Msk


	)

5140 
	#CAN_F12R2_FB3_Pos
 (3U)

	)

5141 
	#CAN_F12R2_FB3_Msk
 (0x1U << 
CAN_F12R2_FB3_Pos
è

	)

5142 
	#CAN_F12R2_FB3
 
CAN_F12R2_FB3_Msk


	)

5143 
	#CAN_F12R2_FB4_Pos
 (4U)

	)

5144 
	#CAN_F12R2_FB4_Msk
 (0x1U << 
CAN_F12R2_FB4_Pos
è

	)

5145 
	#CAN_F12R2_FB4
 
CAN_F12R2_FB4_Msk


	)

5146 
	#CAN_F12R2_FB5_Pos
 (5U)

	)

5147 
	#CAN_F12R2_FB5_Msk
 (0x1U << 
CAN_F12R2_FB5_Pos
è

	)

5148 
	#CAN_F12R2_FB5
 
CAN_F12R2_FB5_Msk


	)

5149 
	#CAN_F12R2_FB6_Pos
 (6U)

	)

5150 
	#CAN_F12R2_FB6_Msk
 (0x1U << 
CAN_F12R2_FB6_Pos
è

	)

5151 
	#CAN_F12R2_FB6
 
CAN_F12R2_FB6_Msk


	)

5152 
	#CAN_F12R2_FB7_Pos
 (7U)

	)

5153 
	#CAN_F12R2_FB7_Msk
 (0x1U << 
CAN_F12R2_FB7_Pos
è

	)

5154 
	#CAN_F12R2_FB7
 
CAN_F12R2_FB7_Msk


	)

5155 
	#CAN_F12R2_FB8_Pos
 (8U)

	)

5156 
	#CAN_F12R2_FB8_Msk
 (0x1U << 
CAN_F12R2_FB8_Pos
è

	)

5157 
	#CAN_F12R2_FB8
 
CAN_F12R2_FB8_Msk


	)

5158 
	#CAN_F12R2_FB9_Pos
 (9U)

	)

5159 
	#CAN_F12R2_FB9_Msk
 (0x1U << 
CAN_F12R2_FB9_Pos
è

	)

5160 
	#CAN_F12R2_FB9
 
CAN_F12R2_FB9_Msk


	)

5161 
	#CAN_F12R2_FB10_Pos
 (10U)

	)

5162 
	#CAN_F12R2_FB10_Msk
 (0x1U << 
CAN_F12R2_FB10_Pos
è

	)

5163 
	#CAN_F12R2_FB10
 
CAN_F12R2_FB10_Msk


	)

5164 
	#CAN_F12R2_FB11_Pos
 (11U)

	)

5165 
	#CAN_F12R2_FB11_Msk
 (0x1U << 
CAN_F12R2_FB11_Pos
è

	)

5166 
	#CAN_F12R2_FB11
 
CAN_F12R2_FB11_Msk


	)

5167 
	#CAN_F12R2_FB12_Pos
 (12U)

	)

5168 
	#CAN_F12R2_FB12_Msk
 (0x1U << 
CAN_F12R2_FB12_Pos
è

	)

5169 
	#CAN_F12R2_FB12
 
CAN_F12R2_FB12_Msk


	)

5170 
	#CAN_F12R2_FB13_Pos
 (13U)

	)

5171 
	#CAN_F12R2_FB13_Msk
 (0x1U << 
CAN_F12R2_FB13_Pos
è

	)

5172 
	#CAN_F12R2_FB13
 
CAN_F12R2_FB13_Msk


	)

5173 
	#CAN_F12R2_FB14_Pos
 (14U)

	)

5174 
	#CAN_F12R2_FB14_Msk
 (0x1U << 
CAN_F12R2_FB14_Pos
è

	)

5175 
	#CAN_F12R2_FB14
 
CAN_F12R2_FB14_Msk


	)

5176 
	#CAN_F12R2_FB15_Pos
 (15U)

	)

5177 
	#CAN_F12R2_FB15_Msk
 (0x1U << 
CAN_F12R2_FB15_Pos
è

	)

5178 
	#CAN_F12R2_FB15
 
CAN_F12R2_FB15_Msk


	)

5179 
	#CAN_F12R2_FB16_Pos
 (16U)

	)

5180 
	#CAN_F12R2_FB16_Msk
 (0x1U << 
CAN_F12R2_FB16_Pos
è

	)

5181 
	#CAN_F12R2_FB16
 
CAN_F12R2_FB16_Msk


	)

5182 
	#CAN_F12R2_FB17_Pos
 (17U)

	)

5183 
	#CAN_F12R2_FB17_Msk
 (0x1U << 
CAN_F12R2_FB17_Pos
è

	)

5184 
	#CAN_F12R2_FB17
 
CAN_F12R2_FB17_Msk


	)

5185 
	#CAN_F12R2_FB18_Pos
 (18U)

	)

5186 
	#CAN_F12R2_FB18_Msk
 (0x1U << 
CAN_F12R2_FB18_Pos
è

	)

5187 
	#CAN_F12R2_FB18
 
CAN_F12R2_FB18_Msk


	)

5188 
	#CAN_F12R2_FB19_Pos
 (19U)

	)

5189 
	#CAN_F12R2_FB19_Msk
 (0x1U << 
CAN_F12R2_FB19_Pos
è

	)

5190 
	#CAN_F12R2_FB19
 
CAN_F12R2_FB19_Msk


	)

5191 
	#CAN_F12R2_FB20_Pos
 (20U)

	)

5192 
	#CAN_F12R2_FB20_Msk
 (0x1U << 
CAN_F12R2_FB20_Pos
è

	)

5193 
	#CAN_F12R2_FB20
 
CAN_F12R2_FB20_Msk


	)

5194 
	#CAN_F12R2_FB21_Pos
 (21U)

	)

5195 
	#CAN_F12R2_FB21_Msk
 (0x1U << 
CAN_F12R2_FB21_Pos
è

	)

5196 
	#CAN_F12R2_FB21
 
CAN_F12R2_FB21_Msk


	)

5197 
	#CAN_F12R2_FB22_Pos
 (22U)

	)

5198 
	#CAN_F12R2_FB22_Msk
 (0x1U << 
CAN_F12R2_FB22_Pos
è

	)

5199 
	#CAN_F12R2_FB22
 
CAN_F12R2_FB22_Msk


	)

5200 
	#CAN_F12R2_FB23_Pos
 (23U)

	)

5201 
	#CAN_F12R2_FB23_Msk
 (0x1U << 
CAN_F12R2_FB23_Pos
è

	)

5202 
	#CAN_F12R2_FB23
 
CAN_F12R2_FB23_Msk


	)

5203 
	#CAN_F12R2_FB24_Pos
 (24U)

	)

5204 
	#CAN_F12R2_FB24_Msk
 (0x1U << 
CAN_F12R2_FB24_Pos
è

	)

5205 
	#CAN_F12R2_FB24
 
CAN_F12R2_FB24_Msk


	)

5206 
	#CAN_F12R2_FB25_Pos
 (25U)

	)

5207 
	#CAN_F12R2_FB25_Msk
 (0x1U << 
CAN_F12R2_FB25_Pos
è

	)

5208 
	#CAN_F12R2_FB25
 
CAN_F12R2_FB25_Msk


	)

5209 
	#CAN_F12R2_FB26_Pos
 (26U)

	)

5210 
	#CAN_F12R2_FB26_Msk
 (0x1U << 
CAN_F12R2_FB26_Pos
è

	)

5211 
	#CAN_F12R2_FB26
 
CAN_F12R2_FB26_Msk


	)

5212 
	#CAN_F12R2_FB27_Pos
 (27U)

	)

5213 
	#CAN_F12R2_FB27_Msk
 (0x1U << 
CAN_F12R2_FB27_Pos
è

	)

5214 
	#CAN_F12R2_FB27
 
CAN_F12R2_FB27_Msk


	)

5215 
	#CAN_F12R2_FB28_Pos
 (28U)

	)

5216 
	#CAN_F12R2_FB28_Msk
 (0x1U << 
CAN_F12R2_FB28_Pos
è

	)

5217 
	#CAN_F12R2_FB28
 
CAN_F12R2_FB28_Msk


	)

5218 
	#CAN_F12R2_FB29_Pos
 (29U)

	)

5219 
	#CAN_F12R2_FB29_Msk
 (0x1U << 
CAN_F12R2_FB29_Pos
è

	)

5220 
	#CAN_F12R2_FB29
 
CAN_F12R2_FB29_Msk


	)

5221 
	#CAN_F12R2_FB30_Pos
 (30U)

	)

5222 
	#CAN_F12R2_FB30_Msk
 (0x1U << 
CAN_F12R2_FB30_Pos
è

	)

5223 
	#CAN_F12R2_FB30
 
CAN_F12R2_FB30_Msk


	)

5224 
	#CAN_F12R2_FB31_Pos
 (31U)

	)

5225 
	#CAN_F12R2_FB31_Msk
 (0x1U << 
CAN_F12R2_FB31_Pos
è

	)

5226 
	#CAN_F12R2_FB31
 
CAN_F12R2_FB31_Msk


	)

5229 
	#CAN_F13R2_FB0_Pos
 (0U)

	)

5230 
	#CAN_F13R2_FB0_Msk
 (0x1U << 
CAN_F13R2_FB0_Pos
è

	)

5231 
	#CAN_F13R2_FB0
 
CAN_F13R2_FB0_Msk


	)

5232 
	#CAN_F13R2_FB1_Pos
 (1U)

	)

5233 
	#CAN_F13R2_FB1_Msk
 (0x1U << 
CAN_F13R2_FB1_Pos
è

	)

5234 
	#CAN_F13R2_FB1
 
CAN_F13R2_FB1_Msk


	)

5235 
	#CAN_F13R2_FB2_Pos
 (2U)

	)

5236 
	#CAN_F13R2_FB2_Msk
 (0x1U << 
CAN_F13R2_FB2_Pos
è

	)

5237 
	#CAN_F13R2_FB2
 
CAN_F13R2_FB2_Msk


	)

5238 
	#CAN_F13R2_FB3_Pos
 (3U)

	)

5239 
	#CAN_F13R2_FB3_Msk
 (0x1U << 
CAN_F13R2_FB3_Pos
è

	)

5240 
	#CAN_F13R2_FB3
 
CAN_F13R2_FB3_Msk


	)

5241 
	#CAN_F13R2_FB4_Pos
 (4U)

	)

5242 
	#CAN_F13R2_FB4_Msk
 (0x1U << 
CAN_F13R2_FB4_Pos
è

	)

5243 
	#CAN_F13R2_FB4
 
CAN_F13R2_FB4_Msk


	)

5244 
	#CAN_F13R2_FB5_Pos
 (5U)

	)

5245 
	#CAN_F13R2_FB5_Msk
 (0x1U << 
CAN_F13R2_FB5_Pos
è

	)

5246 
	#CAN_F13R2_FB5
 
CAN_F13R2_FB5_Msk


	)

5247 
	#CAN_F13R2_FB6_Pos
 (6U)

	)

5248 
	#CAN_F13R2_FB6_Msk
 (0x1U << 
CAN_F13R2_FB6_Pos
è

	)

5249 
	#CAN_F13R2_FB6
 
CAN_F13R2_FB6_Msk


	)

5250 
	#CAN_F13R2_FB7_Pos
 (7U)

	)

5251 
	#CAN_F13R2_FB7_Msk
 (0x1U << 
CAN_F13R2_FB7_Pos
è

	)

5252 
	#CAN_F13R2_FB7
 
CAN_F13R2_FB7_Msk


	)

5253 
	#CAN_F13R2_FB8_Pos
 (8U)

	)

5254 
	#CAN_F13R2_FB8_Msk
 (0x1U << 
CAN_F13R2_FB8_Pos
è

	)

5255 
	#CAN_F13R2_FB8
 
CAN_F13R2_FB8_Msk


	)

5256 
	#CAN_F13R2_FB9_Pos
 (9U)

	)

5257 
	#CAN_F13R2_FB9_Msk
 (0x1U << 
CAN_F13R2_FB9_Pos
è

	)

5258 
	#CAN_F13R2_FB9
 
CAN_F13R2_FB9_Msk


	)

5259 
	#CAN_F13R2_FB10_Pos
 (10U)

	)

5260 
	#CAN_F13R2_FB10_Msk
 (0x1U << 
CAN_F13R2_FB10_Pos
è

	)

5261 
	#CAN_F13R2_FB10
 
CAN_F13R2_FB10_Msk


	)

5262 
	#CAN_F13R2_FB11_Pos
 (11U)

	)

5263 
	#CAN_F13R2_FB11_Msk
 (0x1U << 
CAN_F13R2_FB11_Pos
è

	)

5264 
	#CAN_F13R2_FB11
 
CAN_F13R2_FB11_Msk


	)

5265 
	#CAN_F13R2_FB12_Pos
 (12U)

	)

5266 
	#CAN_F13R2_FB12_Msk
 (0x1U << 
CAN_F13R2_FB12_Pos
è

	)

5267 
	#CAN_F13R2_FB12
 
CAN_F13R2_FB12_Msk


	)

5268 
	#CAN_F13R2_FB13_Pos
 (13U)

	)

5269 
	#CAN_F13R2_FB13_Msk
 (0x1U << 
CAN_F13R2_FB13_Pos
è

	)

5270 
	#CAN_F13R2_FB13
 
CAN_F13R2_FB13_Msk


	)

5271 
	#CAN_F13R2_FB14_Pos
 (14U)

	)

5272 
	#CAN_F13R2_FB14_Msk
 (0x1U << 
CAN_F13R2_FB14_Pos
è

	)

5273 
	#CAN_F13R2_FB14
 
CAN_F13R2_FB14_Msk


	)

5274 
	#CAN_F13R2_FB15_Pos
 (15U)

	)

5275 
	#CAN_F13R2_FB15_Msk
 (0x1U << 
CAN_F13R2_FB15_Pos
è

	)

5276 
	#CAN_F13R2_FB15
 
CAN_F13R2_FB15_Msk


	)

5277 
	#CAN_F13R2_FB16_Pos
 (16U)

	)

5278 
	#CAN_F13R2_FB16_Msk
 (0x1U << 
CAN_F13R2_FB16_Pos
è

	)

5279 
	#CAN_F13R2_FB16
 
CAN_F13R2_FB16_Msk


	)

5280 
	#CAN_F13R2_FB17_Pos
 (17U)

	)

5281 
	#CAN_F13R2_FB17_Msk
 (0x1U << 
CAN_F13R2_FB17_Pos
è

	)

5282 
	#CAN_F13R2_FB17
 
CAN_F13R2_FB17_Msk


	)

5283 
	#CAN_F13R2_FB18_Pos
 (18U)

	)

5284 
	#CAN_F13R2_FB18_Msk
 (0x1U << 
CAN_F13R2_FB18_Pos
è

	)

5285 
	#CAN_F13R2_FB18
 
CAN_F13R2_FB18_Msk


	)

5286 
	#CAN_F13R2_FB19_Pos
 (19U)

	)

5287 
	#CAN_F13R2_FB19_Msk
 (0x1U << 
CAN_F13R2_FB19_Pos
è

	)

5288 
	#CAN_F13R2_FB19
 
CAN_F13R2_FB19_Msk


	)

5289 
	#CAN_F13R2_FB20_Pos
 (20U)

	)

5290 
	#CAN_F13R2_FB20_Msk
 (0x1U << 
CAN_F13R2_FB20_Pos
è

	)

5291 
	#CAN_F13R2_FB20
 
CAN_F13R2_FB20_Msk


	)

5292 
	#CAN_F13R2_FB21_Pos
 (21U)

	)

5293 
	#CAN_F13R2_FB21_Msk
 (0x1U << 
CAN_F13R2_FB21_Pos
è

	)

5294 
	#CAN_F13R2_FB21
 
CAN_F13R2_FB21_Msk


	)

5295 
	#CAN_F13R2_FB22_Pos
 (22U)

	)

5296 
	#CAN_F13R2_FB22_Msk
 (0x1U << 
CAN_F13R2_FB22_Pos
è

	)

5297 
	#CAN_F13R2_FB22
 
CAN_F13R2_FB22_Msk


	)

5298 
	#CAN_F13R2_FB23_Pos
 (23U)

	)

5299 
	#CAN_F13R2_FB23_Msk
 (0x1U << 
CAN_F13R2_FB23_Pos
è

	)

5300 
	#CAN_F13R2_FB23
 
CAN_F13R2_FB23_Msk


	)

5301 
	#CAN_F13R2_FB24_Pos
 (24U)

	)

5302 
	#CAN_F13R2_FB24_Msk
 (0x1U << 
CAN_F13R2_FB24_Pos
è

	)

5303 
	#CAN_F13R2_FB24
 
CAN_F13R2_FB24_Msk


	)

5304 
	#CAN_F13R2_FB25_Pos
 (25U)

	)

5305 
	#CAN_F13R2_FB25_Msk
 (0x1U << 
CAN_F13R2_FB25_Pos
è

	)

5306 
	#CAN_F13R2_FB25
 
CAN_F13R2_FB25_Msk


	)

5307 
	#CAN_F13R2_FB26_Pos
 (26U)

	)

5308 
	#CAN_F13R2_FB26_Msk
 (0x1U << 
CAN_F13R2_FB26_Pos
è

	)

5309 
	#CAN_F13R2_FB26
 
CAN_F13R2_FB26_Msk


	)

5310 
	#CAN_F13R2_FB27_Pos
 (27U)

	)

5311 
	#CAN_F13R2_FB27_Msk
 (0x1U << 
CAN_F13R2_FB27_Pos
è

	)

5312 
	#CAN_F13R2_FB27
 
CAN_F13R2_FB27_Msk


	)

5313 
	#CAN_F13R2_FB28_Pos
 (28U)

	)

5314 
	#CAN_F13R2_FB28_Msk
 (0x1U << 
CAN_F13R2_FB28_Pos
è

	)

5315 
	#CAN_F13R2_FB28
 
CAN_F13R2_FB28_Msk


	)

5316 
	#CAN_F13R2_FB29_Pos
 (29U)

	)

5317 
	#CAN_F13R2_FB29_Msk
 (0x1U << 
CAN_F13R2_FB29_Pos
è

	)

5318 
	#CAN_F13R2_FB29
 
CAN_F13R2_FB29_Msk


	)

5319 
	#CAN_F13R2_FB30_Pos
 (30U)

	)

5320 
	#CAN_F13R2_FB30_Msk
 (0x1U << 
CAN_F13R2_FB30_Pos
è

	)

5321 
	#CAN_F13R2_FB30
 
CAN_F13R2_FB30_Msk


	)

5322 
	#CAN_F13R2_FB31_Pos
 (31U)

	)

5323 
	#CAN_F13R2_FB31_Msk
 (0x1U << 
CAN_F13R2_FB31_Pos
è

	)

5324 
	#CAN_F13R2_FB31
 
CAN_F13R2_FB31_Msk


	)

5332 
	#CRC_DR_DR_Pos
 (0U)

	)

5333 
	#CRC_DR_DR_Msk
 (0xFFFFFFFFU << 
CRC_DR_DR_Pos
è

	)

5334 
	#CRC_DR_DR
 
CRC_DR_DR_Msk


	)

5338 
	#CRC_IDR_IDR_Pos
 (0U)

	)

5339 
	#CRC_IDR_IDR_Msk
 (0xFFU << 
CRC_IDR_IDR_Pos
è

	)

5340 
	#CRC_IDR_IDR
 
CRC_IDR_IDR_Msk


	)

5344 
	#CRC_CR_RESET_Pos
 (0U)

	)

5345 
	#CRC_CR_RESET_Msk
 (0x1U << 
CRC_CR_RESET_Pos
è

	)

5346 
	#CRC_CR_RESET
 
CRC_CR_RESET_Msk


	)

5356 
	#DAC_CHANNEL2_SUPPORT


	)

5358 
	#DAC_CR_EN1_Pos
 (0U)

	)

5359 
	#DAC_CR_EN1_Msk
 (0x1U << 
DAC_CR_EN1_Pos
è

	)

5360 
	#DAC_CR_EN1
 
DAC_CR_EN1_Msk


	)

5361 
	#DAC_CR_BOFF1_Pos
 (1U)

	)

5362 
	#DAC_CR_BOFF1_Msk
 (0x1U << 
DAC_CR_BOFF1_Pos
è

	)

5363 
	#DAC_CR_BOFF1
 
DAC_CR_BOFF1_Msk


	)

5364 
	#DAC_CR_TEN1_Pos
 (2U)

	)

5365 
	#DAC_CR_TEN1_Msk
 (0x1U << 
DAC_CR_TEN1_Pos
è

	)

5366 
	#DAC_CR_TEN1
 
DAC_CR_TEN1_Msk


	)

5368 
	#DAC_CR_TSEL1_Pos
 (3U)

	)

5369 
	#DAC_CR_TSEL1_Msk
 (0x7U << 
DAC_CR_TSEL1_Pos
è

	)

5370 
	#DAC_CR_TSEL1
 
DAC_CR_TSEL1_Msk


	)

5371 
	#DAC_CR_TSEL1_0
 (0x1U << 
DAC_CR_TSEL1_Pos
è

	)

5372 
	#DAC_CR_TSEL1_1
 (0x2U << 
DAC_CR_TSEL1_Pos
è

	)

5373 
	#DAC_CR_TSEL1_2
 (0x4U << 
DAC_CR_TSEL1_Pos
è

	)

5375 
	#DAC_CR_WAVE1_Pos
 (6U)

	)

5376 
	#DAC_CR_WAVE1_Msk
 (0x3U << 
DAC_CR_WAVE1_Pos
è

	)

5377 
	#DAC_CR_WAVE1
 
DAC_CR_WAVE1_Msk


	)

5378 
	#DAC_CR_WAVE1_0
 (0x1U << 
DAC_CR_WAVE1_Pos
è

	)

5379 
	#DAC_CR_WAVE1_1
 (0x2U << 
DAC_CR_WAVE1_Pos
è

	)

5381 
	#DAC_CR_MAMP1_Pos
 (8U)

	)

5382 
	#DAC_CR_MAMP1_Msk
 (0xFU << 
DAC_CR_MAMP1_Pos
è

	)

5383 
	#DAC_CR_MAMP1
 
DAC_CR_MAMP1_Msk


	)

5384 
	#DAC_CR_MAMP1_0
 (0x1U << 
DAC_CR_MAMP1_Pos
è

	)

5385 
	#DAC_CR_MAMP1_1
 (0x2U << 
DAC_CR_MAMP1_Pos
è

	)

5386 
	#DAC_CR_MAMP1_2
 (0x4U << 
DAC_CR_MAMP1_Pos
è

	)

5387 
	#DAC_CR_MAMP1_3
 (0x8U << 
DAC_CR_MAMP1_Pos
è

	)

5389 
	#DAC_CR_DMAEN1_Pos
 (12U)

	)

5390 
	#DAC_CR_DMAEN1_Msk
 (0x1U << 
DAC_CR_DMAEN1_Pos
è

	)

5391 
	#DAC_CR_DMAEN1
 
DAC_CR_DMAEN1_Msk


	)

5392 
	#DAC_CR_DMAUDRIE1_Pos
 (13U)

	)

5393 
	#DAC_CR_DMAUDRIE1_Msk
 (0x1U << 
DAC_CR_DMAUDRIE1_Pos
è

	)

5394 
	#DAC_CR_DMAUDRIE1
 
DAC_CR_DMAUDRIE1_Msk


	)

5395 
	#DAC_CR_EN2_Pos
 (16U)

	)

5396 
	#DAC_CR_EN2_Msk
 (0x1U << 
DAC_CR_EN2_Pos
è

	)

5397 
	#DAC_CR_EN2
 
DAC_CR_EN2_Msk


	)

5398 
	#DAC_CR_BOFF2_Pos
 (17U)

	)

5399 
	#DAC_CR_BOFF2_Msk
 (0x1U << 
DAC_CR_BOFF2_Pos
è

	)

5400 
	#DAC_CR_BOFF2
 
DAC_CR_BOFF2_Msk


	)

5401 
	#DAC_CR_TEN2_Pos
 (18U)

	)

5402 
	#DAC_CR_TEN2_Msk
 (0x1U << 
DAC_CR_TEN2_Pos
è

	)

5403 
	#DAC_CR_TEN2
 
DAC_CR_TEN2_Msk


	)

5405 
	#DAC_CR_TSEL2_Pos
 (19U)

	)

5406 
	#DAC_CR_TSEL2_Msk
 (0x7U << 
DAC_CR_TSEL2_Pos
è

	)

5407 
	#DAC_CR_TSEL2
 
DAC_CR_TSEL2_Msk


	)

5408 
	#DAC_CR_TSEL2_0
 (0x1U << 
DAC_CR_TSEL2_Pos
è

	)

5409 
	#DAC_CR_TSEL2_1
 (0x2U << 
DAC_CR_TSEL2_Pos
è

	)

5410 
	#DAC_CR_TSEL2_2
 (0x4U << 
DAC_CR_TSEL2_Pos
è

	)

5412 
	#DAC_CR_WAVE2_Pos
 (22U)

	)

5413 
	#DAC_CR_WAVE2_Msk
 (0x3U << 
DAC_CR_WAVE2_Pos
è

	)

5414 
	#DAC_CR_WAVE2
 
DAC_CR_WAVE2_Msk


	)

5415 
	#DAC_CR_WAVE2_0
 (0x1U << 
DAC_CR_WAVE2_Pos
è

	)

5416 
	#DAC_CR_WAVE2_1
 (0x2U << 
DAC_CR_WAVE2_Pos
è

	)

5418 
	#DAC_CR_MAMP2_Pos
 (24U)

	)

5419 
	#DAC_CR_MAMP2_Msk
 (0xFU << 
DAC_CR_MAMP2_Pos
è

	)

5420 
	#DAC_CR_MAMP2
 
DAC_CR_MAMP2_Msk


	)

5421 
	#DAC_CR_MAMP2_0
 (0x1U << 
DAC_CR_MAMP2_Pos
è

	)

5422 
	#DAC_CR_MAMP2_1
 (0x2U << 
DAC_CR_MAMP2_Pos
è

	)

5423 
	#DAC_CR_MAMP2_2
 (0x4U << 
DAC_CR_MAMP2_Pos
è

	)

5424 
	#DAC_CR_MAMP2_3
 (0x8U << 
DAC_CR_MAMP2_Pos
è

	)

5426 
	#DAC_CR_DMAEN2_Pos
 (28U)

	)

5427 
	#DAC_CR_DMAEN2_Msk
 (0x1U << 
DAC_CR_DMAEN2_Pos
è

	)

5428 
	#DAC_CR_DMAEN2
 
DAC_CR_DMAEN2_Msk


	)

5429 
	#DAC_CR_DMAUDRIE2_Pos
 (29U)

	)

5430 
	#DAC_CR_DMAUDRIE2_Msk
 (0x1U << 
DAC_CR_DMAUDRIE2_Pos
è

	)

5431 
	#DAC_CR_DMAUDRIE2
 
DAC_CR_DMAUDRIE2_Msk


	)

5434 
	#DAC_SWTRIGR_SWTRIG1_Pos
 (0U)

	)

5435 
	#DAC_SWTRIGR_SWTRIG1_Msk
 (0x1U << 
DAC_SWTRIGR_SWTRIG1_Pos
è

	)

5436 
	#DAC_SWTRIGR_SWTRIG1
 
DAC_SWTRIGR_SWTRIG1_Msk


	)

5437 
	#DAC_SWTRIGR_SWTRIG2_Pos
 (1U)

	)

5438 
	#DAC_SWTRIGR_SWTRIG2_Msk
 (0x1U << 
DAC_SWTRIGR_SWTRIG2_Pos
è

	)

5439 
	#DAC_SWTRIGR_SWTRIG2
 
DAC_SWTRIGR_SWTRIG2_Msk


	)

5442 
	#DAC_DHR12R1_DACC1DHR_Pos
 (0U)

	)

5443 
	#DAC_DHR12R1_DACC1DHR_Msk
 (0xFFFU << 
DAC_DHR12R1_DACC1DHR_Pos
è

	)

5444 
	#DAC_DHR12R1_DACC1DHR
 
DAC_DHR12R1_DACC1DHR_Msk


	)

5447 
	#DAC_DHR12L1_DACC1DHR_Pos
 (4U)

	)

5448 
	#DAC_DHR12L1_DACC1DHR_Msk
 (0xFFFU << 
DAC_DHR12L1_DACC1DHR_Pos
è

	)

5449 
	#DAC_DHR12L1_DACC1DHR
 
DAC_DHR12L1_DACC1DHR_Msk


	)

5452 
	#DAC_DHR8R1_DACC1DHR_Pos
 (0U)

	)

5453 
	#DAC_DHR8R1_DACC1DHR_Msk
 (0xFFU << 
DAC_DHR8R1_DACC1DHR_Pos
è

	)

5454 
	#DAC_DHR8R1_DACC1DHR
 
DAC_DHR8R1_DACC1DHR_Msk


	)

5457 
	#DAC_DHR12R2_DACC2DHR_Pos
 (0U)

	)

5458 
	#DAC_DHR12R2_DACC2DHR_Msk
 (0xFFFU << 
DAC_DHR12R2_DACC2DHR_Pos
è

	)

5459 
	#DAC_DHR12R2_DACC2DHR
 
DAC_DHR12R2_DACC2DHR_Msk


	)

5462 
	#DAC_DHR12L2_DACC2DHR_Pos
 (4U)

	)

5463 
	#DAC_DHR12L2_DACC2DHR_Msk
 (0xFFFU << 
DAC_DHR12L2_DACC2DHR_Pos
è

	)

5464 
	#DAC_DHR12L2_DACC2DHR
 
DAC_DHR12L2_DACC2DHR_Msk


	)

5467 
	#DAC_DHR8R2_DACC2DHR_Pos
 (0U)

	)

5468 
	#DAC_DHR8R2_DACC2DHR_Msk
 (0xFFU << 
DAC_DHR8R2_DACC2DHR_Pos
è

	)

5469 
	#DAC_DHR8R2_DACC2DHR
 
DAC_DHR8R2_DACC2DHR_Msk


	)

5472 
	#DAC_DHR12RD_DACC1DHR_Pos
 (0U)

	)

5473 
	#DAC_DHR12RD_DACC1DHR_Msk
 (0xFFFU << 
DAC_DHR12RD_DACC1DHR_Pos
è

	)

5474 
	#DAC_DHR12RD_DACC1DHR
 
DAC_DHR12RD_DACC1DHR_Msk


	)

5475 
	#DAC_DHR12RD_DACC2DHR_Pos
 (16U)

	)

5476 
	#DAC_DHR12RD_DACC2DHR_Msk
 (0xFFFU << 
DAC_DHR12RD_DACC2DHR_Pos
è

	)

5477 
	#DAC_DHR12RD_DACC2DHR
 
DAC_DHR12RD_DACC2DHR_Msk


	)

5480 
	#DAC_DHR12LD_DACC1DHR_Pos
 (4U)

	)

5481 
	#DAC_DHR12LD_DACC1DHR_Msk
 (0xFFFU << 
DAC_DHR12LD_DACC1DHR_Pos
è

	)

5482 
	#DAC_DHR12LD_DACC1DHR
 
DAC_DHR12LD_DACC1DHR_Msk


	)

5483 
	#DAC_DHR12LD_DACC2DHR_Pos
 (20U)

	)

5484 
	#DAC_DHR12LD_DACC2DHR_Msk
 (0xFFFU << 
DAC_DHR12LD_DACC2DHR_Pos
è

	)

5485 
	#DAC_DHR12LD_DACC2DHR
 
DAC_DHR12LD_DACC2DHR_Msk


	)

5488 
	#DAC_DHR8RD_DACC1DHR_Pos
 (0U)

	)

5489 
	#DAC_DHR8RD_DACC1DHR_Msk
 (0xFFU << 
DAC_DHR8RD_DACC1DHR_Pos
è

	)

5490 
	#DAC_DHR8RD_DACC1DHR
 
DAC_DHR8RD_DACC1DHR_Msk


	)

5491 
	#DAC_DHR8RD_DACC2DHR_Pos
 (8U)

	)

5492 
	#DAC_DHR8RD_DACC2DHR_Msk
 (0xFFU << 
DAC_DHR8RD_DACC2DHR_Pos
è

	)

5493 
	#DAC_DHR8RD_DACC2DHR
 
DAC_DHR8RD_DACC2DHR_Msk


	)

5496 
	#DAC_DOR1_DACC1DOR_Pos
 (0U)

	)

5497 
	#DAC_DOR1_DACC1DOR_Msk
 (0xFFFU << 
DAC_DOR1_DACC1DOR_Pos
è

	)

5498 
	#DAC_DOR1_DACC1DOR
 
DAC_DOR1_DACC1DOR_Msk


	)

5501 
	#DAC_DOR2_DACC2DOR_Pos
 (0U)

	)

5502 
	#DAC_DOR2_DACC2DOR_Msk
 (0xFFFU << 
DAC_DOR2_DACC2DOR_Pos
è

	)

5503 
	#DAC_DOR2_DACC2DOR
 
DAC_DOR2_DACC2DOR_Msk


	)

5506 
	#DAC_SR_DMAUDR1_Pos
 (13U)

	)

5507 
	#DAC_SR_DMAUDR1_Msk
 (0x1U << 
DAC_SR_DMAUDR1_Pos
è

	)

5508 
	#DAC_SR_DMAUDR1
 
DAC_SR_DMAUDR1_Msk


	)

5509 
	#DAC_SR_DMAUDR2_Pos
 (29U)

	)

5510 
	#DAC_SR_DMAUDR2_Msk
 (0x1U << 
DAC_SR_DMAUDR2_Pos
è

	)

5511 
	#DAC_SR_DMAUDR2
 
DAC_SR_DMAUDR2_Msk


	)

5520 
	#DMA_SxCR_CHSEL_Pos
 (25U)

	)

5521 
	#DMA_SxCR_CHSEL_Msk
 (0x7U << 
DMA_SxCR_CHSEL_Pos
è

	)

5522 
	#DMA_SxCR_CHSEL
 
DMA_SxCR_CHSEL_Msk


	)

5523 
	#DMA_SxCR_CHSEL_0
 0x02000000U

	)

5524 
	#DMA_SxCR_CHSEL_1
 0x04000000U

	)

5525 
	#DMA_SxCR_CHSEL_2
 0x08000000U

	)

5526 
	#DMA_SxCR_MBURST_Pos
 (23U)

	)

5527 
	#DMA_SxCR_MBURST_Msk
 (0x3U << 
DMA_SxCR_MBURST_Pos
è

	)

5528 
	#DMA_SxCR_MBURST
 
DMA_SxCR_MBURST_Msk


	)

5529 
	#DMA_SxCR_MBURST_0
 (0x1U << 
DMA_SxCR_MBURST_Pos
è

	)

5530 
	#DMA_SxCR_MBURST_1
 (0x2U << 
DMA_SxCR_MBURST_Pos
è

	)

5531 
	#DMA_SxCR_PBURST_Pos
 (21U)

	)

5532 
	#DMA_SxCR_PBURST_Msk
 (0x3U << 
DMA_SxCR_PBURST_Pos
è

	)

5533 
	#DMA_SxCR_PBURST
 
DMA_SxCR_PBURST_Msk


	)

5534 
	#DMA_SxCR_PBURST_0
 (0x1U << 
DMA_SxCR_PBURST_Pos
è

	)

5535 
	#DMA_SxCR_PBURST_1
 (0x2U << 
DMA_SxCR_PBURST_Pos
è

	)

5536 
	#DMA_SxCR_CT_Pos
 (19U)

	)

5537 
	#DMA_SxCR_CT_Msk
 (0x1U << 
DMA_SxCR_CT_Pos
è

	)

5538 
	#DMA_SxCR_CT
 
DMA_SxCR_CT_Msk


	)

5539 
	#DMA_SxCR_DBM_Pos
 (18U)

	)

5540 
	#DMA_SxCR_DBM_Msk
 (0x1U << 
DMA_SxCR_DBM_Pos
è

	)

5541 
	#DMA_SxCR_DBM
 
DMA_SxCR_DBM_Msk


	)

5542 
	#DMA_SxCR_PL_Pos
 (16U)

	)

5543 
	#DMA_SxCR_PL_Msk
 (0x3U << 
DMA_SxCR_PL_Pos
è

	)

5544 
	#DMA_SxCR_PL
 
DMA_SxCR_PL_Msk


	)

5545 
	#DMA_SxCR_PL_0
 (0x1U << 
DMA_SxCR_PL_Pos
è

	)

5546 
	#DMA_SxCR_PL_1
 (0x2U << 
DMA_SxCR_PL_Pos
è

	)

5547 
	#DMA_SxCR_PINCOS_Pos
 (15U)

	)

5548 
	#DMA_SxCR_PINCOS_Msk
 (0x1U << 
DMA_SxCR_PINCOS_Pos
è

	)

5549 
	#DMA_SxCR_PINCOS
 
DMA_SxCR_PINCOS_Msk


	)

5550 
	#DMA_SxCR_MSIZE_Pos
 (13U)

	)

5551 
	#DMA_SxCR_MSIZE_Msk
 (0x3U << 
DMA_SxCR_MSIZE_Pos
è

	)

5552 
	#DMA_SxCR_MSIZE
 
DMA_SxCR_MSIZE_Msk


	)

5553 
	#DMA_SxCR_MSIZE_0
 (0x1U << 
DMA_SxCR_MSIZE_Pos
è

	)

5554 
	#DMA_SxCR_MSIZE_1
 (0x2U << 
DMA_SxCR_MSIZE_Pos
è

	)

5555 
	#DMA_SxCR_PSIZE_Pos
 (11U)

	)

5556 
	#DMA_SxCR_PSIZE_Msk
 (0x3U << 
DMA_SxCR_PSIZE_Pos
è

	)

5557 
	#DMA_SxCR_PSIZE
 
DMA_SxCR_PSIZE_Msk


	)

5558 
	#DMA_SxCR_PSIZE_0
 (0x1U << 
DMA_SxCR_PSIZE_Pos
è

	)

5559 
	#DMA_SxCR_PSIZE_1
 (0x2U << 
DMA_SxCR_PSIZE_Pos
è

	)

5560 
	#DMA_SxCR_MINC_Pos
 (10U)

	)

5561 
	#DMA_SxCR_MINC_Msk
 (0x1U << 
DMA_SxCR_MINC_Pos
è

	)

5562 
	#DMA_SxCR_MINC
 
DMA_SxCR_MINC_Msk


	)

5563 
	#DMA_SxCR_PINC_Pos
 (9U)

	)

5564 
	#DMA_SxCR_PINC_Msk
 (0x1U << 
DMA_SxCR_PINC_Pos
è

	)

5565 
	#DMA_SxCR_PINC
 
DMA_SxCR_PINC_Msk


	)

5566 
	#DMA_SxCR_CIRC_Pos
 (8U)

	)

5567 
	#DMA_SxCR_CIRC_Msk
 (0x1U << 
DMA_SxCR_CIRC_Pos
è

	)

5568 
	#DMA_SxCR_CIRC
 
DMA_SxCR_CIRC_Msk


	)

5569 
	#DMA_SxCR_DIR_Pos
 (6U)

	)

5570 
	#DMA_SxCR_DIR_Msk
 (0x3U << 
DMA_SxCR_DIR_Pos
è

	)

5571 
	#DMA_SxCR_DIR
 
DMA_SxCR_DIR_Msk


	)

5572 
	#DMA_SxCR_DIR_0
 (0x1U << 
DMA_SxCR_DIR_Pos
è

	)

5573 
	#DMA_SxCR_DIR_1
 (0x2U << 
DMA_SxCR_DIR_Pos
è

	)

5574 
	#DMA_SxCR_PFCTRL_Pos
 (5U)

	)

5575 
	#DMA_SxCR_PFCTRL_Msk
 (0x1U << 
DMA_SxCR_PFCTRL_Pos
è

	)

5576 
	#DMA_SxCR_PFCTRL
 
DMA_SxCR_PFCTRL_Msk


	)

5577 
	#DMA_SxCR_TCIE_Pos
 (4U)

	)

5578 
	#DMA_SxCR_TCIE_Msk
 (0x1U << 
DMA_SxCR_TCIE_Pos
è

	)

5579 
	#DMA_SxCR_TCIE
 
DMA_SxCR_TCIE_Msk


	)

5580 
	#DMA_SxCR_HTIE_Pos
 (3U)

	)

5581 
	#DMA_SxCR_HTIE_Msk
 (0x1U << 
DMA_SxCR_HTIE_Pos
è

	)

5582 
	#DMA_SxCR_HTIE
 
DMA_SxCR_HTIE_Msk


	)

5583 
	#DMA_SxCR_TEIE_Pos
 (2U)

	)

5584 
	#DMA_SxCR_TEIE_Msk
 (0x1U << 
DMA_SxCR_TEIE_Pos
è

	)

5585 
	#DMA_SxCR_TEIE
 
DMA_SxCR_TEIE_Msk


	)

5586 
	#DMA_SxCR_DMEIE_Pos
 (1U)

	)

5587 
	#DMA_SxCR_DMEIE_Msk
 (0x1U << 
DMA_SxCR_DMEIE_Pos
è

	)

5588 
	#DMA_SxCR_DMEIE
 
DMA_SxCR_DMEIE_Msk


	)

5589 
	#DMA_SxCR_EN_Pos
 (0U)

	)

5590 
	#DMA_SxCR_EN_Msk
 (0x1U << 
DMA_SxCR_EN_Pos
è

	)

5591 
	#DMA_SxCR_EN
 
DMA_SxCR_EN_Msk


	)

5594 
	#DMA_SxCR_ACK_Pos
 (20U)

	)

5595 
	#DMA_SxCR_ACK_Msk
 (0x1U << 
DMA_SxCR_ACK_Pos
è

	)

5596 
	#DMA_SxCR_ACK
 
DMA_SxCR_ACK_Msk


	)

5599 
	#DMA_SxNDT_Pos
 (0U)

	)

5600 
	#DMA_SxNDT_Msk
 (0xFFFFU << 
DMA_SxNDT_Pos
è

	)

5601 
	#DMA_SxNDT
 
DMA_SxNDT_Msk


	)

5602 
	#DMA_SxNDT_0
 (0x0001U << 
DMA_SxNDT_Pos
è

	)

5603 
	#DMA_SxNDT_1
 (0x0002U << 
DMA_SxNDT_Pos
è

	)

5604 
	#DMA_SxNDT_2
 (0x0004U << 
DMA_SxNDT_Pos
è

	)

5605 
	#DMA_SxNDT_3
 (0x0008U << 
DMA_SxNDT_Pos
è

	)

5606 
	#DMA_SxNDT_4
 (0x0010U << 
DMA_SxNDT_Pos
è

	)

5607 
	#DMA_SxNDT_5
 (0x0020U << 
DMA_SxNDT_Pos
è

	)

5608 
	#DMA_SxNDT_6
 (0x0040U << 
DMA_SxNDT_Pos
è

	)

5609 
	#DMA_SxNDT_7
 (0x0080U << 
DMA_SxNDT_Pos
è

	)

5610 
	#DMA_SxNDT_8
 (0x0100U << 
DMA_SxNDT_Pos
è

	)

5611 
	#DMA_SxNDT_9
 (0x0200U << 
DMA_SxNDT_Pos
è

	)

5612 
	#DMA_SxNDT_10
 (0x0400U << 
DMA_SxNDT_Pos
è

	)

5613 
	#DMA_SxNDT_11
 (0x0800U << 
DMA_SxNDT_Pos
è

	)

5614 
	#DMA_SxNDT_12
 (0x1000U << 
DMA_SxNDT_Pos
è

	)

5615 
	#DMA_SxNDT_13
 (0x2000U << 
DMA_SxNDT_Pos
è

	)

5616 
	#DMA_SxNDT_14
 (0x4000U << 
DMA_SxNDT_Pos
è

	)

5617 
	#DMA_SxNDT_15
 (0x8000U << 
DMA_SxNDT_Pos
è

	)

5620 
	#DMA_SxFCR_FEIE_Pos
 (7U)

	)

5621 
	#DMA_SxFCR_FEIE_Msk
 (0x1U << 
DMA_SxFCR_FEIE_Pos
è

	)

5622 
	#DMA_SxFCR_FEIE
 
DMA_SxFCR_FEIE_Msk


	)

5623 
	#DMA_SxFCR_FS_Pos
 (3U)

	)

5624 
	#DMA_SxFCR_FS_Msk
 (0x7U << 
DMA_SxFCR_FS_Pos
è

	)

5625 
	#DMA_SxFCR_FS
 
DMA_SxFCR_FS_Msk


	)

5626 
	#DMA_SxFCR_FS_0
 (0x1U << 
DMA_SxFCR_FS_Pos
è

	)

5627 
	#DMA_SxFCR_FS_1
 (0x2U << 
DMA_SxFCR_FS_Pos
è

	)

5628 
	#DMA_SxFCR_FS_2
 (0x4U << 
DMA_SxFCR_FS_Pos
è

	)

5629 
	#DMA_SxFCR_DMDIS_Pos
 (2U)

	)

5630 
	#DMA_SxFCR_DMDIS_Msk
 (0x1U << 
DMA_SxFCR_DMDIS_Pos
è

	)

5631 
	#DMA_SxFCR_DMDIS
 
DMA_SxFCR_DMDIS_Msk


	)

5632 
	#DMA_SxFCR_FTH_Pos
 (0U)

	)

5633 
	#DMA_SxFCR_FTH_Msk
 (0x3U << 
DMA_SxFCR_FTH_Pos
è

	)

5634 
	#DMA_SxFCR_FTH
 
DMA_SxFCR_FTH_Msk


	)

5635 
	#DMA_SxFCR_FTH_0
 (0x1U << 
DMA_SxFCR_FTH_Pos
è

	)

5636 
	#DMA_SxFCR_FTH_1
 (0x2U << 
DMA_SxFCR_FTH_Pos
è

	)

5639 
	#DMA_LISR_TCIF3_Pos
 (27U)

	)

5640 
	#DMA_LISR_TCIF3_Msk
 (0x1U << 
DMA_LISR_TCIF3_Pos
è

	)

5641 
	#DMA_LISR_TCIF3
 
DMA_LISR_TCIF3_Msk


	)

5642 
	#DMA_LISR_HTIF3_Pos
 (26U)

	)

5643 
	#DMA_LISR_HTIF3_Msk
 (0x1U << 
DMA_LISR_HTIF3_Pos
è

	)

5644 
	#DMA_LISR_HTIF3
 
DMA_LISR_HTIF3_Msk


	)

5645 
	#DMA_LISR_TEIF3_Pos
 (25U)

	)

5646 
	#DMA_LISR_TEIF3_Msk
 (0x1U << 
DMA_LISR_TEIF3_Pos
è

	)

5647 
	#DMA_LISR_TEIF3
 
DMA_LISR_TEIF3_Msk


	)

5648 
	#DMA_LISR_DMEIF3_Pos
 (24U)

	)

5649 
	#DMA_LISR_DMEIF3_Msk
 (0x1U << 
DMA_LISR_DMEIF3_Pos
è

	)

5650 
	#DMA_LISR_DMEIF3
 
DMA_LISR_DMEIF3_Msk


	)

5651 
	#DMA_LISR_FEIF3_Pos
 (22U)

	)

5652 
	#DMA_LISR_FEIF3_Msk
 (0x1U << 
DMA_LISR_FEIF3_Pos
è

	)

5653 
	#DMA_LISR_FEIF3
 
DMA_LISR_FEIF3_Msk


	)

5654 
	#DMA_LISR_TCIF2_Pos
 (21U)

	)

5655 
	#DMA_LISR_TCIF2_Msk
 (0x1U << 
DMA_LISR_TCIF2_Pos
è

	)

5656 
	#DMA_LISR_TCIF2
 
DMA_LISR_TCIF2_Msk


	)

5657 
	#DMA_LISR_HTIF2_Pos
 (20U)

	)

5658 
	#DMA_LISR_HTIF2_Msk
 (0x1U << 
DMA_LISR_HTIF2_Pos
è

	)

5659 
	#DMA_LISR_HTIF2
 
DMA_LISR_HTIF2_Msk


	)

5660 
	#DMA_LISR_TEIF2_Pos
 (19U)

	)

5661 
	#DMA_LISR_TEIF2_Msk
 (0x1U << 
DMA_LISR_TEIF2_Pos
è

	)

5662 
	#DMA_LISR_TEIF2
 
DMA_LISR_TEIF2_Msk


	)

5663 
	#DMA_LISR_DMEIF2_Pos
 (18U)

	)

5664 
	#DMA_LISR_DMEIF2_Msk
 (0x1U << 
DMA_LISR_DMEIF2_Pos
è

	)

5665 
	#DMA_LISR_DMEIF2
 
DMA_LISR_DMEIF2_Msk


	)

5666 
	#DMA_LISR_FEIF2_Pos
 (16U)

	)

5667 
	#DMA_LISR_FEIF2_Msk
 (0x1U << 
DMA_LISR_FEIF2_Pos
è

	)

5668 
	#DMA_LISR_FEIF2
 
DMA_LISR_FEIF2_Msk


	)

5669 
	#DMA_LISR_TCIF1_Pos
 (11U)

	)

5670 
	#DMA_LISR_TCIF1_Msk
 (0x1U << 
DMA_LISR_TCIF1_Pos
è

	)

5671 
	#DMA_LISR_TCIF1
 
DMA_LISR_TCIF1_Msk


	)

5672 
	#DMA_LISR_HTIF1_Pos
 (10U)

	)

5673 
	#DMA_LISR_HTIF1_Msk
 (0x1U << 
DMA_LISR_HTIF1_Pos
è

	)

5674 
	#DMA_LISR_HTIF1
 
DMA_LISR_HTIF1_Msk


	)

5675 
	#DMA_LISR_TEIF1_Pos
 (9U)

	)

5676 
	#DMA_LISR_TEIF1_Msk
 (0x1U << 
DMA_LISR_TEIF1_Pos
è

	)

5677 
	#DMA_LISR_TEIF1
 
DMA_LISR_TEIF1_Msk


	)

5678 
	#DMA_LISR_DMEIF1_Pos
 (8U)

	)

5679 
	#DMA_LISR_DMEIF1_Msk
 (0x1U << 
DMA_LISR_DMEIF1_Pos
è

	)

5680 
	#DMA_LISR_DMEIF1
 
DMA_LISR_DMEIF1_Msk


	)

5681 
	#DMA_LISR_FEIF1_Pos
 (6U)

	)

5682 
	#DMA_LISR_FEIF1_Msk
 (0x1U << 
DMA_LISR_FEIF1_Pos
è

	)

5683 
	#DMA_LISR_FEIF1
 
DMA_LISR_FEIF1_Msk


	)

5684 
	#DMA_LISR_TCIF0_Pos
 (5U)

	)

5685 
	#DMA_LISR_TCIF0_Msk
 (0x1U << 
DMA_LISR_TCIF0_Pos
è

	)

5686 
	#DMA_LISR_TCIF0
 
DMA_LISR_TCIF0_Msk


	)

5687 
	#DMA_LISR_HTIF0_Pos
 (4U)

	)

5688 
	#DMA_LISR_HTIF0_Msk
 (0x1U << 
DMA_LISR_HTIF0_Pos
è

	)

5689 
	#DMA_LISR_HTIF0
 
DMA_LISR_HTIF0_Msk


	)

5690 
	#DMA_LISR_TEIF0_Pos
 (3U)

	)

5691 
	#DMA_LISR_TEIF0_Msk
 (0x1U << 
DMA_LISR_TEIF0_Pos
è

	)

5692 
	#DMA_LISR_TEIF0
 
DMA_LISR_TEIF0_Msk


	)

5693 
	#DMA_LISR_DMEIF0_Pos
 (2U)

	)

5694 
	#DMA_LISR_DMEIF0_Msk
 (0x1U << 
DMA_LISR_DMEIF0_Pos
è

	)

5695 
	#DMA_LISR_DMEIF0
 
DMA_LISR_DMEIF0_Msk


	)

5696 
	#DMA_LISR_FEIF0_Pos
 (0U)

	)

5697 
	#DMA_LISR_FEIF0_Msk
 (0x1U << 
DMA_LISR_FEIF0_Pos
è

	)

5698 
	#DMA_LISR_FEIF0
 
DMA_LISR_FEIF0_Msk


	)

5701 
	#DMA_HISR_TCIF7_Pos
 (27U)

	)

5702 
	#DMA_HISR_TCIF7_Msk
 (0x1U << 
DMA_HISR_TCIF7_Pos
è

	)

5703 
	#DMA_HISR_TCIF7
 
DMA_HISR_TCIF7_Msk


	)

5704 
	#DMA_HISR_HTIF7_Pos
 (26U)

	)

5705 
	#DMA_HISR_HTIF7_Msk
 (0x1U << 
DMA_HISR_HTIF7_Pos
è

	)

5706 
	#DMA_HISR_HTIF7
 
DMA_HISR_HTIF7_Msk


	)

5707 
	#DMA_HISR_TEIF7_Pos
 (25U)

	)

5708 
	#DMA_HISR_TEIF7_Msk
 (0x1U << 
DMA_HISR_TEIF7_Pos
è

	)

5709 
	#DMA_HISR_TEIF7
 
DMA_HISR_TEIF7_Msk


	)

5710 
	#DMA_HISR_DMEIF7_Pos
 (24U)

	)

5711 
	#DMA_HISR_DMEIF7_Msk
 (0x1U << 
DMA_HISR_DMEIF7_Pos
è

	)

5712 
	#DMA_HISR_DMEIF7
 
DMA_HISR_DMEIF7_Msk


	)

5713 
	#DMA_HISR_FEIF7_Pos
 (22U)

	)

5714 
	#DMA_HISR_FEIF7_Msk
 (0x1U << 
DMA_HISR_FEIF7_Pos
è

	)

5715 
	#DMA_HISR_FEIF7
 
DMA_HISR_FEIF7_Msk


	)

5716 
	#DMA_HISR_TCIF6_Pos
 (21U)

	)

5717 
	#DMA_HISR_TCIF6_Msk
 (0x1U << 
DMA_HISR_TCIF6_Pos
è

	)

5718 
	#DMA_HISR_TCIF6
 
DMA_HISR_TCIF6_Msk


	)

5719 
	#DMA_HISR_HTIF6_Pos
 (20U)

	)

5720 
	#DMA_HISR_HTIF6_Msk
 (0x1U << 
DMA_HISR_HTIF6_Pos
è

	)

5721 
	#DMA_HISR_HTIF6
 
DMA_HISR_HTIF6_Msk


	)

5722 
	#DMA_HISR_TEIF6_Pos
 (19U)

	)

5723 
	#DMA_HISR_TEIF6_Msk
 (0x1U << 
DMA_HISR_TEIF6_Pos
è

	)

5724 
	#DMA_HISR_TEIF6
 
DMA_HISR_TEIF6_Msk


	)

5725 
	#DMA_HISR_DMEIF6_Pos
 (18U)

	)

5726 
	#DMA_HISR_DMEIF6_Msk
 (0x1U << 
DMA_HISR_DMEIF6_Pos
è

	)

5727 
	#DMA_HISR_DMEIF6
 
DMA_HISR_DMEIF6_Msk


	)

5728 
	#DMA_HISR_FEIF6_Pos
 (16U)

	)

5729 
	#DMA_HISR_FEIF6_Msk
 (0x1U << 
DMA_HISR_FEIF6_Pos
è

	)

5730 
	#DMA_HISR_FEIF6
 
DMA_HISR_FEIF6_Msk


	)

5731 
	#DMA_HISR_TCIF5_Pos
 (11U)

	)

5732 
	#DMA_HISR_TCIF5_Msk
 (0x1U << 
DMA_HISR_TCIF5_Pos
è

	)

5733 
	#DMA_HISR_TCIF5
 
DMA_HISR_TCIF5_Msk


	)

5734 
	#DMA_HISR_HTIF5_Pos
 (10U)

	)

5735 
	#DMA_HISR_HTIF5_Msk
 (0x1U << 
DMA_HISR_HTIF5_Pos
è

	)

5736 
	#DMA_HISR_HTIF5
 
DMA_HISR_HTIF5_Msk


	)

5737 
	#DMA_HISR_TEIF5_Pos
 (9U)

	)

5738 
	#DMA_HISR_TEIF5_Msk
 (0x1U << 
DMA_HISR_TEIF5_Pos
è

	)

5739 
	#DMA_HISR_TEIF5
 
DMA_HISR_TEIF5_Msk


	)

5740 
	#DMA_HISR_DMEIF5_Pos
 (8U)

	)

5741 
	#DMA_HISR_DMEIF5_Msk
 (0x1U << 
DMA_HISR_DMEIF5_Pos
è

	)

5742 
	#DMA_HISR_DMEIF5
 
DMA_HISR_DMEIF5_Msk


	)

5743 
	#DMA_HISR_FEIF5_Pos
 (6U)

	)

5744 
	#DMA_HISR_FEIF5_Msk
 (0x1U << 
DMA_HISR_FEIF5_Pos
è

	)

5745 
	#DMA_HISR_FEIF5
 
DMA_HISR_FEIF5_Msk


	)

5746 
	#DMA_HISR_TCIF4_Pos
 (5U)

	)

5747 
	#DMA_HISR_TCIF4_Msk
 (0x1U << 
DMA_HISR_TCIF4_Pos
è

	)

5748 
	#DMA_HISR_TCIF4
 
DMA_HISR_TCIF4_Msk


	)

5749 
	#DMA_HISR_HTIF4_Pos
 (4U)

	)

5750 
	#DMA_HISR_HTIF4_Msk
 (0x1U << 
DMA_HISR_HTIF4_Pos
è

	)

5751 
	#DMA_HISR_HTIF4
 
DMA_HISR_HTIF4_Msk


	)

5752 
	#DMA_HISR_TEIF4_Pos
 (3U)

	)

5753 
	#DMA_HISR_TEIF4_Msk
 (0x1U << 
DMA_HISR_TEIF4_Pos
è

	)

5754 
	#DMA_HISR_TEIF4
 
DMA_HISR_TEIF4_Msk


	)

5755 
	#DMA_HISR_DMEIF4_Pos
 (2U)

	)

5756 
	#DMA_HISR_DMEIF4_Msk
 (0x1U << 
DMA_HISR_DMEIF4_Pos
è

	)

5757 
	#DMA_HISR_DMEIF4
 
DMA_HISR_DMEIF4_Msk


	)

5758 
	#DMA_HISR_FEIF4_Pos
 (0U)

	)

5759 
	#DMA_HISR_FEIF4_Msk
 (0x1U << 
DMA_HISR_FEIF4_Pos
è

	)

5760 
	#DMA_HISR_FEIF4
 
DMA_HISR_FEIF4_Msk


	)

5763 
	#DMA_LIFCR_CTCIF3_Pos
 (27U)

	)

5764 
	#DMA_LIFCR_CTCIF3_Msk
 (0x1U << 
DMA_LIFCR_CTCIF3_Pos
è

	)

5765 
	#DMA_LIFCR_CTCIF3
 
DMA_LIFCR_CTCIF3_Msk


	)

5766 
	#DMA_LIFCR_CHTIF3_Pos
 (26U)

	)

5767 
	#DMA_LIFCR_CHTIF3_Msk
 (0x1U << 
DMA_LIFCR_CHTIF3_Pos
è

	)

5768 
	#DMA_LIFCR_CHTIF3
 
DMA_LIFCR_CHTIF3_Msk


	)

5769 
	#DMA_LIFCR_CTEIF3_Pos
 (25U)

	)

5770 
	#DMA_LIFCR_CTEIF3_Msk
 (0x1U << 
DMA_LIFCR_CTEIF3_Pos
è

	)

5771 
	#DMA_LIFCR_CTEIF3
 
DMA_LIFCR_CTEIF3_Msk


	)

5772 
	#DMA_LIFCR_CDMEIF3_Pos
 (24U)

	)

5773 
	#DMA_LIFCR_CDMEIF3_Msk
 (0x1U << 
DMA_LIFCR_CDMEIF3_Pos
è

	)

5774 
	#DMA_LIFCR_CDMEIF3
 
DMA_LIFCR_CDMEIF3_Msk


	)

5775 
	#DMA_LIFCR_CFEIF3_Pos
 (22U)

	)

5776 
	#DMA_LIFCR_CFEIF3_Msk
 (0x1U << 
DMA_LIFCR_CFEIF3_Pos
è

	)

5777 
	#DMA_LIFCR_CFEIF3
 
DMA_LIFCR_CFEIF3_Msk


	)

5778 
	#DMA_LIFCR_CTCIF2_Pos
 (21U)

	)

5779 
	#DMA_LIFCR_CTCIF2_Msk
 (0x1U << 
DMA_LIFCR_CTCIF2_Pos
è

	)

5780 
	#DMA_LIFCR_CTCIF2
 
DMA_LIFCR_CTCIF2_Msk


	)

5781 
	#DMA_LIFCR_CHTIF2_Pos
 (20U)

	)

5782 
	#DMA_LIFCR_CHTIF2_Msk
 (0x1U << 
DMA_LIFCR_CHTIF2_Pos
è

	)

5783 
	#DMA_LIFCR_CHTIF2
 
DMA_LIFCR_CHTIF2_Msk


	)

5784 
	#DMA_LIFCR_CTEIF2_Pos
 (19U)

	)

5785 
	#DMA_LIFCR_CTEIF2_Msk
 (0x1U << 
DMA_LIFCR_CTEIF2_Pos
è

	)

5786 
	#DMA_LIFCR_CTEIF2
 
DMA_LIFCR_CTEIF2_Msk


	)

5787 
	#DMA_LIFCR_CDMEIF2_Pos
 (18U)

	)

5788 
	#DMA_LIFCR_CDMEIF2_Msk
 (0x1U << 
DMA_LIFCR_CDMEIF2_Pos
è

	)

5789 
	#DMA_LIFCR_CDMEIF2
 
DMA_LIFCR_CDMEIF2_Msk


	)

5790 
	#DMA_LIFCR_CFEIF2_Pos
 (16U)

	)

5791 
	#DMA_LIFCR_CFEIF2_Msk
 (0x1U << 
DMA_LIFCR_CFEIF2_Pos
è

	)

5792 
	#DMA_LIFCR_CFEIF2
 
DMA_LIFCR_CFEIF2_Msk


	)

5793 
	#DMA_LIFCR_CTCIF1_Pos
 (11U)

	)

5794 
	#DMA_LIFCR_CTCIF1_Msk
 (0x1U << 
DMA_LIFCR_CTCIF1_Pos
è

	)

5795 
	#DMA_LIFCR_CTCIF1
 
DMA_LIFCR_CTCIF1_Msk


	)

5796 
	#DMA_LIFCR_CHTIF1_Pos
 (10U)

	)

5797 
	#DMA_LIFCR_CHTIF1_Msk
 (0x1U << 
DMA_LIFCR_CHTIF1_Pos
è

	)

5798 
	#DMA_LIFCR_CHTIF1
 
DMA_LIFCR_CHTIF1_Msk


	)

5799 
	#DMA_LIFCR_CTEIF1_Pos
 (9U)

	)

5800 
	#DMA_LIFCR_CTEIF1_Msk
 (0x1U << 
DMA_LIFCR_CTEIF1_Pos
è

	)

5801 
	#DMA_LIFCR_CTEIF1
 
DMA_LIFCR_CTEIF1_Msk


	)

5802 
	#DMA_LIFCR_CDMEIF1_Pos
 (8U)

	)

5803 
	#DMA_LIFCR_CDMEIF1_Msk
 (0x1U << 
DMA_LIFCR_CDMEIF1_Pos
è

	)

5804 
	#DMA_LIFCR_CDMEIF1
 
DMA_LIFCR_CDMEIF1_Msk


	)

5805 
	#DMA_LIFCR_CFEIF1_Pos
 (6U)

	)

5806 
	#DMA_LIFCR_CFEIF1_Msk
 (0x1U << 
DMA_LIFCR_CFEIF1_Pos
è

	)

5807 
	#DMA_LIFCR_CFEIF1
 
DMA_LIFCR_CFEIF1_Msk


	)

5808 
	#DMA_LIFCR_CTCIF0_Pos
 (5U)

	)

5809 
	#DMA_LIFCR_CTCIF0_Msk
 (0x1U << 
DMA_LIFCR_CTCIF0_Pos
è

	)

5810 
	#DMA_LIFCR_CTCIF0
 
DMA_LIFCR_CTCIF0_Msk


	)

5811 
	#DMA_LIFCR_CHTIF0_Pos
 (4U)

	)

5812 
	#DMA_LIFCR_CHTIF0_Msk
 (0x1U << 
DMA_LIFCR_CHTIF0_Pos
è

	)

5813 
	#DMA_LIFCR_CHTIF0
 
DMA_LIFCR_CHTIF0_Msk


	)

5814 
	#DMA_LIFCR_CTEIF0_Pos
 (3U)

	)

5815 
	#DMA_LIFCR_CTEIF0_Msk
 (0x1U << 
DMA_LIFCR_CTEIF0_Pos
è

	)

5816 
	#DMA_LIFCR_CTEIF0
 
DMA_LIFCR_CTEIF0_Msk


	)

5817 
	#DMA_LIFCR_CDMEIF0_Pos
 (2U)

	)

5818 
	#DMA_LIFCR_CDMEIF0_Msk
 (0x1U << 
DMA_LIFCR_CDMEIF0_Pos
è

	)

5819 
	#DMA_LIFCR_CDMEIF0
 
DMA_LIFCR_CDMEIF0_Msk


	)

5820 
	#DMA_LIFCR_CFEIF0_Pos
 (0U)

	)

5821 
	#DMA_LIFCR_CFEIF0_Msk
 (0x1U << 
DMA_LIFCR_CFEIF0_Pos
è

	)

5822 
	#DMA_LIFCR_CFEIF0
 
DMA_LIFCR_CFEIF0_Msk


	)

5825 
	#DMA_HIFCR_CTCIF7_Pos
 (27U)

	)

5826 
	#DMA_HIFCR_CTCIF7_Msk
 (0x1U << 
DMA_HIFCR_CTCIF7_Pos
è

	)

5827 
	#DMA_HIFCR_CTCIF7
 
DMA_HIFCR_CTCIF7_Msk


	)

5828 
	#DMA_HIFCR_CHTIF7_Pos
 (26U)

	)

5829 
	#DMA_HIFCR_CHTIF7_Msk
 (0x1U << 
DMA_HIFCR_CHTIF7_Pos
è

	)

5830 
	#DMA_HIFCR_CHTIF7
 
DMA_HIFCR_CHTIF7_Msk


	)

5831 
	#DMA_HIFCR_CTEIF7_Pos
 (25U)

	)

5832 
	#DMA_HIFCR_CTEIF7_Msk
 (0x1U << 
DMA_HIFCR_CTEIF7_Pos
è

	)

5833 
	#DMA_HIFCR_CTEIF7
 
DMA_HIFCR_CTEIF7_Msk


	)

5834 
	#DMA_HIFCR_CDMEIF7_Pos
 (24U)

	)

5835 
	#DMA_HIFCR_CDMEIF7_Msk
 (0x1U << 
DMA_HIFCR_CDMEIF7_Pos
è

	)

5836 
	#DMA_HIFCR_CDMEIF7
 
DMA_HIFCR_CDMEIF7_Msk


	)

5837 
	#DMA_HIFCR_CFEIF7_Pos
 (22U)

	)

5838 
	#DMA_HIFCR_CFEIF7_Msk
 (0x1U << 
DMA_HIFCR_CFEIF7_Pos
è

	)

5839 
	#DMA_HIFCR_CFEIF7
 
DMA_HIFCR_CFEIF7_Msk


	)

5840 
	#DMA_HIFCR_CTCIF6_Pos
 (21U)

	)

5841 
	#DMA_HIFCR_CTCIF6_Msk
 (0x1U << 
DMA_HIFCR_CTCIF6_Pos
è

	)

5842 
	#DMA_HIFCR_CTCIF6
 
DMA_HIFCR_CTCIF6_Msk


	)

5843 
	#DMA_HIFCR_CHTIF6_Pos
 (20U)

	)

5844 
	#DMA_HIFCR_CHTIF6_Msk
 (0x1U << 
DMA_HIFCR_CHTIF6_Pos
è

	)

5845 
	#DMA_HIFCR_CHTIF6
 
DMA_HIFCR_CHTIF6_Msk


	)

5846 
	#DMA_HIFCR_CTEIF6_Pos
 (19U)

	)

5847 
	#DMA_HIFCR_CTEIF6_Msk
 (0x1U << 
DMA_HIFCR_CTEIF6_Pos
è

	)

5848 
	#DMA_HIFCR_CTEIF6
 
DMA_HIFCR_CTEIF6_Msk


	)

5849 
	#DMA_HIFCR_CDMEIF6_Pos
 (18U)

	)

5850 
	#DMA_HIFCR_CDMEIF6_Msk
 (0x1U << 
DMA_HIFCR_CDMEIF6_Pos
è

	)

5851 
	#DMA_HIFCR_CDMEIF6
 
DMA_HIFCR_CDMEIF6_Msk


	)

5852 
	#DMA_HIFCR_CFEIF6_Pos
 (16U)

	)

5853 
	#DMA_HIFCR_CFEIF6_Msk
 (0x1U << 
DMA_HIFCR_CFEIF6_Pos
è

	)

5854 
	#DMA_HIFCR_CFEIF6
 
DMA_HIFCR_CFEIF6_Msk


	)

5855 
	#DMA_HIFCR_CTCIF5_Pos
 (11U)

	)

5856 
	#DMA_HIFCR_CTCIF5_Msk
 (0x1U << 
DMA_HIFCR_CTCIF5_Pos
è

	)

5857 
	#DMA_HIFCR_CTCIF5
 
DMA_HIFCR_CTCIF5_Msk


	)

5858 
	#DMA_HIFCR_CHTIF5_Pos
 (10U)

	)

5859 
	#DMA_HIFCR_CHTIF5_Msk
 (0x1U << 
DMA_HIFCR_CHTIF5_Pos
è

	)

5860 
	#DMA_HIFCR_CHTIF5
 
DMA_HIFCR_CHTIF5_Msk


	)

5861 
	#DMA_HIFCR_CTEIF5_Pos
 (9U)

	)

5862 
	#DMA_HIFCR_CTEIF5_Msk
 (0x1U << 
DMA_HIFCR_CTEIF5_Pos
è

	)

5863 
	#DMA_HIFCR_CTEIF5
 
DMA_HIFCR_CTEIF5_Msk


	)

5864 
	#DMA_HIFCR_CDMEIF5_Pos
 (8U)

	)

5865 
	#DMA_HIFCR_CDMEIF5_Msk
 (0x1U << 
DMA_HIFCR_CDMEIF5_Pos
è

	)

5866 
	#DMA_HIFCR_CDMEIF5
 
DMA_HIFCR_CDMEIF5_Msk


	)

5867 
	#DMA_HIFCR_CFEIF5_Pos
 (6U)

	)

5868 
	#DMA_HIFCR_CFEIF5_Msk
 (0x1U << 
DMA_HIFCR_CFEIF5_Pos
è

	)

5869 
	#DMA_HIFCR_CFEIF5
 
DMA_HIFCR_CFEIF5_Msk


	)

5870 
	#DMA_HIFCR_CTCIF4_Pos
 (5U)

	)

5871 
	#DMA_HIFCR_CTCIF4_Msk
 (0x1U << 
DMA_HIFCR_CTCIF4_Pos
è

	)

5872 
	#DMA_HIFCR_CTCIF4
 
DMA_HIFCR_CTCIF4_Msk


	)

5873 
	#DMA_HIFCR_CHTIF4_Pos
 (4U)

	)

5874 
	#DMA_HIFCR_CHTIF4_Msk
 (0x1U << 
DMA_HIFCR_CHTIF4_Pos
è

	)

5875 
	#DMA_HIFCR_CHTIF4
 
DMA_HIFCR_CHTIF4_Msk


	)

5876 
	#DMA_HIFCR_CTEIF4_Pos
 (3U)

	)

5877 
	#DMA_HIFCR_CTEIF4_Msk
 (0x1U << 
DMA_HIFCR_CTEIF4_Pos
è

	)

5878 
	#DMA_HIFCR_CTEIF4
 
DMA_HIFCR_CTEIF4_Msk


	)

5879 
	#DMA_HIFCR_CDMEIF4_Pos
 (2U)

	)

5880 
	#DMA_HIFCR_CDMEIF4_Msk
 (0x1U << 
DMA_HIFCR_CDMEIF4_Pos
è

	)

5881 
	#DMA_HIFCR_CDMEIF4
 
DMA_HIFCR_CDMEIF4_Msk


	)

5882 
	#DMA_HIFCR_CFEIF4_Pos
 (0U)

	)

5883 
	#DMA_HIFCR_CFEIF4_Msk
 (0x1U << 
DMA_HIFCR_CFEIF4_Pos
è

	)

5884 
	#DMA_HIFCR_CFEIF4
 
DMA_HIFCR_CFEIF4_Msk


	)

5887 
	#DMA_SxPAR_PA_Pos
 (0U)

	)

5888 
	#DMA_SxPAR_PA_Msk
 (0xFFFFFFFFU << 
DMA_SxPAR_PA_Pos
è

	)

5889 
	#DMA_SxPAR_PA
 
DMA_SxPAR_PA_Msk


	)

5892 
	#DMA_SxM0AR_M0A_Pos
 (0U)

	)

5893 
	#DMA_SxM0AR_M0A_Msk
 (0xFFFFFFFFU << 
DMA_SxM0AR_M0A_Pos
è

	)

5894 
	#DMA_SxM0AR_M0A
 
DMA_SxM0AR_M0A_Msk


	)

5897 
	#DMA_SxM1AR_M1A_Pos
 (0U)

	)

5898 
	#DMA_SxM1AR_M1A_Msk
 (0xFFFFFFFFU << 
DMA_SxM1AR_M1A_Pos
è

	)

5899 
	#DMA_SxM1AR_M1A
 
DMA_SxM1AR_M1A_Msk


	)

5908 
	#EXTI_IMR_MR0_Pos
 (0U)

	)

5909 
	#EXTI_IMR_MR0_Msk
 (0x1U << 
EXTI_IMR_MR0_Pos
è

	)

5910 
	#EXTI_IMR_MR0
 
EXTI_IMR_MR0_Msk


	)

5911 
	#EXTI_IMR_MR1_Pos
 (1U)

	)

5912 
	#EXTI_IMR_MR1_Msk
 (0x1U << 
EXTI_IMR_MR1_Pos
è

	)

5913 
	#EXTI_IMR_MR1
 
EXTI_IMR_MR1_Msk


	)

5914 
	#EXTI_IMR_MR2_Pos
 (2U)

	)

5915 
	#EXTI_IMR_MR2_Msk
 (0x1U << 
EXTI_IMR_MR2_Pos
è

	)

5916 
	#EXTI_IMR_MR2
 
EXTI_IMR_MR2_Msk


	)

5917 
	#EXTI_IMR_MR3_Pos
 (3U)

	)

5918 
	#EXTI_IMR_MR3_Msk
 (0x1U << 
EXTI_IMR_MR3_Pos
è

	)

5919 
	#EXTI_IMR_MR3
 
EXTI_IMR_MR3_Msk


	)

5920 
	#EXTI_IMR_MR4_Pos
 (4U)

	)

5921 
	#EXTI_IMR_MR4_Msk
 (0x1U << 
EXTI_IMR_MR4_Pos
è

	)

5922 
	#EXTI_IMR_MR4
 
EXTI_IMR_MR4_Msk


	)

5923 
	#EXTI_IMR_MR5_Pos
 (5U)

	)

5924 
	#EXTI_IMR_MR5_Msk
 (0x1U << 
EXTI_IMR_MR5_Pos
è

	)

5925 
	#EXTI_IMR_MR5
 
EXTI_IMR_MR5_Msk


	)

5926 
	#EXTI_IMR_MR6_Pos
 (6U)

	)

5927 
	#EXTI_IMR_MR6_Msk
 (0x1U << 
EXTI_IMR_MR6_Pos
è

	)

5928 
	#EXTI_IMR_MR6
 
EXTI_IMR_MR6_Msk


	)

5929 
	#EXTI_IMR_MR7_Pos
 (7U)

	)

5930 
	#EXTI_IMR_MR7_Msk
 (0x1U << 
EXTI_IMR_MR7_Pos
è

	)

5931 
	#EXTI_IMR_MR7
 
EXTI_IMR_MR7_Msk


	)

5932 
	#EXTI_IMR_MR8_Pos
 (8U)

	)

5933 
	#EXTI_IMR_MR8_Msk
 (0x1U << 
EXTI_IMR_MR8_Pos
è

	)

5934 
	#EXTI_IMR_MR8
 
EXTI_IMR_MR8_Msk


	)

5935 
	#EXTI_IMR_MR9_Pos
 (9U)

	)

5936 
	#EXTI_IMR_MR9_Msk
 (0x1U << 
EXTI_IMR_MR9_Pos
è

	)

5937 
	#EXTI_IMR_MR9
 
EXTI_IMR_MR9_Msk


	)

5938 
	#EXTI_IMR_MR10_Pos
 (10U)

	)

5939 
	#EXTI_IMR_MR10_Msk
 (0x1U << 
EXTI_IMR_MR10_Pos
è

	)

5940 
	#EXTI_IMR_MR10
 
EXTI_IMR_MR10_Msk


	)

5941 
	#EXTI_IMR_MR11_Pos
 (11U)

	)

5942 
	#EXTI_IMR_MR11_Msk
 (0x1U << 
EXTI_IMR_MR11_Pos
è

	)

5943 
	#EXTI_IMR_MR11
 
EXTI_IMR_MR11_Msk


	)

5944 
	#EXTI_IMR_MR12_Pos
 (12U)

	)

5945 
	#EXTI_IMR_MR12_Msk
 (0x1U << 
EXTI_IMR_MR12_Pos
è

	)

5946 
	#EXTI_IMR_MR12
 
EXTI_IMR_MR12_Msk


	)

5947 
	#EXTI_IMR_MR13_Pos
 (13U)

	)

5948 
	#EXTI_IMR_MR13_Msk
 (0x1U << 
EXTI_IMR_MR13_Pos
è

	)

5949 
	#EXTI_IMR_MR13
 
EXTI_IMR_MR13_Msk


	)

5950 
	#EXTI_IMR_MR14_Pos
 (14U)

	)

5951 
	#EXTI_IMR_MR14_Msk
 (0x1U << 
EXTI_IMR_MR14_Pos
è

	)

5952 
	#EXTI_IMR_MR14
 
EXTI_IMR_MR14_Msk


	)

5953 
	#EXTI_IMR_MR15_Pos
 (15U)

	)

5954 
	#EXTI_IMR_MR15_Msk
 (0x1U << 
EXTI_IMR_MR15_Pos
è

	)

5955 
	#EXTI_IMR_MR15
 
EXTI_IMR_MR15_Msk


	)

5956 
	#EXTI_IMR_MR16_Pos
 (16U)

	)

5957 
	#EXTI_IMR_MR16_Msk
 (0x1U << 
EXTI_IMR_MR16_Pos
è

	)

5958 
	#EXTI_IMR_MR16
 
EXTI_IMR_MR16_Msk


	)

5959 
	#EXTI_IMR_MR17_Pos
 (17U)

	)

5960 
	#EXTI_IMR_MR17_Msk
 (0x1U << 
EXTI_IMR_MR17_Pos
è

	)

5961 
	#EXTI_IMR_MR17
 
EXTI_IMR_MR17_Msk


	)

5962 
	#EXTI_IMR_MR18_Pos
 (18U)

	)

5963 
	#EXTI_IMR_MR18_Msk
 (0x1U << 
EXTI_IMR_MR18_Pos
è

	)

5964 
	#EXTI_IMR_MR18
 
EXTI_IMR_MR18_Msk


	)

5965 
	#EXTI_IMR_MR19_Pos
 (19U)

	)

5966 
	#EXTI_IMR_MR19_Msk
 (0x1U << 
EXTI_IMR_MR19_Pos
è

	)

5967 
	#EXTI_IMR_MR19
 
EXTI_IMR_MR19_Msk


	)

5968 
	#EXTI_IMR_MR20_Pos
 (20U)

	)

5969 
	#EXTI_IMR_MR20_Msk
 (0x1U << 
EXTI_IMR_MR20_Pos
è

	)

5970 
	#EXTI_IMR_MR20
 
EXTI_IMR_MR20_Msk


	)

5971 
	#EXTI_IMR_MR21_Pos
 (21U)

	)

5972 
	#EXTI_IMR_MR21_Msk
 (0x1U << 
EXTI_IMR_MR21_Pos
è

	)

5973 
	#EXTI_IMR_MR21
 
EXTI_IMR_MR21_Msk


	)

5974 
	#EXTI_IMR_MR22_Pos
 (22U)

	)

5975 
	#EXTI_IMR_MR22_Msk
 (0x1U << 
EXTI_IMR_MR22_Pos
è

	)

5976 
	#EXTI_IMR_MR22
 
EXTI_IMR_MR22_Msk


	)

5979 
	#EXTI_IMR_IM0
 
EXTI_IMR_MR0


	)

5980 
	#EXTI_IMR_IM1
 
EXTI_IMR_MR1


	)

5981 
	#EXTI_IMR_IM2
 
EXTI_IMR_MR2


	)

5982 
	#EXTI_IMR_IM3
 
EXTI_IMR_MR3


	)

5983 
	#EXTI_IMR_IM4
 
EXTI_IMR_MR4


	)

5984 
	#EXTI_IMR_IM5
 
EXTI_IMR_MR5


	)

5985 
	#EXTI_IMR_IM6
 
EXTI_IMR_MR6


	)

5986 
	#EXTI_IMR_IM7
 
EXTI_IMR_MR7


	)

5987 
	#EXTI_IMR_IM8
 
EXTI_IMR_MR8


	)

5988 
	#EXTI_IMR_IM9
 
EXTI_IMR_MR9


	)

5989 
	#EXTI_IMR_IM10
 
EXTI_IMR_MR10


	)

5990 
	#EXTI_IMR_IM11
 
EXTI_IMR_MR11


	)

5991 
	#EXTI_IMR_IM12
 
EXTI_IMR_MR12


	)

5992 
	#EXTI_IMR_IM13
 
EXTI_IMR_MR13


	)

5993 
	#EXTI_IMR_IM14
 
EXTI_IMR_MR14


	)

5994 
	#EXTI_IMR_IM15
 
EXTI_IMR_MR15


	)

5995 
	#EXTI_IMR_IM16
 
EXTI_IMR_MR16


	)

5996 
	#EXTI_IMR_IM17
 
EXTI_IMR_MR17


	)

5997 
	#EXTI_IMR_IM18
 
EXTI_IMR_MR18


	)

5998 
	#EXTI_IMR_IM19
 
EXTI_IMR_MR19


	)

5999 
	#EXTI_IMR_IM20
 
EXTI_IMR_MR20


	)

6000 
	#EXTI_IMR_IM21
 
EXTI_IMR_MR21


	)

6001 
	#EXTI_IMR_IM22
 
EXTI_IMR_MR22


	)

6002 
	#EXTI_IMR_IM_Pos
 (0U)

	)

6003 
	#EXTI_IMR_IM_Msk
 (0x7FFFFFU << 
EXTI_IMR_IM_Pos
è

	)

6004 
	#EXTI_IMR_IM
 
EXTI_IMR_IM_Msk


	)

6007 
	#EXTI_EMR_MR0_Pos
 (0U)

	)

6008 
	#EXTI_EMR_MR0_Msk
 (0x1U << 
EXTI_EMR_MR0_Pos
è

	)

6009 
	#EXTI_EMR_MR0
 
EXTI_EMR_MR0_Msk


	)

6010 
	#EXTI_EMR_MR1_Pos
 (1U)

	)

6011 
	#EXTI_EMR_MR1_Msk
 (0x1U << 
EXTI_EMR_MR1_Pos
è

	)

6012 
	#EXTI_EMR_MR1
 
EXTI_EMR_MR1_Msk


	)

6013 
	#EXTI_EMR_MR2_Pos
 (2U)

	)

6014 
	#EXTI_EMR_MR2_Msk
 (0x1U << 
EXTI_EMR_MR2_Pos
è

	)

6015 
	#EXTI_EMR_MR2
 
EXTI_EMR_MR2_Msk


	)

6016 
	#EXTI_EMR_MR3_Pos
 (3U)

	)

6017 
	#EXTI_EMR_MR3_Msk
 (0x1U << 
EXTI_EMR_MR3_Pos
è

	)

6018 
	#EXTI_EMR_MR3
 
EXTI_EMR_MR3_Msk


	)

6019 
	#EXTI_EMR_MR4_Pos
 (4U)

	)

6020 
	#EXTI_EMR_MR4_Msk
 (0x1U << 
EXTI_EMR_MR4_Pos
è

	)

6021 
	#EXTI_EMR_MR4
 
EXTI_EMR_MR4_Msk


	)

6022 
	#EXTI_EMR_MR5_Pos
 (5U)

	)

6023 
	#EXTI_EMR_MR5_Msk
 (0x1U << 
EXTI_EMR_MR5_Pos
è

	)

6024 
	#EXTI_EMR_MR5
 
EXTI_EMR_MR5_Msk


	)

6025 
	#EXTI_EMR_MR6_Pos
 (6U)

	)

6026 
	#EXTI_EMR_MR6_Msk
 (0x1U << 
EXTI_EMR_MR6_Pos
è

	)

6027 
	#EXTI_EMR_MR6
 
EXTI_EMR_MR6_Msk


	)

6028 
	#EXTI_EMR_MR7_Pos
 (7U)

	)

6029 
	#EXTI_EMR_MR7_Msk
 (0x1U << 
EXTI_EMR_MR7_Pos
è

	)

6030 
	#EXTI_EMR_MR7
 
EXTI_EMR_MR7_Msk


	)

6031 
	#EXTI_EMR_MR8_Pos
 (8U)

	)

6032 
	#EXTI_EMR_MR8_Msk
 (0x1U << 
EXTI_EMR_MR8_Pos
è

	)

6033 
	#EXTI_EMR_MR8
 
EXTI_EMR_MR8_Msk


	)

6034 
	#EXTI_EMR_MR9_Pos
 (9U)

	)

6035 
	#EXTI_EMR_MR9_Msk
 (0x1U << 
EXTI_EMR_MR9_Pos
è

	)

6036 
	#EXTI_EMR_MR9
 
EXTI_EMR_MR9_Msk


	)

6037 
	#EXTI_EMR_MR10_Pos
 (10U)

	)

6038 
	#EXTI_EMR_MR10_Msk
 (0x1U << 
EXTI_EMR_MR10_Pos
è

	)

6039 
	#EXTI_EMR_MR10
 
EXTI_EMR_MR10_Msk


	)

6040 
	#EXTI_EMR_MR11_Pos
 (11U)

	)

6041 
	#EXTI_EMR_MR11_Msk
 (0x1U << 
EXTI_EMR_MR11_Pos
è

	)

6042 
	#EXTI_EMR_MR11
 
EXTI_EMR_MR11_Msk


	)

6043 
	#EXTI_EMR_MR12_Pos
 (12U)

	)

6044 
	#EXTI_EMR_MR12_Msk
 (0x1U << 
EXTI_EMR_MR12_Pos
è

	)

6045 
	#EXTI_EMR_MR12
 
EXTI_EMR_MR12_Msk


	)

6046 
	#EXTI_EMR_MR13_Pos
 (13U)

	)

6047 
	#EXTI_EMR_MR13_Msk
 (0x1U << 
EXTI_EMR_MR13_Pos
è

	)

6048 
	#EXTI_EMR_MR13
 
EXTI_EMR_MR13_Msk


	)

6049 
	#EXTI_EMR_MR14_Pos
 (14U)

	)

6050 
	#EXTI_EMR_MR14_Msk
 (0x1U << 
EXTI_EMR_MR14_Pos
è

	)

6051 
	#EXTI_EMR_MR14
 
EXTI_EMR_MR14_Msk


	)

6052 
	#EXTI_EMR_MR15_Pos
 (15U)

	)

6053 
	#EXTI_EMR_MR15_Msk
 (0x1U << 
EXTI_EMR_MR15_Pos
è

	)

6054 
	#EXTI_EMR_MR15
 
EXTI_EMR_MR15_Msk


	)

6055 
	#EXTI_EMR_MR16_Pos
 (16U)

	)

6056 
	#EXTI_EMR_MR16_Msk
 (0x1U << 
EXTI_EMR_MR16_Pos
è

	)

6057 
	#EXTI_EMR_MR16
 
EXTI_EMR_MR16_Msk


	)

6058 
	#EXTI_EMR_MR17_Pos
 (17U)

	)

6059 
	#EXTI_EMR_MR17_Msk
 (0x1U << 
EXTI_EMR_MR17_Pos
è

	)

6060 
	#EXTI_EMR_MR17
 
EXTI_EMR_MR17_Msk


	)

6061 
	#EXTI_EMR_MR18_Pos
 (18U)

	)

6062 
	#EXTI_EMR_MR18_Msk
 (0x1U << 
EXTI_EMR_MR18_Pos
è

	)

6063 
	#EXTI_EMR_MR18
 
EXTI_EMR_MR18_Msk


	)

6064 
	#EXTI_EMR_MR19_Pos
 (19U)

	)

6065 
	#EXTI_EMR_MR19_Msk
 (0x1U << 
EXTI_EMR_MR19_Pos
è

	)

6066 
	#EXTI_EMR_MR19
 
EXTI_EMR_MR19_Msk


	)

6067 
	#EXTI_EMR_MR20_Pos
 (20U)

	)

6068 
	#EXTI_EMR_MR20_Msk
 (0x1U << 
EXTI_EMR_MR20_Pos
è

	)

6069 
	#EXTI_EMR_MR20
 
EXTI_EMR_MR20_Msk


	)

6070 
	#EXTI_EMR_MR21_Pos
 (21U)

	)

6071 
	#EXTI_EMR_MR21_Msk
 (0x1U << 
EXTI_EMR_MR21_Pos
è

	)

6072 
	#EXTI_EMR_MR21
 
EXTI_EMR_MR21_Msk


	)

6073 
	#EXTI_EMR_MR22_Pos
 (22U)

	)

6074 
	#EXTI_EMR_MR22_Msk
 (0x1U << 
EXTI_EMR_MR22_Pos
è

	)

6075 
	#EXTI_EMR_MR22
 
EXTI_EMR_MR22_Msk


	)

6078 
	#EXTI_EMR_EM0
 
EXTI_EMR_MR0


	)

6079 
	#EXTI_EMR_EM1
 
EXTI_EMR_MR1


	)

6080 
	#EXTI_EMR_EM2
 
EXTI_EMR_MR2


	)

6081 
	#EXTI_EMR_EM3
 
EXTI_EMR_MR3


	)

6082 
	#EXTI_EMR_EM4
 
EXTI_EMR_MR4


	)

6083 
	#EXTI_EMR_EM5
 
EXTI_EMR_MR5


	)

6084 
	#EXTI_EMR_EM6
 
EXTI_EMR_MR6


	)

6085 
	#EXTI_EMR_EM7
 
EXTI_EMR_MR7


	)

6086 
	#EXTI_EMR_EM8
 
EXTI_EMR_MR8


	)

6087 
	#EXTI_EMR_EM9
 
EXTI_EMR_MR9


	)

6088 
	#EXTI_EMR_EM10
 
EXTI_EMR_MR10


	)

6089 
	#EXTI_EMR_EM11
 
EXTI_EMR_MR11


	)

6090 
	#EXTI_EMR_EM12
 
EXTI_EMR_MR12


	)

6091 
	#EXTI_EMR_EM13
 
EXTI_EMR_MR13


	)

6092 
	#EXTI_EMR_EM14
 
EXTI_EMR_MR14


	)

6093 
	#EXTI_EMR_EM15
 
EXTI_EMR_MR15


	)

6094 
	#EXTI_EMR_EM16
 
EXTI_EMR_MR16


	)

6095 
	#EXTI_EMR_EM17
 
EXTI_EMR_MR17


	)

6096 
	#EXTI_EMR_EM18
 
EXTI_EMR_MR18


	)

6097 
	#EXTI_EMR_EM19
 
EXTI_EMR_MR19


	)

6098 
	#EXTI_EMR_EM20
 
EXTI_EMR_MR20


	)

6099 
	#EXTI_EMR_EM21
 
EXTI_EMR_MR21


	)

6100 
	#EXTI_EMR_EM22
 
EXTI_EMR_MR22


	)

6103 
	#EXTI_RTSR_TR0_Pos
 (0U)

	)

6104 
	#EXTI_RTSR_TR0_Msk
 (0x1U << 
EXTI_RTSR_TR0_Pos
è

	)

6105 
	#EXTI_RTSR_TR0
 
EXTI_RTSR_TR0_Msk


	)

6106 
	#EXTI_RTSR_TR1_Pos
 (1U)

	)

6107 
	#EXTI_RTSR_TR1_Msk
 (0x1U << 
EXTI_RTSR_TR1_Pos
è

	)

6108 
	#EXTI_RTSR_TR1
 
EXTI_RTSR_TR1_Msk


	)

6109 
	#EXTI_RTSR_TR2_Pos
 (2U)

	)

6110 
	#EXTI_RTSR_TR2_Msk
 (0x1U << 
EXTI_RTSR_TR2_Pos
è

	)

6111 
	#EXTI_RTSR_TR2
 
EXTI_RTSR_TR2_Msk


	)

6112 
	#EXTI_RTSR_TR3_Pos
 (3U)

	)

6113 
	#EXTI_RTSR_TR3_Msk
 (0x1U << 
EXTI_RTSR_TR3_Pos
è

	)

6114 
	#EXTI_RTSR_TR3
 
EXTI_RTSR_TR3_Msk


	)

6115 
	#EXTI_RTSR_TR4_Pos
 (4U)

	)

6116 
	#EXTI_RTSR_TR4_Msk
 (0x1U << 
EXTI_RTSR_TR4_Pos
è

	)

6117 
	#EXTI_RTSR_TR4
 
EXTI_RTSR_TR4_Msk


	)

6118 
	#EXTI_RTSR_TR5_Pos
 (5U)

	)

6119 
	#EXTI_RTSR_TR5_Msk
 (0x1U << 
EXTI_RTSR_TR5_Pos
è

	)

6120 
	#EXTI_RTSR_TR5
 
EXTI_RTSR_TR5_Msk


	)

6121 
	#EXTI_RTSR_TR6_Pos
 (6U)

	)

6122 
	#EXTI_RTSR_TR6_Msk
 (0x1U << 
EXTI_RTSR_TR6_Pos
è

	)

6123 
	#EXTI_RTSR_TR6
 
EXTI_RTSR_TR6_Msk


	)

6124 
	#EXTI_RTSR_TR7_Pos
 (7U)

	)

6125 
	#EXTI_RTSR_TR7_Msk
 (0x1U << 
EXTI_RTSR_TR7_Pos
è

	)

6126 
	#EXTI_RTSR_TR7
 
EXTI_RTSR_TR7_Msk


	)

6127 
	#EXTI_RTSR_TR8_Pos
 (8U)

	)

6128 
	#EXTI_RTSR_TR8_Msk
 (0x1U << 
EXTI_RTSR_TR8_Pos
è

	)

6129 
	#EXTI_RTSR_TR8
 
EXTI_RTSR_TR8_Msk


	)

6130 
	#EXTI_RTSR_TR9_Pos
 (9U)

	)

6131 
	#EXTI_RTSR_TR9_Msk
 (0x1U << 
EXTI_RTSR_TR9_Pos
è

	)

6132 
	#EXTI_RTSR_TR9
 
EXTI_RTSR_TR9_Msk


	)

6133 
	#EXTI_RTSR_TR10_Pos
 (10U)

	)

6134 
	#EXTI_RTSR_TR10_Msk
 (0x1U << 
EXTI_RTSR_TR10_Pos
è

	)

6135 
	#EXTI_RTSR_TR10
 
EXTI_RTSR_TR10_Msk


	)

6136 
	#EXTI_RTSR_TR11_Pos
 (11U)

	)

6137 
	#EXTI_RTSR_TR11_Msk
 (0x1U << 
EXTI_RTSR_TR11_Pos
è

	)

6138 
	#EXTI_RTSR_TR11
 
EXTI_RTSR_TR11_Msk


	)

6139 
	#EXTI_RTSR_TR12_Pos
 (12U)

	)

6140 
	#EXTI_RTSR_TR12_Msk
 (0x1U << 
EXTI_RTSR_TR12_Pos
è

	)

6141 
	#EXTI_RTSR_TR12
 
EXTI_RTSR_TR12_Msk


	)

6142 
	#EXTI_RTSR_TR13_Pos
 (13U)

	)

6143 
	#EXTI_RTSR_TR13_Msk
 (0x1U << 
EXTI_RTSR_TR13_Pos
è

	)

6144 
	#EXTI_RTSR_TR13
 
EXTI_RTSR_TR13_Msk


	)

6145 
	#EXTI_RTSR_TR14_Pos
 (14U)

	)

6146 
	#EXTI_RTSR_TR14_Msk
 (0x1U << 
EXTI_RTSR_TR14_Pos
è

	)

6147 
	#EXTI_RTSR_TR14
 
EXTI_RTSR_TR14_Msk


	)

6148 
	#EXTI_RTSR_TR15_Pos
 (15U)

	)

6149 
	#EXTI_RTSR_TR15_Msk
 (0x1U << 
EXTI_RTSR_TR15_Pos
è

	)

6150 
	#EXTI_RTSR_TR15
 
EXTI_RTSR_TR15_Msk


	)

6151 
	#EXTI_RTSR_TR16_Pos
 (16U)

	)

6152 
	#EXTI_RTSR_TR16_Msk
 (0x1U << 
EXTI_RTSR_TR16_Pos
è

	)

6153 
	#EXTI_RTSR_TR16
 
EXTI_RTSR_TR16_Msk


	)

6154 
	#EXTI_RTSR_TR17_Pos
 (17U)

	)

6155 
	#EXTI_RTSR_TR17_Msk
 (0x1U << 
EXTI_RTSR_TR17_Pos
è

	)

6156 
	#EXTI_RTSR_TR17
 
EXTI_RTSR_TR17_Msk


	)

6157 
	#EXTI_RTSR_TR18_Pos
 (18U)

	)

6158 
	#EXTI_RTSR_TR18_Msk
 (0x1U << 
EXTI_RTSR_TR18_Pos
è

	)

6159 
	#EXTI_RTSR_TR18
 
EXTI_RTSR_TR18_Msk


	)

6160 
	#EXTI_RTSR_TR19_Pos
 (19U)

	)

6161 
	#EXTI_RTSR_TR19_Msk
 (0x1U << 
EXTI_RTSR_TR19_Pos
è

	)

6162 
	#EXTI_RTSR_TR19
 
EXTI_RTSR_TR19_Msk


	)

6163 
	#EXTI_RTSR_TR20_Pos
 (20U)

	)

6164 
	#EXTI_RTSR_TR20_Msk
 (0x1U << 
EXTI_RTSR_TR20_Pos
è

	)

6165 
	#EXTI_RTSR_TR20
 
EXTI_RTSR_TR20_Msk


	)

6166 
	#EXTI_RTSR_TR21_Pos
 (21U)

	)

6167 
	#EXTI_RTSR_TR21_Msk
 (0x1U << 
EXTI_RTSR_TR21_Pos
è

	)

6168 
	#EXTI_RTSR_TR21
 
EXTI_RTSR_TR21_Msk


	)

6169 
	#EXTI_RTSR_TR22_Pos
 (22U)

	)

6170 
	#EXTI_RTSR_TR22_Msk
 (0x1U << 
EXTI_RTSR_TR22_Pos
è

	)

6171 
	#EXTI_RTSR_TR22
 
EXTI_RTSR_TR22_Msk


	)

6174 
	#EXTI_FTSR_TR0_Pos
 (0U)

	)

6175 
	#EXTI_FTSR_TR0_Msk
 (0x1U << 
EXTI_FTSR_TR0_Pos
è

	)

6176 
	#EXTI_FTSR_TR0
 
EXTI_FTSR_TR0_Msk


	)

6177 
	#EXTI_FTSR_TR1_Pos
 (1U)

	)

6178 
	#EXTI_FTSR_TR1_Msk
 (0x1U << 
EXTI_FTSR_TR1_Pos
è

	)

6179 
	#EXTI_FTSR_TR1
 
EXTI_FTSR_TR1_Msk


	)

6180 
	#EXTI_FTSR_TR2_Pos
 (2U)

	)

6181 
	#EXTI_FTSR_TR2_Msk
 (0x1U << 
EXTI_FTSR_TR2_Pos
è

	)

6182 
	#EXTI_FTSR_TR2
 
EXTI_FTSR_TR2_Msk


	)

6183 
	#EXTI_FTSR_TR3_Pos
 (3U)

	)

6184 
	#EXTI_FTSR_TR3_Msk
 (0x1U << 
EXTI_FTSR_TR3_Pos
è

	)

6185 
	#EXTI_FTSR_TR3
 
EXTI_FTSR_TR3_Msk


	)

6186 
	#EXTI_FTSR_TR4_Pos
 (4U)

	)

6187 
	#EXTI_FTSR_TR4_Msk
 (0x1U << 
EXTI_FTSR_TR4_Pos
è

	)

6188 
	#EXTI_FTSR_TR4
 
EXTI_FTSR_TR4_Msk


	)

6189 
	#EXTI_FTSR_TR5_Pos
 (5U)

	)

6190 
	#EXTI_FTSR_TR5_Msk
 (0x1U << 
EXTI_FTSR_TR5_Pos
è

	)

6191 
	#EXTI_FTSR_TR5
 
EXTI_FTSR_TR5_Msk


	)

6192 
	#EXTI_FTSR_TR6_Pos
 (6U)

	)

6193 
	#EXTI_FTSR_TR6_Msk
 (0x1U << 
EXTI_FTSR_TR6_Pos
è

	)

6194 
	#EXTI_FTSR_TR6
 
EXTI_FTSR_TR6_Msk


	)

6195 
	#EXTI_FTSR_TR7_Pos
 (7U)

	)

6196 
	#EXTI_FTSR_TR7_Msk
 (0x1U << 
EXTI_FTSR_TR7_Pos
è

	)

6197 
	#EXTI_FTSR_TR7
 
EXTI_FTSR_TR7_Msk


	)

6198 
	#EXTI_FTSR_TR8_Pos
 (8U)

	)

6199 
	#EXTI_FTSR_TR8_Msk
 (0x1U << 
EXTI_FTSR_TR8_Pos
è

	)

6200 
	#EXTI_FTSR_TR8
 
EXTI_FTSR_TR8_Msk


	)

6201 
	#EXTI_FTSR_TR9_Pos
 (9U)

	)

6202 
	#EXTI_FTSR_TR9_Msk
 (0x1U << 
EXTI_FTSR_TR9_Pos
è

	)

6203 
	#EXTI_FTSR_TR9
 
EXTI_FTSR_TR9_Msk


	)

6204 
	#EXTI_FTSR_TR10_Pos
 (10U)

	)

6205 
	#EXTI_FTSR_TR10_Msk
 (0x1U << 
EXTI_FTSR_TR10_Pos
è

	)

6206 
	#EXTI_FTSR_TR10
 
EXTI_FTSR_TR10_Msk


	)

6207 
	#EXTI_FTSR_TR11_Pos
 (11U)

	)

6208 
	#EXTI_FTSR_TR11_Msk
 (0x1U << 
EXTI_FTSR_TR11_Pos
è

	)

6209 
	#EXTI_FTSR_TR11
 
EXTI_FTSR_TR11_Msk


	)

6210 
	#EXTI_FTSR_TR12_Pos
 (12U)

	)

6211 
	#EXTI_FTSR_TR12_Msk
 (0x1U << 
EXTI_FTSR_TR12_Pos
è

	)

6212 
	#EXTI_FTSR_TR12
 
EXTI_FTSR_TR12_Msk


	)

6213 
	#EXTI_FTSR_TR13_Pos
 (13U)

	)

6214 
	#EXTI_FTSR_TR13_Msk
 (0x1U << 
EXTI_FTSR_TR13_Pos
è

	)

6215 
	#EXTI_FTSR_TR13
 
EXTI_FTSR_TR13_Msk


	)

6216 
	#EXTI_FTSR_TR14_Pos
 (14U)

	)

6217 
	#EXTI_FTSR_TR14_Msk
 (0x1U << 
EXTI_FTSR_TR14_Pos
è

	)

6218 
	#EXTI_FTSR_TR14
 
EXTI_FTSR_TR14_Msk


	)

6219 
	#EXTI_FTSR_TR15_Pos
 (15U)

	)

6220 
	#EXTI_FTSR_TR15_Msk
 (0x1U << 
EXTI_FTSR_TR15_Pos
è

	)

6221 
	#EXTI_FTSR_TR15
 
EXTI_FTSR_TR15_Msk


	)

6222 
	#EXTI_FTSR_TR16_Pos
 (16U)

	)

6223 
	#EXTI_FTSR_TR16_Msk
 (0x1U << 
EXTI_FTSR_TR16_Pos
è

	)

6224 
	#EXTI_FTSR_TR16
 
EXTI_FTSR_TR16_Msk


	)

6225 
	#EXTI_FTSR_TR17_Pos
 (17U)

	)

6226 
	#EXTI_FTSR_TR17_Msk
 (0x1U << 
EXTI_FTSR_TR17_Pos
è

	)

6227 
	#EXTI_FTSR_TR17
 
EXTI_FTSR_TR17_Msk


	)

6228 
	#EXTI_FTSR_TR18_Pos
 (18U)

	)

6229 
	#EXTI_FTSR_TR18_Msk
 (0x1U << 
EXTI_FTSR_TR18_Pos
è

	)

6230 
	#EXTI_FTSR_TR18
 
EXTI_FTSR_TR18_Msk


	)

6231 
	#EXTI_FTSR_TR19_Pos
 (19U)

	)

6232 
	#EXTI_FTSR_TR19_Msk
 (0x1U << 
EXTI_FTSR_TR19_Pos
è

	)

6233 
	#EXTI_FTSR_TR19
 
EXTI_FTSR_TR19_Msk


	)

6234 
	#EXTI_FTSR_TR20_Pos
 (20U)

	)

6235 
	#EXTI_FTSR_TR20_Msk
 (0x1U << 
EXTI_FTSR_TR20_Pos
è

	)

6236 
	#EXTI_FTSR_TR20
 
EXTI_FTSR_TR20_Msk


	)

6237 
	#EXTI_FTSR_TR21_Pos
 (21U)

	)

6238 
	#EXTI_FTSR_TR21_Msk
 (0x1U << 
EXTI_FTSR_TR21_Pos
è

	)

6239 
	#EXTI_FTSR_TR21
 
EXTI_FTSR_TR21_Msk


	)

6240 
	#EXTI_FTSR_TR22_Pos
 (22U)

	)

6241 
	#EXTI_FTSR_TR22_Msk
 (0x1U << 
EXTI_FTSR_TR22_Pos
è

	)

6242 
	#EXTI_FTSR_TR22
 
EXTI_FTSR_TR22_Msk


	)

6245 
	#EXTI_SWIER_SWIER0_Pos
 (0U)

	)

6246 
	#EXTI_SWIER_SWIER0_Msk
 (0x1U << 
EXTI_SWIER_SWIER0_Pos
è

	)

6247 
	#EXTI_SWIER_SWIER0
 
EXTI_SWIER_SWIER0_Msk


	)

6248 
	#EXTI_SWIER_SWIER1_Pos
 (1U)

	)

6249 
	#EXTI_SWIER_SWIER1_Msk
 (0x1U << 
EXTI_SWIER_SWIER1_Pos
è

	)

6250 
	#EXTI_SWIER_SWIER1
 
EXTI_SWIER_SWIER1_Msk


	)

6251 
	#EXTI_SWIER_SWIER2_Pos
 (2U)

	)

6252 
	#EXTI_SWIER_SWIER2_Msk
 (0x1U << 
EXTI_SWIER_SWIER2_Pos
è

	)

6253 
	#EXTI_SWIER_SWIER2
 
EXTI_SWIER_SWIER2_Msk


	)

6254 
	#EXTI_SWIER_SWIER3_Pos
 (3U)

	)

6255 
	#EXTI_SWIER_SWIER3_Msk
 (0x1U << 
EXTI_SWIER_SWIER3_Pos
è

	)

6256 
	#EXTI_SWIER_SWIER3
 
EXTI_SWIER_SWIER3_Msk


	)

6257 
	#EXTI_SWIER_SWIER4_Pos
 (4U)

	)

6258 
	#EXTI_SWIER_SWIER4_Msk
 (0x1U << 
EXTI_SWIER_SWIER4_Pos
è

	)

6259 
	#EXTI_SWIER_SWIER4
 
EXTI_SWIER_SWIER4_Msk


	)

6260 
	#EXTI_SWIER_SWIER5_Pos
 (5U)

	)

6261 
	#EXTI_SWIER_SWIER5_Msk
 (0x1U << 
EXTI_SWIER_SWIER5_Pos
è

	)

6262 
	#EXTI_SWIER_SWIER5
 
EXTI_SWIER_SWIER5_Msk


	)

6263 
	#EXTI_SWIER_SWIER6_Pos
 (6U)

	)

6264 
	#EXTI_SWIER_SWIER6_Msk
 (0x1U << 
EXTI_SWIER_SWIER6_Pos
è

	)

6265 
	#EXTI_SWIER_SWIER6
 
EXTI_SWIER_SWIER6_Msk


	)

6266 
	#EXTI_SWIER_SWIER7_Pos
 (7U)

	)

6267 
	#EXTI_SWIER_SWIER7_Msk
 (0x1U << 
EXTI_SWIER_SWIER7_Pos
è

	)

6268 
	#EXTI_SWIER_SWIER7
 
EXTI_SWIER_SWIER7_Msk


	)

6269 
	#EXTI_SWIER_SWIER8_Pos
 (8U)

	)

6270 
	#EXTI_SWIER_SWIER8_Msk
 (0x1U << 
EXTI_SWIER_SWIER8_Pos
è

	)

6271 
	#EXTI_SWIER_SWIER8
 
EXTI_SWIER_SWIER8_Msk


	)

6272 
	#EXTI_SWIER_SWIER9_Pos
 (9U)

	)

6273 
	#EXTI_SWIER_SWIER9_Msk
 (0x1U << 
EXTI_SWIER_SWIER9_Pos
è

	)

6274 
	#EXTI_SWIER_SWIER9
 
EXTI_SWIER_SWIER9_Msk


	)

6275 
	#EXTI_SWIER_SWIER10_Pos
 (10U)

	)

6276 
	#EXTI_SWIER_SWIER10_Msk
 (0x1U << 
EXTI_SWIER_SWIER10_Pos
è

	)

6277 
	#EXTI_SWIER_SWIER10
 
EXTI_SWIER_SWIER10_Msk


	)

6278 
	#EXTI_SWIER_SWIER11_Pos
 (11U)

	)

6279 
	#EXTI_SWIER_SWIER11_Msk
 (0x1U << 
EXTI_SWIER_SWIER11_Pos
è

	)

6280 
	#EXTI_SWIER_SWIER11
 
EXTI_SWIER_SWIER11_Msk


	)

6281 
	#EXTI_SWIER_SWIER12_Pos
 (12U)

	)

6282 
	#EXTI_SWIER_SWIER12_Msk
 (0x1U << 
EXTI_SWIER_SWIER12_Pos
è

	)

6283 
	#EXTI_SWIER_SWIER12
 
EXTI_SWIER_SWIER12_Msk


	)

6284 
	#EXTI_SWIER_SWIER13_Pos
 (13U)

	)

6285 
	#EXTI_SWIER_SWIER13_Msk
 (0x1U << 
EXTI_SWIER_SWIER13_Pos
è

	)

6286 
	#EXTI_SWIER_SWIER13
 
EXTI_SWIER_SWIER13_Msk


	)

6287 
	#EXTI_SWIER_SWIER14_Pos
 (14U)

	)

6288 
	#EXTI_SWIER_SWIER14_Msk
 (0x1U << 
EXTI_SWIER_SWIER14_Pos
è

	)

6289 
	#EXTI_SWIER_SWIER14
 
EXTI_SWIER_SWIER14_Msk


	)

6290 
	#EXTI_SWIER_SWIER15_Pos
 (15U)

	)

6291 
	#EXTI_SWIER_SWIER15_Msk
 (0x1U << 
EXTI_SWIER_SWIER15_Pos
è

	)

6292 
	#EXTI_SWIER_SWIER15
 
EXTI_SWIER_SWIER15_Msk


	)

6293 
	#EXTI_SWIER_SWIER16_Pos
 (16U)

	)

6294 
	#EXTI_SWIER_SWIER16_Msk
 (0x1U << 
EXTI_SWIER_SWIER16_Pos
è

	)

6295 
	#EXTI_SWIER_SWIER16
 
EXTI_SWIER_SWIER16_Msk


	)

6296 
	#EXTI_SWIER_SWIER17_Pos
 (17U)

	)

6297 
	#EXTI_SWIER_SWIER17_Msk
 (0x1U << 
EXTI_SWIER_SWIER17_Pos
è

	)

6298 
	#EXTI_SWIER_SWIER17
 
EXTI_SWIER_SWIER17_Msk


	)

6299 
	#EXTI_SWIER_SWIER18_Pos
 (18U)

	)

6300 
	#EXTI_SWIER_SWIER18_Msk
 (0x1U << 
EXTI_SWIER_SWIER18_Pos
è

	)

6301 
	#EXTI_SWIER_SWIER18
 
EXTI_SWIER_SWIER18_Msk


	)

6302 
	#EXTI_SWIER_SWIER19_Pos
 (19U)

	)

6303 
	#EXTI_SWIER_SWIER19_Msk
 (0x1U << 
EXTI_SWIER_SWIER19_Pos
è

	)

6304 
	#EXTI_SWIER_SWIER19
 
EXTI_SWIER_SWIER19_Msk


	)

6305 
	#EXTI_SWIER_SWIER20_Pos
 (20U)

	)

6306 
	#EXTI_SWIER_SWIER20_Msk
 (0x1U << 
EXTI_SWIER_SWIER20_Pos
è

	)

6307 
	#EXTI_SWIER_SWIER20
 
EXTI_SWIER_SWIER20_Msk


	)

6308 
	#EXTI_SWIER_SWIER21_Pos
 (21U)

	)

6309 
	#EXTI_SWIER_SWIER21_Msk
 (0x1U << 
EXTI_SWIER_SWIER21_Pos
è

	)

6310 
	#EXTI_SWIER_SWIER21
 
EXTI_SWIER_SWIER21_Msk


	)

6311 
	#EXTI_SWIER_SWIER22_Pos
 (22U)

	)

6312 
	#EXTI_SWIER_SWIER22_Msk
 (0x1U << 
EXTI_SWIER_SWIER22_Pos
è

	)

6313 
	#EXTI_SWIER_SWIER22
 
EXTI_SWIER_SWIER22_Msk


	)

6316 
	#EXTI_PR_PR0_Pos
 (0U)

	)

6317 
	#EXTI_PR_PR0_Msk
 (0x1U << 
EXTI_PR_PR0_Pos
è

	)

6318 
	#EXTI_PR_PR0
 
EXTI_PR_PR0_Msk


	)

6319 
	#EXTI_PR_PR1_Pos
 (1U)

	)

6320 
	#EXTI_PR_PR1_Msk
 (0x1U << 
EXTI_PR_PR1_Pos
è

	)

6321 
	#EXTI_PR_PR1
 
EXTI_PR_PR1_Msk


	)

6322 
	#EXTI_PR_PR2_Pos
 (2U)

	)

6323 
	#EXTI_PR_PR2_Msk
 (0x1U << 
EXTI_PR_PR2_Pos
è

	)

6324 
	#EXTI_PR_PR2
 
EXTI_PR_PR2_Msk


	)

6325 
	#EXTI_PR_PR3_Pos
 (3U)

	)

6326 
	#EXTI_PR_PR3_Msk
 (0x1U << 
EXTI_PR_PR3_Pos
è

	)

6327 
	#EXTI_PR_PR3
 
EXTI_PR_PR3_Msk


	)

6328 
	#EXTI_PR_PR4_Pos
 (4U)

	)

6329 
	#EXTI_PR_PR4_Msk
 (0x1U << 
EXTI_PR_PR4_Pos
è

	)

6330 
	#EXTI_PR_PR4
 
EXTI_PR_PR4_Msk


	)

6331 
	#EXTI_PR_PR5_Pos
 (5U)

	)

6332 
	#EXTI_PR_PR5_Msk
 (0x1U << 
EXTI_PR_PR5_Pos
è

	)

6333 
	#EXTI_PR_PR5
 
EXTI_PR_PR5_Msk


	)

6334 
	#EXTI_PR_PR6_Pos
 (6U)

	)

6335 
	#EXTI_PR_PR6_Msk
 (0x1U << 
EXTI_PR_PR6_Pos
è

	)

6336 
	#EXTI_PR_PR6
 
EXTI_PR_PR6_Msk


	)

6337 
	#EXTI_PR_PR7_Pos
 (7U)

	)

6338 
	#EXTI_PR_PR7_Msk
 (0x1U << 
EXTI_PR_PR7_Pos
è

	)

6339 
	#EXTI_PR_PR7
 
EXTI_PR_PR7_Msk


	)

6340 
	#EXTI_PR_PR8_Pos
 (8U)

	)

6341 
	#EXTI_PR_PR8_Msk
 (0x1U << 
EXTI_PR_PR8_Pos
è

	)

6342 
	#EXTI_PR_PR8
 
EXTI_PR_PR8_Msk


	)

6343 
	#EXTI_PR_PR9_Pos
 (9U)

	)

6344 
	#EXTI_PR_PR9_Msk
 (0x1U << 
EXTI_PR_PR9_Pos
è

	)

6345 
	#EXTI_PR_PR9
 
EXTI_PR_PR9_Msk


	)

6346 
	#EXTI_PR_PR10_Pos
 (10U)

	)

6347 
	#EXTI_PR_PR10_Msk
 (0x1U << 
EXTI_PR_PR10_Pos
è

	)

6348 
	#EXTI_PR_PR10
 
EXTI_PR_PR10_Msk


	)

6349 
	#EXTI_PR_PR11_Pos
 (11U)

	)

6350 
	#EXTI_PR_PR11_Msk
 (0x1U << 
EXTI_PR_PR11_Pos
è

	)

6351 
	#EXTI_PR_PR11
 
EXTI_PR_PR11_Msk


	)

6352 
	#EXTI_PR_PR12_Pos
 (12U)

	)

6353 
	#EXTI_PR_PR12_Msk
 (0x1U << 
EXTI_PR_PR12_Pos
è

	)

6354 
	#EXTI_PR_PR12
 
EXTI_PR_PR12_Msk


	)

6355 
	#EXTI_PR_PR13_Pos
 (13U)

	)

6356 
	#EXTI_PR_PR13_Msk
 (0x1U << 
EXTI_PR_PR13_Pos
è

	)

6357 
	#EXTI_PR_PR13
 
EXTI_PR_PR13_Msk


	)

6358 
	#EXTI_PR_PR14_Pos
 (14U)

	)

6359 
	#EXTI_PR_PR14_Msk
 (0x1U << 
EXTI_PR_PR14_Pos
è

	)

6360 
	#EXTI_PR_PR14
 
EXTI_PR_PR14_Msk


	)

6361 
	#EXTI_PR_PR15_Pos
 (15U)

	)

6362 
	#EXTI_PR_PR15_Msk
 (0x1U << 
EXTI_PR_PR15_Pos
è

	)

6363 
	#EXTI_PR_PR15
 
EXTI_PR_PR15_Msk


	)

6364 
	#EXTI_PR_PR16_Pos
 (16U)

	)

6365 
	#EXTI_PR_PR16_Msk
 (0x1U << 
EXTI_PR_PR16_Pos
è

	)

6366 
	#EXTI_PR_PR16
 
EXTI_PR_PR16_Msk


	)

6367 
	#EXTI_PR_PR17_Pos
 (17U)

	)

6368 
	#EXTI_PR_PR17_Msk
 (0x1U << 
EXTI_PR_PR17_Pos
è

	)

6369 
	#EXTI_PR_PR17
 
EXTI_PR_PR17_Msk


	)

6370 
	#EXTI_PR_PR18_Pos
 (18U)

	)

6371 
	#EXTI_PR_PR18_Msk
 (0x1U << 
EXTI_PR_PR18_Pos
è

	)

6372 
	#EXTI_PR_PR18
 
EXTI_PR_PR18_Msk


	)

6373 
	#EXTI_PR_PR19_Pos
 (19U)

	)

6374 
	#EXTI_PR_PR19_Msk
 (0x1U << 
EXTI_PR_PR19_Pos
è

	)

6375 
	#EXTI_PR_PR19
 
EXTI_PR_PR19_Msk


	)

6376 
	#EXTI_PR_PR20_Pos
 (20U)

	)

6377 
	#EXTI_PR_PR20_Msk
 (0x1U << 
EXTI_PR_PR20_Pos
è

	)

6378 
	#EXTI_PR_PR20
 
EXTI_PR_PR20_Msk


	)

6379 
	#EXTI_PR_PR21_Pos
 (21U)

	)

6380 
	#EXTI_PR_PR21_Msk
 (0x1U << 
EXTI_PR_PR21_Pos
è

	)

6381 
	#EXTI_PR_PR21
 
EXTI_PR_PR21_Msk


	)

6382 
	#EXTI_PR_PR22_Pos
 (22U)

	)

6383 
	#EXTI_PR_PR22_Msk
 (0x1U << 
EXTI_PR_PR22_Pos
è

	)

6384 
	#EXTI_PR_PR22
 
EXTI_PR_PR22_Msk


	)

6392 
	#FLASH_ACR_LATENCY_Pos
 (0U)

	)

6393 
	#FLASH_ACR_LATENCY_Msk
 (0xFU << 
FLASH_ACR_LATENCY_Pos
è

	)

6394 
	#FLASH_ACR_LATENCY
 
FLASH_ACR_LATENCY_Msk


	)

6395 
	#FLASH_ACR_LATENCY_0WS
 0x00000000U

	)

6396 
	#FLASH_ACR_LATENCY_1WS
 0x00000001U

	)

6397 
	#FLASH_ACR_LATENCY_2WS
 0x00000002U

	)

6398 
	#FLASH_ACR_LATENCY_3WS
 0x00000003U

	)

6399 
	#FLASH_ACR_LATENCY_4WS
 0x00000004U

	)

6400 
	#FLASH_ACR_LATENCY_5WS
 0x00000005U

	)

6401 
	#FLASH_ACR_LATENCY_6WS
 0x00000006U

	)

6402 
	#FLASH_ACR_LATENCY_7WS
 0x00000007U

	)

6404 
	#FLASH_ACR_PRFTEN_Pos
 (8U)

	)

6405 
	#FLASH_ACR_PRFTEN_Msk
 (0x1U << 
FLASH_ACR_PRFTEN_Pos
è

	)

6406 
	#FLASH_ACR_PRFTEN
 
FLASH_ACR_PRFTEN_Msk


	)

6407 
	#FLASH_ACR_ICEN_Pos
 (9U)

	)

6408 
	#FLASH_ACR_ICEN_Msk
 (0x1U << 
FLASH_ACR_ICEN_Pos
è

	)

6409 
	#FLASH_ACR_ICEN
 
FLASH_ACR_ICEN_Msk


	)

6410 
	#FLASH_ACR_DCEN_Pos
 (10U)

	)

6411 
	#FLASH_ACR_DCEN_Msk
 (0x1U << 
FLASH_ACR_DCEN_Pos
è

	)

6412 
	#FLASH_ACR_DCEN
 
FLASH_ACR_DCEN_Msk


	)

6413 
	#FLASH_ACR_ICRST_Pos
 (11U)

	)

6414 
	#FLASH_ACR_ICRST_Msk
 (0x1U << 
FLASH_ACR_ICRST_Pos
è

	)

6415 
	#FLASH_ACR_ICRST
 
FLASH_ACR_ICRST_Msk


	)

6416 
	#FLASH_ACR_DCRST_Pos
 (12U)

	)

6417 
	#FLASH_ACR_DCRST_Msk
 (0x1U << 
FLASH_ACR_DCRST_Pos
è

	)

6418 
	#FLASH_ACR_DCRST
 
FLASH_ACR_DCRST_Msk


	)

6419 
	#FLASH_ACR_BYTE0_ADDRESS_Pos
 (10U)

	)

6420 
	#FLASH_ACR_BYTE0_ADDRESS_Msk
 (0x10008FU << 
FLASH_ACR_BYTE0_ADDRESS_Pos
è

	)

6421 
	#FLASH_ACR_BYTE0_ADDRESS
 
FLASH_ACR_BYTE0_ADDRESS_Msk


	)

6422 
	#FLASH_ACR_BYTE2_ADDRESS_Pos
 (0U)

	)

6423 
	#FLASH_ACR_BYTE2_ADDRESS_Msk
 (0x40023C03U << 
FLASH_ACR_BYTE2_ADDRESS_Pos
è

	)

6424 
	#FLASH_ACR_BYTE2_ADDRESS
 
FLASH_ACR_BYTE2_ADDRESS_Msk


	)

6427 
	#FLASH_SR_EOP_Pos
 (0U)

	)

6428 
	#FLASH_SR_EOP_Msk
 (0x1U << 
FLASH_SR_EOP_Pos
è

	)

6429 
	#FLASH_SR_EOP
 
FLASH_SR_EOP_Msk


	)

6430 
	#FLASH_SR_SOP_Pos
 (1U)

	)

6431 
	#FLASH_SR_SOP_Msk
 (0x1U << 
FLASH_SR_SOP_Pos
è

	)

6432 
	#FLASH_SR_SOP
 
FLASH_SR_SOP_Msk


	)

6433 
	#FLASH_SR_WRPERR_Pos
 (4U)

	)

6434 
	#FLASH_SR_WRPERR_Msk
 (0x1U << 
FLASH_SR_WRPERR_Pos
è

	)

6435 
	#FLASH_SR_WRPERR
 
FLASH_SR_WRPERR_Msk


	)

6436 
	#FLASH_SR_PGAERR_Pos
 (5U)

	)

6437 
	#FLASH_SR_PGAERR_Msk
 (0x1U << 
FLASH_SR_PGAERR_Pos
è

	)

6438 
	#FLASH_SR_PGAERR
 
FLASH_SR_PGAERR_Msk


	)

6439 
	#FLASH_SR_PGPERR_Pos
 (6U)

	)

6440 
	#FLASH_SR_PGPERR_Msk
 (0x1U << 
FLASH_SR_PGPERR_Pos
è

	)

6441 
	#FLASH_SR_PGPERR
 
FLASH_SR_PGPERR_Msk


	)

6442 
	#FLASH_SR_PGSERR_Pos
 (7U)

	)

6443 
	#FLASH_SR_PGSERR_Msk
 (0x1U << 
FLASH_SR_PGSERR_Pos
è

	)

6444 
	#FLASH_SR_PGSERR
 
FLASH_SR_PGSERR_Msk


	)

6445 
	#FLASH_SR_BSY_Pos
 (16U)

	)

6446 
	#FLASH_SR_BSY_Msk
 (0x1U << 
FLASH_SR_BSY_Pos
è

	)

6447 
	#FLASH_SR_BSY
 
FLASH_SR_BSY_Msk


	)

6450 
	#FLASH_CR_PG_Pos
 (0U)

	)

6451 
	#FLASH_CR_PG_Msk
 (0x1U << 
FLASH_CR_PG_Pos
è

	)

6452 
	#FLASH_CR_PG
 
FLASH_CR_PG_Msk


	)

6453 
	#FLASH_CR_SER_Pos
 (1U)

	)

6454 
	#FLASH_CR_SER_Msk
 (0x1U << 
FLASH_CR_SER_Pos
è

	)

6455 
	#FLASH_CR_SER
 
FLASH_CR_SER_Msk


	)

6456 
	#FLASH_CR_MER_Pos
 (2U)

	)

6457 
	#FLASH_CR_MER_Msk
 (0x1U << 
FLASH_CR_MER_Pos
è

	)

6458 
	#FLASH_CR_MER
 
FLASH_CR_MER_Msk


	)

6459 
	#FLASH_CR_SNB_Pos
 (3U)

	)

6460 
	#FLASH_CR_SNB_Msk
 (0x1FU << 
FLASH_CR_SNB_Pos
è

	)

6461 
	#FLASH_CR_SNB
 
FLASH_CR_SNB_Msk


	)

6462 
	#FLASH_CR_SNB_0
 (0x01U << 
FLASH_CR_SNB_Pos
è

	)

6463 
	#FLASH_CR_SNB_1
 (0x02U << 
FLASH_CR_SNB_Pos
è

	)

6464 
	#FLASH_CR_SNB_2
 (0x04U << 
FLASH_CR_SNB_Pos
è

	)

6465 
	#FLASH_CR_SNB_3
 (0x08U << 
FLASH_CR_SNB_Pos
è

	)

6466 
	#FLASH_CR_SNB_4
 (0x10U << 
FLASH_CR_SNB_Pos
è

	)

6467 
	#FLASH_CR_PSIZE_Pos
 (8U)

	)

6468 
	#FLASH_CR_PSIZE_Msk
 (0x3U << 
FLASH_CR_PSIZE_Pos
è

	)

6469 
	#FLASH_CR_PSIZE
 
FLASH_CR_PSIZE_Msk


	)

6470 
	#FLASH_CR_PSIZE_0
 (0x1U << 
FLASH_CR_PSIZE_Pos
è

	)

6471 
	#FLASH_CR_PSIZE_1
 (0x2U << 
FLASH_CR_PSIZE_Pos
è

	)

6472 
	#FLASH_CR_STRT_Pos
 (16U)

	)

6473 
	#FLASH_CR_STRT_Msk
 (0x1U << 
FLASH_CR_STRT_Pos
è

	)

6474 
	#FLASH_CR_STRT
 
FLASH_CR_STRT_Msk


	)

6475 
	#FLASH_CR_EOPIE_Pos
 (24U)

	)

6476 
	#FLASH_CR_EOPIE_Msk
 (0x1U << 
FLASH_CR_EOPIE_Pos
è

	)

6477 
	#FLASH_CR_EOPIE
 
FLASH_CR_EOPIE_Msk


	)

6478 
	#FLASH_CR_LOCK_Pos
 (31U)

	)

6479 
	#FLASH_CR_LOCK_Msk
 (0x1U << 
FLASH_CR_LOCK_Pos
è

	)

6480 
	#FLASH_CR_LOCK
 
FLASH_CR_LOCK_Msk


	)

6483 
	#FLASH_OPTCR_OPTLOCK_Pos
 (0U)

	)

6484 
	#FLASH_OPTCR_OPTLOCK_Msk
 (0x1U << 
FLASH_OPTCR_OPTLOCK_Pos
è

	)

6485 
	#FLASH_OPTCR_OPTLOCK
 
FLASH_OPTCR_OPTLOCK_Msk


	)

6486 
	#FLASH_OPTCR_OPTSTRT_Pos
 (1U)

	)

6487 
	#FLASH_OPTCR_OPTSTRT_Msk
 (0x1U << 
FLASH_OPTCR_OPTSTRT_Pos
è

	)

6488 
	#FLASH_OPTCR_OPTSTRT
 
FLASH_OPTCR_OPTSTRT_Msk


	)

6490 
	#FLASH_OPTCR_BOR_LEV_0
 0x00000004U

	)

6491 
	#FLASH_OPTCR_BOR_LEV_1
 0x00000008U

	)

6492 
	#FLASH_OPTCR_BOR_LEV_Pos
 (2U)

	)

6493 
	#FLASH_OPTCR_BOR_LEV_Msk
 (0x3U << 
FLASH_OPTCR_BOR_LEV_Pos
è

	)

6494 
	#FLASH_OPTCR_BOR_LEV
 
FLASH_OPTCR_BOR_LEV_Msk


	)

6495 
	#FLASH_OPTCR_WDG_SW_Pos
 (5U)

	)

6496 
	#FLASH_OPTCR_WDG_SW_Msk
 (0x1U << 
FLASH_OPTCR_WDG_SW_Pos
è

	)

6497 
	#FLASH_OPTCR_WDG_SW
 
FLASH_OPTCR_WDG_SW_Msk


	)

6498 
	#FLASH_OPTCR_nRST_STOP_Pos
 (6U)

	)

6499 
	#FLASH_OPTCR_nRST_STOP_Msk
 (0x1U << 
FLASH_OPTCR_nRST_STOP_Pos
è

	)

6500 
	#FLASH_OPTCR_nRST_STOP
 
FLASH_OPTCR_nRST_STOP_Msk


	)

6501 
	#FLASH_OPTCR_nRST_STDBY_Pos
 (7U)

	)

6502 
	#FLASH_OPTCR_nRST_STDBY_Msk
 (0x1U << 
FLASH_OPTCR_nRST_STDBY_Pos
è

	)

6503 
	#FLASH_OPTCR_nRST_STDBY
 
FLASH_OPTCR_nRST_STDBY_Msk


	)

6504 
	#FLASH_OPTCR_RDP_Pos
 (8U)

	)

6505 
	#FLASH_OPTCR_RDP_Msk
 (0xFFU << 
FLASH_OPTCR_RDP_Pos
è

	)

6506 
	#FLASH_OPTCR_RDP
 
FLASH_OPTCR_RDP_Msk


	)

6507 
	#FLASH_OPTCR_RDP_0
 (0x01U << 
FLASH_OPTCR_RDP_Pos
è

	)

6508 
	#FLASH_OPTCR_RDP_1
 (0x02U << 
FLASH_OPTCR_RDP_Pos
è

	)

6509 
	#FLASH_OPTCR_RDP_2
 (0x04U << 
FLASH_OPTCR_RDP_Pos
è

	)

6510 
	#FLASH_OPTCR_RDP_3
 (0x08U << 
FLASH_OPTCR_RDP_Pos
è

	)

6511 
	#FLASH_OPTCR_RDP_4
 (0x10U << 
FLASH_OPTCR_RDP_Pos
è

	)

6512 
	#FLASH_OPTCR_RDP_5
 (0x20U << 
FLASH_OPTCR_RDP_Pos
è

	)

6513 
	#FLASH_OPTCR_RDP_6
 (0x40U << 
FLASH_OPTCR_RDP_Pos
è

	)

6514 
	#FLASH_OPTCR_RDP_7
 (0x80U << 
FLASH_OPTCR_RDP_Pos
è

	)

6515 
	#FLASH_OPTCR_nWRP_Pos
 (16U)

	)

6516 
	#FLASH_OPTCR_nWRP_Msk
 (0xFFFU << 
FLASH_OPTCR_nWRP_Pos
è

	)

6517 
	#FLASH_OPTCR_nWRP
 
FLASH_OPTCR_nWRP_Msk


	)

6518 
	#FLASH_OPTCR_nWRP_0
 0x00010000U

	)

6519 
	#FLASH_OPTCR_nWRP_1
 0x00020000U

	)

6520 
	#FLASH_OPTCR_nWRP_2
 0x00040000U

	)

6521 
	#FLASH_OPTCR_nWRP_3
 0x00080000U

	)

6522 
	#FLASH_OPTCR_nWRP_4
 0x00100000U

	)

6523 
	#FLASH_OPTCR_nWRP_5
 0x00200000U

	)

6524 
	#FLASH_OPTCR_nWRP_6
 0x00400000U

	)

6525 
	#FLASH_OPTCR_nWRP_7
 0x00800000U

	)

6526 
	#FLASH_OPTCR_nWRP_8
 0x01000000U

	)

6527 
	#FLASH_OPTCR_nWRP_9
 0x02000000U

	)

6528 
	#FLASH_OPTCR_nWRP_10
 0x04000000U

	)

6529 
	#FLASH_OPTCR_nWRP_11
 0x08000000U

	)

6532 
	#FLASH_OPTCR1_nWRP_Pos
 (16U)

	)

6533 
	#FLASH_OPTCR1_nWRP_Msk
 (0xFFFU << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6534 
	#FLASH_OPTCR1_nWRP
 
FLASH_OPTCR1_nWRP_Msk


	)

6535 
	#FLASH_OPTCR1_nWRP_0
 (0x001U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6536 
	#FLASH_OPTCR1_nWRP_1
 (0x002U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6537 
	#FLASH_OPTCR1_nWRP_2
 (0x004U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6538 
	#FLASH_OPTCR1_nWRP_3
 (0x008U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6539 
	#FLASH_OPTCR1_nWRP_4
 (0x010U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6540 
	#FLASH_OPTCR1_nWRP_5
 (0x020U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6541 
	#FLASH_OPTCR1_nWRP_6
 (0x040U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6542 
	#FLASH_OPTCR1_nWRP_7
 (0x080U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6543 
	#FLASH_OPTCR1_nWRP_8
 (0x100U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6544 
	#FLASH_OPTCR1_nWRP_9
 (0x200U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6545 
	#FLASH_OPTCR1_nWRP_10
 (0x400U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6546 
	#FLASH_OPTCR1_nWRP_11
 (0x800U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6554 
	#FSMC_BCR1_MBKEN_Pos
 (0U)

	)

6555 
	#FSMC_BCR1_MBKEN_Msk
 (0x1U << 
FSMC_BCR1_MBKEN_Pos
è

	)

6556 
	#FSMC_BCR1_MBKEN
 
FSMC_BCR1_MBKEN_Msk


	)

6557 
	#FSMC_BCR1_MUXEN_Pos
 (1U)

	)

6558 
	#FSMC_BCR1_MUXEN_Msk
 (0x1U << 
FSMC_BCR1_MUXEN_Pos
è

	)

6559 
	#FSMC_BCR1_MUXEN
 
FSMC_BCR1_MUXEN_Msk


	)

6561 
	#FSMC_BCR1_MTYP_Pos
 (2U)

	)

6562 
	#FSMC_BCR1_MTYP_Msk
 (0x3U << 
FSMC_BCR1_MTYP_Pos
è

	)

6563 
	#FSMC_BCR1_MTYP
 
FSMC_BCR1_MTYP_Msk


	)

6564 
	#FSMC_BCR1_MTYP_0
 (0x1U << 
FSMC_BCR1_MTYP_Pos
è

	)

6565 
	#FSMC_BCR1_MTYP_1
 (0x2U << 
FSMC_BCR1_MTYP_Pos
è

	)

6567 
	#FSMC_BCR1_MWID_Pos
 (4U)

	)

6568 
	#FSMC_BCR1_MWID_Msk
 (0x3U << 
FSMC_BCR1_MWID_Pos
è

	)

6569 
	#FSMC_BCR1_MWID
 
FSMC_BCR1_MWID_Msk


	)

6570 
	#FSMC_BCR1_MWID_0
 (0x1U << 
FSMC_BCR1_MWID_Pos
è

	)

6571 
	#FSMC_BCR1_MWID_1
 (0x2U << 
FSMC_BCR1_MWID_Pos
è

	)

6573 
	#FSMC_BCR1_FACCEN_Pos
 (6U)

	)

6574 
	#FSMC_BCR1_FACCEN_Msk
 (0x1U << 
FSMC_BCR1_FACCEN_Pos
è

	)

6575 
	#FSMC_BCR1_FACCEN
 
FSMC_BCR1_FACCEN_Msk


	)

6576 
	#FSMC_BCR1_BURSTEN_Pos
 (8U)

	)

6577 
	#FSMC_BCR1_BURSTEN_Msk
 (0x1U << 
FSMC_BCR1_BURSTEN_Pos
è

	)

6578 
	#FSMC_BCR1_BURSTEN
 
FSMC_BCR1_BURSTEN_Msk


	)

6579 
	#FSMC_BCR1_WAITPOL_Pos
 (9U)

	)

6580 
	#FSMC_BCR1_WAITPOL_Msk
 (0x1U << 
FSMC_BCR1_WAITPOL_Pos
è

	)

6581 
	#FSMC_BCR1_WAITPOL
 
FSMC_BCR1_WAITPOL_Msk


	)

6582 
	#FSMC_BCR1_WRAPMOD_Pos
 (10U)

	)

6583 
	#FSMC_BCR1_WRAPMOD_Msk
 (0x1U << 
FSMC_BCR1_WRAPMOD_Pos
è

	)

6584 
	#FSMC_BCR1_WRAPMOD
 
FSMC_BCR1_WRAPMOD_Msk


	)

6585 
	#FSMC_BCR1_WAITCFG_Pos
 (11U)

	)

6586 
	#FSMC_BCR1_WAITCFG_Msk
 (0x1U << 
FSMC_BCR1_WAITCFG_Pos
è

	)

6587 
	#FSMC_BCR1_WAITCFG
 
FSMC_BCR1_WAITCFG_Msk


	)

6588 
	#FSMC_BCR1_WREN_Pos
 (12U)

	)

6589 
	#FSMC_BCR1_WREN_Msk
 (0x1U << 
FSMC_BCR1_WREN_Pos
è

	)

6590 
	#FSMC_BCR1_WREN
 
FSMC_BCR1_WREN_Msk


	)

6591 
	#FSMC_BCR1_WAITEN_Pos
 (13U)

	)

6592 
	#FSMC_BCR1_WAITEN_Msk
 (0x1U << 
FSMC_BCR1_WAITEN_Pos
è

	)

6593 
	#FSMC_BCR1_WAITEN
 
FSMC_BCR1_WAITEN_Msk


	)

6594 
	#FSMC_BCR1_EXTMOD_Pos
 (14U)

	)

6595 
	#FSMC_BCR1_EXTMOD_Msk
 (0x1U << 
FSMC_BCR1_EXTMOD_Pos
è

	)

6596 
	#FSMC_BCR1_EXTMOD
 
FSMC_BCR1_EXTMOD_Msk


	)

6597 
	#FSMC_BCR1_ASYNCWAIT_Pos
 (15U)

	)

6598 
	#FSMC_BCR1_ASYNCWAIT_Msk
 (0x1U << 
FSMC_BCR1_ASYNCWAIT_Pos
è

	)

6599 
	#FSMC_BCR1_ASYNCWAIT
 
FSMC_BCR1_ASYNCWAIT_Msk


	)

6600 
	#FSMC_BCR1_CPSIZE_Pos
 (16U)

	)

6601 
	#FSMC_BCR1_CPSIZE_Msk
 (0x7U << 
FSMC_BCR1_CPSIZE_Pos
è

	)

6602 
	#FSMC_BCR1_CPSIZE
 
FSMC_BCR1_CPSIZE_Msk


	)

6603 
	#FSMC_BCR1_CPSIZE_0
 (0x1U << 
FSMC_BCR1_CPSIZE_Pos
è

	)

6604 
	#FSMC_BCR1_CPSIZE_1
 (0x2U << 
FSMC_BCR1_CPSIZE_Pos
è

	)

6605 
	#FSMC_BCR1_CPSIZE_2
 (0x4U << 
FSMC_BCR1_CPSIZE_Pos
è

	)

6606 
	#FSMC_BCR1_CBURSTRW_Pos
 (19U)

	)

6607 
	#FSMC_BCR1_CBURSTRW_Msk
 (0x1U << 
FSMC_BCR1_CBURSTRW_Pos
è

	)

6608 
	#FSMC_BCR1_CBURSTRW
 
FSMC_BCR1_CBURSTRW_Msk


	)

6611 
	#FSMC_BCR2_MBKEN_Pos
 (0U)

	)

6612 
	#FSMC_BCR2_MBKEN_Msk
 (0x1U << 
FSMC_BCR2_MBKEN_Pos
è

	)

6613 
	#FSMC_BCR2_MBKEN
 
FSMC_BCR2_MBKEN_Msk


	)

6614 
	#FSMC_BCR2_MUXEN_Pos
 (1U)

	)

6615 
	#FSMC_BCR2_MUXEN_Msk
 (0x1U << 
FSMC_BCR2_MUXEN_Pos
è

	)

6616 
	#FSMC_BCR2_MUXEN
 
FSMC_BCR2_MUXEN_Msk


	)

6618 
	#FSMC_BCR2_MTYP_Pos
 (2U)

	)

6619 
	#FSMC_BCR2_MTYP_Msk
 (0x3U << 
FSMC_BCR2_MTYP_Pos
è

	)

6620 
	#FSMC_BCR2_MTYP
 
FSMC_BCR2_MTYP_Msk


	)

6621 
	#FSMC_BCR2_MTYP_0
 (0x1U << 
FSMC_BCR2_MTYP_Pos
è

	)

6622 
	#FSMC_BCR2_MTYP_1
 (0x2U << 
FSMC_BCR2_MTYP_Pos
è

	)

6624 
	#FSMC_BCR2_MWID_Pos
 (4U)

	)

6625 
	#FSMC_BCR2_MWID_Msk
 (0x3U << 
FSMC_BCR2_MWID_Pos
è

	)

6626 
	#FSMC_BCR2_MWID
 
FSMC_BCR2_MWID_Msk


	)

6627 
	#FSMC_BCR2_MWID_0
 (0x1U << 
FSMC_BCR2_MWID_Pos
è

	)

6628 
	#FSMC_BCR2_MWID_1
 (0x2U << 
FSMC_BCR2_MWID_Pos
è

	)

6630 
	#FSMC_BCR2_FACCEN_Pos
 (6U)

	)

6631 
	#FSMC_BCR2_FACCEN_Msk
 (0x1U << 
FSMC_BCR2_FACCEN_Pos
è

	)

6632 
	#FSMC_BCR2_FACCEN
 
FSMC_BCR2_FACCEN_Msk


	)

6633 
	#FSMC_BCR2_BURSTEN_Pos
 (8U)

	)

6634 
	#FSMC_BCR2_BURSTEN_Msk
 (0x1U << 
FSMC_BCR2_BURSTEN_Pos
è

	)

6635 
	#FSMC_BCR2_BURSTEN
 
FSMC_BCR2_BURSTEN_Msk


	)

6636 
	#FSMC_BCR2_WAITPOL_Pos
 (9U)

	)

6637 
	#FSMC_BCR2_WAITPOL_Msk
 (0x1U << 
FSMC_BCR2_WAITPOL_Pos
è

	)

6638 
	#FSMC_BCR2_WAITPOL
 
FSMC_BCR2_WAITPOL_Msk


	)

6639 
	#FSMC_BCR2_WRAPMOD_Pos
 (10U)

	)

6640 
	#FSMC_BCR2_WRAPMOD_Msk
 (0x1U << 
FSMC_BCR2_WRAPMOD_Pos
è

	)

6641 
	#FSMC_BCR2_WRAPMOD
 
FSMC_BCR2_WRAPMOD_Msk


	)

6642 
	#FSMC_BCR2_WAITCFG_Pos
 (11U)

	)

6643 
	#FSMC_BCR2_WAITCFG_Msk
 (0x1U << 
FSMC_BCR2_WAITCFG_Pos
è

	)

6644 
	#FSMC_BCR2_WAITCFG
 
FSMC_BCR2_WAITCFG_Msk


	)

6645 
	#FSMC_BCR2_WREN_Pos
 (12U)

	)

6646 
	#FSMC_BCR2_WREN_Msk
 (0x1U << 
FSMC_BCR2_WREN_Pos
è

	)

6647 
	#FSMC_BCR2_WREN
 
FSMC_BCR2_WREN_Msk


	)

6648 
	#FSMC_BCR2_WAITEN_Pos
 (13U)

	)

6649 
	#FSMC_BCR2_WAITEN_Msk
 (0x1U << 
FSMC_BCR2_WAITEN_Pos
è

	)

6650 
	#FSMC_BCR2_WAITEN
 
FSMC_BCR2_WAITEN_Msk


	)

6651 
	#FSMC_BCR2_EXTMOD_Pos
 (14U)

	)

6652 
	#FSMC_BCR2_EXTMOD_Msk
 (0x1U << 
FSMC_BCR2_EXTMOD_Pos
è

	)

6653 
	#FSMC_BCR2_EXTMOD
 
FSMC_BCR2_EXTMOD_Msk


	)

6654 
	#FSMC_BCR2_ASYNCWAIT_Pos
 (15U)

	)

6655 
	#FSMC_BCR2_ASYNCWAIT_Msk
 (0x1U << 
FSMC_BCR2_ASYNCWAIT_Pos
è

	)

6656 
	#FSMC_BCR2_ASYNCWAIT
 
FSMC_BCR2_ASYNCWAIT_Msk


	)

6657 
	#FSMC_BCR2_CPSIZE_Pos
 (16U)

	)

6658 
	#FSMC_BCR2_CPSIZE_Msk
 (0x7U << 
FSMC_BCR2_CPSIZE_Pos
è

	)

6659 
	#FSMC_BCR2_CPSIZE
 
FSMC_BCR2_CPSIZE_Msk


	)

6660 
	#FSMC_BCR2_CPSIZE_0
 (0x1U << 
FSMC_BCR2_CPSIZE_Pos
è

	)

6661 
	#FSMC_BCR2_CPSIZE_1
 (0x2U << 
FSMC_BCR2_CPSIZE_Pos
è

	)

6662 
	#FSMC_BCR2_CPSIZE_2
 (0x4U << 
FSMC_BCR2_CPSIZE_Pos
è

	)

6663 
	#FSMC_BCR2_CBURSTRW_Pos
 (19U)

	)

6664 
	#FSMC_BCR2_CBURSTRW_Msk
 (0x1U << 
FSMC_BCR2_CBURSTRW_Pos
è

	)

6665 
	#FSMC_BCR2_CBURSTRW
 
FSMC_BCR2_CBURSTRW_Msk


	)

6668 
	#FSMC_BCR3_MBKEN_Pos
 (0U)

	)

6669 
	#FSMC_BCR3_MBKEN_Msk
 (0x1U << 
FSMC_BCR3_MBKEN_Pos
è

	)

6670 
	#FSMC_BCR3_MBKEN
 
FSMC_BCR3_MBKEN_Msk


	)

6671 
	#FSMC_BCR3_MUXEN_Pos
 (1U)

	)

6672 
	#FSMC_BCR3_MUXEN_Msk
 (0x1U << 
FSMC_BCR3_MUXEN_Pos
è

	)

6673 
	#FSMC_BCR3_MUXEN
 
FSMC_BCR3_MUXEN_Msk


	)

6675 
	#FSMC_BCR3_MTYP_Pos
 (2U)

	)

6676 
	#FSMC_BCR3_MTYP_Msk
 (0x3U << 
FSMC_BCR3_MTYP_Pos
è

	)

6677 
	#FSMC_BCR3_MTYP
 
FSMC_BCR3_MTYP_Msk


	)

6678 
	#FSMC_BCR3_MTYP_0
 (0x1U << 
FSMC_BCR3_MTYP_Pos
è

	)

6679 
	#FSMC_BCR3_MTYP_1
 (0x2U << 
FSMC_BCR3_MTYP_Pos
è

	)

6681 
	#FSMC_BCR3_MWID_Pos
 (4U)

	)

6682 
	#FSMC_BCR3_MWID_Msk
 (0x3U << 
FSMC_BCR3_MWID_Pos
è

	)

6683 
	#FSMC_BCR3_MWID
 
FSMC_BCR3_MWID_Msk


	)

6684 
	#FSMC_BCR3_MWID_0
 (0x1U << 
FSMC_BCR3_MWID_Pos
è

	)

6685 
	#FSMC_BCR3_MWID_1
 (0x2U << 
FSMC_BCR3_MWID_Pos
è

	)

6687 
	#FSMC_BCR3_FACCEN_Pos
 (6U)

	)

6688 
	#FSMC_BCR3_FACCEN_Msk
 (0x1U << 
FSMC_BCR3_FACCEN_Pos
è

	)

6689 
	#FSMC_BCR3_FACCEN
 
FSMC_BCR3_FACCEN_Msk


	)

6690 
	#FSMC_BCR3_BURSTEN_Pos
 (8U)

	)

6691 
	#FSMC_BCR3_BURSTEN_Msk
 (0x1U << 
FSMC_BCR3_BURSTEN_Pos
è

	)

6692 
	#FSMC_BCR3_BURSTEN
 
FSMC_BCR3_BURSTEN_Msk


	)

6693 
	#FSMC_BCR3_WAITPOL_Pos
 (9U)

	)

6694 
	#FSMC_BCR3_WAITPOL_Msk
 (0x1U << 
FSMC_BCR3_WAITPOL_Pos
è

	)

6695 
	#FSMC_BCR3_WAITPOL
 
FSMC_BCR3_WAITPOL_Msk


	)

6696 
	#FSMC_BCR3_WRAPMOD_Pos
 (10U)

	)

6697 
	#FSMC_BCR3_WRAPMOD_Msk
 (0x1U << 
FSMC_BCR3_WRAPMOD_Pos
è

	)

6698 
	#FSMC_BCR3_WRAPMOD
 
FSMC_BCR3_WRAPMOD_Msk


	)

6699 
	#FSMC_BCR3_WAITCFG_Pos
 (11U)

	)

6700 
	#FSMC_BCR3_WAITCFG_Msk
 (0x1U << 
FSMC_BCR3_WAITCFG_Pos
è

	)

6701 
	#FSMC_BCR3_WAITCFG
 
FSMC_BCR3_WAITCFG_Msk


	)

6702 
	#FSMC_BCR3_WREN_Pos
 (12U)

	)

6703 
	#FSMC_BCR3_WREN_Msk
 (0x1U << 
FSMC_BCR3_WREN_Pos
è

	)

6704 
	#FSMC_BCR3_WREN
 
FSMC_BCR3_WREN_Msk


	)

6705 
	#FSMC_BCR3_WAITEN_Pos
 (13U)

	)

6706 
	#FSMC_BCR3_WAITEN_Msk
 (0x1U << 
FSMC_BCR3_WAITEN_Pos
è

	)

6707 
	#FSMC_BCR3_WAITEN
 
FSMC_BCR3_WAITEN_Msk


	)

6708 
	#FSMC_BCR3_EXTMOD_Pos
 (14U)

	)

6709 
	#FSMC_BCR3_EXTMOD_Msk
 (0x1U << 
FSMC_BCR3_EXTMOD_Pos
è

	)

6710 
	#FSMC_BCR3_EXTMOD
 
FSMC_BCR3_EXTMOD_Msk


	)

6711 
	#FSMC_BCR3_ASYNCWAIT_Pos
 (15U)

	)

6712 
	#FSMC_BCR3_ASYNCWAIT_Msk
 (0x1U << 
FSMC_BCR3_ASYNCWAIT_Pos
è

	)

6713 
	#FSMC_BCR3_ASYNCWAIT
 
FSMC_BCR3_ASYNCWAIT_Msk


	)

6714 
	#FSMC_BCR3_CPSIZE_Pos
 (16U)

	)

6715 
	#FSMC_BCR3_CPSIZE_Msk
 (0x7U << 
FSMC_BCR3_CPSIZE_Pos
è

	)

6716 
	#FSMC_BCR3_CPSIZE
 
FSMC_BCR3_CPSIZE_Msk


	)

6717 
	#FSMC_BCR3_CPSIZE_0
 (0x1U << 
FSMC_BCR3_CPSIZE_Pos
è

	)

6718 
	#FSMC_BCR3_CPSIZE_1
 (0x2U << 
FSMC_BCR3_CPSIZE_Pos
è

	)

6719 
	#FSMC_BCR3_CPSIZE_2
 (0x4U << 
FSMC_BCR3_CPSIZE_Pos
è

	)

6720 
	#FSMC_BCR3_CBURSTRW_Pos
 (19U)

	)

6721 
	#FSMC_BCR3_CBURSTRW_Msk
 (0x1U << 
FSMC_BCR3_CBURSTRW_Pos
è

	)

6722 
	#FSMC_BCR3_CBURSTRW
 
FSMC_BCR3_CBURSTRW_Msk


	)

6725 
	#FSMC_BCR4_MBKEN_Pos
 (0U)

	)

6726 
	#FSMC_BCR4_MBKEN_Msk
 (0x1U << 
FSMC_BCR4_MBKEN_Pos
è

	)

6727 
	#FSMC_BCR4_MBKEN
 
FSMC_BCR4_MBKEN_Msk


	)

6728 
	#FSMC_BCR4_MUXEN_Pos
 (1U)

	)

6729 
	#FSMC_BCR4_MUXEN_Msk
 (0x1U << 
FSMC_BCR4_MUXEN_Pos
è

	)

6730 
	#FSMC_BCR4_MUXEN
 
FSMC_BCR4_MUXEN_Msk


	)

6732 
	#FSMC_BCR4_MTYP_Pos
 (2U)

	)

6733 
	#FSMC_BCR4_MTYP_Msk
 (0x3U << 
FSMC_BCR4_MTYP_Pos
è

	)

6734 
	#FSMC_BCR4_MTYP
 
FSMC_BCR4_MTYP_Msk


	)

6735 
	#FSMC_BCR4_MTYP_0
 (0x1U << 
FSMC_BCR4_MTYP_Pos
è

	)

6736 
	#FSMC_BCR4_MTYP_1
 (0x2U << 
FSMC_BCR4_MTYP_Pos
è

	)

6738 
	#FSMC_BCR4_MWID_Pos
 (4U)

	)

6739 
	#FSMC_BCR4_MWID_Msk
 (0x3U << 
FSMC_BCR4_MWID_Pos
è

	)

6740 
	#FSMC_BCR4_MWID
 
FSMC_BCR4_MWID_Msk


	)

6741 
	#FSMC_BCR4_MWID_0
 (0x1U << 
FSMC_BCR4_MWID_Pos
è

	)

6742 
	#FSMC_BCR4_MWID_1
 (0x2U << 
FSMC_BCR4_MWID_Pos
è

	)

6744 
	#FSMC_BCR4_FACCEN_Pos
 (6U)

	)

6745 
	#FSMC_BCR4_FACCEN_Msk
 (0x1U << 
FSMC_BCR4_FACCEN_Pos
è

	)

6746 
	#FSMC_BCR4_FACCEN
 
FSMC_BCR4_FACCEN_Msk


	)

6747 
	#FSMC_BCR4_BURSTEN_Pos
 (8U)

	)

6748 
	#FSMC_BCR4_BURSTEN_Msk
 (0x1U << 
FSMC_BCR4_BURSTEN_Pos
è

	)

6749 
	#FSMC_BCR4_BURSTEN
 
FSMC_BCR4_BURSTEN_Msk


	)

6750 
	#FSMC_BCR4_WAITPOL_Pos
 (9U)

	)

6751 
	#FSMC_BCR4_WAITPOL_Msk
 (0x1U << 
FSMC_BCR4_WAITPOL_Pos
è

	)

6752 
	#FSMC_BCR4_WAITPOL
 
FSMC_BCR4_WAITPOL_Msk


	)

6753 
	#FSMC_BCR4_WRAPMOD_Pos
 (10U)

	)

6754 
	#FSMC_BCR4_WRAPMOD_Msk
 (0x1U << 
FSMC_BCR4_WRAPMOD_Pos
è

	)

6755 
	#FSMC_BCR4_WRAPMOD
 
FSMC_BCR4_WRAPMOD_Msk


	)

6756 
	#FSMC_BCR4_WAITCFG_Pos
 (11U)

	)

6757 
	#FSMC_BCR4_WAITCFG_Msk
 (0x1U << 
FSMC_BCR4_WAITCFG_Pos
è

	)

6758 
	#FSMC_BCR4_WAITCFG
 
FSMC_BCR4_WAITCFG_Msk


	)

6759 
	#FSMC_BCR4_WREN_Pos
 (12U)

	)

6760 
	#FSMC_BCR4_WREN_Msk
 (0x1U << 
FSMC_BCR4_WREN_Pos
è

	)

6761 
	#FSMC_BCR4_WREN
 
FSMC_BCR4_WREN_Msk


	)

6762 
	#FSMC_BCR4_WAITEN_Pos
 (13U)

	)

6763 
	#FSMC_BCR4_WAITEN_Msk
 (0x1U << 
FSMC_BCR4_WAITEN_Pos
è

	)

6764 
	#FSMC_BCR4_WAITEN
 
FSMC_BCR4_WAITEN_Msk


	)

6765 
	#FSMC_BCR4_EXTMOD_Pos
 (14U)

	)

6766 
	#FSMC_BCR4_EXTMOD_Msk
 (0x1U << 
FSMC_BCR4_EXTMOD_Pos
è

	)

6767 
	#FSMC_BCR4_EXTMOD
 
FSMC_BCR4_EXTMOD_Msk


	)

6768 
	#FSMC_BCR4_ASYNCWAIT_Pos
 (15U)

	)

6769 
	#FSMC_BCR4_ASYNCWAIT_Msk
 (0x1U << 
FSMC_BCR4_ASYNCWAIT_Pos
è

	)

6770 
	#FSMC_BCR4_ASYNCWAIT
 
FSMC_BCR4_ASYNCWAIT_Msk


	)

6771 
	#FSMC_BCR4_CPSIZE_Pos
 (16U)

	)

6772 
	#FSMC_BCR4_CPSIZE_Msk
 (0x7U << 
FSMC_BCR4_CPSIZE_Pos
è

	)

6773 
	#FSMC_BCR4_CPSIZE
 
FSMC_BCR4_CPSIZE_Msk


	)

6774 
	#FSMC_BCR4_CPSIZE_0
 (0x1U << 
FSMC_BCR4_CPSIZE_Pos
è

	)

6775 
	#FSMC_BCR4_CPSIZE_1
 (0x2U << 
FSMC_BCR4_CPSIZE_Pos
è

	)

6776 
	#FSMC_BCR4_CPSIZE_2
 (0x4U << 
FSMC_BCR4_CPSIZE_Pos
è

	)

6777 
	#FSMC_BCR4_CBURSTRW_Pos
 (19U)

	)

6778 
	#FSMC_BCR4_CBURSTRW_Msk
 (0x1U << 
FSMC_BCR4_CBURSTRW_Pos
è

	)

6779 
	#FSMC_BCR4_CBURSTRW
 
FSMC_BCR4_CBURSTRW_Msk


	)

6782 
	#FSMC_BTR1_ADDSET_Pos
 (0U)

	)

6783 
	#FSMC_BTR1_ADDSET_Msk
 (0xFU << 
FSMC_BTR1_ADDSET_Pos
è

	)

6784 
	#FSMC_BTR1_ADDSET
 
FSMC_BTR1_ADDSET_Msk


	)

6785 
	#FSMC_BTR1_ADDSET_0
 (0x1U << 
FSMC_BTR1_ADDSET_Pos
è

	)

6786 
	#FSMC_BTR1_ADDSET_1
 (0x2U << 
FSMC_BTR1_ADDSET_Pos
è

	)

6787 
	#FSMC_BTR1_ADDSET_2
 (0x4U << 
FSMC_BTR1_ADDSET_Pos
è

	)

6788 
	#FSMC_BTR1_ADDSET_3
 (0x8U << 
FSMC_BTR1_ADDSET_Pos
è

	)

6790 
	#FSMC_BTR1_ADDHLD_Pos
 (4U)

	)

6791 
	#FSMC_BTR1_ADDHLD_Msk
 (0xFU << 
FSMC_BTR1_ADDHLD_Pos
è

	)

6792 
	#FSMC_BTR1_ADDHLD
 
FSMC_BTR1_ADDHLD_Msk


	)

6793 
	#FSMC_BTR1_ADDHLD_0
 (0x1U << 
FSMC_BTR1_ADDHLD_Pos
è

	)

6794 
	#FSMC_BTR1_ADDHLD_1
 (0x2U << 
FSMC_BTR1_ADDHLD_Pos
è

	)

6795 
	#FSMC_BTR1_ADDHLD_2
 (0x4U << 
FSMC_BTR1_ADDHLD_Pos
è

	)

6796 
	#FSMC_BTR1_ADDHLD_3
 (0x8U << 
FSMC_BTR1_ADDHLD_Pos
è

	)

6798 
	#FSMC_BTR1_DATAST_Pos
 (8U)

	)

6799 
	#FSMC_BTR1_DATAST_Msk
 (0xFFU << 
FSMC_BTR1_DATAST_Pos
è

	)

6800 
	#FSMC_BTR1_DATAST
 
FSMC_BTR1_DATAST_Msk


	)

6801 
	#FSMC_BTR1_DATAST_0
 (0x01U << 
FSMC_BTR1_DATAST_Pos
è

	)

6802 
	#FSMC_BTR1_DATAST_1
 (0x02U << 
FSMC_BTR1_DATAST_Pos
è

	)

6803 
	#FSMC_BTR1_DATAST_2
 (0x04U << 
FSMC_BTR1_DATAST_Pos
è

	)

6804 
	#FSMC_BTR1_DATAST_3
 (0x08U << 
FSMC_BTR1_DATAST_Pos
è

	)

6805 
	#FSMC_BTR1_DATAST_4
 (0x10U << 
FSMC_BTR1_DATAST_Pos
è

	)

6806 
	#FSMC_BTR1_DATAST_5
 (0x20U << 
FSMC_BTR1_DATAST_Pos
è

	)

6807 
	#FSMC_BTR1_DATAST_6
 (0x40U << 
FSMC_BTR1_DATAST_Pos
è

	)

6808 
	#FSMC_BTR1_DATAST_7
 (0x80U << 
FSMC_BTR1_DATAST_Pos
è

	)

6810 
	#FSMC_BTR1_BUSTURN_Pos
 (16U)

	)

6811 
	#FSMC_BTR1_BUSTURN_Msk
 (0xFU << 
FSMC_BTR1_BUSTURN_Pos
è

	)

6812 
	#FSMC_BTR1_BUSTURN
 
FSMC_BTR1_BUSTURN_Msk


	)

6813 
	#FSMC_BTR1_BUSTURN_0
 (0x1U << 
FSMC_BTR1_BUSTURN_Pos
è

	)

6814 
	#FSMC_BTR1_BUSTURN_1
 (0x2U << 
FSMC_BTR1_BUSTURN_Pos
è

	)

6815 
	#FSMC_BTR1_BUSTURN_2
 (0x4U << 
FSMC_BTR1_BUSTURN_Pos
è

	)

6816 
	#FSMC_BTR1_BUSTURN_3
 (0x8U << 
FSMC_BTR1_BUSTURN_Pos
è

	)

6818 
	#FSMC_BTR1_CLKDIV_Pos
 (20U)

	)

6819 
	#FSMC_BTR1_CLKDIV_Msk
 (0xFU << 
FSMC_BTR1_CLKDIV_Pos
è

	)

6820 
	#FSMC_BTR1_CLKDIV
 
FSMC_BTR1_CLKDIV_Msk


	)

6821 
	#FSMC_BTR1_CLKDIV_0
 (0x1U << 
FSMC_BTR1_CLKDIV_Pos
è

	)

6822 
	#FSMC_BTR1_CLKDIV_1
 (0x2U << 
FSMC_BTR1_CLKDIV_Pos
è

	)

6823 
	#FSMC_BTR1_CLKDIV_2
 (0x4U << 
FSMC_BTR1_CLKDIV_Pos
è

	)

6824 
	#FSMC_BTR1_CLKDIV_3
 (0x8U << 
FSMC_BTR1_CLKDIV_Pos
è

	)

6826 
	#FSMC_BTR1_DATLAT_Pos
 (24U)

	)

6827 
	#FSMC_BTR1_DATLAT_Msk
 (0xFU << 
FSMC_BTR1_DATLAT_Pos
è

	)

6828 
	#FSMC_BTR1_DATLAT
 
FSMC_BTR1_DATLAT_Msk


	)

6829 
	#FSMC_BTR1_DATLAT_0
 (0x1U << 
FSMC_BTR1_DATLAT_Pos
è

	)

6830 
	#FSMC_BTR1_DATLAT_1
 (0x2U << 
FSMC_BTR1_DATLAT_Pos
è

	)

6831 
	#FSMC_BTR1_DATLAT_2
 (0x4U << 
FSMC_BTR1_DATLAT_Pos
è

	)

6832 
	#FSMC_BTR1_DATLAT_3
 (0x8U << 
FSMC_BTR1_DATLAT_Pos
è

	)

6834 
	#FSMC_BTR1_ACCMOD_Pos
 (28U)

	)

6835 
	#FSMC_BTR1_ACCMOD_Msk
 (0x3U << 
FSMC_BTR1_ACCMOD_Pos
è

	)

6836 
	#FSMC_BTR1_ACCMOD
 
FSMC_BTR1_ACCMOD_Msk


	)

6837 
	#FSMC_BTR1_ACCMOD_0
 (0x1U << 
FSMC_BTR1_ACCMOD_Pos
è

	)

6838 
	#FSMC_BTR1_ACCMOD_1
 (0x2U << 
FSMC_BTR1_ACCMOD_Pos
è

	)

6841 
	#FSMC_BTR2_ADDSET_Pos
 (0U)

	)

6842 
	#FSMC_BTR2_ADDSET_Msk
 (0xFU << 
FSMC_BTR2_ADDSET_Pos
è

	)

6843 
	#FSMC_BTR2_ADDSET
 
FSMC_BTR2_ADDSET_Msk


	)

6844 
	#FSMC_BTR2_ADDSET_0
 (0x1U << 
FSMC_BTR2_ADDSET_Pos
è

	)

6845 
	#FSMC_BTR2_ADDSET_1
 (0x2U << 
FSMC_BTR2_ADDSET_Pos
è

	)

6846 
	#FSMC_BTR2_ADDSET_2
 (0x4U << 
FSMC_BTR2_ADDSET_Pos
è

	)

6847 
	#FSMC_BTR2_ADDSET_3
 (0x8U << 
FSMC_BTR2_ADDSET_Pos
è

	)

6849 
	#FSMC_BTR2_ADDHLD_Pos
 (4U)

	)

6850 
	#FSMC_BTR2_ADDHLD_Msk
 (0xFU << 
FSMC_BTR2_ADDHLD_Pos
è

	)

6851 
	#FSMC_BTR2_ADDHLD
 
FSMC_BTR2_ADDHLD_Msk


	)

6852 
	#FSMC_BTR2_ADDHLD_0
 (0x1U << 
FSMC_BTR2_ADDHLD_Pos
è

	)

6853 
	#FSMC_BTR2_ADDHLD_1
 (0x2U << 
FSMC_BTR2_ADDHLD_Pos
è

	)

6854 
	#FSMC_BTR2_ADDHLD_2
 (0x4U << 
FSMC_BTR2_ADDHLD_Pos
è

	)

6855 
	#FSMC_BTR2_ADDHLD_3
 (0x8U << 
FSMC_BTR2_ADDHLD_Pos
è

	)

6857 
	#FSMC_BTR2_DATAST_Pos
 (8U)

	)

6858 
	#FSMC_BTR2_DATAST_Msk
 (0xFFU << 
FSMC_BTR2_DATAST_Pos
è

	)

6859 
	#FSMC_BTR2_DATAST
 
FSMC_BTR2_DATAST_Msk


	)

6860 
	#FSMC_BTR2_DATAST_0
 (0x01U << 
FSMC_BTR2_DATAST_Pos
è

	)

6861 
	#FSMC_BTR2_DATAST_1
 (0x02U << 
FSMC_BTR2_DATAST_Pos
è

	)

6862 
	#FSMC_BTR2_DATAST_2
 (0x04U << 
FSMC_BTR2_DATAST_Pos
è

	)

6863 
	#FSMC_BTR2_DATAST_3
 (0x08U << 
FSMC_BTR2_DATAST_Pos
è

	)

6864 
	#FSMC_BTR2_DATAST_4
 (0x10U << 
FSMC_BTR2_DATAST_Pos
è

	)

6865 
	#FSMC_BTR2_DATAST_5
 (0x20U << 
FSMC_BTR2_DATAST_Pos
è

	)

6866 
	#FSMC_BTR2_DATAST_6
 (0x40U << 
FSMC_BTR2_DATAST_Pos
è

	)

6867 
	#FSMC_BTR2_DATAST_7
 (0x80U << 
FSMC_BTR2_DATAST_Pos
è

	)

6869 
	#FSMC_BTR2_BUSTURN_Pos
 (16U)

	)

6870 
	#FSMC_BTR2_BUSTURN_Msk
 (0xFU << 
FSMC_BTR2_BUSTURN_Pos
è

	)

6871 
	#FSMC_BTR2_BUSTURN
 
FSMC_BTR2_BUSTURN_Msk


	)

6872 
	#FSMC_BTR2_BUSTURN_0
 (0x1U << 
FSMC_BTR2_BUSTURN_Pos
è

	)

6873 
	#FSMC_BTR2_BUSTURN_1
 (0x2U << 
FSMC_BTR2_BUSTURN_Pos
è

	)

6874 
	#FSMC_BTR2_BUSTURN_2
 (0x4U << 
FSMC_BTR2_BUSTURN_Pos
è

	)

6875 
	#FSMC_BTR2_BUSTURN_3
 (0x8U << 
FSMC_BTR2_BUSTURN_Pos
è

	)

6877 
	#FSMC_BTR2_CLKDIV_Pos
 (20U)

	)

6878 
	#FSMC_BTR2_CLKDIV_Msk
 (0xFU << 
FSMC_BTR2_CLKDIV_Pos
è

	)

6879 
	#FSMC_BTR2_CLKDIV
 
FSMC_BTR2_CLKDIV_Msk


	)

6880 
	#FSMC_BTR2_CLKDIV_0
 (0x1U << 
FSMC_BTR2_CLKDIV_Pos
è

	)

6881 
	#FSMC_BTR2_CLKDIV_1
 (0x2U << 
FSMC_BTR2_CLKDIV_Pos
è

	)

6882 
	#FSMC_BTR2_CLKDIV_2
 (0x4U << 
FSMC_BTR2_CLKDIV_Pos
è

	)

6883 
	#FSMC_BTR2_CLKDIV_3
 (0x8U << 
FSMC_BTR2_CLKDIV_Pos
è

	)

6885 
	#FSMC_BTR2_DATLAT_Pos
 (24U)

	)

6886 
	#FSMC_BTR2_DATLAT_Msk
 (0xFU << 
FSMC_BTR2_DATLAT_Pos
è

	)

6887 
	#FSMC_BTR2_DATLAT
 
FSMC_BTR2_DATLAT_Msk


	)

6888 
	#FSMC_BTR2_DATLAT_0
 (0x1U << 
FSMC_BTR2_DATLAT_Pos
è

	)

6889 
	#FSMC_BTR2_DATLAT_1
 (0x2U << 
FSMC_BTR2_DATLAT_Pos
è

	)

6890 
	#FSMC_BTR2_DATLAT_2
 (0x4U << 
FSMC_BTR2_DATLAT_Pos
è

	)

6891 
	#FSMC_BTR2_DATLAT_3
 (0x8U << 
FSMC_BTR2_DATLAT_Pos
è

	)

6893 
	#FSMC_BTR2_ACCMOD_Pos
 (28U)

	)

6894 
	#FSMC_BTR2_ACCMOD_Msk
 (0x3U << 
FSMC_BTR2_ACCMOD_Pos
è

	)

6895 
	#FSMC_BTR2_ACCMOD
 
FSMC_BTR2_ACCMOD_Msk


	)

6896 
	#FSMC_BTR2_ACCMOD_0
 (0x1U << 
FSMC_BTR2_ACCMOD_Pos
è

	)

6897 
	#FSMC_BTR2_ACCMOD_1
 (0x2U << 
FSMC_BTR2_ACCMOD_Pos
è

	)

6900 
	#FSMC_BTR3_ADDSET_Pos
 (0U)

	)

6901 
	#FSMC_BTR3_ADDSET_Msk
 (0xFU << 
FSMC_BTR3_ADDSET_Pos
è

	)

6902 
	#FSMC_BTR3_ADDSET
 
FSMC_BTR3_ADDSET_Msk


	)

6903 
	#FSMC_BTR3_ADDSET_0
 (0x1U << 
FSMC_BTR3_ADDSET_Pos
è

	)

6904 
	#FSMC_BTR3_ADDSET_1
 (0x2U << 
FSMC_BTR3_ADDSET_Pos
è

	)

6905 
	#FSMC_BTR3_ADDSET_2
 (0x4U << 
FSMC_BTR3_ADDSET_Pos
è

	)

6906 
	#FSMC_BTR3_ADDSET_3
 (0x8U << 
FSMC_BTR3_ADDSET_Pos
è

	)

6908 
	#FSMC_BTR3_ADDHLD_Pos
 (4U)

	)

6909 
	#FSMC_BTR3_ADDHLD_Msk
 (0xFU << 
FSMC_BTR3_ADDHLD_Pos
è

	)

6910 
	#FSMC_BTR3_ADDHLD
 
FSMC_BTR3_ADDHLD_Msk


	)

6911 
	#FSMC_BTR3_ADDHLD_0
 (0x1U << 
FSMC_BTR3_ADDHLD_Pos
è

	)

6912 
	#FSMC_BTR3_ADDHLD_1
 (0x2U << 
FSMC_BTR3_ADDHLD_Pos
è

	)

6913 
	#FSMC_BTR3_ADDHLD_2
 (0x4U << 
FSMC_BTR3_ADDHLD_Pos
è

	)

6914 
	#FSMC_BTR3_ADDHLD_3
 (0x8U << 
FSMC_BTR3_ADDHLD_Pos
è

	)

6916 
	#FSMC_BTR3_DATAST_Pos
 (8U)

	)

6917 
	#FSMC_BTR3_DATAST_Msk
 (0xFFU << 
FSMC_BTR3_DATAST_Pos
è

	)

6918 
	#FSMC_BTR3_DATAST
 
FSMC_BTR3_DATAST_Msk


	)

6919 
	#FSMC_BTR3_DATAST_0
 (0x01U << 
FSMC_BTR3_DATAST_Pos
è

	)

6920 
	#FSMC_BTR3_DATAST_1
 (0x02U << 
FSMC_BTR3_DATAST_Pos
è

	)

6921 
	#FSMC_BTR3_DATAST_2
 (0x04U << 
FSMC_BTR3_DATAST_Pos
è

	)

6922 
	#FSMC_BTR3_DATAST_3
 (0x08U << 
FSMC_BTR3_DATAST_Pos
è

	)

6923 
	#FSMC_BTR3_DATAST_4
 (0x10U << 
FSMC_BTR3_DATAST_Pos
è

	)

6924 
	#FSMC_BTR3_DATAST_5
 (0x20U << 
FSMC_BTR3_DATAST_Pos
è

	)

6925 
	#FSMC_BTR3_DATAST_6
 (0x40U << 
FSMC_BTR3_DATAST_Pos
è

	)

6926 
	#FSMC_BTR3_DATAST_7
 (0x80U << 
FSMC_BTR3_DATAST_Pos
è

	)

6928 
	#FSMC_BTR3_BUSTURN_Pos
 (16U)

	)

6929 
	#FSMC_BTR3_BUSTURN_Msk
 (0xFU << 
FSMC_BTR3_BUSTURN_Pos
è

	)

6930 
	#FSMC_BTR3_BUSTURN
 
FSMC_BTR3_BUSTURN_Msk


	)

6931 
	#FSMC_BTR3_BUSTURN_0
 (0x1U << 
FSMC_BTR3_BUSTURN_Pos
è

	)

6932 
	#FSMC_BTR3_BUSTURN_1
 (0x2U << 
FSMC_BTR3_BUSTURN_Pos
è

	)

6933 
	#FSMC_BTR3_BUSTURN_2
 (0x4U << 
FSMC_BTR3_BUSTURN_Pos
è

	)

6934 
	#FSMC_BTR3_BUSTURN_3
 (0x8U << 
FSMC_BTR3_BUSTURN_Pos
è

	)

6936 
	#FSMC_BTR3_CLKDIV_Pos
 (20U)

	)

6937 
	#FSMC_BTR3_CLKDIV_Msk
 (0xFU << 
FSMC_BTR3_CLKDIV_Pos
è

	)

6938 
	#FSMC_BTR3_CLKDIV
 
FSMC_BTR3_CLKDIV_Msk


	)

6939 
	#FSMC_BTR3_CLKDIV_0
 (0x1U << 
FSMC_BTR3_CLKDIV_Pos
è

	)

6940 
	#FSMC_BTR3_CLKDIV_1
 (0x2U << 
FSMC_BTR3_CLKDIV_Pos
è

	)

6941 
	#FSMC_BTR3_CLKDIV_2
 (0x4U << 
FSMC_BTR3_CLKDIV_Pos
è

	)

6942 
	#FSMC_BTR3_CLKDIV_3
 (0x8U << 
FSMC_BTR3_CLKDIV_Pos
è

	)

6944 
	#FSMC_BTR3_DATLAT_Pos
 (24U)

	)

6945 
	#FSMC_BTR3_DATLAT_Msk
 (0xFU << 
FSMC_BTR3_DATLAT_Pos
è

	)

6946 
	#FSMC_BTR3_DATLAT
 
FSMC_BTR3_DATLAT_Msk


	)

6947 
	#FSMC_BTR3_DATLAT_0
 (0x1U << 
FSMC_BTR3_DATLAT_Pos
è

	)

6948 
	#FSMC_BTR3_DATLAT_1
 (0x2U << 
FSMC_BTR3_DATLAT_Pos
è

	)

6949 
	#FSMC_BTR3_DATLAT_2
 (0x4U << 
FSMC_BTR3_DATLAT_Pos
è

	)

6950 
	#FSMC_BTR3_DATLAT_3
 (0x8U << 
FSMC_BTR3_DATLAT_Pos
è

	)

6952 
	#FSMC_BTR3_ACCMOD_Pos
 (28U)

	)

6953 
	#FSMC_BTR3_ACCMOD_Msk
 (0x3U << 
FSMC_BTR3_ACCMOD_Pos
è

	)

6954 
	#FSMC_BTR3_ACCMOD
 
FSMC_BTR3_ACCMOD_Msk


	)

6955 
	#FSMC_BTR3_ACCMOD_0
 (0x1U << 
FSMC_BTR3_ACCMOD_Pos
è

	)

6956 
	#FSMC_BTR3_ACCMOD_1
 (0x2U << 
FSMC_BTR3_ACCMOD_Pos
è

	)

6959 
	#FSMC_BTR4_ADDSET_Pos
 (0U)

	)

6960 
	#FSMC_BTR4_ADDSET_Msk
 (0xFU << 
FSMC_BTR4_ADDSET_Pos
è

	)

6961 
	#FSMC_BTR4_ADDSET
 
FSMC_BTR4_ADDSET_Msk


	)

6962 
	#FSMC_BTR4_ADDSET_0
 (0x1U << 
FSMC_BTR4_ADDSET_Pos
è

	)

6963 
	#FSMC_BTR4_ADDSET_1
 (0x2U << 
FSMC_BTR4_ADDSET_Pos
è

	)

6964 
	#FSMC_BTR4_ADDSET_2
 (0x4U << 
FSMC_BTR4_ADDSET_Pos
è

	)

6965 
	#FSMC_BTR4_ADDSET_3
 (0x8U << 
FSMC_BTR4_ADDSET_Pos
è

	)

6967 
	#FSMC_BTR4_ADDHLD_Pos
 (4U)

	)

6968 
	#FSMC_BTR4_ADDHLD_Msk
 (0xFU << 
FSMC_BTR4_ADDHLD_Pos
è

	)

6969 
	#FSMC_BTR4_ADDHLD
 
FSMC_BTR4_ADDHLD_Msk


	)

6970 
	#FSMC_BTR4_ADDHLD_0
 (0x1U << 
FSMC_BTR4_ADDHLD_Pos
è

	)

6971 
	#FSMC_BTR4_ADDHLD_1
 (0x2U << 
FSMC_BTR4_ADDHLD_Pos
è

	)

6972 
	#FSMC_BTR4_ADDHLD_2
 (0x4U << 
FSMC_BTR4_ADDHLD_Pos
è

	)

6973 
	#FSMC_BTR4_ADDHLD_3
 (0x8U << 
FSMC_BTR4_ADDHLD_Pos
è

	)

6975 
	#FSMC_BTR4_DATAST_Pos
 (8U)

	)

6976 
	#FSMC_BTR4_DATAST_Msk
 (0xFFU << 
FSMC_BTR4_DATAST_Pos
è

	)

6977 
	#FSMC_BTR4_DATAST
 
FSMC_BTR4_DATAST_Msk


	)

6978 
	#FSMC_BTR4_DATAST_0
 (0x01U << 
FSMC_BTR4_DATAST_Pos
è

	)

6979 
	#FSMC_BTR4_DATAST_1
 (0x02U << 
FSMC_BTR4_DATAST_Pos
è

	)

6980 
	#FSMC_BTR4_DATAST_2
 (0x04U << 
FSMC_BTR4_DATAST_Pos
è

	)

6981 
	#FSMC_BTR4_DATAST_3
 (0x08U << 
FSMC_BTR4_DATAST_Pos
è

	)

6982 
	#FSMC_BTR4_DATAST_4
 (0x10U << 
FSMC_BTR4_DATAST_Pos
è

	)

6983 
	#FSMC_BTR4_DATAST_5
 (0x20U << 
FSMC_BTR4_DATAST_Pos
è

	)

6984 
	#FSMC_BTR4_DATAST_6
 (0x40U << 
FSMC_BTR4_DATAST_Pos
è

	)

6985 
	#FSMC_BTR4_DATAST_7
 (0x80U << 
FSMC_BTR4_DATAST_Pos
è

	)

6987 
	#FSMC_BTR4_BUSTURN_Pos
 (16U)

	)

6988 
	#FSMC_BTR4_BUSTURN_Msk
 (0xFU << 
FSMC_BTR4_BUSTURN_Pos
è

	)

6989 
	#FSMC_BTR4_BUSTURN
 
FSMC_BTR4_BUSTURN_Msk


	)

6990 
	#FSMC_BTR4_BUSTURN_0
 (0x1U << 
FSMC_BTR4_BUSTURN_Pos
è

	)

6991 
	#FSMC_BTR4_BUSTURN_1
 (0x2U << 
FSMC_BTR4_BUSTURN_Pos
è

	)

6992 
	#FSMC_BTR4_BUSTURN_2
 (0x4U << 
FSMC_BTR4_BUSTURN_Pos
è

	)

6993 
	#FSMC_BTR4_BUSTURN_3
 (0x8U << 
FSMC_BTR4_BUSTURN_Pos
è

	)

6995 
	#FSMC_BTR4_CLKDIV_Pos
 (20U)

	)

6996 
	#FSMC_BTR4_CLKDIV_Msk
 (0xFU << 
FSMC_BTR4_CLKDIV_Pos
è

	)

6997 
	#FSMC_BTR4_CLKDIV
 
FSMC_BTR4_CLKDIV_Msk


	)

6998 
	#FSMC_BTR4_CLKDIV_0
 (0x1U << 
FSMC_BTR4_CLKDIV_Pos
è

	)

6999 
	#FSMC_BTR4_CLKDIV_1
 (0x2U << 
FSMC_BTR4_CLKDIV_Pos
è

	)

7000 
	#FSMC_BTR4_CLKDIV_2
 (0x4U << 
FSMC_BTR4_CLKDIV_Pos
è

	)

7001 
	#FSMC_BTR4_CLKDIV_3
 (0x8U << 
FSMC_BTR4_CLKDIV_Pos
è

	)

7003 
	#FSMC_BTR4_DATLAT_Pos
 (24U)

	)

7004 
	#FSMC_BTR4_DATLAT_Msk
 (0xFU << 
FSMC_BTR4_DATLAT_Pos
è

	)

7005 
	#FSMC_BTR4_DATLAT
 
FSMC_BTR4_DATLAT_Msk


	)

7006 
	#FSMC_BTR4_DATLAT_0
 (0x1U << 
FSMC_BTR4_DATLAT_Pos
è

	)

7007 
	#FSMC_BTR4_DATLAT_1
 (0x2U << 
FSMC_BTR4_DATLAT_Pos
è

	)

7008 
	#FSMC_BTR4_DATLAT_2
 (0x4U << 
FSMC_BTR4_DATLAT_Pos
è

	)

7009 
	#FSMC_BTR4_DATLAT_3
 (0x8U << 
FSMC_BTR4_DATLAT_Pos
è

	)

7011 
	#FSMC_BTR4_ACCMOD_Pos
 (28U)

	)

7012 
	#FSMC_BTR4_ACCMOD_Msk
 (0x3U << 
FSMC_BTR4_ACCMOD_Pos
è

	)

7013 
	#FSMC_BTR4_ACCMOD
 
FSMC_BTR4_ACCMOD_Msk


	)

7014 
	#FSMC_BTR4_ACCMOD_0
 (0x1U << 
FSMC_BTR4_ACCMOD_Pos
è

	)

7015 
	#FSMC_BTR4_ACCMOD_1
 (0x2U << 
FSMC_BTR4_ACCMOD_Pos
è

	)

7018 
	#FSMC_BWTR1_ADDSET_Pos
 (0U)

	)

7019 
	#FSMC_BWTR1_ADDSET_Msk
 (0xFU << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7020 
	#FSMC_BWTR1_ADDSET
 
FSMC_BWTR1_ADDSET_Msk


	)

7021 
	#FSMC_BWTR1_ADDSET_0
 (0x1U << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7022 
	#FSMC_BWTR1_ADDSET_1
 (0x2U << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7023 
	#FSMC_BWTR1_ADDSET_2
 (0x4U << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7024 
	#FSMC_BWTR1_ADDSET_3
 (0x8U << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7026 
	#FSMC_BWTR1_ADDHLD_Pos
 (4U)

	)

7027 
	#FSMC_BWTR1_ADDHLD_Msk
 (0xFU << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7028 
	#FSMC_BWTR1_ADDHLD
 
FSMC_BWTR1_ADDHLD_Msk


	)

7029 
	#FSMC_BWTR1_ADDHLD_0
 (0x1U << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7030 
	#FSMC_BWTR1_ADDHLD_1
 (0x2U << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7031 
	#FSMC_BWTR1_ADDHLD_2
 (0x4U << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7032 
	#FSMC_BWTR1_ADDHLD_3
 (0x8U << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7034 
	#FSMC_BWTR1_DATAST_Pos
 (8U)

	)

7035 
	#FSMC_BWTR1_DATAST_Msk
 (0xFFU << 
FSMC_BWTR1_DATAST_Pos
è

	)

7036 
	#FSMC_BWTR1_DATAST
 
FSMC_BWTR1_DATAST_Msk


	)

7037 
	#FSMC_BWTR1_DATAST_0
 (0x01U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7038 
	#FSMC_BWTR1_DATAST_1
 (0x02U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7039 
	#FSMC_BWTR1_DATAST_2
 (0x04U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7040 
	#FSMC_BWTR1_DATAST_3
 (0x08U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7041 
	#FSMC_BWTR1_DATAST_4
 (0x10U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7042 
	#FSMC_BWTR1_DATAST_5
 (0x20U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7043 
	#FSMC_BWTR1_DATAST_6
 (0x40U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7044 
	#FSMC_BWTR1_DATAST_7
 (0x80U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7046 
	#FSMC_BWTR1_BUSTURN_Pos
 (16U)

	)

7047 
	#FSMC_BWTR1_BUSTURN_Msk
 (0xFU << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7048 
	#FSMC_BWTR1_BUSTURN
 
FSMC_BWTR1_BUSTURN_Msk


	)

7049 
	#FSMC_BWTR1_BUSTURN_0
 (0x1U << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7050 
	#FSMC_BWTR1_BUSTURN_1
 (0x2U << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7051 
	#FSMC_BWTR1_BUSTURN_2
 (0x4U << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7052 
	#FSMC_BWTR1_BUSTURN_3
 (0x8U << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7054 
	#FSMC_BWTR1_ACCMOD_Pos
 (28U)

	)

7055 
	#FSMC_BWTR1_ACCMOD_Msk
 (0x3U << 
FSMC_BWTR1_ACCMOD_Pos
è

	)

7056 
	#FSMC_BWTR1_ACCMOD
 
FSMC_BWTR1_ACCMOD_Msk


	)

7057 
	#FSMC_BWTR1_ACCMOD_0
 (0x1U << 
FSMC_BWTR1_ACCMOD_Pos
è

	)

7058 
	#FSMC_BWTR1_ACCMOD_1
 (0x2U << 
FSMC_BWTR1_ACCMOD_Pos
è

	)

7061 
	#FSMC_BWTR2_ADDSET_Pos
 (0U)

	)

7062 
	#FSMC_BWTR2_ADDSET_Msk
 (0xFU << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7063 
	#FSMC_BWTR2_ADDSET
 
FSMC_BWTR2_ADDSET_Msk


	)

7064 
	#FSMC_BWTR2_ADDSET_0
 (0x1U << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7065 
	#FSMC_BWTR2_ADDSET_1
 (0x2U << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7066 
	#FSMC_BWTR2_ADDSET_2
 (0x4U << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7067 
	#FSMC_BWTR2_ADDSET_3
 (0x8U << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7069 
	#FSMC_BWTR2_ADDHLD_Pos
 (4U)

	)

7070 
	#FSMC_BWTR2_ADDHLD_Msk
 (0xFU << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7071 
	#FSMC_BWTR2_ADDHLD
 
FSMC_BWTR2_ADDHLD_Msk


	)

7072 
	#FSMC_BWTR2_ADDHLD_0
 (0x1U << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7073 
	#FSMC_BWTR2_ADDHLD_1
 (0x2U << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7074 
	#FSMC_BWTR2_ADDHLD_2
 (0x4U << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7075 
	#FSMC_BWTR2_ADDHLD_3
 (0x8U << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7077 
	#FSMC_BWTR2_DATAST_Pos
 (8U)

	)

7078 
	#FSMC_BWTR2_DATAST_Msk
 (0xFFU << 
FSMC_BWTR2_DATAST_Pos
è

	)

7079 
	#FSMC_BWTR2_DATAST
 
FSMC_BWTR2_DATAST_Msk


	)

7080 
	#FSMC_BWTR2_DATAST_0
 (0x01U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7081 
	#FSMC_BWTR2_DATAST_1
 (0x02U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7082 
	#FSMC_BWTR2_DATAST_2
 (0x04U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7083 
	#FSMC_BWTR2_DATAST_3
 (0x08U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7084 
	#FSMC_BWTR2_DATAST_4
 (0x10U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7085 
	#FSMC_BWTR2_DATAST_5
 (0x20U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7086 
	#FSMC_BWTR2_DATAST_6
 (0x40U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7087 
	#FSMC_BWTR2_DATAST_7
 (0x80U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7089 
	#FSMC_BWTR2_BUSTURN_Pos
 (16U)

	)

7090 
	#FSMC_BWTR2_BUSTURN_Msk
 (0xFU << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7091 
	#FSMC_BWTR2_BUSTURN
 
FSMC_BWTR2_BUSTURN_Msk


	)

7092 
	#FSMC_BWTR2_BUSTURN_0
 (0x1U << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7093 
	#FSMC_BWTR2_BUSTURN_1
 (0x2U << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7094 
	#FSMC_BWTR2_BUSTURN_2
 (0x4U << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7095 
	#FSMC_BWTR2_BUSTURN_3
 (0x8U << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7097 
	#FSMC_BWTR2_ACCMOD_Pos
 (28U)

	)

7098 
	#FSMC_BWTR2_ACCMOD_Msk
 (0x3U << 
FSMC_BWTR2_ACCMOD_Pos
è

	)

7099 
	#FSMC_BWTR2_ACCMOD
 
FSMC_BWTR2_ACCMOD_Msk


	)

7100 
	#FSMC_BWTR2_ACCMOD_0
 (0x1U << 
FSMC_BWTR2_ACCMOD_Pos
è

	)

7101 
	#FSMC_BWTR2_ACCMOD_1
 (0x2U << 
FSMC_BWTR2_ACCMOD_Pos
è

	)

7104 
	#FSMC_BWTR3_ADDSET_Pos
 (0U)

	)

7105 
	#FSMC_BWTR3_ADDSET_Msk
 (0xFU << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7106 
	#FSMC_BWTR3_ADDSET
 
FSMC_BWTR3_ADDSET_Msk


	)

7107 
	#FSMC_BWTR3_ADDSET_0
 (0x1U << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7108 
	#FSMC_BWTR3_ADDSET_1
 (0x2U << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7109 
	#FSMC_BWTR3_ADDSET_2
 (0x4U << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7110 
	#FSMC_BWTR3_ADDSET_3
 (0x8U << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7112 
	#FSMC_BWTR3_ADDHLD_Pos
 (4U)

	)

7113 
	#FSMC_BWTR3_ADDHLD_Msk
 (0xFU << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7114 
	#FSMC_BWTR3_ADDHLD
 
FSMC_BWTR3_ADDHLD_Msk


	)

7115 
	#FSMC_BWTR3_ADDHLD_0
 (0x1U << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7116 
	#FSMC_BWTR3_ADDHLD_1
 (0x2U << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7117 
	#FSMC_BWTR3_ADDHLD_2
 (0x4U << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7118 
	#FSMC_BWTR3_ADDHLD_3
 (0x8U << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7120 
	#FSMC_BWTR3_DATAST_Pos
 (8U)

	)

7121 
	#FSMC_BWTR3_DATAST_Msk
 (0xFFU << 
FSMC_BWTR3_DATAST_Pos
è

	)

7122 
	#FSMC_BWTR3_DATAST
 
FSMC_BWTR3_DATAST_Msk


	)

7123 
	#FSMC_BWTR3_DATAST_0
 (0x01U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7124 
	#FSMC_BWTR3_DATAST_1
 (0x02U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7125 
	#FSMC_BWTR3_DATAST_2
 (0x04U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7126 
	#FSMC_BWTR3_DATAST_3
 (0x08U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7127 
	#FSMC_BWTR3_DATAST_4
 (0x10U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7128 
	#FSMC_BWTR3_DATAST_5
 (0x20U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7129 
	#FSMC_BWTR3_DATAST_6
 (0x40U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7130 
	#FSMC_BWTR3_DATAST_7
 (0x80U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7132 
	#FSMC_BWTR3_BUSTURN_Pos
 (16U)

	)

7133 
	#FSMC_BWTR3_BUSTURN_Msk
 (0xFU << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7134 
	#FSMC_BWTR3_BUSTURN
 
FSMC_BWTR3_BUSTURN_Msk


	)

7135 
	#FSMC_BWTR3_BUSTURN_0
 (0x1U << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7136 
	#FSMC_BWTR3_BUSTURN_1
 (0x2U << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7137 
	#FSMC_BWTR3_BUSTURN_2
 (0x4U << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7138 
	#FSMC_BWTR3_BUSTURN_3
 (0x8U << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7140 
	#FSMC_BWTR3_ACCMOD_Pos
 (28U)

	)

7141 
	#FSMC_BWTR3_ACCMOD_Msk
 (0x3U << 
FSMC_BWTR3_ACCMOD_Pos
è

	)

7142 
	#FSMC_BWTR3_ACCMOD
 
FSMC_BWTR3_ACCMOD_Msk


	)

7143 
	#FSMC_BWTR3_ACCMOD_0
 (0x1U << 
FSMC_BWTR3_ACCMOD_Pos
è

	)

7144 
	#FSMC_BWTR3_ACCMOD_1
 (0x2U << 
FSMC_BWTR3_ACCMOD_Pos
è

	)

7147 
	#FSMC_BWTR4_ADDSET_Pos
 (0U)

	)

7148 
	#FSMC_BWTR4_ADDSET_Msk
 (0xFU << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7149 
	#FSMC_BWTR4_ADDSET
 
FSMC_BWTR4_ADDSET_Msk


	)

7150 
	#FSMC_BWTR4_ADDSET_0
 (0x1U << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7151 
	#FSMC_BWTR4_ADDSET_1
 (0x2U << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7152 
	#FSMC_BWTR4_ADDSET_2
 (0x4U << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7153 
	#FSMC_BWTR4_ADDSET_3
 (0x8U << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7155 
	#FSMC_BWTR4_ADDHLD_Pos
 (4U)

	)

7156 
	#FSMC_BWTR4_ADDHLD_Msk
 (0xFU << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7157 
	#FSMC_BWTR4_ADDHLD
 
FSMC_BWTR4_ADDHLD_Msk


	)

7158 
	#FSMC_BWTR4_ADDHLD_0
 (0x1U << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7159 
	#FSMC_BWTR4_ADDHLD_1
 (0x2U << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7160 
	#FSMC_BWTR4_ADDHLD_2
 (0x4U << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7161 
	#FSMC_BWTR4_ADDHLD_3
 (0x8U << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7163 
	#FSMC_BWTR4_DATAST_Pos
 (8U)

	)

7164 
	#FSMC_BWTR4_DATAST_Msk
 (0xFFU << 
FSMC_BWTR4_DATAST_Pos
è

	)

7165 
	#FSMC_BWTR4_DATAST
 
FSMC_BWTR4_DATAST_Msk


	)

7166 
	#FSMC_BWTR4_DATAST_0
 0x00000100U

	)

7167 
	#FSMC_BWTR4_DATAST_1
 0x00000200U

	)

7168 
	#FSMC_BWTR4_DATAST_2
 0x00000400U

	)

7169 
	#FSMC_BWTR4_DATAST_3
 0x00000800U

	)

7170 
	#FSMC_BWTR4_DATAST_4
 0x00001000U

	)

7171 
	#FSMC_BWTR4_DATAST_5
 0x00002000U

	)

7172 
	#FSMC_BWTR4_DATAST_6
 0x00004000U

	)

7173 
	#FSMC_BWTR4_DATAST_7
 0x00008000U

	)

7175 
	#FSMC_BWTR4_BUSTURN_Pos
 (16U)

	)

7176 
	#FSMC_BWTR4_BUSTURN_Msk
 (0xFU << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7177 
	#FSMC_BWTR4_BUSTURN
 
FSMC_BWTR4_BUSTURN_Msk


	)

7178 
	#FSMC_BWTR4_BUSTURN_0
 (0x1U << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7179 
	#FSMC_BWTR4_BUSTURN_1
 (0x2U << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7180 
	#FSMC_BWTR4_BUSTURN_2
 (0x4U << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7181 
	#FSMC_BWTR4_BUSTURN_3
 (0x8U << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7183 
	#FSMC_BWTR4_ACCMOD_Pos
 (28U)

	)

7184 
	#FSMC_BWTR4_ACCMOD_Msk
 (0x3U << 
FSMC_BWTR4_ACCMOD_Pos
è

	)

7185 
	#FSMC_BWTR4_ACCMOD
 
FSMC_BWTR4_ACCMOD_Msk


	)

7186 
	#FSMC_BWTR4_ACCMOD_0
 (0x1U << 
FSMC_BWTR4_ACCMOD_Pos
è

	)

7187 
	#FSMC_BWTR4_ACCMOD_1
 (0x2U << 
FSMC_BWTR4_ACCMOD_Pos
è

	)

7190 
	#FSMC_PCR2_PWAITEN_Pos
 (1U)

	)

7191 
	#FSMC_PCR2_PWAITEN_Msk
 (0x1U << 
FSMC_PCR2_PWAITEN_Pos
è

	)

7192 
	#FSMC_PCR2_PWAITEN
 
FSMC_PCR2_PWAITEN_Msk


	)

7193 
	#FSMC_PCR2_PBKEN_Pos
 (2U)

	)

7194 
	#FSMC_PCR2_PBKEN_Msk
 (0x1U << 
FSMC_PCR2_PBKEN_Pos
è

	)

7195 
	#FSMC_PCR2_PBKEN
 
FSMC_PCR2_PBKEN_Msk


	)

7196 
	#FSMC_PCR2_PTYP_Pos
 (3U)

	)

7197 
	#FSMC_PCR2_PTYP_Msk
 (0x1U << 
FSMC_PCR2_PTYP_Pos
è

	)

7198 
	#FSMC_PCR2_PTYP
 
FSMC_PCR2_PTYP_Msk


	)

7200 
	#FSMC_PCR2_PWID_Pos
 (4U)

	)

7201 
	#FSMC_PCR2_PWID_Msk
 (0x3U << 
FSMC_PCR2_PWID_Pos
è

	)

7202 
	#FSMC_PCR2_PWID
 
FSMC_PCR2_PWID_Msk


	)

7203 
	#FSMC_PCR2_PWID_0
 (0x1U << 
FSMC_PCR2_PWID_Pos
è

	)

7204 
	#FSMC_PCR2_PWID_1
 (0x2U << 
FSMC_PCR2_PWID_Pos
è

	)

7206 
	#FSMC_PCR2_ECCEN_Pos
 (6U)

	)

7207 
	#FSMC_PCR2_ECCEN_Msk
 (0x1U << 
FSMC_PCR2_ECCEN_Pos
è

	)

7208 
	#FSMC_PCR2_ECCEN
 
FSMC_PCR2_ECCEN_Msk


	)

7210 
	#FSMC_PCR2_TCLR_Pos
 (9U)

	)

7211 
	#FSMC_PCR2_TCLR_Msk
 (0xFU << 
FSMC_PCR2_TCLR_Pos
è

	)

7212 
	#FSMC_PCR2_TCLR
 
FSMC_PCR2_TCLR_Msk


	)

7213 
	#FSMC_PCR2_TCLR_0
 (0x1U << 
FSMC_PCR2_TCLR_Pos
è

	)

7214 
	#FSMC_PCR2_TCLR_1
 (0x2U << 
FSMC_PCR2_TCLR_Pos
è

	)

7215 
	#FSMC_PCR2_TCLR_2
 (0x4U << 
FSMC_PCR2_TCLR_Pos
è

	)

7216 
	#FSMC_PCR2_TCLR_3
 (0x8U << 
FSMC_PCR2_TCLR_Pos
è

	)

7218 
	#FSMC_PCR2_TAR_Pos
 (13U)

	)

7219 
	#FSMC_PCR2_TAR_Msk
 (0xFU << 
FSMC_PCR2_TAR_Pos
è

	)

7220 
	#FSMC_PCR2_TAR
 
FSMC_PCR2_TAR_Msk


	)

7221 
	#FSMC_PCR2_TAR_0
 (0x1U << 
FSMC_PCR2_TAR_Pos
è

	)

7222 
	#FSMC_PCR2_TAR_1
 (0x2U << 
FSMC_PCR2_TAR_Pos
è

	)

7223 
	#FSMC_PCR2_TAR_2
 (0x4U << 
FSMC_PCR2_TAR_Pos
è

	)

7224 
	#FSMC_PCR2_TAR_3
 (0x8U << 
FSMC_PCR2_TAR_Pos
è

	)

7226 
	#FSMC_PCR2_ECCPS_Pos
 (17U)

	)

7227 
	#FSMC_PCR2_ECCPS_Msk
 (0x7U << 
FSMC_PCR2_ECCPS_Pos
è

	)

7228 
	#FSMC_PCR2_ECCPS
 
FSMC_PCR2_ECCPS_Msk


	)

7229 
	#FSMC_PCR2_ECCPS_0
 (0x1U << 
FSMC_PCR2_ECCPS_Pos
è

	)

7230 
	#FSMC_PCR2_ECCPS_1
 (0x2U << 
FSMC_PCR2_ECCPS_Pos
è

	)

7231 
	#FSMC_PCR2_ECCPS_2
 (0x4U << 
FSMC_PCR2_ECCPS_Pos
è

	)

7234 
	#FSMC_PCR3_PWAITEN_Pos
 (1U)

	)

7235 
	#FSMC_PCR3_PWAITEN_Msk
 (0x1U << 
FSMC_PCR3_PWAITEN_Pos
è

	)

7236 
	#FSMC_PCR3_PWAITEN
 
FSMC_PCR3_PWAITEN_Msk


	)

7237 
	#FSMC_PCR3_PBKEN_Pos
 (2U)

	)

7238 
	#FSMC_PCR3_PBKEN_Msk
 (0x1U << 
FSMC_PCR3_PBKEN_Pos
è

	)

7239 
	#FSMC_PCR3_PBKEN
 
FSMC_PCR3_PBKEN_Msk


	)

7240 
	#FSMC_PCR3_PTYP_Pos
 (3U)

	)

7241 
	#FSMC_PCR3_PTYP_Msk
 (0x1U << 
FSMC_PCR3_PTYP_Pos
è

	)

7242 
	#FSMC_PCR3_PTYP
 
FSMC_PCR3_PTYP_Msk


	)

7244 
	#FSMC_PCR3_PWID_Pos
 (4U)

	)

7245 
	#FSMC_PCR3_PWID_Msk
 (0x3U << 
FSMC_PCR3_PWID_Pos
è

	)

7246 
	#FSMC_PCR3_PWID
 
FSMC_PCR3_PWID_Msk


	)

7247 
	#FSMC_PCR3_PWID_0
 (0x1U << 
FSMC_PCR3_PWID_Pos
è

	)

7248 
	#FSMC_PCR3_PWID_1
 (0x2U << 
FSMC_PCR3_PWID_Pos
è

	)

7250 
	#FSMC_PCR3_ECCEN_Pos
 (6U)

	)

7251 
	#FSMC_PCR3_ECCEN_Msk
 (0x1U << 
FSMC_PCR3_ECCEN_Pos
è

	)

7252 
	#FSMC_PCR3_ECCEN
 
FSMC_PCR3_ECCEN_Msk


	)

7254 
	#FSMC_PCR3_TCLR_Pos
 (9U)

	)

7255 
	#FSMC_PCR3_TCLR_Msk
 (0xFU << 
FSMC_PCR3_TCLR_Pos
è

	)

7256 
	#FSMC_PCR3_TCLR
 
FSMC_PCR3_TCLR_Msk


	)

7257 
	#FSMC_PCR3_TCLR_0
 (0x1U << 
FSMC_PCR3_TCLR_Pos
è

	)

7258 
	#FSMC_PCR3_TCLR_1
 (0x2U << 
FSMC_PCR3_TCLR_Pos
è

	)

7259 
	#FSMC_PCR3_TCLR_2
 (0x4U << 
FSMC_PCR3_TCLR_Pos
è

	)

7260 
	#FSMC_PCR3_TCLR_3
 (0x8U << 
FSMC_PCR3_TCLR_Pos
è

	)

7262 
	#FSMC_PCR3_TAR_Pos
 (13U)

	)

7263 
	#FSMC_PCR3_TAR_Msk
 (0xFU << 
FSMC_PCR3_TAR_Pos
è

	)

7264 
	#FSMC_PCR3_TAR
 
FSMC_PCR3_TAR_Msk


	)

7265 
	#FSMC_PCR3_TAR_0
 (0x1U << 
FSMC_PCR3_TAR_Pos
è

	)

7266 
	#FSMC_PCR3_TAR_1
 (0x2U << 
FSMC_PCR3_TAR_Pos
è

	)

7267 
	#FSMC_PCR3_TAR_2
 (0x4U << 
FSMC_PCR3_TAR_Pos
è

	)

7268 
	#FSMC_PCR3_TAR_3
 (0x8U << 
FSMC_PCR3_TAR_Pos
è

	)

7270 
	#FSMC_PCR3_ECCPS_Pos
 (17U)

	)

7271 
	#FSMC_PCR3_ECCPS_Msk
 (0x7U << 
FSMC_PCR3_ECCPS_Pos
è

	)

7272 
	#FSMC_PCR3_ECCPS
 
FSMC_PCR3_ECCPS_Msk


	)

7273 
	#FSMC_PCR3_ECCPS_0
 (0x1U << 
FSMC_PCR3_ECCPS_Pos
è

	)

7274 
	#FSMC_PCR3_ECCPS_1
 (0x2U << 
FSMC_PCR3_ECCPS_Pos
è

	)

7275 
	#FSMC_PCR3_ECCPS_2
 (0x4U << 
FSMC_PCR3_ECCPS_Pos
è

	)

7278 
	#FSMC_PCR4_PWAITEN_Pos
 (1U)

	)

7279 
	#FSMC_PCR4_PWAITEN_Msk
 (0x1U << 
FSMC_PCR4_PWAITEN_Pos
è

	)

7280 
	#FSMC_PCR4_PWAITEN
 
FSMC_PCR4_PWAITEN_Msk


	)

7281 
	#FSMC_PCR4_PBKEN_Pos
 (2U)

	)

7282 
	#FSMC_PCR4_PBKEN_Msk
 (0x1U << 
FSMC_PCR4_PBKEN_Pos
è

	)

7283 
	#FSMC_PCR4_PBKEN
 
FSMC_PCR4_PBKEN_Msk


	)

7284 
	#FSMC_PCR4_PTYP_Pos
 (3U)

	)

7285 
	#FSMC_PCR4_PTYP_Msk
 (0x1U << 
FSMC_PCR4_PTYP_Pos
è

	)

7286 
	#FSMC_PCR4_PTYP
 
FSMC_PCR4_PTYP_Msk


	)

7288 
	#FSMC_PCR4_PWID_Pos
 (4U)

	)

7289 
	#FSMC_PCR4_PWID_Msk
 (0x3U << 
FSMC_PCR4_PWID_Pos
è

	)

7290 
	#FSMC_PCR4_PWID
 
FSMC_PCR4_PWID_Msk


	)

7291 
	#FSMC_PCR4_PWID_0
 (0x1U << 
FSMC_PCR4_PWID_Pos
è

	)

7292 
	#FSMC_PCR4_PWID_1
 (0x2U << 
FSMC_PCR4_PWID_Pos
è

	)

7294 
	#FSMC_PCR4_ECCEN_Pos
 (6U)

	)

7295 
	#FSMC_PCR4_ECCEN_Msk
 (0x1U << 
FSMC_PCR4_ECCEN_Pos
è

	)

7296 
	#FSMC_PCR4_ECCEN
 
FSMC_PCR4_ECCEN_Msk


	)

7298 
	#FSMC_PCR4_TCLR_Pos
 (9U)

	)

7299 
	#FSMC_PCR4_TCLR_Msk
 (0xFU << 
FSMC_PCR4_TCLR_Pos
è

	)

7300 
	#FSMC_PCR4_TCLR
 
FSMC_PCR4_TCLR_Msk


	)

7301 
	#FSMC_PCR4_TCLR_0
 (0x1U << 
FSMC_PCR4_TCLR_Pos
è

	)

7302 
	#FSMC_PCR4_TCLR_1
 (0x2U << 
FSMC_PCR4_TCLR_Pos
è

	)

7303 
	#FSMC_PCR4_TCLR_2
 (0x4U << 
FSMC_PCR4_TCLR_Pos
è

	)

7304 
	#FSMC_PCR4_TCLR_3
 (0x8U << 
FSMC_PCR4_TCLR_Pos
è

	)

7306 
	#FSMC_PCR4_TAR_Pos
 (13U)

	)

7307 
	#FSMC_PCR4_TAR_Msk
 (0xFU << 
FSMC_PCR4_TAR_Pos
è

	)

7308 
	#FSMC_PCR4_TAR
 
FSMC_PCR4_TAR_Msk


	)

7309 
	#FSMC_PCR4_TAR_0
 (0x1U << 
FSMC_PCR4_TAR_Pos
è

	)

7310 
	#FSMC_PCR4_TAR_1
 (0x2U << 
FSMC_PCR4_TAR_Pos
è

	)

7311 
	#FSMC_PCR4_TAR_2
 (0x4U << 
FSMC_PCR4_TAR_Pos
è

	)

7312 
	#FSMC_PCR4_TAR_3
 (0x8U << 
FSMC_PCR4_TAR_Pos
è

	)

7314 
	#FSMC_PCR4_ECCPS_Pos
 (17U)

	)

7315 
	#FSMC_PCR4_ECCPS_Msk
 (0x7U << 
FSMC_PCR4_ECCPS_Pos
è

	)

7316 
	#FSMC_PCR4_ECCPS
 
FSMC_PCR4_ECCPS_Msk


	)

7317 
	#FSMC_PCR4_ECCPS_0
 (0x1U << 
FSMC_PCR4_ECCPS_Pos
è

	)

7318 
	#FSMC_PCR4_ECCPS_1
 (0x2U << 
FSMC_PCR4_ECCPS_Pos
è

	)

7319 
	#FSMC_PCR4_ECCPS_2
 (0x4U << 
FSMC_PCR4_ECCPS_Pos
è

	)

7322 
	#FSMC_SR2_IRS_Pos
 (0U)

	)

7323 
	#FSMC_SR2_IRS_Msk
 (0x1U << 
FSMC_SR2_IRS_Pos
è

	)

7324 
	#FSMC_SR2_IRS
 
FSMC_SR2_IRS_Msk


	)

7325 
	#FSMC_SR2_ILS_Pos
 (1U)

	)

7326 
	#FSMC_SR2_ILS_Msk
 (0x1U << 
FSMC_SR2_ILS_Pos
è

	)

7327 
	#FSMC_SR2_ILS
 
FSMC_SR2_ILS_Msk


	)

7328 
	#FSMC_SR2_IFS_Pos
 (2U)

	)

7329 
	#FSMC_SR2_IFS_Msk
 (0x1U << 
FSMC_SR2_IFS_Pos
è

	)

7330 
	#FSMC_SR2_IFS
 
FSMC_SR2_IFS_Msk


	)

7331 
	#FSMC_SR2_IREN_Pos
 (3U)

	)

7332 
	#FSMC_SR2_IREN_Msk
 (0x1U << 
FSMC_SR2_IREN_Pos
è

	)

7333 
	#FSMC_SR2_IREN
 
FSMC_SR2_IREN_Msk


	)

7334 
	#FSMC_SR2_ILEN_Pos
 (4U)

	)

7335 
	#FSMC_SR2_ILEN_Msk
 (0x1U << 
FSMC_SR2_ILEN_Pos
è

	)

7336 
	#FSMC_SR2_ILEN
 
FSMC_SR2_ILEN_Msk


	)

7337 
	#FSMC_SR2_IFEN_Pos
 (5U)

	)

7338 
	#FSMC_SR2_IFEN_Msk
 (0x1U << 
FSMC_SR2_IFEN_Pos
è

	)

7339 
	#FSMC_SR2_IFEN
 
FSMC_SR2_IFEN_Msk


	)

7340 
	#FSMC_SR2_FEMPT_Pos
 (6U)

	)

7341 
	#FSMC_SR2_FEMPT_Msk
 (0x1U << 
FSMC_SR2_FEMPT_Pos
è

	)

7342 
	#FSMC_SR2_FEMPT
 
FSMC_SR2_FEMPT_Msk


	)

7345 
	#FSMC_SR3_IRS_Pos
 (0U)

	)

7346 
	#FSMC_SR3_IRS_Msk
 (0x1U << 
FSMC_SR3_IRS_Pos
è

	)

7347 
	#FSMC_SR3_IRS
 
FSMC_SR3_IRS_Msk


	)

7348 
	#FSMC_SR3_ILS_Pos
 (1U)

	)

7349 
	#FSMC_SR3_ILS_Msk
 (0x1U << 
FSMC_SR3_ILS_Pos
è

	)

7350 
	#FSMC_SR3_ILS
 
FSMC_SR3_ILS_Msk


	)

7351 
	#FSMC_SR3_IFS_Pos
 (2U)

	)

7352 
	#FSMC_SR3_IFS_Msk
 (0x1U << 
FSMC_SR3_IFS_Pos
è

	)

7353 
	#FSMC_SR3_IFS
 
FSMC_SR3_IFS_Msk


	)

7354 
	#FSMC_SR3_IREN_Pos
 (3U)

	)

7355 
	#FSMC_SR3_IREN_Msk
 (0x1U << 
FSMC_SR3_IREN_Pos
è

	)

7356 
	#FSMC_SR3_IREN
 
FSMC_SR3_IREN_Msk


	)

7357 
	#FSMC_SR3_ILEN_Pos
 (4U)

	)

7358 
	#FSMC_SR3_ILEN_Msk
 (0x1U << 
FSMC_SR3_ILEN_Pos
è

	)

7359 
	#FSMC_SR3_ILEN
 
FSMC_SR3_ILEN_Msk


	)

7360 
	#FSMC_SR3_IFEN_Pos
 (5U)

	)

7361 
	#FSMC_SR3_IFEN_Msk
 (0x1U << 
FSMC_SR3_IFEN_Pos
è

	)

7362 
	#FSMC_SR3_IFEN
 
FSMC_SR3_IFEN_Msk


	)

7363 
	#FSMC_SR3_FEMPT_Pos
 (6U)

	)

7364 
	#FSMC_SR3_FEMPT_Msk
 (0x1U << 
FSMC_SR3_FEMPT_Pos
è

	)

7365 
	#FSMC_SR3_FEMPT
 
FSMC_SR3_FEMPT_Msk


	)

7368 
	#FSMC_SR4_IRS_Pos
 (0U)

	)

7369 
	#FSMC_SR4_IRS_Msk
 (0x1U << 
FSMC_SR4_IRS_Pos
è

	)

7370 
	#FSMC_SR4_IRS
 
FSMC_SR4_IRS_Msk


	)

7371 
	#FSMC_SR4_ILS_Pos
 (1U)

	)

7372 
	#FSMC_SR4_ILS_Msk
 (0x1U << 
FSMC_SR4_ILS_Pos
è

	)

7373 
	#FSMC_SR4_ILS
 
FSMC_SR4_ILS_Msk


	)

7374 
	#FSMC_SR4_IFS_Pos
 (2U)

	)

7375 
	#FSMC_SR4_IFS_Msk
 (0x1U << 
FSMC_SR4_IFS_Pos
è

	)

7376 
	#FSMC_SR4_IFS
 
FSMC_SR4_IFS_Msk


	)

7377 
	#FSMC_SR4_IREN_Pos
 (3U)

	)

7378 
	#FSMC_SR4_IREN_Msk
 (0x1U << 
FSMC_SR4_IREN_Pos
è

	)

7379 
	#FSMC_SR4_IREN
 
FSMC_SR4_IREN_Msk


	)

7380 
	#FSMC_SR4_ILEN_Pos
 (4U)

	)

7381 
	#FSMC_SR4_ILEN_Msk
 (0x1U << 
FSMC_SR4_ILEN_Pos
è

	)

7382 
	#FSMC_SR4_ILEN
 
FSMC_SR4_ILEN_Msk


	)

7383 
	#FSMC_SR4_IFEN_Pos
 (5U)

	)

7384 
	#FSMC_SR4_IFEN_Msk
 (0x1U << 
FSMC_SR4_IFEN_Pos
è

	)

7385 
	#FSMC_SR4_IFEN
 
FSMC_SR4_IFEN_Msk


	)

7386 
	#FSMC_SR4_FEMPT_Pos
 (6U)

	)

7387 
	#FSMC_SR4_FEMPT_Msk
 (0x1U << 
FSMC_SR4_FEMPT_Pos
è

	)

7388 
	#FSMC_SR4_FEMPT
 
FSMC_SR4_FEMPT_Msk


	)

7391 
	#FSMC_PMEM2_MEMSET2_Pos
 (0U)

	)

7392 
	#FSMC_PMEM2_MEMSET2_Msk
 (0xFFU << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7393 
	#FSMC_PMEM2_MEMSET2
 
FSMC_PMEM2_MEMSET2_Msk


	)

7394 
	#FSMC_PMEM2_MEMSET2_0
 (0x01U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7395 
	#FSMC_PMEM2_MEMSET2_1
 (0x02U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7396 
	#FSMC_PMEM2_MEMSET2_2
 (0x04U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7397 
	#FSMC_PMEM2_MEMSET2_3
 (0x08U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7398 
	#FSMC_PMEM2_MEMSET2_4
 (0x10U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7399 
	#FSMC_PMEM2_MEMSET2_5
 (0x20U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7400 
	#FSMC_PMEM2_MEMSET2_6
 (0x40U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7401 
	#FSMC_PMEM2_MEMSET2_7
 (0x80U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7403 
	#FSMC_PMEM2_MEMWAIT2_Pos
 (8U)

	)

7404 
	#FSMC_PMEM2_MEMWAIT2_Msk
 (0xFFU << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7405 
	#FSMC_PMEM2_MEMWAIT2
 
FSMC_PMEM2_MEMWAIT2_Msk


	)

7406 
	#FSMC_PMEM2_MEMWAIT2_0
 (0x01U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7407 
	#FSMC_PMEM2_MEMWAIT2_1
 (0x02U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7408 
	#FSMC_PMEM2_MEMWAIT2_2
 (0x04U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7409 
	#FSMC_PMEM2_MEMWAIT2_3
 (0x08U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7410 
	#FSMC_PMEM2_MEMWAIT2_4
 (0x10U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7411 
	#FSMC_PMEM2_MEMWAIT2_5
 (0x20U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7412 
	#FSMC_PMEM2_MEMWAIT2_6
 (0x40U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7413 
	#FSMC_PMEM2_MEMWAIT2_7
 (0x80U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7415 
	#FSMC_PMEM2_MEMHOLD2_Pos
 (16U)

	)

7416 
	#FSMC_PMEM2_MEMHOLD2_Msk
 (0xFFU << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7417 
	#FSMC_PMEM2_MEMHOLD2
 
FSMC_PMEM2_MEMHOLD2_Msk


	)

7418 
	#FSMC_PMEM2_MEMHOLD2_0
 (0x01U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7419 
	#FSMC_PMEM2_MEMHOLD2_1
 (0x02U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7420 
	#FSMC_PMEM2_MEMHOLD2_2
 (0x04U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7421 
	#FSMC_PMEM2_MEMHOLD2_3
 (0x08U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7422 
	#FSMC_PMEM2_MEMHOLD2_4
 (0x10U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7423 
	#FSMC_PMEM2_MEMHOLD2_5
 (0x20U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7424 
	#FSMC_PMEM2_MEMHOLD2_6
 (0x40U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7425 
	#FSMC_PMEM2_MEMHOLD2_7
 (0x80U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7427 
	#FSMC_PMEM2_MEMHIZ2_Pos
 (24U)

	)

7428 
	#FSMC_PMEM2_MEMHIZ2_Msk
 (0xFFU << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7429 
	#FSMC_PMEM2_MEMHIZ2
 
FSMC_PMEM2_MEMHIZ2_Msk


	)

7430 
	#FSMC_PMEM2_MEMHIZ2_0
 (0x01U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7431 
	#FSMC_PMEM2_MEMHIZ2_1
 (0x02U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7432 
	#FSMC_PMEM2_MEMHIZ2_2
 (0x04U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7433 
	#FSMC_PMEM2_MEMHIZ2_3
 (0x08U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7434 
	#FSMC_PMEM2_MEMHIZ2_4
 (0x10U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7435 
	#FSMC_PMEM2_MEMHIZ2_5
 (0x20U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7436 
	#FSMC_PMEM2_MEMHIZ2_6
 (0x40U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7437 
	#FSMC_PMEM2_MEMHIZ2_7
 (0x80U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7440 
	#FSMC_PMEM3_MEMSET3_Pos
 (0U)

	)

7441 
	#FSMC_PMEM3_MEMSET3_Msk
 (0xFFU << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7442 
	#FSMC_PMEM3_MEMSET3
 
FSMC_PMEM3_MEMSET3_Msk


	)

7443 
	#FSMC_PMEM3_MEMSET3_0
 (0x01U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7444 
	#FSMC_PMEM3_MEMSET3_1
 (0x02U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7445 
	#FSMC_PMEM3_MEMSET3_2
 (0x04U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7446 
	#FSMC_PMEM3_MEMSET3_3
 (0x08U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7447 
	#FSMC_PMEM3_MEMSET3_4
 (0x10U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7448 
	#FSMC_PMEM3_MEMSET3_5
 (0x20U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7449 
	#FSMC_PMEM3_MEMSET3_6
 (0x40U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7450 
	#FSMC_PMEM3_MEMSET3_7
 (0x80U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7452 
	#FSMC_PMEM3_MEMWAIT3_Pos
 (8U)

	)

7453 
	#FSMC_PMEM3_MEMWAIT3_Msk
 (0xFFU << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7454 
	#FSMC_PMEM3_MEMWAIT3
 
FSMC_PMEM3_MEMWAIT3_Msk


	)

7455 
	#FSMC_PMEM3_MEMWAIT3_0
 (0x01U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7456 
	#FSMC_PMEM3_MEMWAIT3_1
 (0x02U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7457 
	#FSMC_PMEM3_MEMWAIT3_2
 (0x04U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7458 
	#FSMC_PMEM3_MEMWAIT3_3
 (0x08U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7459 
	#FSMC_PMEM3_MEMWAIT3_4
 (0x10U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7460 
	#FSMC_PMEM3_MEMWAIT3_5
 (0x20U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7461 
	#FSMC_PMEM3_MEMWAIT3_6
 (0x40U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7462 
	#FSMC_PMEM3_MEMWAIT3_7
 (0x80U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7464 
	#FSMC_PMEM3_MEMHOLD3_Pos
 (16U)

	)

7465 
	#FSMC_PMEM3_MEMHOLD3_Msk
 (0xFFU << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7466 
	#FSMC_PMEM3_MEMHOLD3
 
FSMC_PMEM3_MEMHOLD3_Msk


	)

7467 
	#FSMC_PMEM3_MEMHOLD3_0
 (0x01U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7468 
	#FSMC_PMEM3_MEMHOLD3_1
 (0x02U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7469 
	#FSMC_PMEM3_MEMHOLD3_2
 (0x04U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7470 
	#FSMC_PMEM3_MEMHOLD3_3
 (0x08U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7471 
	#FSMC_PMEM3_MEMHOLD3_4
 (0x10U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7472 
	#FSMC_PMEM3_MEMHOLD3_5
 (0x20U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7473 
	#FSMC_PMEM3_MEMHOLD3_6
 (0x40U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7474 
	#FSMC_PMEM3_MEMHOLD3_7
 (0x80U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7476 
	#FSMC_PMEM3_MEMHIZ3_Pos
 (24U)

	)

7477 
	#FSMC_PMEM3_MEMHIZ3_Msk
 (0xFFU << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7478 
	#FSMC_PMEM3_MEMHIZ3
 
FSMC_PMEM3_MEMHIZ3_Msk


	)

7479 
	#FSMC_PMEM3_MEMHIZ3_0
 (0x01U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7480 
	#FSMC_PMEM3_MEMHIZ3_1
 (0x02U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7481 
	#FSMC_PMEM3_MEMHIZ3_2
 (0x04U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7482 
	#FSMC_PMEM3_MEMHIZ3_3
 (0x08U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7483 
	#FSMC_PMEM3_MEMHIZ3_4
 (0x10U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7484 
	#FSMC_PMEM3_MEMHIZ3_5
 (0x20U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7485 
	#FSMC_PMEM3_MEMHIZ3_6
 (0x40U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7486 
	#FSMC_PMEM3_MEMHIZ3_7
 (0x80U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7489 
	#FSMC_PMEM4_MEMSET4_Pos
 (0U)

	)

7490 
	#FSMC_PMEM4_MEMSET4_Msk
 (0xFFU << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7491 
	#FSMC_PMEM4_MEMSET4
 
FSMC_PMEM4_MEMSET4_Msk


	)

7492 
	#FSMC_PMEM4_MEMSET4_0
 (0x01U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7493 
	#FSMC_PMEM4_MEMSET4_1
 (0x02U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7494 
	#FSMC_PMEM4_MEMSET4_2
 (0x04U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7495 
	#FSMC_PMEM4_MEMSET4_3
 (0x08U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7496 
	#FSMC_PMEM4_MEMSET4_4
 (0x10U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7497 
	#FSMC_PMEM4_MEMSET4_5
 (0x20U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7498 
	#FSMC_PMEM4_MEMSET4_6
 (0x40U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7499 
	#FSMC_PMEM4_MEMSET4_7
 (0x80U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7501 
	#FSMC_PMEM4_MEMWAIT4_Pos
 (8U)

	)

7502 
	#FSMC_PMEM4_MEMWAIT4_Msk
 (0xFFU << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7503 
	#FSMC_PMEM4_MEMWAIT4
 
FSMC_PMEM4_MEMWAIT4_Msk


	)

7504 
	#FSMC_PMEM4_MEMWAIT4_0
 (0x01U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7505 
	#FSMC_PMEM4_MEMWAIT4_1
 (0x02U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7506 
	#FSMC_PMEM4_MEMWAIT4_2
 (0x04U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7507 
	#FSMC_PMEM4_MEMWAIT4_3
 (0x08U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7508 
	#FSMC_PMEM4_MEMWAIT4_4
 (0x10U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7509 
	#FSMC_PMEM4_MEMWAIT4_5
 (0x20U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7510 
	#FSMC_PMEM4_MEMWAIT4_6
 (0x40U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7511 
	#FSMC_PMEM4_MEMWAIT4_7
 (0x80U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7513 
	#FSMC_PMEM4_MEMHOLD4_Pos
 (16U)

	)

7514 
	#FSMC_PMEM4_MEMHOLD4_Msk
 (0xFFU << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7515 
	#FSMC_PMEM4_MEMHOLD4
 
FSMC_PMEM4_MEMHOLD4_Msk


	)

7516 
	#FSMC_PMEM4_MEMHOLD4_0
 (0x01U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7517 
	#FSMC_PMEM4_MEMHOLD4_1
 (0x02U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7518 
	#FSMC_PMEM4_MEMHOLD4_2
 (0x04U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7519 
	#FSMC_PMEM4_MEMHOLD4_3
 (0x08U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7520 
	#FSMC_PMEM4_MEMHOLD4_4
 (0x10U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7521 
	#FSMC_PMEM4_MEMHOLD4_5
 (0x20U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7522 
	#FSMC_PMEM4_MEMHOLD4_6
 (0x40U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7523 
	#FSMC_PMEM4_MEMHOLD4_7
 (0x80U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7525 
	#FSMC_PMEM4_MEMHIZ4_Pos
 (24U)

	)

7526 
	#FSMC_PMEM4_MEMHIZ4_Msk
 (0xFFU << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7527 
	#FSMC_PMEM4_MEMHIZ4
 
FSMC_PMEM4_MEMHIZ4_Msk


	)

7528 
	#FSMC_PMEM4_MEMHIZ4_0
 (0x01U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7529 
	#FSMC_PMEM4_MEMHIZ4_1
 (0x02U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7530 
	#FSMC_PMEM4_MEMHIZ4_2
 (0x04U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7531 
	#FSMC_PMEM4_MEMHIZ4_3
 (0x08U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7532 
	#FSMC_PMEM4_MEMHIZ4_4
 (0x10U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7533 
	#FSMC_PMEM4_MEMHIZ4_5
 (0x20U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7534 
	#FSMC_PMEM4_MEMHIZ4_6
 (0x40U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7535 
	#FSMC_PMEM4_MEMHIZ4_7
 (0x80U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7538 
	#FSMC_PATT2_ATTSET2_Pos
 (0U)

	)

7539 
	#FSMC_PATT2_ATTSET2_Msk
 (0xFFU << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7540 
	#FSMC_PATT2_ATTSET2
 
FSMC_PATT2_ATTSET2_Msk


	)

7541 
	#FSMC_PATT2_ATTSET2_0
 (0x01U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7542 
	#FSMC_PATT2_ATTSET2_1
 (0x02U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7543 
	#FSMC_PATT2_ATTSET2_2
 (0x04U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7544 
	#FSMC_PATT2_ATTSET2_3
 (0x08U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7545 
	#FSMC_PATT2_ATTSET2_4
 (0x10U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7546 
	#FSMC_PATT2_ATTSET2_5
 (0x20U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7547 
	#FSMC_PATT2_ATTSET2_6
 (0x40U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7548 
	#FSMC_PATT2_ATTSET2_7
 (0x80U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7550 
	#FSMC_PATT2_ATTWAIT2_Pos
 (8U)

	)

7551 
	#FSMC_PATT2_ATTWAIT2_Msk
 (0xFFU << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7552 
	#FSMC_PATT2_ATTWAIT2
 
FSMC_PATT2_ATTWAIT2_Msk


	)

7553 
	#FSMC_PATT2_ATTWAIT2_0
 (0x01U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7554 
	#FSMC_PATT2_ATTWAIT2_1
 (0x02U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7555 
	#FSMC_PATT2_ATTWAIT2_2
 (0x04U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7556 
	#FSMC_PATT2_ATTWAIT2_3
 (0x08U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7557 
	#FSMC_PATT2_ATTWAIT2_4
 (0x10U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7558 
	#FSMC_PATT2_ATTWAIT2_5
 (0x20U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7559 
	#FSMC_PATT2_ATTWAIT2_6
 (0x40U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7560 
	#FSMC_PATT2_ATTWAIT2_7
 (0x80U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7562 
	#FSMC_PATT2_ATTHOLD2_Pos
 (16U)

	)

7563 
	#FSMC_PATT2_ATTHOLD2_Msk
 (0xFFU << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7564 
	#FSMC_PATT2_ATTHOLD2
 
FSMC_PATT2_ATTHOLD2_Msk


	)

7565 
	#FSMC_PATT2_ATTHOLD2_0
 (0x01U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7566 
	#FSMC_PATT2_ATTHOLD2_1
 (0x02U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7567 
	#FSMC_PATT2_ATTHOLD2_2
 (0x04U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7568 
	#FSMC_PATT2_ATTHOLD2_3
 (0x08U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7569 
	#FSMC_PATT2_ATTHOLD2_4
 (0x10U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7570 
	#FSMC_PATT2_ATTHOLD2_5
 (0x20U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7571 
	#FSMC_PATT2_ATTHOLD2_6
 (0x40U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7572 
	#FSMC_PATT2_ATTHOLD2_7
 (0x80U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7574 
	#FSMC_PATT2_ATTHIZ2_Pos
 (24U)

	)

7575 
	#FSMC_PATT2_ATTHIZ2_Msk
 (0xFFU << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7576 
	#FSMC_PATT2_ATTHIZ2
 
FSMC_PATT2_ATTHIZ2_Msk


	)

7577 
	#FSMC_PATT2_ATTHIZ2_0
 (0x01U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7578 
	#FSMC_PATT2_ATTHIZ2_1
 (0x02U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7579 
	#FSMC_PATT2_ATTHIZ2_2
 (0x04U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7580 
	#FSMC_PATT2_ATTHIZ2_3
 (0x08U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7581 
	#FSMC_PATT2_ATTHIZ2_4
 (0x10U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7582 
	#FSMC_PATT2_ATTHIZ2_5
 (0x20U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7583 
	#FSMC_PATT2_ATTHIZ2_6
 (0x40U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7584 
	#FSMC_PATT2_ATTHIZ2_7
 (0x80U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7587 
	#FSMC_PATT3_ATTSET3_Pos
 (0U)

	)

7588 
	#FSMC_PATT3_ATTSET3_Msk
 (0xFFU << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7589 
	#FSMC_PATT3_ATTSET3
 
FSMC_PATT3_ATTSET3_Msk


	)

7590 
	#FSMC_PATT3_ATTSET3_0
 (0x01U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7591 
	#FSMC_PATT3_ATTSET3_1
 (0x02U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7592 
	#FSMC_PATT3_ATTSET3_2
 (0x04U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7593 
	#FSMC_PATT3_ATTSET3_3
 (0x08U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7594 
	#FSMC_PATT3_ATTSET3_4
 (0x10U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7595 
	#FSMC_PATT3_ATTSET3_5
 (0x20U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7596 
	#FSMC_PATT3_ATTSET3_6
 (0x40U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7597 
	#FSMC_PATT3_ATTSET3_7
 (0x80U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7599 
	#FSMC_PATT3_ATTWAIT3_Pos
 (8U)

	)

7600 
	#FSMC_PATT3_ATTWAIT3_Msk
 (0xFFU << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7601 
	#FSMC_PATT3_ATTWAIT3
 
FSMC_PATT3_ATTWAIT3_Msk


	)

7602 
	#FSMC_PATT3_ATTWAIT3_0
 (0x01U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7603 
	#FSMC_PATT3_ATTWAIT3_1
 (0x02U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7604 
	#FSMC_PATT3_ATTWAIT3_2
 (0x04U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7605 
	#FSMC_PATT3_ATTWAIT3_3
 (0x08U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7606 
	#FSMC_PATT3_ATTWAIT3_4
 (0x10U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7607 
	#FSMC_PATT3_ATTWAIT3_5
 (0x20U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7608 
	#FSMC_PATT3_ATTWAIT3_6
 (0x40U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7609 
	#FSMC_PATT3_ATTWAIT3_7
 (0x80U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7611 
	#FSMC_PATT3_ATTHOLD3_Pos
 (16U)

	)

7612 
	#FSMC_PATT3_ATTHOLD3_Msk
 (0xFFU << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7613 
	#FSMC_PATT3_ATTHOLD3
 
FSMC_PATT3_ATTHOLD3_Msk


	)

7614 
	#FSMC_PATT3_ATTHOLD3_0
 (0x01U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7615 
	#FSMC_PATT3_ATTHOLD3_1
 (0x02U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7616 
	#FSMC_PATT3_ATTHOLD3_2
 (0x04U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7617 
	#FSMC_PATT3_ATTHOLD3_3
 (0x08U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7618 
	#FSMC_PATT3_ATTHOLD3_4
 (0x10U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7619 
	#FSMC_PATT3_ATTHOLD3_5
 (0x20U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7620 
	#FSMC_PATT3_ATTHOLD3_6
 (0x40U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7621 
	#FSMC_PATT3_ATTHOLD3_7
 (0x80U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7623 
	#FSMC_PATT3_ATTHIZ3_Pos
 (24U)

	)

7624 
	#FSMC_PATT3_ATTHIZ3_Msk
 (0xFFU << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7625 
	#FSMC_PATT3_ATTHIZ3
 
FSMC_PATT3_ATTHIZ3_Msk


	)

7626 
	#FSMC_PATT3_ATTHIZ3_0
 (0x01U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7627 
	#FSMC_PATT3_ATTHIZ3_1
 (0x02U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7628 
	#FSMC_PATT3_ATTHIZ3_2
 (0x04U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7629 
	#FSMC_PATT3_ATTHIZ3_3
 (0x08U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7630 
	#FSMC_PATT3_ATTHIZ3_4
 (0x10U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7631 
	#FSMC_PATT3_ATTHIZ3_5
 (0x20U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7632 
	#FSMC_PATT3_ATTHIZ3_6
 (0x40U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7633 
	#FSMC_PATT3_ATTHIZ3_7
 (0x80U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7636 
	#FSMC_PATT4_ATTSET4_Pos
 (0U)

	)

7637 
	#FSMC_PATT4_ATTSET4_Msk
 (0xFFU << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7638 
	#FSMC_PATT4_ATTSET4
 
FSMC_PATT4_ATTSET4_Msk


	)

7639 
	#FSMC_PATT4_ATTSET4_0
 (0x01U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7640 
	#FSMC_PATT4_ATTSET4_1
 (0x02U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7641 
	#FSMC_PATT4_ATTSET4_2
 (0x04U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7642 
	#FSMC_PATT4_ATTSET4_3
 (0x08U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7643 
	#FSMC_PATT4_ATTSET4_4
 (0x10U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7644 
	#FSMC_PATT4_ATTSET4_5
 (0x20U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7645 
	#FSMC_PATT4_ATTSET4_6
 (0x40U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7646 
	#FSMC_PATT4_ATTSET4_7
 (0x80U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7648 
	#FSMC_PATT4_ATTWAIT4_Pos
 (8U)

	)

7649 
	#FSMC_PATT4_ATTWAIT4_Msk
 (0xFFU << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7650 
	#FSMC_PATT4_ATTWAIT4
 
FSMC_PATT4_ATTWAIT4_Msk


	)

7651 
	#FSMC_PATT4_ATTWAIT4_0
 (0x01U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7652 
	#FSMC_PATT4_ATTWAIT4_1
 (0x02U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7653 
	#FSMC_PATT4_ATTWAIT4_2
 (0x04U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7654 
	#FSMC_PATT4_ATTWAIT4_3
 (0x08U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7655 
	#FSMC_PATT4_ATTWAIT4_4
 (0x10U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7656 
	#FSMC_PATT4_ATTWAIT4_5
 (0x20U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7657 
	#FSMC_PATT4_ATTWAIT4_6
 (0x40U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7658 
	#FSMC_PATT4_ATTWAIT4_7
 (0x80U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7660 
	#FSMC_PATT4_ATTHOLD4_Pos
 (16U)

	)

7661 
	#FSMC_PATT4_ATTHOLD4_Msk
 (0xFFU << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7662 
	#FSMC_PATT4_ATTHOLD4
 
FSMC_PATT4_ATTHOLD4_Msk


	)

7663 
	#FSMC_PATT4_ATTHOLD4_0
 (0x01U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7664 
	#FSMC_PATT4_ATTHOLD4_1
 (0x02U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7665 
	#FSMC_PATT4_ATTHOLD4_2
 (0x04U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7666 
	#FSMC_PATT4_ATTHOLD4_3
 (0x08U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7667 
	#FSMC_PATT4_ATTHOLD4_4
 (0x10U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7668 
	#FSMC_PATT4_ATTHOLD4_5
 (0x20U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7669 
	#FSMC_PATT4_ATTHOLD4_6
 (0x40U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7670 
	#FSMC_PATT4_ATTHOLD4_7
 (0x80U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7672 
	#FSMC_PATT4_ATTHIZ4_Pos
 (24U)

	)

7673 
	#FSMC_PATT4_ATTHIZ4_Msk
 (0xFFU << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7674 
	#FSMC_PATT4_ATTHIZ4
 
FSMC_PATT4_ATTHIZ4_Msk


	)

7675 
	#FSMC_PATT4_ATTHIZ4_0
 (0x01U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7676 
	#FSMC_PATT4_ATTHIZ4_1
 (0x02U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7677 
	#FSMC_PATT4_ATTHIZ4_2
 (0x04U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7678 
	#FSMC_PATT4_ATTHIZ4_3
 (0x08U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7679 
	#FSMC_PATT4_ATTHIZ4_4
 (0x10U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7680 
	#FSMC_PATT4_ATTHIZ4_5
 (0x20U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7681 
	#FSMC_PATT4_ATTHIZ4_6
 (0x40U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7682 
	#FSMC_PATT4_ATTHIZ4_7
 (0x80U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7685 
	#FSMC_PIO4_IOSET4_Pos
 (0U)

	)

7686 
	#FSMC_PIO4_IOSET4_Msk
 (0xFFU << 
FSMC_PIO4_IOSET4_Pos
è

	)

7687 
	#FSMC_PIO4_IOSET4
 
FSMC_PIO4_IOSET4_Msk


	)

7688 
	#FSMC_PIO4_IOSET4_0
 (0x01U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7689 
	#FSMC_PIO4_IOSET4_1
 (0x02U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7690 
	#FSMC_PIO4_IOSET4_2
 (0x04U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7691 
	#FSMC_PIO4_IOSET4_3
 (0x08U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7692 
	#FSMC_PIO4_IOSET4_4
 (0x10U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7693 
	#FSMC_PIO4_IOSET4_5
 (0x20U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7694 
	#FSMC_PIO4_IOSET4_6
 (0x40U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7695 
	#FSMC_PIO4_IOSET4_7
 (0x80U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7697 
	#FSMC_PIO4_IOWAIT4_Pos
 (8U)

	)

7698 
	#FSMC_PIO4_IOWAIT4_Msk
 (0xFFU << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7699 
	#FSMC_PIO4_IOWAIT4
 
FSMC_PIO4_IOWAIT4_Msk


	)

7700 
	#FSMC_PIO4_IOWAIT4_0
 (0x01U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7701 
	#FSMC_PIO4_IOWAIT4_1
 (0x02U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7702 
	#FSMC_PIO4_IOWAIT4_2
 (0x04U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7703 
	#FSMC_PIO4_IOWAIT4_3
 (0x08U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7704 
	#FSMC_PIO4_IOWAIT4_4
 (0x10U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7705 
	#FSMC_PIO4_IOWAIT4_5
 (0x20U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7706 
	#FSMC_PIO4_IOWAIT4_6
 (0x40U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7707 
	#FSMC_PIO4_IOWAIT4_7
 (0x80U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7709 
	#FSMC_PIO4_IOHOLD4_Pos
 (16U)

	)

7710 
	#FSMC_PIO4_IOHOLD4_Msk
 (0xFFU << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

7711 
	#FSMC_PIO4_IOHOLD4
 
FSMC_PIO4_IOHOLD4_Msk


	)

7712 
	#FSMC_PIO4_IOHOLD4_0
 (0x01U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

7713 
	#FSMC_PIO4_IOHOLD4_1
 (0x02U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

7714 
	#FSMC_PIO4_IOHOLD4_2
 (0x04U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

7715 
	#FSMC_PIO4_IOHOLD4_3
 (0x08U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

7716 
	#FSMC_PIO4_IOHOLD4_4
 (0x10U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

7717 
	#FSMC_PIO4_IOHOLD4_5
 (0x20U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

7718 
	#FSMC_PIO4_IOHOLD4_6
 (0x40U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

7719 
	#FSMC_PIO4_IOHOLD4_7
 (0x80U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

7721 
	#FSMC_PIO4_IOHIZ4_Pos
 (24U)

	)

7722 
	#FSMC_PIO4_IOHIZ4_Msk
 (0xFFU << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

7723 
	#FSMC_PIO4_IOHIZ4
 
FSMC_PIO4_IOHIZ4_Msk


	)

7724 
	#FSMC_PIO4_IOHIZ4_0
 (0x01U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

7725 
	#FSMC_PIO4_IOHIZ4_1
 (0x02U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

7726 
	#FSMC_PIO4_IOHIZ4_2
 (0x04U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

7727 
	#FSMC_PIO4_IOHIZ4_3
 (0x08U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

7728 
	#FSMC_PIO4_IOHIZ4_4
 (0x10U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

7729 
	#FSMC_PIO4_IOHIZ4_5
 (0x20U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

7730 
	#FSMC_PIO4_IOHIZ4_6
 (0x40U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

7731 
	#FSMC_PIO4_IOHIZ4_7
 (0x80U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

7734 
	#FSMC_ECCR2_ECC2_Pos
 (0U)

	)

7735 
	#FSMC_ECCR2_ECC2_Msk
 (0xFFFFFFFFU << 
FSMC_ECCR2_ECC2_Pos
è

	)

7736 
	#FSMC_ECCR2_ECC2
 
FSMC_ECCR2_ECC2_Msk


	)

7739 
	#FSMC_ECCR3_ECC3_Pos
 (0U)

	)

7740 
	#FSMC_ECCR3_ECC3_Msk
 (0xFFFFFFFFU << 
FSMC_ECCR3_ECC3_Pos
è

	)

7741 
	#FSMC_ECCR3_ECC3
 
FSMC_ECCR3_ECC3_Msk


	)

7749 
	#GPIO_MODER_MODE0_Pos
 (0U)

	)

7750 
	#GPIO_MODER_MODE0_Msk
 (0x3U << 
GPIO_MODER_MODE0_Pos
è

	)

7751 
	#GPIO_MODER_MODE0
 
GPIO_MODER_MODE0_Msk


	)

7752 
	#GPIO_MODER_MODE0_0
 (0x1U << 
GPIO_MODER_MODE0_Pos
è

	)

7753 
	#GPIO_MODER_MODE0_1
 (0x2U << 
GPIO_MODER_MODE0_Pos
è

	)

7754 
	#GPIO_MODER_MODE1_Pos
 (2U)

	)

7755 
	#GPIO_MODER_MODE1_Msk
 (0x3U << 
GPIO_MODER_MODE1_Pos
è

	)

7756 
	#GPIO_MODER_MODE1
 
GPIO_MODER_MODE1_Msk


	)

7757 
	#GPIO_MODER_MODE1_0
 (0x1U << 
GPIO_MODER_MODE1_Pos
è

	)

7758 
	#GPIO_MODER_MODE1_1
 (0x2U << 
GPIO_MODER_MODE1_Pos
è

	)

7759 
	#GPIO_MODER_MODE2_Pos
 (4U)

	)

7760 
	#GPIO_MODER_MODE2_Msk
 (0x3U << 
GPIO_MODER_MODE2_Pos
è

	)

7761 
	#GPIO_MODER_MODE2
 
GPIO_MODER_MODE2_Msk


	)

7762 
	#GPIO_MODER_MODE2_0
 (0x1U << 
GPIO_MODER_MODE2_Pos
è

	)

7763 
	#GPIO_MODER_MODE2_1
 (0x2U << 
GPIO_MODER_MODE2_Pos
è

	)

7764 
	#GPIO_MODER_MODE3_Pos
 (6U)

	)

7765 
	#GPIO_MODER_MODE3_Msk
 (0x3U << 
GPIO_MODER_MODE3_Pos
è

	)

7766 
	#GPIO_MODER_MODE3
 
GPIO_MODER_MODE3_Msk


	)

7767 
	#GPIO_MODER_MODE3_0
 (0x1U << 
GPIO_MODER_MODE3_Pos
è

	)

7768 
	#GPIO_MODER_MODE3_1
 (0x2U << 
GPIO_MODER_MODE3_Pos
è

	)

7769 
	#GPIO_MODER_MODE4_Pos
 (8U)

	)

7770 
	#GPIO_MODER_MODE4_Msk
 (0x3U << 
GPIO_MODER_MODE4_Pos
è

	)

7771 
	#GPIO_MODER_MODE4
 
GPIO_MODER_MODE4_Msk


	)

7772 
	#GPIO_MODER_MODE4_0
 (0x1U << 
GPIO_MODER_MODE4_Pos
è

	)

7773 
	#GPIO_MODER_MODE4_1
 (0x2U << 
GPIO_MODER_MODE4_Pos
è

	)

7774 
	#GPIO_MODER_MODE5_Pos
 (10U)

	)

7775 
	#GPIO_MODER_MODE5_Msk
 (0x3U << 
GPIO_MODER_MODE5_Pos
è

	)

7776 
	#GPIO_MODER_MODE5
 
GPIO_MODER_MODE5_Msk


	)

7777 
	#GPIO_MODER_MODE5_0
 (0x1U << 
GPIO_MODER_MODE5_Pos
è

	)

7778 
	#GPIO_MODER_MODE5_1
 (0x2U << 
GPIO_MODER_MODE5_Pos
è

	)

7779 
	#GPIO_MODER_MODE6_Pos
 (12U)

	)

7780 
	#GPIO_MODER_MODE6_Msk
 (0x3U << 
GPIO_MODER_MODE6_Pos
è

	)

7781 
	#GPIO_MODER_MODE6
 
GPIO_MODER_MODE6_Msk


	)

7782 
	#GPIO_MODER_MODE6_0
 (0x1U << 
GPIO_MODER_MODE6_Pos
è

	)

7783 
	#GPIO_MODER_MODE6_1
 (0x2U << 
GPIO_MODER_MODE6_Pos
è

	)

7784 
	#GPIO_MODER_MODE7_Pos
 (14U)

	)

7785 
	#GPIO_MODER_MODE7_Msk
 (0x3U << 
GPIO_MODER_MODE7_Pos
è

	)

7786 
	#GPIO_MODER_MODE7
 
GPIO_MODER_MODE7_Msk


	)

7787 
	#GPIO_MODER_MODE7_0
 (0x1U << 
GPIO_MODER_MODE7_Pos
è

	)

7788 
	#GPIO_MODER_MODE7_1
 (0x2U << 
GPIO_MODER_MODE7_Pos
è

	)

7789 
	#GPIO_MODER_MODE8_Pos
 (16U)

	)

7790 
	#GPIO_MODER_MODE8_Msk
 (0x3U << 
GPIO_MODER_MODE8_Pos
è

	)

7791 
	#GPIO_MODER_MODE8
 
GPIO_MODER_MODE8_Msk


	)

7792 
	#GPIO_MODER_MODE8_0
 (0x1U << 
GPIO_MODER_MODE8_Pos
è

	)

7793 
	#GPIO_MODER_MODE8_1
 (0x2U << 
GPIO_MODER_MODE8_Pos
è

	)

7794 
	#GPIO_MODER_MODE9_Pos
 (18U)

	)

7795 
	#GPIO_MODER_MODE9_Msk
 (0x3U << 
GPIO_MODER_MODE9_Pos
è

	)

7796 
	#GPIO_MODER_MODE9
 
GPIO_MODER_MODE9_Msk


	)

7797 
	#GPIO_MODER_MODE9_0
 (0x1U << 
GPIO_MODER_MODE9_Pos
è

	)

7798 
	#GPIO_MODER_MODE9_1
 (0x2U << 
GPIO_MODER_MODE9_Pos
è

	)

7799 
	#GPIO_MODER_MODE10_Pos
 (20U)

	)

7800 
	#GPIO_MODER_MODE10_Msk
 (0x3U << 
GPIO_MODER_MODE10_Pos
è

	)

7801 
	#GPIO_MODER_MODE10
 
GPIO_MODER_MODE10_Msk


	)

7802 
	#GPIO_MODER_MODE10_0
 (0x1U << 
GPIO_MODER_MODE10_Pos
è

	)

7803 
	#GPIO_MODER_MODE10_1
 (0x2U << 
GPIO_MODER_MODE10_Pos
è

	)

7804 
	#GPIO_MODER_MODE11_Pos
 (22U)

	)

7805 
	#GPIO_MODER_MODE11_Msk
 (0x3U << 
GPIO_MODER_MODE11_Pos
è

	)

7806 
	#GPIO_MODER_MODE11
 
GPIO_MODER_MODE11_Msk


	)

7807 
	#GPIO_MODER_MODE11_0
 (0x1U << 
GPIO_MODER_MODE11_Pos
è

	)

7808 
	#GPIO_MODER_MODE11_1
 (0x2U << 
GPIO_MODER_MODE11_Pos
è

	)

7809 
	#GPIO_MODER_MODE12_Pos
 (24U)

	)

7810 
	#GPIO_MODER_MODE12_Msk
 (0x3U << 
GPIO_MODER_MODE12_Pos
è

	)

7811 
	#GPIO_MODER_MODE12
 
GPIO_MODER_MODE12_Msk


	)

7812 
	#GPIO_MODER_MODE12_0
 (0x1U << 
GPIO_MODER_MODE12_Pos
è

	)

7813 
	#GPIO_MODER_MODE12_1
 (0x2U << 
GPIO_MODER_MODE12_Pos
è

	)

7814 
	#GPIO_MODER_MODE13_Pos
 (26U)

	)

7815 
	#GPIO_MODER_MODE13_Msk
 (0x3U << 
GPIO_MODER_MODE13_Pos
è

	)

7816 
	#GPIO_MODER_MODE13
 
GPIO_MODER_MODE13_Msk


	)

7817 
	#GPIO_MODER_MODE13_0
 (0x1U << 
GPIO_MODER_MODE13_Pos
è

	)

7818 
	#GPIO_MODER_MODE13_1
 (0x2U << 
GPIO_MODER_MODE13_Pos
è

	)

7819 
	#GPIO_MODER_MODE14_Pos
 (28U)

	)

7820 
	#GPIO_MODER_MODE14_Msk
 (0x3U << 
GPIO_MODER_MODE14_Pos
è

	)

7821 
	#GPIO_MODER_MODE14
 
GPIO_MODER_MODE14_Msk


	)

7822 
	#GPIO_MODER_MODE14_0
 (0x1U << 
GPIO_MODER_MODE14_Pos
è

	)

7823 
	#GPIO_MODER_MODE14_1
 (0x2U << 
GPIO_MODER_MODE14_Pos
è

	)

7824 
	#GPIO_MODER_MODE15_Pos
 (30U)

	)

7825 
	#GPIO_MODER_MODE15_Msk
 (0x3U << 
GPIO_MODER_MODE15_Pos
è

	)

7826 
	#GPIO_MODER_MODE15
 
GPIO_MODER_MODE15_Msk


	)

7827 
	#GPIO_MODER_MODE15_0
 (0x1U << 
GPIO_MODER_MODE15_Pos
è

	)

7828 
	#GPIO_MODER_MODE15_1
 (0x2U << 
GPIO_MODER_MODE15_Pos
è

	)

7831 
	#GPIO_MODER_MODER0_Pos
 (0U)

	)

7832 
	#GPIO_MODER_MODER0_Msk
 (0x3U << 
GPIO_MODER_MODER0_Pos
è

	)

7833 
	#GPIO_MODER_MODER0
 
GPIO_MODER_MODER0_Msk


	)

7834 
	#GPIO_MODER_MODER0_0
 (0x1U << 
GPIO_MODER_MODER0_Pos
è

	)

7835 
	#GPIO_MODER_MODER0_1
 (0x2U << 
GPIO_MODER_MODER0_Pos
è

	)

7836 
	#GPIO_MODER_MODER1_Pos
 (2U)

	)

7837 
	#GPIO_MODER_MODER1_Msk
 (0x3U << 
GPIO_MODER_MODER1_Pos
è

	)

7838 
	#GPIO_MODER_MODER1
 
GPIO_MODER_MODER1_Msk


	)

7839 
	#GPIO_MODER_MODER1_0
 (0x1U << 
GPIO_MODER_MODER1_Pos
è

	)

7840 
	#GPIO_MODER_MODER1_1
 (0x2U << 
GPIO_MODER_MODER1_Pos
è

	)

7841 
	#GPIO_MODER_MODER2_Pos
 (4U)

	)

7842 
	#GPIO_MODER_MODER2_Msk
 (0x3U << 
GPIO_MODER_MODER2_Pos
è

	)

7843 
	#GPIO_MODER_MODER2
 
GPIO_MODER_MODER2_Msk


	)

7844 
	#GPIO_MODER_MODER2_0
 (0x1U << 
GPIO_MODER_MODER2_Pos
è

	)

7845 
	#GPIO_MODER_MODER2_1
 (0x2U << 
GPIO_MODER_MODER2_Pos
è

	)

7846 
	#GPIO_MODER_MODER3_Pos
 (6U)

	)

7847 
	#GPIO_MODER_MODER3_Msk
 (0x3U << 
GPIO_MODER_MODER3_Pos
è

	)

7848 
	#GPIO_MODER_MODER3
 
GPIO_MODER_MODER3_Msk


	)

7849 
	#GPIO_MODER_MODER3_0
 (0x1U << 
GPIO_MODER_MODER3_Pos
è

	)

7850 
	#GPIO_MODER_MODER3_1
 (0x2U << 
GPIO_MODER_MODER3_Pos
è

	)

7851 
	#GPIO_MODER_MODER4_Pos
 (8U)

	)

7852 
	#GPIO_MODER_MODER4_Msk
 (0x3U << 
GPIO_MODER_MODER4_Pos
è

	)

7853 
	#GPIO_MODER_MODER4
 
GPIO_MODER_MODER4_Msk


	)

7854 
	#GPIO_MODER_MODER4_0
 (0x1U << 
GPIO_MODER_MODER4_Pos
è

	)

7855 
	#GPIO_MODER_MODER4_1
 (0x2U << 
GPIO_MODER_MODER4_Pos
è

	)

7856 
	#GPIO_MODER_MODER5_Pos
 (10U)

	)

7857 
	#GPIO_MODER_MODER5_Msk
 (0x3U << 
GPIO_MODER_MODER5_Pos
è

	)

7858 
	#GPIO_MODER_MODER5
 
GPIO_MODER_MODER5_Msk


	)

7859 
	#GPIO_MODER_MODER5_0
 (0x1U << 
GPIO_MODER_MODER5_Pos
è

	)

7860 
	#GPIO_MODER_MODER5_1
 (0x2U << 
GPIO_MODER_MODER5_Pos
è

	)

7861 
	#GPIO_MODER_MODER6_Pos
 (12U)

	)

7862 
	#GPIO_MODER_MODER6_Msk
 (0x3U << 
GPIO_MODER_MODER6_Pos
è

	)

7863 
	#GPIO_MODER_MODER6
 
GPIO_MODER_MODER6_Msk


	)

7864 
	#GPIO_MODER_MODER6_0
 (0x1U << 
GPIO_MODER_MODER6_Pos
è

	)

7865 
	#GPIO_MODER_MODER6_1
 (0x2U << 
GPIO_MODER_MODER6_Pos
è

	)

7866 
	#GPIO_MODER_MODER7_Pos
 (14U)

	)

7867 
	#GPIO_MODER_MODER7_Msk
 (0x3U << 
GPIO_MODER_MODER7_Pos
è

	)

7868 
	#GPIO_MODER_MODER7
 
GPIO_MODER_MODER7_Msk


	)

7869 
	#GPIO_MODER_MODER7_0
 (0x1U << 
GPIO_MODER_MODER7_Pos
è

	)

7870 
	#GPIO_MODER_MODER7_1
 (0x2U << 
GPIO_MODER_MODER7_Pos
è

	)

7871 
	#GPIO_MODER_MODER8_Pos
 (16U)

	)

7872 
	#GPIO_MODER_MODER8_Msk
 (0x3U << 
GPIO_MODER_MODER8_Pos
è

	)

7873 
	#GPIO_MODER_MODER8
 
GPIO_MODER_MODER8_Msk


	)

7874 
	#GPIO_MODER_MODER8_0
 (0x1U << 
GPIO_MODER_MODER8_Pos
è

	)

7875 
	#GPIO_MODER_MODER8_1
 (0x2U << 
GPIO_MODER_MODER8_Pos
è

	)

7876 
	#GPIO_MODER_MODER9_Pos
 (18U)

	)

7877 
	#GPIO_MODER_MODER9_Msk
 (0x3U << 
GPIO_MODER_MODER9_Pos
è

	)

7878 
	#GPIO_MODER_MODER9
 
GPIO_MODER_MODER9_Msk


	)

7879 
	#GPIO_MODER_MODER9_0
 (0x1U << 
GPIO_MODER_MODER9_Pos
è

	)

7880 
	#GPIO_MODER_MODER9_1
 (0x2U << 
GPIO_MODER_MODER9_Pos
è

	)

7881 
	#GPIO_MODER_MODER10_Pos
 (20U)

	)

7882 
	#GPIO_MODER_MODER10_Msk
 (0x3U << 
GPIO_MODER_MODER10_Pos
è

	)

7883 
	#GPIO_MODER_MODER10
 
GPIO_MODER_MODER10_Msk


	)

7884 
	#GPIO_MODER_MODER10_0
 (0x1U << 
GPIO_MODER_MODER10_Pos
è

	)

7885 
	#GPIO_MODER_MODER10_1
 (0x2U << 
GPIO_MODER_MODER10_Pos
è

	)

7886 
	#GPIO_MODER_MODER11_Pos
 (22U)

	)

7887 
	#GPIO_MODER_MODER11_Msk
 (0x3U << 
GPIO_MODER_MODER11_Pos
è

	)

7888 
	#GPIO_MODER_MODER11
 
GPIO_MODER_MODER11_Msk


	)

7889 
	#GPIO_MODER_MODER11_0
 (0x1U << 
GPIO_MODER_MODER11_Pos
è

	)

7890 
	#GPIO_MODER_MODER11_1
 (0x2U << 
GPIO_MODER_MODER11_Pos
è

	)

7891 
	#GPIO_MODER_MODER12_Pos
 (24U)

	)

7892 
	#GPIO_MODER_MODER12_Msk
 (0x3U << 
GPIO_MODER_MODER12_Pos
è

	)

7893 
	#GPIO_MODER_MODER12
 
GPIO_MODER_MODER12_Msk


	)

7894 
	#GPIO_MODER_MODER12_0
 (0x1U << 
GPIO_MODER_MODER12_Pos
è

	)

7895 
	#GPIO_MODER_MODER12_1
 (0x2U << 
GPIO_MODER_MODER12_Pos
è

	)

7896 
	#GPIO_MODER_MODER13_Pos
 (26U)

	)

7897 
	#GPIO_MODER_MODER13_Msk
 (0x3U << 
GPIO_MODER_MODER13_Pos
è

	)

7898 
	#GPIO_MODER_MODER13
 
GPIO_MODER_MODER13_Msk


	)

7899 
	#GPIO_MODER_MODER13_0
 (0x1U << 
GPIO_MODER_MODER13_Pos
è

	)

7900 
	#GPIO_MODER_MODER13_1
 (0x2U << 
GPIO_MODER_MODER13_Pos
è

	)

7901 
	#GPIO_MODER_MODER14_Pos
 (28U)

	)

7902 
	#GPIO_MODER_MODER14_Msk
 (0x3U << 
GPIO_MODER_MODER14_Pos
è

	)

7903 
	#GPIO_MODER_MODER14
 
GPIO_MODER_MODER14_Msk


	)

7904 
	#GPIO_MODER_MODER14_0
 (0x1U << 
GPIO_MODER_MODER14_Pos
è

	)

7905 
	#GPIO_MODER_MODER14_1
 (0x2U << 
GPIO_MODER_MODER14_Pos
è

	)

7906 
	#GPIO_MODER_MODER15_Pos
 (30U)

	)

7907 
	#GPIO_MODER_MODER15_Msk
 (0x3U << 
GPIO_MODER_MODER15_Pos
è

	)

7908 
	#GPIO_MODER_MODER15
 
GPIO_MODER_MODER15_Msk


	)

7909 
	#GPIO_MODER_MODER15_0
 (0x1U << 
GPIO_MODER_MODER15_Pos
è

	)

7910 
	#GPIO_MODER_MODER15_1
 (0x2U << 
GPIO_MODER_MODER15_Pos
è

	)

7913 
	#GPIO_OTYPER_OT0_Pos
 (0U)

	)

7914 
	#GPIO_OTYPER_OT0_Msk
 (0x1U << 
GPIO_OTYPER_OT0_Pos
è

	)

7915 
	#GPIO_OTYPER_OT0
 
GPIO_OTYPER_OT0_Msk


	)

7916 
	#GPIO_OTYPER_OT1_Pos
 (1U)

	)

7917 
	#GPIO_OTYPER_OT1_Msk
 (0x1U << 
GPIO_OTYPER_OT1_Pos
è

	)

7918 
	#GPIO_OTYPER_OT1
 
GPIO_OTYPER_OT1_Msk


	)

7919 
	#GPIO_OTYPER_OT2_Pos
 (2U)

	)

7920 
	#GPIO_OTYPER_OT2_Msk
 (0x1U << 
GPIO_OTYPER_OT2_Pos
è

	)

7921 
	#GPIO_OTYPER_OT2
 
GPIO_OTYPER_OT2_Msk


	)

7922 
	#GPIO_OTYPER_OT3_Pos
 (3U)

	)

7923 
	#GPIO_OTYPER_OT3_Msk
 (0x1U << 
GPIO_OTYPER_OT3_Pos
è

	)

7924 
	#GPIO_OTYPER_OT3
 
GPIO_OTYPER_OT3_Msk


	)

7925 
	#GPIO_OTYPER_OT4_Pos
 (4U)

	)

7926 
	#GPIO_OTYPER_OT4_Msk
 (0x1U << 
GPIO_OTYPER_OT4_Pos
è

	)

7927 
	#GPIO_OTYPER_OT4
 
GPIO_OTYPER_OT4_Msk


	)

7928 
	#GPIO_OTYPER_OT5_Pos
 (5U)

	)

7929 
	#GPIO_OTYPER_OT5_Msk
 (0x1U << 
GPIO_OTYPER_OT5_Pos
è

	)

7930 
	#GPIO_OTYPER_OT5
 
GPIO_OTYPER_OT5_Msk


	)

7931 
	#GPIO_OTYPER_OT6_Pos
 (6U)

	)

7932 
	#GPIO_OTYPER_OT6_Msk
 (0x1U << 
GPIO_OTYPER_OT6_Pos
è

	)

7933 
	#GPIO_OTYPER_OT6
 
GPIO_OTYPER_OT6_Msk


	)

7934 
	#GPIO_OTYPER_OT7_Pos
 (7U)

	)

7935 
	#GPIO_OTYPER_OT7_Msk
 (0x1U << 
GPIO_OTYPER_OT7_Pos
è

	)

7936 
	#GPIO_OTYPER_OT7
 
GPIO_OTYPER_OT7_Msk


	)

7937 
	#GPIO_OTYPER_OT8_Pos
 (8U)

	)

7938 
	#GPIO_OTYPER_OT8_Msk
 (0x1U << 
GPIO_OTYPER_OT8_Pos
è

	)

7939 
	#GPIO_OTYPER_OT8
 
GPIO_OTYPER_OT8_Msk


	)

7940 
	#GPIO_OTYPER_OT9_Pos
 (9U)

	)

7941 
	#GPIO_OTYPER_OT9_Msk
 (0x1U << 
GPIO_OTYPER_OT9_Pos
è

	)

7942 
	#GPIO_OTYPER_OT9
 
GPIO_OTYPER_OT9_Msk


	)

7943 
	#GPIO_OTYPER_OT10_Pos
 (10U)

	)

7944 
	#GPIO_OTYPER_OT10_Msk
 (0x1U << 
GPIO_OTYPER_OT10_Pos
è

	)

7945 
	#GPIO_OTYPER_OT10
 
GPIO_OTYPER_OT10_Msk


	)

7946 
	#GPIO_OTYPER_OT11_Pos
 (11U)

	)

7947 
	#GPIO_OTYPER_OT11_Msk
 (0x1U << 
GPIO_OTYPER_OT11_Pos
è

	)

7948 
	#GPIO_OTYPER_OT11
 
GPIO_OTYPER_OT11_Msk


	)

7949 
	#GPIO_OTYPER_OT12_Pos
 (12U)

	)

7950 
	#GPIO_OTYPER_OT12_Msk
 (0x1U << 
GPIO_OTYPER_OT12_Pos
è

	)

7951 
	#GPIO_OTYPER_OT12
 
GPIO_OTYPER_OT12_Msk


	)

7952 
	#GPIO_OTYPER_OT13_Pos
 (13U)

	)

7953 
	#GPIO_OTYPER_OT13_Msk
 (0x1U << 
GPIO_OTYPER_OT13_Pos
è

	)

7954 
	#GPIO_OTYPER_OT13
 
GPIO_OTYPER_OT13_Msk


	)

7955 
	#GPIO_OTYPER_OT14_Pos
 (14U)

	)

7956 
	#GPIO_OTYPER_OT14_Msk
 (0x1U << 
GPIO_OTYPER_OT14_Pos
è

	)

7957 
	#GPIO_OTYPER_OT14
 
GPIO_OTYPER_OT14_Msk


	)

7958 
	#GPIO_OTYPER_OT15_Pos
 (15U)

	)

7959 
	#GPIO_OTYPER_OT15_Msk
 (0x1U << 
GPIO_OTYPER_OT15_Pos
è

	)

7960 
	#GPIO_OTYPER_OT15
 
GPIO_OTYPER_OT15_Msk


	)

7963 
	#GPIO_OTYPER_OT_0
 
GPIO_OTYPER_OT0


	)

7964 
	#GPIO_OTYPER_OT_1
 
GPIO_OTYPER_OT1


	)

7965 
	#GPIO_OTYPER_OT_2
 
GPIO_OTYPER_OT2


	)

7966 
	#GPIO_OTYPER_OT_3
 
GPIO_OTYPER_OT3


	)

7967 
	#GPIO_OTYPER_OT_4
 
GPIO_OTYPER_OT4


	)

7968 
	#GPIO_OTYPER_OT_5
 
GPIO_OTYPER_OT5


	)

7969 
	#GPIO_OTYPER_OT_6
 
GPIO_OTYPER_OT6


	)

7970 
	#GPIO_OTYPER_OT_7
 
GPIO_OTYPER_OT7


	)

7971 
	#GPIO_OTYPER_OT_8
 
GPIO_OTYPER_OT8


	)

7972 
	#GPIO_OTYPER_OT_9
 
GPIO_OTYPER_OT9


	)

7973 
	#GPIO_OTYPER_OT_10
 
GPIO_OTYPER_OT10


	)

7974 
	#GPIO_OTYPER_OT_11
 
GPIO_OTYPER_OT11


	)

7975 
	#GPIO_OTYPER_OT_12
 
GPIO_OTYPER_OT12


	)

7976 
	#GPIO_OTYPER_OT_13
 
GPIO_OTYPER_OT13


	)

7977 
	#GPIO_OTYPER_OT_14
 
GPIO_OTYPER_OT14


	)

7978 
	#GPIO_OTYPER_OT_15
 
GPIO_OTYPER_OT15


	)

7981 
	#GPIO_OSPEEDR_OSPEED0_Pos
 (0U)

	)

7982 
	#GPIO_OSPEEDR_OSPEED0_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

7983 
	#GPIO_OSPEEDR_OSPEED0
 
GPIO_OSPEEDR_OSPEED0_Msk


	)

7984 
	#GPIO_OSPEEDR_OSPEED0_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

7985 
	#GPIO_OSPEEDR_OSPEED0_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

7986 
	#GPIO_OSPEEDR_OSPEED1_Pos
 (2U)

	)

7987 
	#GPIO_OSPEEDR_OSPEED1_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

7988 
	#GPIO_OSPEEDR_OSPEED1
 
GPIO_OSPEEDR_OSPEED1_Msk


	)

7989 
	#GPIO_OSPEEDR_OSPEED1_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

7990 
	#GPIO_OSPEEDR_OSPEED1_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

7991 
	#GPIO_OSPEEDR_OSPEED2_Pos
 (4U)

	)

7992 
	#GPIO_OSPEEDR_OSPEED2_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

7993 
	#GPIO_OSPEEDR_OSPEED2
 
GPIO_OSPEEDR_OSPEED2_Msk


	)

7994 
	#GPIO_OSPEEDR_OSPEED2_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

7995 
	#GPIO_OSPEEDR_OSPEED2_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

7996 
	#GPIO_OSPEEDR_OSPEED3_Pos
 (6U)

	)

7997 
	#GPIO_OSPEEDR_OSPEED3_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

7998 
	#GPIO_OSPEEDR_OSPEED3
 
GPIO_OSPEEDR_OSPEED3_Msk


	)

7999 
	#GPIO_OSPEEDR_OSPEED3_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

8000 
	#GPIO_OSPEEDR_OSPEED3_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

8001 
	#GPIO_OSPEEDR_OSPEED4_Pos
 (8U)

	)

8002 
	#GPIO_OSPEEDR_OSPEED4_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

8003 
	#GPIO_OSPEEDR_OSPEED4
 
GPIO_OSPEEDR_OSPEED4_Msk


	)

8004 
	#GPIO_OSPEEDR_OSPEED4_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

8005 
	#GPIO_OSPEEDR_OSPEED4_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

8006 
	#GPIO_OSPEEDR_OSPEED5_Pos
 (10U)

	)

8007 
	#GPIO_OSPEEDR_OSPEED5_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

8008 
	#GPIO_OSPEEDR_OSPEED5
 
GPIO_OSPEEDR_OSPEED5_Msk


	)

8009 
	#GPIO_OSPEEDR_OSPEED5_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

8010 
	#GPIO_OSPEEDR_OSPEED5_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

8011 
	#GPIO_OSPEEDR_OSPEED6_Pos
 (12U)

	)

8012 
	#GPIO_OSPEEDR_OSPEED6_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

8013 
	#GPIO_OSPEEDR_OSPEED6
 
GPIO_OSPEEDR_OSPEED6_Msk


	)

8014 
	#GPIO_OSPEEDR_OSPEED6_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

8015 
	#GPIO_OSPEEDR_OSPEED6_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

8016 
	#GPIO_OSPEEDR_OSPEED7_Pos
 (14U)

	)

8017 
	#GPIO_OSPEEDR_OSPEED7_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

8018 
	#GPIO_OSPEEDR_OSPEED7
 
GPIO_OSPEEDR_OSPEED7_Msk


	)

8019 
	#GPIO_OSPEEDR_OSPEED7_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

8020 
	#GPIO_OSPEEDR_OSPEED7_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

8021 
	#GPIO_OSPEEDR_OSPEED8_Pos
 (16U)

	)

8022 
	#GPIO_OSPEEDR_OSPEED8_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

8023 
	#GPIO_OSPEEDR_OSPEED8
 
GPIO_OSPEEDR_OSPEED8_Msk


	)

8024 
	#GPIO_OSPEEDR_OSPEED8_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

8025 
	#GPIO_OSPEEDR_OSPEED8_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

8026 
	#GPIO_OSPEEDR_OSPEED9_Pos
 (18U)

	)

8027 
	#GPIO_OSPEEDR_OSPEED9_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

8028 
	#GPIO_OSPEEDR_OSPEED9
 
GPIO_OSPEEDR_OSPEED9_Msk


	)

8029 
	#GPIO_OSPEEDR_OSPEED9_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

8030 
	#GPIO_OSPEEDR_OSPEED9_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

8031 
	#GPIO_OSPEEDR_OSPEED10_Pos
 (20U)

	)

8032 
	#GPIO_OSPEEDR_OSPEED10_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

8033 
	#GPIO_OSPEEDR_OSPEED10
 
GPIO_OSPEEDR_OSPEED10_Msk


	)

8034 
	#GPIO_OSPEEDR_OSPEED10_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

8035 
	#GPIO_OSPEEDR_OSPEED10_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

8036 
	#GPIO_OSPEEDR_OSPEED11_Pos
 (22U)

	)

8037 
	#GPIO_OSPEEDR_OSPEED11_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

8038 
	#GPIO_OSPEEDR_OSPEED11
 
GPIO_OSPEEDR_OSPEED11_Msk


	)

8039 
	#GPIO_OSPEEDR_OSPEED11_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

8040 
	#GPIO_OSPEEDR_OSPEED11_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

8041 
	#GPIO_OSPEEDR_OSPEED12_Pos
 (24U)

	)

8042 
	#GPIO_OSPEEDR_OSPEED12_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

8043 
	#GPIO_OSPEEDR_OSPEED12
 
GPIO_OSPEEDR_OSPEED12_Msk


	)

8044 
	#GPIO_OSPEEDR_OSPEED12_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

8045 
	#GPIO_OSPEEDR_OSPEED12_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

8046 
	#GPIO_OSPEEDR_OSPEED13_Pos
 (26U)

	)

8047 
	#GPIO_OSPEEDR_OSPEED13_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

8048 
	#GPIO_OSPEEDR_OSPEED13
 
GPIO_OSPEEDR_OSPEED13_Msk


	)

8049 
	#GPIO_OSPEEDR_OSPEED13_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

8050 
	#GPIO_OSPEEDR_OSPEED13_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

8051 
	#GPIO_OSPEEDR_OSPEED14_Pos
 (28U)

	)

8052 
	#GPIO_OSPEEDR_OSPEED14_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

8053 
	#GPIO_OSPEEDR_OSPEED14
 
GPIO_OSPEEDR_OSPEED14_Msk


	)

8054 
	#GPIO_OSPEEDR_OSPEED14_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

8055 
	#GPIO_OSPEEDR_OSPEED14_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

8056 
	#GPIO_OSPEEDR_OSPEED15_Pos
 (30U)

	)

8057 
	#GPIO_OSPEEDR_OSPEED15_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

8058 
	#GPIO_OSPEEDR_OSPEED15
 
GPIO_OSPEEDR_OSPEED15_Msk


	)

8059 
	#GPIO_OSPEEDR_OSPEED15_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

8060 
	#GPIO_OSPEEDR_OSPEED15_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

8063 
	#GPIO_OSPEEDER_OSPEEDR0
 
GPIO_OSPEEDR_OSPEED0


	)

8064 
	#GPIO_OSPEEDER_OSPEEDR0_0
 
GPIO_OSPEEDR_OSPEED0_0


	)

8065 
	#GPIO_OSPEEDER_OSPEEDR0_1
 
GPIO_OSPEEDR_OSPEED0_1


	)

8066 
	#GPIO_OSPEEDER_OSPEEDR1
 
GPIO_OSPEEDR_OSPEED1


	)

8067 
	#GPIO_OSPEEDER_OSPEEDR1_0
 
GPIO_OSPEEDR_OSPEED1_0


	)

8068 
	#GPIO_OSPEEDER_OSPEEDR1_1
 
GPIO_OSPEEDR_OSPEED1_1


	)

8069 
	#GPIO_OSPEEDER_OSPEEDR2
 
GPIO_OSPEEDR_OSPEED2


	)

8070 
	#GPIO_OSPEEDER_OSPEEDR2_0
 
GPIO_OSPEEDR_OSPEED2_0


	)

8071 
	#GPIO_OSPEEDER_OSPEEDR2_1
 
GPIO_OSPEEDR_OSPEED2_1


	)

8072 
	#GPIO_OSPEEDER_OSPEEDR3
 
GPIO_OSPEEDR_OSPEED3


	)

8073 
	#GPIO_OSPEEDER_OSPEEDR3_0
 
GPIO_OSPEEDR_OSPEED3_0


	)

8074 
	#GPIO_OSPEEDER_OSPEEDR3_1
 
GPIO_OSPEEDR_OSPEED3_1


	)

8075 
	#GPIO_OSPEEDER_OSPEEDR4
 
GPIO_OSPEEDR_OSPEED4


	)

8076 
	#GPIO_OSPEEDER_OSPEEDR4_0
 
GPIO_OSPEEDR_OSPEED4_0


	)

8077 
	#GPIO_OSPEEDER_OSPEEDR4_1
 
GPIO_OSPEEDR_OSPEED4_1


	)

8078 
	#GPIO_OSPEEDER_OSPEEDR5
 
GPIO_OSPEEDR_OSPEED5


	)

8079 
	#GPIO_OSPEEDER_OSPEEDR5_0
 
GPIO_OSPEEDR_OSPEED5_0


	)

8080 
	#GPIO_OSPEEDER_OSPEEDR5_1
 
GPIO_OSPEEDR_OSPEED5_1


	)

8081 
	#GPIO_OSPEEDER_OSPEEDR6
 
GPIO_OSPEEDR_OSPEED6


	)

8082 
	#GPIO_OSPEEDER_OSPEEDR6_0
 
GPIO_OSPEEDR_OSPEED6_0


	)

8083 
	#GPIO_OSPEEDER_OSPEEDR6_1
 
GPIO_OSPEEDR_OSPEED6_1


	)

8084 
	#GPIO_OSPEEDER_OSPEEDR7
 
GPIO_OSPEEDR_OSPEED7


	)

8085 
	#GPIO_OSPEEDER_OSPEEDR7_0
 
GPIO_OSPEEDR_OSPEED7_0


	)

8086 
	#GPIO_OSPEEDER_OSPEEDR7_1
 
GPIO_OSPEEDR_OSPEED7_1


	)

8087 
	#GPIO_OSPEEDER_OSPEEDR8
 
GPIO_OSPEEDR_OSPEED8


	)

8088 
	#GPIO_OSPEEDER_OSPEEDR8_0
 
GPIO_OSPEEDR_OSPEED8_0


	)

8089 
	#GPIO_OSPEEDER_OSPEEDR8_1
 
GPIO_OSPEEDR_OSPEED8_1


	)

8090 
	#GPIO_OSPEEDER_OSPEEDR9
 
GPIO_OSPEEDR_OSPEED9


	)

8091 
	#GPIO_OSPEEDER_OSPEEDR9_0
 
GPIO_OSPEEDR_OSPEED9_0


	)

8092 
	#GPIO_OSPEEDER_OSPEEDR9_1
 
GPIO_OSPEEDR_OSPEED9_1


	)

8093 
	#GPIO_OSPEEDER_OSPEEDR10
 
GPIO_OSPEEDR_OSPEED10


	)

8094 
	#GPIO_OSPEEDER_OSPEEDR10_0
 
GPIO_OSPEEDR_OSPEED10_0


	)

8095 
	#GPIO_OSPEEDER_OSPEEDR10_1
 
GPIO_OSPEEDR_OSPEED10_1


	)

8096 
	#GPIO_OSPEEDER_OSPEEDR11
 
GPIO_OSPEEDR_OSPEED11


	)

8097 
	#GPIO_OSPEEDER_OSPEEDR11_0
 
GPIO_OSPEEDR_OSPEED11_0


	)

8098 
	#GPIO_OSPEEDER_OSPEEDR11_1
 
GPIO_OSPEEDR_OSPEED11_1


	)

8099 
	#GPIO_OSPEEDER_OSPEEDR12
 
GPIO_OSPEEDR_OSPEED12


	)

8100 
	#GPIO_OSPEEDER_OSPEEDR12_0
 
GPIO_OSPEEDR_OSPEED12_0


	)

8101 
	#GPIO_OSPEEDER_OSPEEDR12_1
 
GPIO_OSPEEDR_OSPEED12_1


	)

8102 
	#GPIO_OSPEEDER_OSPEEDR13
 
GPIO_OSPEEDR_OSPEED13


	)

8103 
	#GPIO_OSPEEDER_OSPEEDR13_0
 
GPIO_OSPEEDR_OSPEED13_0


	)

8104 
	#GPIO_OSPEEDER_OSPEEDR13_1
 
GPIO_OSPEEDR_OSPEED13_1


	)

8105 
	#GPIO_OSPEEDER_OSPEEDR14
 
GPIO_OSPEEDR_OSPEED14


	)

8106 
	#GPIO_OSPEEDER_OSPEEDR14_0
 
GPIO_OSPEEDR_OSPEED14_0


	)

8107 
	#GPIO_OSPEEDER_OSPEEDR14_1
 
GPIO_OSPEEDR_OSPEED14_1


	)

8108 
	#GPIO_OSPEEDER_OSPEEDR15
 
GPIO_OSPEEDR_OSPEED15


	)

8109 
	#GPIO_OSPEEDER_OSPEEDR15_0
 
GPIO_OSPEEDR_OSPEED15_0


	)

8110 
	#GPIO_OSPEEDER_OSPEEDR15_1
 
GPIO_OSPEEDR_OSPEED15_1


	)

8113 
	#GPIO_PUPDR_PUPD0_Pos
 (0U)

	)

8114 
	#GPIO_PUPDR_PUPD0_Msk
 (0x3U << 
GPIO_PUPDR_PUPD0_Pos
è

	)

8115 
	#GPIO_PUPDR_PUPD0
 
GPIO_PUPDR_PUPD0_Msk


	)

8116 
	#GPIO_PUPDR_PUPD0_0
 (0x1U << 
GPIO_PUPDR_PUPD0_Pos
è

	)

8117 
	#GPIO_PUPDR_PUPD0_1
 (0x2U << 
GPIO_PUPDR_PUPD0_Pos
è

	)

8118 
	#GPIO_PUPDR_PUPD1_Pos
 (2U)

	)

8119 
	#GPIO_PUPDR_PUPD1_Msk
 (0x3U << 
GPIO_PUPDR_PUPD1_Pos
è

	)

8120 
	#GPIO_PUPDR_PUPD1
 
GPIO_PUPDR_PUPD1_Msk


	)

8121 
	#GPIO_PUPDR_PUPD1_0
 (0x1U << 
GPIO_PUPDR_PUPD1_Pos
è

	)

8122 
	#GPIO_PUPDR_PUPD1_1
 (0x2U << 
GPIO_PUPDR_PUPD1_Pos
è

	)

8123 
	#GPIO_PUPDR_PUPD2_Pos
 (4U)

	)

8124 
	#GPIO_PUPDR_PUPD2_Msk
 (0x3U << 
GPIO_PUPDR_PUPD2_Pos
è

	)

8125 
	#GPIO_PUPDR_PUPD2
 
GPIO_PUPDR_PUPD2_Msk


	)

8126 
	#GPIO_PUPDR_PUPD2_0
 (0x1U << 
GPIO_PUPDR_PUPD2_Pos
è

	)

8127 
	#GPIO_PUPDR_PUPD2_1
 (0x2U << 
GPIO_PUPDR_PUPD2_Pos
è

	)

8128 
	#GPIO_PUPDR_PUPD3_Pos
 (6U)

	)

8129 
	#GPIO_PUPDR_PUPD3_Msk
 (0x3U << 
GPIO_PUPDR_PUPD3_Pos
è

	)

8130 
	#GPIO_PUPDR_PUPD3
 
GPIO_PUPDR_PUPD3_Msk


	)

8131 
	#GPIO_PUPDR_PUPD3_0
 (0x1U << 
GPIO_PUPDR_PUPD3_Pos
è

	)

8132 
	#GPIO_PUPDR_PUPD3_1
 (0x2U << 
GPIO_PUPDR_PUPD3_Pos
è

	)

8133 
	#GPIO_PUPDR_PUPD4_Pos
 (8U)

	)

8134 
	#GPIO_PUPDR_PUPD4_Msk
 (0x3U << 
GPIO_PUPDR_PUPD4_Pos
è

	)

8135 
	#GPIO_PUPDR_PUPD4
 
GPIO_PUPDR_PUPD4_Msk


	)

8136 
	#GPIO_PUPDR_PUPD4_0
 (0x1U << 
GPIO_PUPDR_PUPD4_Pos
è

	)

8137 
	#GPIO_PUPDR_PUPD4_1
 (0x2U << 
GPIO_PUPDR_PUPD4_Pos
è

	)

8138 
	#GPIO_PUPDR_PUPD5_Pos
 (10U)

	)

8139 
	#GPIO_PUPDR_PUPD5_Msk
 (0x3U << 
GPIO_PUPDR_PUPD5_Pos
è

	)

8140 
	#GPIO_PUPDR_PUPD5
 
GPIO_PUPDR_PUPD5_Msk


	)

8141 
	#GPIO_PUPDR_PUPD5_0
 (0x1U << 
GPIO_PUPDR_PUPD5_Pos
è

	)

8142 
	#GPIO_PUPDR_PUPD5_1
 (0x2U << 
GPIO_PUPDR_PUPD5_Pos
è

	)

8143 
	#GPIO_PUPDR_PUPD6_Pos
 (12U)

	)

8144 
	#GPIO_PUPDR_PUPD6_Msk
 (0x3U << 
GPIO_PUPDR_PUPD6_Pos
è

	)

8145 
	#GPIO_PUPDR_PUPD6
 
GPIO_PUPDR_PUPD6_Msk


	)

8146 
	#GPIO_PUPDR_PUPD6_0
 (0x1U << 
GPIO_PUPDR_PUPD6_Pos
è

	)

8147 
	#GPIO_PUPDR_PUPD6_1
 (0x2U << 
GPIO_PUPDR_PUPD6_Pos
è

	)

8148 
	#GPIO_PUPDR_PUPD7_Pos
 (14U)

	)

8149 
	#GPIO_PUPDR_PUPD7_Msk
 (0x3U << 
GPIO_PUPDR_PUPD7_Pos
è

	)

8150 
	#GPIO_PUPDR_PUPD7
 
GPIO_PUPDR_PUPD7_Msk


	)

8151 
	#GPIO_PUPDR_PUPD7_0
 (0x1U << 
GPIO_PUPDR_PUPD7_Pos
è

	)

8152 
	#GPIO_PUPDR_PUPD7_1
 (0x2U << 
GPIO_PUPDR_PUPD7_Pos
è

	)

8153 
	#GPIO_PUPDR_PUPD8_Pos
 (16U)

	)

8154 
	#GPIO_PUPDR_PUPD8_Msk
 (0x3U << 
GPIO_PUPDR_PUPD8_Pos
è

	)

8155 
	#GPIO_PUPDR_PUPD8
 
GPIO_PUPDR_PUPD8_Msk


	)

8156 
	#GPIO_PUPDR_PUPD8_0
 (0x1U << 
GPIO_PUPDR_PUPD8_Pos
è

	)

8157 
	#GPIO_PUPDR_PUPD8_1
 (0x2U << 
GPIO_PUPDR_PUPD8_Pos
è

	)

8158 
	#GPIO_PUPDR_PUPD9_Pos
 (18U)

	)

8159 
	#GPIO_PUPDR_PUPD9_Msk
 (0x3U << 
GPIO_PUPDR_PUPD9_Pos
è

	)

8160 
	#GPIO_PUPDR_PUPD9
 
GPIO_PUPDR_PUPD9_Msk


	)

8161 
	#GPIO_PUPDR_PUPD9_0
 (0x1U << 
GPIO_PUPDR_PUPD9_Pos
è

	)

8162 
	#GPIO_PUPDR_PUPD9_1
 (0x2U << 
GPIO_PUPDR_PUPD9_Pos
è

	)

8163 
	#GPIO_PUPDR_PUPD10_Pos
 (20U)

	)

8164 
	#GPIO_PUPDR_PUPD10_Msk
 (0x3U << 
GPIO_PUPDR_PUPD10_Pos
è

	)

8165 
	#GPIO_PUPDR_PUPD10
 
GPIO_PUPDR_PUPD10_Msk


	)

8166 
	#GPIO_PUPDR_PUPD10_0
 (0x1U << 
GPIO_PUPDR_PUPD10_Pos
è

	)

8167 
	#GPIO_PUPDR_PUPD10_1
 (0x2U << 
GPIO_PUPDR_PUPD10_Pos
è

	)

8168 
	#GPIO_PUPDR_PUPD11_Pos
 (22U)

	)

8169 
	#GPIO_PUPDR_PUPD11_Msk
 (0x3U << 
GPIO_PUPDR_PUPD11_Pos
è

	)

8170 
	#GPIO_PUPDR_PUPD11
 
GPIO_PUPDR_PUPD11_Msk


	)

8171 
	#GPIO_PUPDR_PUPD11_0
 (0x1U << 
GPIO_PUPDR_PUPD11_Pos
è

	)

8172 
	#GPIO_PUPDR_PUPD11_1
 (0x2U << 
GPIO_PUPDR_PUPD11_Pos
è

	)

8173 
	#GPIO_PUPDR_PUPD12_Pos
 (24U)

	)

8174 
	#GPIO_PUPDR_PUPD12_Msk
 (0x3U << 
GPIO_PUPDR_PUPD12_Pos
è

	)

8175 
	#GPIO_PUPDR_PUPD12
 
GPIO_PUPDR_PUPD12_Msk


	)

8176 
	#GPIO_PUPDR_PUPD12_0
 (0x1U << 
GPIO_PUPDR_PUPD12_Pos
è

	)

8177 
	#GPIO_PUPDR_PUPD12_1
 (0x2U << 
GPIO_PUPDR_PUPD12_Pos
è

	)

8178 
	#GPIO_PUPDR_PUPD13_Pos
 (26U)

	)

8179 
	#GPIO_PUPDR_PUPD13_Msk
 (0x3U << 
GPIO_PUPDR_PUPD13_Pos
è

	)

8180 
	#GPIO_PUPDR_PUPD13
 
GPIO_PUPDR_PUPD13_Msk


	)

8181 
	#GPIO_PUPDR_PUPD13_0
 (0x1U << 
GPIO_PUPDR_PUPD13_Pos
è

	)

8182 
	#GPIO_PUPDR_PUPD13_1
 (0x2U << 
GPIO_PUPDR_PUPD13_Pos
è

	)

8183 
	#GPIO_PUPDR_PUPD14_Pos
 (28U)

	)

8184 
	#GPIO_PUPDR_PUPD14_Msk
 (0x3U << 
GPIO_PUPDR_PUPD14_Pos
è

	)

8185 
	#GPIO_PUPDR_PUPD14
 
GPIO_PUPDR_PUPD14_Msk


	)

8186 
	#GPIO_PUPDR_PUPD14_0
 (0x1U << 
GPIO_PUPDR_PUPD14_Pos
è

	)

8187 
	#GPIO_PUPDR_PUPD14_1
 (0x2U << 
GPIO_PUPDR_PUPD14_Pos
è

	)

8188 
	#GPIO_PUPDR_PUPD15_Pos
 (30U)

	)

8189 
	#GPIO_PUPDR_PUPD15_Msk
 (0x3U << 
GPIO_PUPDR_PUPD15_Pos
è

	)

8190 
	#GPIO_PUPDR_PUPD15
 
GPIO_PUPDR_PUPD15_Msk


	)

8191 
	#GPIO_PUPDR_PUPD15_0
 (0x1U << 
GPIO_PUPDR_PUPD15_Pos
è

	)

8192 
	#GPIO_PUPDR_PUPD15_1
 (0x2U << 
GPIO_PUPDR_PUPD15_Pos
è

	)

8195 
	#GPIO_PUPDR_PUPDR0
 
GPIO_PUPDR_PUPD0


	)

8196 
	#GPIO_PUPDR_PUPDR0_0
 
GPIO_PUPDR_PUPD0_0


	)

8197 
	#GPIO_PUPDR_PUPDR0_1
 
GPIO_PUPDR_PUPD0_1


	)

8198 
	#GPIO_PUPDR_PUPDR1
 
GPIO_PUPDR_PUPD1


	)

8199 
	#GPIO_PUPDR_PUPDR1_0
 
GPIO_PUPDR_PUPD1_0


	)

8200 
	#GPIO_PUPDR_PUPDR1_1
 
GPIO_PUPDR_PUPD1_1


	)

8201 
	#GPIO_PUPDR_PUPDR2
 
GPIO_PUPDR_PUPD2


	)

8202 
	#GPIO_PUPDR_PUPDR2_0
 
GPIO_PUPDR_PUPD2_0


	)

8203 
	#GPIO_PUPDR_PUPDR2_1
 
GPIO_PUPDR_PUPD2_1


	)

8204 
	#GPIO_PUPDR_PUPDR3
 
GPIO_PUPDR_PUPD3


	)

8205 
	#GPIO_PUPDR_PUPDR3_0
 
GPIO_PUPDR_PUPD3_0


	)

8206 
	#GPIO_PUPDR_PUPDR3_1
 
GPIO_PUPDR_PUPD3_1


	)

8207 
	#GPIO_PUPDR_PUPDR4
 
GPIO_PUPDR_PUPD4


	)

8208 
	#GPIO_PUPDR_PUPDR4_0
 
GPIO_PUPDR_PUPD4_0


	)

8209 
	#GPIO_PUPDR_PUPDR4_1
 
GPIO_PUPDR_PUPD4_1


	)

8210 
	#GPIO_PUPDR_PUPDR5
 
GPIO_PUPDR_PUPD5


	)

8211 
	#GPIO_PUPDR_PUPDR5_0
 
GPIO_PUPDR_PUPD5_0


	)

8212 
	#GPIO_PUPDR_PUPDR5_1
 
GPIO_PUPDR_PUPD5_1


	)

8213 
	#GPIO_PUPDR_PUPDR6
 
GPIO_PUPDR_PUPD6


	)

8214 
	#GPIO_PUPDR_PUPDR6_0
 
GPIO_PUPDR_PUPD6_0


	)

8215 
	#GPIO_PUPDR_PUPDR6_1
 
GPIO_PUPDR_PUPD6_1


	)

8216 
	#GPIO_PUPDR_PUPDR7
 
GPIO_PUPDR_PUPD7


	)

8217 
	#GPIO_PUPDR_PUPDR7_0
 
GPIO_PUPDR_PUPD7_0


	)

8218 
	#GPIO_PUPDR_PUPDR7_1
 
GPIO_PUPDR_PUPD7_1


	)

8219 
	#GPIO_PUPDR_PUPDR8
 
GPIO_PUPDR_PUPD8


	)

8220 
	#GPIO_PUPDR_PUPDR8_0
 
GPIO_PUPDR_PUPD8_0


	)

8221 
	#GPIO_PUPDR_PUPDR8_1
 
GPIO_PUPDR_PUPD8_1


	)

8222 
	#GPIO_PUPDR_PUPDR9
 
GPIO_PUPDR_PUPD9


	)

8223 
	#GPIO_PUPDR_PUPDR9_0
 
GPIO_PUPDR_PUPD9_0


	)

8224 
	#GPIO_PUPDR_PUPDR9_1
 
GPIO_PUPDR_PUPD9_1


	)

8225 
	#GPIO_PUPDR_PUPDR10
 
GPIO_PUPDR_PUPD10


	)

8226 
	#GPIO_PUPDR_PUPDR10_0
 
GPIO_PUPDR_PUPD10_0


	)

8227 
	#GPIO_PUPDR_PUPDR10_1
 
GPIO_PUPDR_PUPD10_1


	)

8228 
	#GPIO_PUPDR_PUPDR11
 
GPIO_PUPDR_PUPD11


	)

8229 
	#GPIO_PUPDR_PUPDR11_0
 
GPIO_PUPDR_PUPD11_0


	)

8230 
	#GPIO_PUPDR_PUPDR11_1
 
GPIO_PUPDR_PUPD11_1


	)

8231 
	#GPIO_PUPDR_PUPDR12
 
GPIO_PUPDR_PUPD12


	)

8232 
	#GPIO_PUPDR_PUPDR12_0
 
GPIO_PUPDR_PUPD12_0


	)

8233 
	#GPIO_PUPDR_PUPDR12_1
 
GPIO_PUPDR_PUPD12_1


	)

8234 
	#GPIO_PUPDR_PUPDR13
 
GPIO_PUPDR_PUPD13


	)

8235 
	#GPIO_PUPDR_PUPDR13_0
 
GPIO_PUPDR_PUPD13_0


	)

8236 
	#GPIO_PUPDR_PUPDR13_1
 
GPIO_PUPDR_PUPD13_1


	)

8237 
	#GPIO_PUPDR_PUPDR14
 
GPIO_PUPDR_PUPD14


	)

8238 
	#GPIO_PUPDR_PUPDR14_0
 
GPIO_PUPDR_PUPD14_0


	)

8239 
	#GPIO_PUPDR_PUPDR14_1
 
GPIO_PUPDR_PUPD14_1


	)

8240 
	#GPIO_PUPDR_PUPDR15
 
GPIO_PUPDR_PUPD15


	)

8241 
	#GPIO_PUPDR_PUPDR15_0
 
GPIO_PUPDR_PUPD15_0


	)

8242 
	#GPIO_PUPDR_PUPDR15_1
 
GPIO_PUPDR_PUPD15_1


	)

8245 
	#GPIO_IDR_ID0_Pos
 (0U)

	)

8246 
	#GPIO_IDR_ID0_Msk
 (0x1U << 
GPIO_IDR_ID0_Pos
è

	)

8247 
	#GPIO_IDR_ID0
 
GPIO_IDR_ID0_Msk


	)

8248 
	#GPIO_IDR_ID1_Pos
 (1U)

	)

8249 
	#GPIO_IDR_ID1_Msk
 (0x1U << 
GPIO_IDR_ID1_Pos
è

	)

8250 
	#GPIO_IDR_ID1
 
GPIO_IDR_ID1_Msk


	)

8251 
	#GPIO_IDR_ID2_Pos
 (2U)

	)

8252 
	#GPIO_IDR_ID2_Msk
 (0x1U << 
GPIO_IDR_ID2_Pos
è

	)

8253 
	#GPIO_IDR_ID2
 
GPIO_IDR_ID2_Msk


	)

8254 
	#GPIO_IDR_ID3_Pos
 (3U)

	)

8255 
	#GPIO_IDR_ID3_Msk
 (0x1U << 
GPIO_IDR_ID3_Pos
è

	)

8256 
	#GPIO_IDR_ID3
 
GPIO_IDR_ID3_Msk


	)

8257 
	#GPIO_IDR_ID4_Pos
 (4U)

	)

8258 
	#GPIO_IDR_ID4_Msk
 (0x1U << 
GPIO_IDR_ID4_Pos
è

	)

8259 
	#GPIO_IDR_ID4
 
GPIO_IDR_ID4_Msk


	)

8260 
	#GPIO_IDR_ID5_Pos
 (5U)

	)

8261 
	#GPIO_IDR_ID5_Msk
 (0x1U << 
GPIO_IDR_ID5_Pos
è

	)

8262 
	#GPIO_IDR_ID5
 
GPIO_IDR_ID5_Msk


	)

8263 
	#GPIO_IDR_ID6_Pos
 (6U)

	)

8264 
	#GPIO_IDR_ID6_Msk
 (0x1U << 
GPIO_IDR_ID6_Pos
è

	)

8265 
	#GPIO_IDR_ID6
 
GPIO_IDR_ID6_Msk


	)

8266 
	#GPIO_IDR_ID7_Pos
 (7U)

	)

8267 
	#GPIO_IDR_ID7_Msk
 (0x1U << 
GPIO_IDR_ID7_Pos
è

	)

8268 
	#GPIO_IDR_ID7
 
GPIO_IDR_ID7_Msk


	)

8269 
	#GPIO_IDR_ID8_Pos
 (8U)

	)

8270 
	#GPIO_IDR_ID8_Msk
 (0x1U << 
GPIO_IDR_ID8_Pos
è

	)

8271 
	#GPIO_IDR_ID8
 
GPIO_IDR_ID8_Msk


	)

8272 
	#GPIO_IDR_ID9_Pos
 (9U)

	)

8273 
	#GPIO_IDR_ID9_Msk
 (0x1U << 
GPIO_IDR_ID9_Pos
è

	)

8274 
	#GPIO_IDR_ID9
 
GPIO_IDR_ID9_Msk


	)

8275 
	#GPIO_IDR_ID10_Pos
 (10U)

	)

8276 
	#GPIO_IDR_ID10_Msk
 (0x1U << 
GPIO_IDR_ID10_Pos
è

	)

8277 
	#GPIO_IDR_ID10
 
GPIO_IDR_ID10_Msk


	)

8278 
	#GPIO_IDR_ID11_Pos
 (11U)

	)

8279 
	#GPIO_IDR_ID11_Msk
 (0x1U << 
GPIO_IDR_ID11_Pos
è

	)

8280 
	#GPIO_IDR_ID11
 
GPIO_IDR_ID11_Msk


	)

8281 
	#GPIO_IDR_ID12_Pos
 (12U)

	)

8282 
	#GPIO_IDR_ID12_Msk
 (0x1U << 
GPIO_IDR_ID12_Pos
è

	)

8283 
	#GPIO_IDR_ID12
 
GPIO_IDR_ID12_Msk


	)

8284 
	#GPIO_IDR_ID13_Pos
 (13U)

	)

8285 
	#GPIO_IDR_ID13_Msk
 (0x1U << 
GPIO_IDR_ID13_Pos
è

	)

8286 
	#GPIO_IDR_ID13
 
GPIO_IDR_ID13_Msk


	)

8287 
	#GPIO_IDR_ID14_Pos
 (14U)

	)

8288 
	#GPIO_IDR_ID14_Msk
 (0x1U << 
GPIO_IDR_ID14_Pos
è

	)

8289 
	#GPIO_IDR_ID14
 
GPIO_IDR_ID14_Msk


	)

8290 
	#GPIO_IDR_ID15_Pos
 (15U)

	)

8291 
	#GPIO_IDR_ID15_Msk
 (0x1U << 
GPIO_IDR_ID15_Pos
è

	)

8292 
	#GPIO_IDR_ID15
 
GPIO_IDR_ID15_Msk


	)

8295 
	#GPIO_IDR_IDR_0
 
GPIO_IDR_ID0


	)

8296 
	#GPIO_IDR_IDR_1
 
GPIO_IDR_ID1


	)

8297 
	#GPIO_IDR_IDR_2
 
GPIO_IDR_ID2


	)

8298 
	#GPIO_IDR_IDR_3
 
GPIO_IDR_ID3


	)

8299 
	#GPIO_IDR_IDR_4
 
GPIO_IDR_ID4


	)

8300 
	#GPIO_IDR_IDR_5
 
GPIO_IDR_ID5


	)

8301 
	#GPIO_IDR_IDR_6
 
GPIO_IDR_ID6


	)

8302 
	#GPIO_IDR_IDR_7
 
GPIO_IDR_ID7


	)

8303 
	#GPIO_IDR_IDR_8
 
GPIO_IDR_ID8


	)

8304 
	#GPIO_IDR_IDR_9
 
GPIO_IDR_ID9


	)

8305 
	#GPIO_IDR_IDR_10
 
GPIO_IDR_ID10


	)

8306 
	#GPIO_IDR_IDR_11
 
GPIO_IDR_ID11


	)

8307 
	#GPIO_IDR_IDR_12
 
GPIO_IDR_ID12


	)

8308 
	#GPIO_IDR_IDR_13
 
GPIO_IDR_ID13


	)

8309 
	#GPIO_IDR_IDR_14
 
GPIO_IDR_ID14


	)

8310 
	#GPIO_IDR_IDR_15
 
GPIO_IDR_ID15


	)

8313 
	#GPIO_ODR_OD0_Pos
 (0U)

	)

8314 
	#GPIO_ODR_OD0_Msk
 (0x1U << 
GPIO_ODR_OD0_Pos
è

	)

8315 
	#GPIO_ODR_OD0
 
GPIO_ODR_OD0_Msk


	)

8316 
	#GPIO_ODR_OD1_Pos
 (1U)

	)

8317 
	#GPIO_ODR_OD1_Msk
 (0x1U << 
GPIO_ODR_OD1_Pos
è

	)

8318 
	#GPIO_ODR_OD1
 
GPIO_ODR_OD1_Msk


	)

8319 
	#GPIO_ODR_OD2_Pos
 (2U)

	)

8320 
	#GPIO_ODR_OD2_Msk
 (0x1U << 
GPIO_ODR_OD2_Pos
è

	)

8321 
	#GPIO_ODR_OD2
 
GPIO_ODR_OD2_Msk


	)

8322 
	#GPIO_ODR_OD3_Pos
 (3U)

	)

8323 
	#GPIO_ODR_OD3_Msk
 (0x1U << 
GPIO_ODR_OD3_Pos
è

	)

8324 
	#GPIO_ODR_OD3
 
GPIO_ODR_OD3_Msk


	)

8325 
	#GPIO_ODR_OD4_Pos
 (4U)

	)

8326 
	#GPIO_ODR_OD4_Msk
 (0x1U << 
GPIO_ODR_OD4_Pos
è

	)

8327 
	#GPIO_ODR_OD4
 
GPIO_ODR_OD4_Msk


	)

8328 
	#GPIO_ODR_OD5_Pos
 (5U)

	)

8329 
	#GPIO_ODR_OD5_Msk
 (0x1U << 
GPIO_ODR_OD5_Pos
è

	)

8330 
	#GPIO_ODR_OD5
 
GPIO_ODR_OD5_Msk


	)

8331 
	#GPIO_ODR_OD6_Pos
 (6U)

	)

8332 
	#GPIO_ODR_OD6_Msk
 (0x1U << 
GPIO_ODR_OD6_Pos
è

	)

8333 
	#GPIO_ODR_OD6
 
GPIO_ODR_OD6_Msk


	)

8334 
	#GPIO_ODR_OD7_Pos
 (7U)

	)

8335 
	#GPIO_ODR_OD7_Msk
 (0x1U << 
GPIO_ODR_OD7_Pos
è

	)

8336 
	#GPIO_ODR_OD7
 
GPIO_ODR_OD7_Msk


	)

8337 
	#GPIO_ODR_OD8_Pos
 (8U)

	)

8338 
	#GPIO_ODR_OD8_Msk
 (0x1U << 
GPIO_ODR_OD8_Pos
è

	)

8339 
	#GPIO_ODR_OD8
 
GPIO_ODR_OD8_Msk


	)

8340 
	#GPIO_ODR_OD9_Pos
 (9U)

	)

8341 
	#GPIO_ODR_OD9_Msk
 (0x1U << 
GPIO_ODR_OD9_Pos
è

	)

8342 
	#GPIO_ODR_OD9
 
GPIO_ODR_OD9_Msk


	)

8343 
	#GPIO_ODR_OD10_Pos
 (10U)

	)

8344 
	#GPIO_ODR_OD10_Msk
 (0x1U << 
GPIO_ODR_OD10_Pos
è

	)

8345 
	#GPIO_ODR_OD10
 
GPIO_ODR_OD10_Msk


	)

8346 
	#GPIO_ODR_OD11_Pos
 (11U)

	)

8347 
	#GPIO_ODR_OD11_Msk
 (0x1U << 
GPIO_ODR_OD11_Pos
è

	)

8348 
	#GPIO_ODR_OD11
 
GPIO_ODR_OD11_Msk


	)

8349 
	#GPIO_ODR_OD12_Pos
 (12U)

	)

8350 
	#GPIO_ODR_OD12_Msk
 (0x1U << 
GPIO_ODR_OD12_Pos
è

	)

8351 
	#GPIO_ODR_OD12
 
GPIO_ODR_OD12_Msk


	)

8352 
	#GPIO_ODR_OD13_Pos
 (13U)

	)

8353 
	#GPIO_ODR_OD13_Msk
 (0x1U << 
GPIO_ODR_OD13_Pos
è

	)

8354 
	#GPIO_ODR_OD13
 
GPIO_ODR_OD13_Msk


	)

8355 
	#GPIO_ODR_OD14_Pos
 (14U)

	)

8356 
	#GPIO_ODR_OD14_Msk
 (0x1U << 
GPIO_ODR_OD14_Pos
è

	)

8357 
	#GPIO_ODR_OD14
 
GPIO_ODR_OD14_Msk


	)

8358 
	#GPIO_ODR_OD15_Pos
 (15U)

	)

8359 
	#GPIO_ODR_OD15_Msk
 (0x1U << 
GPIO_ODR_OD15_Pos
è

	)

8360 
	#GPIO_ODR_OD15
 
GPIO_ODR_OD15_Msk


	)

8362 
	#GPIO_ODR_ODR_0
 
GPIO_ODR_OD0


	)

8363 
	#GPIO_ODR_ODR_1
 
GPIO_ODR_OD1


	)

8364 
	#GPIO_ODR_ODR_2
 
GPIO_ODR_OD2


	)

8365 
	#GPIO_ODR_ODR_3
 
GPIO_ODR_OD3


	)

8366 
	#GPIO_ODR_ODR_4
 
GPIO_ODR_OD4


	)

8367 
	#GPIO_ODR_ODR_5
 
GPIO_ODR_OD5


	)

8368 
	#GPIO_ODR_ODR_6
 
GPIO_ODR_OD6


	)

8369 
	#GPIO_ODR_ODR_7
 
GPIO_ODR_OD7


	)

8370 
	#GPIO_ODR_ODR_8
 
GPIO_ODR_OD8


	)

8371 
	#GPIO_ODR_ODR_9
 
GPIO_ODR_OD9


	)

8372 
	#GPIO_ODR_ODR_10
 
GPIO_ODR_OD10


	)

8373 
	#GPIO_ODR_ODR_11
 
GPIO_ODR_OD11


	)

8374 
	#GPIO_ODR_ODR_12
 
GPIO_ODR_OD12


	)

8375 
	#GPIO_ODR_ODR_13
 
GPIO_ODR_OD13


	)

8376 
	#GPIO_ODR_ODR_14
 
GPIO_ODR_OD14


	)

8377 
	#GPIO_ODR_ODR_15
 
GPIO_ODR_OD15


	)

8380 
	#GPIO_BSRR_BS0_Pos
 (0U)

	)

8381 
	#GPIO_BSRR_BS0_Msk
 (0x1U << 
GPIO_BSRR_BS0_Pos
è

	)

8382 
	#GPIO_BSRR_BS0
 
GPIO_BSRR_BS0_Msk


	)

8383 
	#GPIO_BSRR_BS1_Pos
 (1U)

	)

8384 
	#GPIO_BSRR_BS1_Msk
 (0x1U << 
GPIO_BSRR_BS1_Pos
è

	)

8385 
	#GPIO_BSRR_BS1
 
GPIO_BSRR_BS1_Msk


	)

8386 
	#GPIO_BSRR_BS2_Pos
 (2U)

	)

8387 
	#GPIO_BSRR_BS2_Msk
 (0x1U << 
GPIO_BSRR_BS2_Pos
è

	)

8388 
	#GPIO_BSRR_BS2
 
GPIO_BSRR_BS2_Msk


	)

8389 
	#GPIO_BSRR_BS3_Pos
 (3U)

	)

8390 
	#GPIO_BSRR_BS3_Msk
 (0x1U << 
GPIO_BSRR_BS3_Pos
è

	)

8391 
	#GPIO_BSRR_BS3
 
GPIO_BSRR_BS3_Msk


	)

8392 
	#GPIO_BSRR_BS4_Pos
 (4U)

	)

8393 
	#GPIO_BSRR_BS4_Msk
 (0x1U << 
GPIO_BSRR_BS4_Pos
è

	)

8394 
	#GPIO_BSRR_BS4
 
GPIO_BSRR_BS4_Msk


	)

8395 
	#GPIO_BSRR_BS5_Pos
 (5U)

	)

8396 
	#GPIO_BSRR_BS5_Msk
 (0x1U << 
GPIO_BSRR_BS5_Pos
è

	)

8397 
	#GPIO_BSRR_BS5
 
GPIO_BSRR_BS5_Msk


	)

8398 
	#GPIO_BSRR_BS6_Pos
 (6U)

	)

8399 
	#GPIO_BSRR_BS6_Msk
 (0x1U << 
GPIO_BSRR_BS6_Pos
è

	)

8400 
	#GPIO_BSRR_BS6
 
GPIO_BSRR_BS6_Msk


	)

8401 
	#GPIO_BSRR_BS7_Pos
 (7U)

	)

8402 
	#GPIO_BSRR_BS7_Msk
 (0x1U << 
GPIO_BSRR_BS7_Pos
è

	)

8403 
	#GPIO_BSRR_BS7
 
GPIO_BSRR_BS7_Msk


	)

8404 
	#GPIO_BSRR_BS8_Pos
 (8U)

	)

8405 
	#GPIO_BSRR_BS8_Msk
 (0x1U << 
GPIO_BSRR_BS8_Pos
è

	)

8406 
	#GPIO_BSRR_BS8
 
GPIO_BSRR_BS8_Msk


	)

8407 
	#GPIO_BSRR_BS9_Pos
 (9U)

	)

8408 
	#GPIO_BSRR_BS9_Msk
 (0x1U << 
GPIO_BSRR_BS9_Pos
è

	)

8409 
	#GPIO_BSRR_BS9
 
GPIO_BSRR_BS9_Msk


	)

8410 
	#GPIO_BSRR_BS10_Pos
 (10U)

	)

8411 
	#GPIO_BSRR_BS10_Msk
 (0x1U << 
GPIO_BSRR_BS10_Pos
è

	)

8412 
	#GPIO_BSRR_BS10
 
GPIO_BSRR_BS10_Msk


	)

8413 
	#GPIO_BSRR_BS11_Pos
 (11U)

	)

8414 
	#GPIO_BSRR_BS11_Msk
 (0x1U << 
GPIO_BSRR_BS11_Pos
è

	)

8415 
	#GPIO_BSRR_BS11
 
GPIO_BSRR_BS11_Msk


	)

8416 
	#GPIO_BSRR_BS12_Pos
 (12U)

	)

8417 
	#GPIO_BSRR_BS12_Msk
 (0x1U << 
GPIO_BSRR_BS12_Pos
è

	)

8418 
	#GPIO_BSRR_BS12
 
GPIO_BSRR_BS12_Msk


	)

8419 
	#GPIO_BSRR_BS13_Pos
 (13U)

	)

8420 
	#GPIO_BSRR_BS13_Msk
 (0x1U << 
GPIO_BSRR_BS13_Pos
è

	)

8421 
	#GPIO_BSRR_BS13
 
GPIO_BSRR_BS13_Msk


	)

8422 
	#GPIO_BSRR_BS14_Pos
 (14U)

	)

8423 
	#GPIO_BSRR_BS14_Msk
 (0x1U << 
GPIO_BSRR_BS14_Pos
è

	)

8424 
	#GPIO_BSRR_BS14
 
GPIO_BSRR_BS14_Msk


	)

8425 
	#GPIO_BSRR_BS15_Pos
 (15U)

	)

8426 
	#GPIO_BSRR_BS15_Msk
 (0x1U << 
GPIO_BSRR_BS15_Pos
è

	)

8427 
	#GPIO_BSRR_BS15
 
GPIO_BSRR_BS15_Msk


	)

8428 
	#GPIO_BSRR_BR0_Pos
 (16U)

	)

8429 
	#GPIO_BSRR_BR0_Msk
 (0x1U << 
GPIO_BSRR_BR0_Pos
è

	)

8430 
	#GPIO_BSRR_BR0
 
GPIO_BSRR_BR0_Msk


	)

8431 
	#GPIO_BSRR_BR1_Pos
 (17U)

	)

8432 
	#GPIO_BSRR_BR1_Msk
 (0x1U << 
GPIO_BSRR_BR1_Pos
è

	)

8433 
	#GPIO_BSRR_BR1
 
GPIO_BSRR_BR1_Msk


	)

8434 
	#GPIO_BSRR_BR2_Pos
 (18U)

	)

8435 
	#GPIO_BSRR_BR2_Msk
 (0x1U << 
GPIO_BSRR_BR2_Pos
è

	)

8436 
	#GPIO_BSRR_BR2
 
GPIO_BSRR_BR2_Msk


	)

8437 
	#GPIO_BSRR_BR3_Pos
 (19U)

	)

8438 
	#GPIO_BSRR_BR3_Msk
 (0x1U << 
GPIO_BSRR_BR3_Pos
è

	)

8439 
	#GPIO_BSRR_BR3
 
GPIO_BSRR_BR3_Msk


	)

8440 
	#GPIO_BSRR_BR4_Pos
 (20U)

	)

8441 
	#GPIO_BSRR_BR4_Msk
 (0x1U << 
GPIO_BSRR_BR4_Pos
è

	)

8442 
	#GPIO_BSRR_BR4
 
GPIO_BSRR_BR4_Msk


	)

8443 
	#GPIO_BSRR_BR5_Pos
 (21U)

	)

8444 
	#GPIO_BSRR_BR5_Msk
 (0x1U << 
GPIO_BSRR_BR5_Pos
è

	)

8445 
	#GPIO_BSRR_BR5
 
GPIO_BSRR_BR5_Msk


	)

8446 
	#GPIO_BSRR_BR6_Pos
 (22U)

	)

8447 
	#GPIO_BSRR_BR6_Msk
 (0x1U << 
GPIO_BSRR_BR6_Pos
è

	)

8448 
	#GPIO_BSRR_BR6
 
GPIO_BSRR_BR6_Msk


	)

8449 
	#GPIO_BSRR_BR7_Pos
 (23U)

	)

8450 
	#GPIO_BSRR_BR7_Msk
 (0x1U << 
GPIO_BSRR_BR7_Pos
è

	)

8451 
	#GPIO_BSRR_BR7
 
GPIO_BSRR_BR7_Msk


	)

8452 
	#GPIO_BSRR_BR8_Pos
 (24U)

	)

8453 
	#GPIO_BSRR_BR8_Msk
 (0x1U << 
GPIO_BSRR_BR8_Pos
è

	)

8454 
	#GPIO_BSRR_BR8
 
GPIO_BSRR_BR8_Msk


	)

8455 
	#GPIO_BSRR_BR9_Pos
 (25U)

	)

8456 
	#GPIO_BSRR_BR9_Msk
 (0x1U << 
GPIO_BSRR_BR9_Pos
è

	)

8457 
	#GPIO_BSRR_BR9
 
GPIO_BSRR_BR9_Msk


	)

8458 
	#GPIO_BSRR_BR10_Pos
 (26U)

	)

8459 
	#GPIO_BSRR_BR10_Msk
 (0x1U << 
GPIO_BSRR_BR10_Pos
è

	)

8460 
	#GPIO_BSRR_BR10
 
GPIO_BSRR_BR10_Msk


	)

8461 
	#GPIO_BSRR_BR11_Pos
 (27U)

	)

8462 
	#GPIO_BSRR_BR11_Msk
 (0x1U << 
GPIO_BSRR_BR11_Pos
è

	)

8463 
	#GPIO_BSRR_BR11
 
GPIO_BSRR_BR11_Msk


	)

8464 
	#GPIO_BSRR_BR12_Pos
 (28U)

	)

8465 
	#GPIO_BSRR_BR12_Msk
 (0x1U << 
GPIO_BSRR_BR12_Pos
è

	)

8466 
	#GPIO_BSRR_BR12
 
GPIO_BSRR_BR12_Msk


	)

8467 
	#GPIO_BSRR_BR13_Pos
 (29U)

	)

8468 
	#GPIO_BSRR_BR13_Msk
 (0x1U << 
GPIO_BSRR_BR13_Pos
è

	)

8469 
	#GPIO_BSRR_BR13
 
GPIO_BSRR_BR13_Msk


	)

8470 
	#GPIO_BSRR_BR14_Pos
 (30U)

	)

8471 
	#GPIO_BSRR_BR14_Msk
 (0x1U << 
GPIO_BSRR_BR14_Pos
è

	)

8472 
	#GPIO_BSRR_BR14
 
GPIO_BSRR_BR14_Msk


	)

8473 
	#GPIO_BSRR_BR15_Pos
 (31U)

	)

8474 
	#GPIO_BSRR_BR15_Msk
 (0x1U << 
GPIO_BSRR_BR15_Pos
è

	)

8475 
	#GPIO_BSRR_BR15
 
GPIO_BSRR_BR15_Msk


	)

8478 
	#GPIO_BSRR_BS_0
 
GPIO_BSRR_BS0


	)

8479 
	#GPIO_BSRR_BS_1
 
GPIO_BSRR_BS1


	)

8480 
	#GPIO_BSRR_BS_2
 
GPIO_BSRR_BS2


	)

8481 
	#GPIO_BSRR_BS_3
 
GPIO_BSRR_BS3


	)

8482 
	#GPIO_BSRR_BS_4
 
GPIO_BSRR_BS4


	)

8483 
	#GPIO_BSRR_BS_5
 
GPIO_BSRR_BS5


	)

8484 
	#GPIO_BSRR_BS_6
 
GPIO_BSRR_BS6


	)

8485 
	#GPIO_BSRR_BS_7
 
GPIO_BSRR_BS7


	)

8486 
	#GPIO_BSRR_BS_8
 
GPIO_BSRR_BS8


	)

8487 
	#GPIO_BSRR_BS_9
 
GPIO_BSRR_BS9


	)

8488 
	#GPIO_BSRR_BS_10
 
GPIO_BSRR_BS10


	)

8489 
	#GPIO_BSRR_BS_11
 
GPIO_BSRR_BS11


	)

8490 
	#GPIO_BSRR_BS_12
 
GPIO_BSRR_BS12


	)

8491 
	#GPIO_BSRR_BS_13
 
GPIO_BSRR_BS13


	)

8492 
	#GPIO_BSRR_BS_14
 
GPIO_BSRR_BS14


	)

8493 
	#GPIO_BSRR_BS_15
 
GPIO_BSRR_BS15


	)

8494 
	#GPIO_BSRR_BR_0
 
GPIO_BSRR_BR0


	)

8495 
	#GPIO_BSRR_BR_1
 
GPIO_BSRR_BR1


	)

8496 
	#GPIO_BSRR_BR_2
 
GPIO_BSRR_BR2


	)

8497 
	#GPIO_BSRR_BR_3
 
GPIO_BSRR_BR3


	)

8498 
	#GPIO_BSRR_BR_4
 
GPIO_BSRR_BR4


	)

8499 
	#GPIO_BSRR_BR_5
 
GPIO_BSRR_BR5


	)

8500 
	#GPIO_BSRR_BR_6
 
GPIO_BSRR_BR6


	)

8501 
	#GPIO_BSRR_BR_7
 
GPIO_BSRR_BR7


	)

8502 
	#GPIO_BSRR_BR_8
 
GPIO_BSRR_BR8


	)

8503 
	#GPIO_BSRR_BR_9
 
GPIO_BSRR_BR9


	)

8504 
	#GPIO_BSRR_BR_10
 
GPIO_BSRR_BR10


	)

8505 
	#GPIO_BSRR_BR_11
 
GPIO_BSRR_BR11


	)

8506 
	#GPIO_BSRR_BR_12
 
GPIO_BSRR_BR12


	)

8507 
	#GPIO_BSRR_BR_13
 
GPIO_BSRR_BR13


	)

8508 
	#GPIO_BSRR_BR_14
 
GPIO_BSRR_BR14


	)

8509 
	#GPIO_BSRR_BR_15
 
GPIO_BSRR_BR15


	)

8511 
	#GPIO_LCKR_LCK0_Pos
 (0U)

	)

8512 
	#GPIO_LCKR_LCK0_Msk
 (0x1U << 
GPIO_LCKR_LCK0_Pos
è

	)

8513 
	#GPIO_LCKR_LCK0
 
GPIO_LCKR_LCK0_Msk


	)

8514 
	#GPIO_LCKR_LCK1_Pos
 (1U)

	)

8515 
	#GPIO_LCKR_LCK1_Msk
 (0x1U << 
GPIO_LCKR_LCK1_Pos
è

	)

8516 
	#GPIO_LCKR_LCK1
 
GPIO_LCKR_LCK1_Msk


	)

8517 
	#GPIO_LCKR_LCK2_Pos
 (2U)

	)

8518 
	#GPIO_LCKR_LCK2_Msk
 (0x1U << 
GPIO_LCKR_LCK2_Pos
è

	)

8519 
	#GPIO_LCKR_LCK2
 
GPIO_LCKR_LCK2_Msk


	)

8520 
	#GPIO_LCKR_LCK3_Pos
 (3U)

	)

8521 
	#GPIO_LCKR_LCK3_Msk
 (0x1U << 
GPIO_LCKR_LCK3_Pos
è

	)

8522 
	#GPIO_LCKR_LCK3
 
GPIO_LCKR_LCK3_Msk


	)

8523 
	#GPIO_LCKR_LCK4_Pos
 (4U)

	)

8524 
	#GPIO_LCKR_LCK4_Msk
 (0x1U << 
GPIO_LCKR_LCK4_Pos
è

	)

8525 
	#GPIO_LCKR_LCK4
 
GPIO_LCKR_LCK4_Msk


	)

8526 
	#GPIO_LCKR_LCK5_Pos
 (5U)

	)

8527 
	#GPIO_LCKR_LCK5_Msk
 (0x1U << 
GPIO_LCKR_LCK5_Pos
è

	)

8528 
	#GPIO_LCKR_LCK5
 
GPIO_LCKR_LCK5_Msk


	)

8529 
	#GPIO_LCKR_LCK6_Pos
 (6U)

	)

8530 
	#GPIO_LCKR_LCK6_Msk
 (0x1U << 
GPIO_LCKR_LCK6_Pos
è

	)

8531 
	#GPIO_LCKR_LCK6
 
GPIO_LCKR_LCK6_Msk


	)

8532 
	#GPIO_LCKR_LCK7_Pos
 (7U)

	)

8533 
	#GPIO_LCKR_LCK7_Msk
 (0x1U << 
GPIO_LCKR_LCK7_Pos
è

	)

8534 
	#GPIO_LCKR_LCK7
 
GPIO_LCKR_LCK7_Msk


	)

8535 
	#GPIO_LCKR_LCK8_Pos
 (8U)

	)

8536 
	#GPIO_LCKR_LCK8_Msk
 (0x1U << 
GPIO_LCKR_LCK8_Pos
è

	)

8537 
	#GPIO_LCKR_LCK8
 
GPIO_LCKR_LCK8_Msk


	)

8538 
	#GPIO_LCKR_LCK9_Pos
 (9U)

	)

8539 
	#GPIO_LCKR_LCK9_Msk
 (0x1U << 
GPIO_LCKR_LCK9_Pos
è

	)

8540 
	#GPIO_LCKR_LCK9
 
GPIO_LCKR_LCK9_Msk


	)

8541 
	#GPIO_LCKR_LCK10_Pos
 (10U)

	)

8542 
	#GPIO_LCKR_LCK10_Msk
 (0x1U << 
GPIO_LCKR_LCK10_Pos
è

	)

8543 
	#GPIO_LCKR_LCK10
 
GPIO_LCKR_LCK10_Msk


	)

8544 
	#GPIO_LCKR_LCK11_Pos
 (11U)

	)

8545 
	#GPIO_LCKR_LCK11_Msk
 (0x1U << 
GPIO_LCKR_LCK11_Pos
è

	)

8546 
	#GPIO_LCKR_LCK11
 
GPIO_LCKR_LCK11_Msk


	)

8547 
	#GPIO_LCKR_LCK12_Pos
 (12U)

	)

8548 
	#GPIO_LCKR_LCK12_Msk
 (0x1U << 
GPIO_LCKR_LCK12_Pos
è

	)

8549 
	#GPIO_LCKR_LCK12
 
GPIO_LCKR_LCK12_Msk


	)

8550 
	#GPIO_LCKR_LCK13_Pos
 (13U)

	)

8551 
	#GPIO_LCKR_LCK13_Msk
 (0x1U << 
GPIO_LCKR_LCK13_Pos
è

	)

8552 
	#GPIO_LCKR_LCK13
 
GPIO_LCKR_LCK13_Msk


	)

8553 
	#GPIO_LCKR_LCK14_Pos
 (14U)

	)

8554 
	#GPIO_LCKR_LCK14_Msk
 (0x1U << 
GPIO_LCKR_LCK14_Pos
è

	)

8555 
	#GPIO_LCKR_LCK14
 
GPIO_LCKR_LCK14_Msk


	)

8556 
	#GPIO_LCKR_LCK15_Pos
 (15U)

	)

8557 
	#GPIO_LCKR_LCK15_Msk
 (0x1U << 
GPIO_LCKR_LCK15_Pos
è

	)

8558 
	#GPIO_LCKR_LCK15
 
GPIO_LCKR_LCK15_Msk


	)

8559 
	#GPIO_LCKR_LCKK_Pos
 (16U)

	)

8560 
	#GPIO_LCKR_LCKK_Msk
 (0x1U << 
GPIO_LCKR_LCKK_Pos
è

	)

8561 
	#GPIO_LCKR_LCKK
 
GPIO_LCKR_LCKK_Msk


	)

8563 
	#GPIO_AFRL_AFSEL0_Pos
 (0U)

	)

8564 
	#GPIO_AFRL_AFSEL0_Msk
 (0xFU << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8565 
	#GPIO_AFRL_AFSEL0
 
GPIO_AFRL_AFSEL0_Msk


	)

8566 
	#GPIO_AFRL_AFSEL0_0
 (0x1U << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8567 
	#GPIO_AFRL_AFSEL0_1
 (0x2U << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8568 
	#GPIO_AFRL_AFSEL0_2
 (0x4U << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8569 
	#GPIO_AFRL_AFSEL0_3
 (0x8U << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8570 
	#GPIO_AFRL_AFSEL1_Pos
 (4U)

	)

8571 
	#GPIO_AFRL_AFSEL1_Msk
 (0xFU << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8572 
	#GPIO_AFRL_AFSEL1
 
GPIO_AFRL_AFSEL1_Msk


	)

8573 
	#GPIO_AFRL_AFSEL1_0
 (0x1U << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8574 
	#GPIO_AFRL_AFSEL1_1
 (0x2U << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8575 
	#GPIO_AFRL_AFSEL1_2
 (0x4U << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8576 
	#GPIO_AFRL_AFSEL1_3
 (0x8U << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8577 
	#GPIO_AFRL_AFSEL2_Pos
 (8U)

	)

8578 
	#GPIO_AFRL_AFSEL2_Msk
 (0xFU << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8579 
	#GPIO_AFRL_AFSEL2
 
GPIO_AFRL_AFSEL2_Msk


	)

8580 
	#GPIO_AFRL_AFSEL2_0
 (0x1U << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8581 
	#GPIO_AFRL_AFSEL2_1
 (0x2U << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8582 
	#GPIO_AFRL_AFSEL2_2
 (0x4U << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8583 
	#GPIO_AFRL_AFSEL2_3
 (0x8U << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8584 
	#GPIO_AFRL_AFSEL3_Pos
 (12U)

	)

8585 
	#GPIO_AFRL_AFSEL3_Msk
 (0xFU << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8586 
	#GPIO_AFRL_AFSEL3
 
GPIO_AFRL_AFSEL3_Msk


	)

8587 
	#GPIO_AFRL_AFSEL3_0
 (0x1U << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8588 
	#GPIO_AFRL_AFSEL3_1
 (0x2U << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8589 
	#GPIO_AFRL_AFSEL3_2
 (0x4U << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8590 
	#GPIO_AFRL_AFSEL3_3
 (0x8U << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8591 
	#GPIO_AFRL_AFSEL4_Pos
 (16U)

	)

8592 
	#GPIO_AFRL_AFSEL4_Msk
 (0xFU << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8593 
	#GPIO_AFRL_AFSEL4
 
GPIO_AFRL_AFSEL4_Msk


	)

8594 
	#GPIO_AFRL_AFSEL4_0
 (0x1U << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8595 
	#GPIO_AFRL_AFSEL4_1
 (0x2U << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8596 
	#GPIO_AFRL_AFSEL4_2
 (0x4U << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8597 
	#GPIO_AFRL_AFSEL4_3
 (0x8U << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8598 
	#GPIO_AFRL_AFSEL5_Pos
 (20U)

	)

8599 
	#GPIO_AFRL_AFSEL5_Msk
 (0xFU << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8600 
	#GPIO_AFRL_AFSEL5
 
GPIO_AFRL_AFSEL5_Msk


	)

8601 
	#GPIO_AFRL_AFSEL5_0
 (0x1U << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8602 
	#GPIO_AFRL_AFSEL5_1
 (0x2U << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8603 
	#GPIO_AFRL_AFSEL5_2
 (0x4U << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8604 
	#GPIO_AFRL_AFSEL5_3
 (0x8U << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8605 
	#GPIO_AFRL_AFSEL6_Pos
 (24U)

	)

8606 
	#GPIO_AFRL_AFSEL6_Msk
 (0xFU << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8607 
	#GPIO_AFRL_AFSEL6
 
GPIO_AFRL_AFSEL6_Msk


	)

8608 
	#GPIO_AFRL_AFSEL6_0
 (0x1U << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8609 
	#GPIO_AFRL_AFSEL6_1
 (0x2U << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8610 
	#GPIO_AFRL_AFSEL6_2
 (0x4U << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8611 
	#GPIO_AFRL_AFSEL6_3
 (0x8U << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8612 
	#GPIO_AFRL_AFSEL7_Pos
 (28U)

	)

8613 
	#GPIO_AFRL_AFSEL7_Msk
 (0xFU << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8614 
	#GPIO_AFRL_AFSEL7
 
GPIO_AFRL_AFSEL7_Msk


	)

8615 
	#GPIO_AFRL_AFSEL7_0
 (0x1U << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8616 
	#GPIO_AFRL_AFSEL7_1
 (0x2U << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8617 
	#GPIO_AFRL_AFSEL7_2
 (0x4U << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8618 
	#GPIO_AFRL_AFSEL7_3
 (0x8U << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8621 
	#GPIO_AFRL_AFRL0
 
GPIO_AFRL_AFSEL0


	)

8622 
	#GPIO_AFRL_AFRL0_0
 
GPIO_AFRL_AFSEL0_0


	)

8623 
	#GPIO_AFRL_AFRL0_1
 
GPIO_AFRL_AFSEL0_1


	)

8624 
	#GPIO_AFRL_AFRL0_2
 
GPIO_AFRL_AFSEL0_2


	)

8625 
	#GPIO_AFRL_AFRL0_3
 
GPIO_AFRL_AFSEL0_3


	)

8626 
	#GPIO_AFRL_AFRL1
 
GPIO_AFRL_AFSEL1


	)

8627 
	#GPIO_AFRL_AFRL1_0
 
GPIO_AFRL_AFSEL1_0


	)

8628 
	#GPIO_AFRL_AFRL1_1
 
GPIO_AFRL_AFSEL1_1


	)

8629 
	#GPIO_AFRL_AFRL1_2
 
GPIO_AFRL_AFSEL1_2


	)

8630 
	#GPIO_AFRL_AFRL1_3
 
GPIO_AFRL_AFSEL1_3


	)

8631 
	#GPIO_AFRL_AFRL2
 
GPIO_AFRL_AFSEL2


	)

8632 
	#GPIO_AFRL_AFRL2_0
 
GPIO_AFRL_AFSEL2_0


	)

8633 
	#GPIO_AFRL_AFRL2_1
 
GPIO_AFRL_AFSEL2_1


	)

8634 
	#GPIO_AFRL_AFRL2_2
 
GPIO_AFRL_AFSEL2_2


	)

8635 
	#GPIO_AFRL_AFRL2_3
 
GPIO_AFRL_AFSEL2_3


	)

8636 
	#GPIO_AFRL_AFRL3
 
GPIO_AFRL_AFSEL3


	)

8637 
	#GPIO_AFRL_AFRL3_0
 
GPIO_AFRL_AFSEL3_0


	)

8638 
	#GPIO_AFRL_AFRL3_1
 
GPIO_AFRL_AFSEL3_1


	)

8639 
	#GPIO_AFRL_AFRL3_2
 
GPIO_AFRL_AFSEL3_2


	)

8640 
	#GPIO_AFRL_AFRL3_3
 
GPIO_AFRL_AFSEL3_3


	)

8641 
	#GPIO_AFRL_AFRL4
 
GPIO_AFRL_AFSEL4


	)

8642 
	#GPIO_AFRL_AFRL4_0
 
GPIO_AFRL_AFSEL4_0


	)

8643 
	#GPIO_AFRL_AFRL4_1
 
GPIO_AFRL_AFSEL4_1


	)

8644 
	#GPIO_AFRL_AFRL4_2
 
GPIO_AFRL_AFSEL4_2


	)

8645 
	#GPIO_AFRL_AFRL4_3
 
GPIO_AFRL_AFSEL4_3


	)

8646 
	#GPIO_AFRL_AFRL5
 
GPIO_AFRL_AFSEL5


	)

8647 
	#GPIO_AFRL_AFRL5_0
 
GPIO_AFRL_AFSEL5_0


	)

8648 
	#GPIO_AFRL_AFRL5_1
 
GPIO_AFRL_AFSEL5_1


	)

8649 
	#GPIO_AFRL_AFRL5_2
 
GPIO_AFRL_AFSEL5_2


	)

8650 
	#GPIO_AFRL_AFRL5_3
 
GPIO_AFRL_AFSEL5_3


	)

8651 
	#GPIO_AFRL_AFRL6
 
GPIO_AFRL_AFSEL6


	)

8652 
	#GPIO_AFRL_AFRL6_0
 
GPIO_AFRL_AFSEL6_0


	)

8653 
	#GPIO_AFRL_AFRL6_1
 
GPIO_AFRL_AFSEL6_1


	)

8654 
	#GPIO_AFRL_AFRL6_2
 
GPIO_AFRL_AFSEL6_2


	)

8655 
	#GPIO_AFRL_AFRL6_3
 
GPIO_AFRL_AFSEL6_3


	)

8656 
	#GPIO_AFRL_AFRL7
 
GPIO_AFRL_AFSEL7


	)

8657 
	#GPIO_AFRL_AFRL7_0
 
GPIO_AFRL_AFSEL7_0


	)

8658 
	#GPIO_AFRL_AFRL7_1
 
GPIO_AFRL_AFSEL7_1


	)

8659 
	#GPIO_AFRL_AFRL7_2
 
GPIO_AFRL_AFSEL7_2


	)

8660 
	#GPIO_AFRL_AFRL7_3
 
GPIO_AFRL_AFSEL7_3


	)

8663 
	#GPIO_AFRH_AFSEL8_Pos
 (0U)

	)

8664 
	#GPIO_AFRH_AFSEL8_Msk
 (0xFU << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8665 
	#GPIO_AFRH_AFSEL8
 
GPIO_AFRH_AFSEL8_Msk


	)

8666 
	#GPIO_AFRH_AFSEL8_0
 (0x1U << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8667 
	#GPIO_AFRH_AFSEL8_1
 (0x2U << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8668 
	#GPIO_AFRH_AFSEL8_2
 (0x4U << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8669 
	#GPIO_AFRH_AFSEL8_3
 (0x8U << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8670 
	#GPIO_AFRH_AFSEL9_Pos
 (4U)

	)

8671 
	#GPIO_AFRH_AFSEL9_Msk
 (0xFU << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8672 
	#GPIO_AFRH_AFSEL9
 
GPIO_AFRH_AFSEL9_Msk


	)

8673 
	#GPIO_AFRH_AFSEL9_0
 (0x1U << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8674 
	#GPIO_AFRH_AFSEL9_1
 (0x2U << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8675 
	#GPIO_AFRH_AFSEL9_2
 (0x4U << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8676 
	#GPIO_AFRH_AFSEL9_3
 (0x8U << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8677 
	#GPIO_AFRH_AFSEL10_Pos
 (8U)

	)

8678 
	#GPIO_AFRH_AFSEL10_Msk
 (0xFU << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8679 
	#GPIO_AFRH_AFSEL10
 
GPIO_AFRH_AFSEL10_Msk


	)

8680 
	#GPIO_AFRH_AFSEL10_0
 (0x1U << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8681 
	#GPIO_AFRH_AFSEL10_1
 (0x2U << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8682 
	#GPIO_AFRH_AFSEL10_2
 (0x4U << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8683 
	#GPIO_AFRH_AFSEL10_3
 (0x8U << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8684 
	#GPIO_AFRH_AFSEL11_Pos
 (12U)

	)

8685 
	#GPIO_AFRH_AFSEL11_Msk
 (0xFU << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8686 
	#GPIO_AFRH_AFSEL11
 
GPIO_AFRH_AFSEL11_Msk


	)

8687 
	#GPIO_AFRH_AFSEL11_0
 (0x1U << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8688 
	#GPIO_AFRH_AFSEL11_1
 (0x2U << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8689 
	#GPIO_AFRH_AFSEL11_2
 (0x4U << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8690 
	#GPIO_AFRH_AFSEL11_3
 (0x8U << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8691 
	#GPIO_AFRH_AFSEL12_Pos
 (16U)

	)

8692 
	#GPIO_AFRH_AFSEL12_Msk
 (0xFU << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8693 
	#GPIO_AFRH_AFSEL12
 
GPIO_AFRH_AFSEL12_Msk


	)

8694 
	#GPIO_AFRH_AFSEL12_0
 (0x1U << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8695 
	#GPIO_AFRH_AFSEL12_1
 (0x2U << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8696 
	#GPIO_AFRH_AFSEL12_2
 (0x4U << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8697 
	#GPIO_AFRH_AFSEL12_3
 (0x8U << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8698 
	#GPIO_AFRH_AFSEL13_Pos
 (20U)

	)

8699 
	#GPIO_AFRH_AFSEL13_Msk
 (0xFU << 
GPIO_AFRH_AFSEL13_Pos
è

	)

8700 
	#GPIO_AFRH_AFSEL13
 
GPIO_AFRH_AFSEL13_Msk


	)

8701 
	#GPIO_AFRH_AFSEL13_0
 (0x1U << 
GPIO_AFRH_AFSEL13_Pos
è

	)

8702 
	#GPIO_AFRH_AFSEL13_1
 (0x2U << 
GPIO_AFRH_AFSEL13_Pos
è

	)

8703 
	#GPIO_AFRH_AFSEL13_2
 (0x4U << 
GPIO_AFRH_AFSEL13_Pos
è

	)

8704 
	#GPIO_AFRH_AFSEL13_3
 (0x8U << 
GPIO_AFRH_AFSEL13_Pos
è

	)

8705 
	#GPIO_AFRH_AFSEL14_Pos
 (24U)

	)

8706 
	#GPIO_AFRH_AFSEL14_Msk
 (0xFU << 
GPIO_AFRH_AFSEL14_Pos
è

	)

8707 
	#GPIO_AFRH_AFSEL14
 
GPIO_AFRH_AFSEL14_Msk


	)

8708 
	#GPIO_AFRH_AFSEL14_0
 (0x1U << 
GPIO_AFRH_AFSEL14_Pos
è

	)

8709 
	#GPIO_AFRH_AFSEL14_1
 (0x2U << 
GPIO_AFRH_AFSEL14_Pos
è

	)

8710 
	#GPIO_AFRH_AFSEL14_2
 (0x4U << 
GPIO_AFRH_AFSEL14_Pos
è

	)

8711 
	#GPIO_AFRH_AFSEL14_3
 (0x8U << 
GPIO_AFRH_AFSEL14_Pos
è

	)

8712 
	#GPIO_AFRH_AFSEL15_Pos
 (28U)

	)

8713 
	#GPIO_AFRH_AFSEL15_Msk
 (0xFU << 
GPIO_AFRH_AFSEL15_Pos
è

	)

8714 
	#GPIO_AFRH_AFSEL15
 
GPIO_AFRH_AFSEL15_Msk


	)

8715 
	#GPIO_AFRH_AFSEL15_0
 (0x1U << 
GPIO_AFRH_AFSEL15_Pos
è

	)

8716 
	#GPIO_AFRH_AFSEL15_1
 (0x2U << 
GPIO_AFRH_AFSEL15_Pos
è

	)

8717 
	#GPIO_AFRH_AFSEL15_2
 (0x4U << 
GPIO_AFRH_AFSEL15_Pos
è

	)

8718 
	#GPIO_AFRH_AFSEL15_3
 (0x8U << 
GPIO_AFRH_AFSEL15_Pos
è

	)

8721 
	#GPIO_AFRH_AFRH0
 
GPIO_AFRH_AFSEL8


	)

8722 
	#GPIO_AFRH_AFRH0_0
 
GPIO_AFRH_AFSEL8_0


	)

8723 
	#GPIO_AFRH_AFRH0_1
 
GPIO_AFRH_AFSEL8_1


	)

8724 
	#GPIO_AFRH_AFRH0_2
 
GPIO_AFRH_AFSEL8_2


	)

8725 
	#GPIO_AFRH_AFRH0_3
 
GPIO_AFRH_AFSEL8_3


	)

8726 
	#GPIO_AFRH_AFRH1
 
GPIO_AFRH_AFSEL9


	)

8727 
	#GPIO_AFRH_AFRH1_0
 
GPIO_AFRH_AFSEL9_0


	)

8728 
	#GPIO_AFRH_AFRH1_1
 
GPIO_AFRH_AFSEL9_1


	)

8729 
	#GPIO_AFRH_AFRH1_2
 
GPIO_AFRH_AFSEL9_2


	)

8730 
	#GPIO_AFRH_AFRH1_3
 
GPIO_AFRH_AFSEL9_3


	)

8731 
	#GPIO_AFRH_AFRH2
 
GPIO_AFRH_AFSEL10


	)

8732 
	#GPIO_AFRH_AFRH2_0
 
GPIO_AFRH_AFSEL10_0


	)

8733 
	#GPIO_AFRH_AFRH2_1
 
GPIO_AFRH_AFSEL10_1


	)

8734 
	#GPIO_AFRH_AFRH2_2
 
GPIO_AFRH_AFSEL10_2


	)

8735 
	#GPIO_AFRH_AFRH2_3
 
GPIO_AFRH_AFSEL10_3


	)

8736 
	#GPIO_AFRH_AFRH3
 
GPIO_AFRH_AFSEL11


	)

8737 
	#GPIO_AFRH_AFRH3_0
 
GPIO_AFRH_AFSEL11_0


	)

8738 
	#GPIO_AFRH_AFRH3_1
 
GPIO_AFRH_AFSEL11_1


	)

8739 
	#GPIO_AFRH_AFRH3_2
 
GPIO_AFRH_AFSEL11_2


	)

8740 
	#GPIO_AFRH_AFRH3_3
 
GPIO_AFRH_AFSEL11_3


	)

8741 
	#GPIO_AFRH_AFRH4
 
GPIO_AFRH_AFSEL12


	)

8742 
	#GPIO_AFRH_AFRH4_0
 
GPIO_AFRH_AFSEL12_0


	)

8743 
	#GPIO_AFRH_AFRH4_1
 
GPIO_AFRH_AFSEL12_1


	)

8744 
	#GPIO_AFRH_AFRH4_2
 
GPIO_AFRH_AFSEL12_2


	)

8745 
	#GPIO_AFRH_AFRH4_3
 
GPIO_AFRH_AFSEL12_3


	)

8746 
	#GPIO_AFRH_AFRH5
 
GPIO_AFRH_AFSEL13


	)

8747 
	#GPIO_AFRH_AFRH5_0
 
GPIO_AFRH_AFSEL13_0


	)

8748 
	#GPIO_AFRH_AFRH5_1
 
GPIO_AFRH_AFSEL13_1


	)

8749 
	#GPIO_AFRH_AFRH5_2
 
GPIO_AFRH_AFSEL13_2


	)

8750 
	#GPIO_AFRH_AFRH5_3
 
GPIO_AFRH_AFSEL13_3


	)

8751 
	#GPIO_AFRH_AFRH6
 
GPIO_AFRH_AFSEL14


	)

8752 
	#GPIO_AFRH_AFRH6_0
 
GPIO_AFRH_AFSEL14_0


	)

8753 
	#GPIO_AFRH_AFRH6_1
 
GPIO_AFRH_AFSEL14_1


	)

8754 
	#GPIO_AFRH_AFRH6_2
 
GPIO_AFRH_AFSEL14_2


	)

8755 
	#GPIO_AFRH_AFRH6_3
 
GPIO_AFRH_AFSEL14_3


	)

8756 
	#GPIO_AFRH_AFRH7
 
GPIO_AFRH_AFSEL15


	)

8757 
	#GPIO_AFRH_AFRH7_0
 
GPIO_AFRH_AFSEL15_0


	)

8758 
	#GPIO_AFRH_AFRH7_1
 
GPIO_AFRH_AFSEL15_1


	)

8759 
	#GPIO_AFRH_AFRH7_2
 
GPIO_AFRH_AFSEL15_2


	)

8760 
	#GPIO_AFRH_AFRH7_3
 
GPIO_AFRH_AFSEL15_3


	)

8763 
	#GPIO_BRR_BR0_Pos
 (0U)

	)

8764 
	#GPIO_BRR_BR0_Msk
 (0x1U << 
GPIO_BRR_BR0_Pos
è

	)

8765 
	#GPIO_BRR_BR0
 
GPIO_BRR_BR0_Msk


	)

8766 
	#GPIO_BRR_BR1_Pos
 (1U)

	)

8767 
	#GPIO_BRR_BR1_Msk
 (0x1U << 
GPIO_BRR_BR1_Pos
è

	)

8768 
	#GPIO_BRR_BR1
 
GPIO_BRR_BR1_Msk


	)

8769 
	#GPIO_BRR_BR2_Pos
 (2U)

	)

8770 
	#GPIO_BRR_BR2_Msk
 (0x1U << 
GPIO_BRR_BR2_Pos
è

	)

8771 
	#GPIO_BRR_BR2
 
GPIO_BRR_BR2_Msk


	)

8772 
	#GPIO_BRR_BR3_Pos
 (3U)

	)

8773 
	#GPIO_BRR_BR3_Msk
 (0x1U << 
GPIO_BRR_BR3_Pos
è

	)

8774 
	#GPIO_BRR_BR3
 
GPIO_BRR_BR3_Msk


	)

8775 
	#GPIO_BRR_BR4_Pos
 (4U)

	)

8776 
	#GPIO_BRR_BR4_Msk
 (0x1U << 
GPIO_BRR_BR4_Pos
è

	)

8777 
	#GPIO_BRR_BR4
 
GPIO_BRR_BR4_Msk


	)

8778 
	#GPIO_BRR_BR5_Pos
 (5U)

	)

8779 
	#GPIO_BRR_BR5_Msk
 (0x1U << 
GPIO_BRR_BR5_Pos
è

	)

8780 
	#GPIO_BRR_BR5
 
GPIO_BRR_BR5_Msk


	)

8781 
	#GPIO_BRR_BR6_Pos
 (6U)

	)

8782 
	#GPIO_BRR_BR6_Msk
 (0x1U << 
GPIO_BRR_BR6_Pos
è

	)

8783 
	#GPIO_BRR_BR6
 
GPIO_BRR_BR6_Msk


	)

8784 
	#GPIO_BRR_BR7_Pos
 (7U)

	)

8785 
	#GPIO_BRR_BR7_Msk
 (0x1U << 
GPIO_BRR_BR7_Pos
è

	)

8786 
	#GPIO_BRR_BR7
 
GPIO_BRR_BR7_Msk


	)

8787 
	#GPIO_BRR_BR8_Pos
 (8U)

	)

8788 
	#GPIO_BRR_BR8_Msk
 (0x1U << 
GPIO_BRR_BR8_Pos
è

	)

8789 
	#GPIO_BRR_BR8
 
GPIO_BRR_BR8_Msk


	)

8790 
	#GPIO_BRR_BR9_Pos
 (9U)

	)

8791 
	#GPIO_BRR_BR9_Msk
 (0x1U << 
GPIO_BRR_BR9_Pos
è

	)

8792 
	#GPIO_BRR_BR9
 
GPIO_BRR_BR9_Msk


	)

8793 
	#GPIO_BRR_BR10_Pos
 (10U)

	)

8794 
	#GPIO_BRR_BR10_Msk
 (0x1U << 
GPIO_BRR_BR10_Pos
è

	)

8795 
	#GPIO_BRR_BR10
 
GPIO_BRR_BR10_Msk


	)

8796 
	#GPIO_BRR_BR11_Pos
 (11U)

	)

8797 
	#GPIO_BRR_BR11_Msk
 (0x1U << 
GPIO_BRR_BR11_Pos
è

	)

8798 
	#GPIO_BRR_BR11
 
GPIO_BRR_BR11_Msk


	)

8799 
	#GPIO_BRR_BR12_Pos
 (12U)

	)

8800 
	#GPIO_BRR_BR12_Msk
 (0x1U << 
GPIO_BRR_BR12_Pos
è

	)

8801 
	#GPIO_BRR_BR12
 
GPIO_BRR_BR12_Msk


	)

8802 
	#GPIO_BRR_BR13_Pos
 (13U)

	)

8803 
	#GPIO_BRR_BR13_Msk
 (0x1U << 
GPIO_BRR_BR13_Pos
è

	)

8804 
	#GPIO_BRR_BR13
 
GPIO_BRR_BR13_Msk


	)

8805 
	#GPIO_BRR_BR14_Pos
 (14U)

	)

8806 
	#GPIO_BRR_BR14_Msk
 (0x1U << 
GPIO_BRR_BR14_Pos
è

	)

8807 
	#GPIO_BRR_BR14
 
GPIO_BRR_BR14_Msk


	)

8808 
	#GPIO_BRR_BR15_Pos
 (15U)

	)

8809 
	#GPIO_BRR_BR15_Msk
 (0x1U << 
GPIO_BRR_BR15_Pos
è

	)

8810 
	#GPIO_BRR_BR15
 
GPIO_BRR_BR15_Msk


	)

8819 
	#I2C_CR1_PE_Pos
 (0U)

	)

8820 
	#I2C_CR1_PE_Msk
 (0x1U << 
I2C_CR1_PE_Pos
è

	)

8821 
	#I2C_CR1_PE
 
I2C_CR1_PE_Msk


	)

8822 
	#I2C_CR1_SMBUS_Pos
 (1U)

	)

8823 
	#I2C_CR1_SMBUS_Msk
 (0x1U << 
I2C_CR1_SMBUS_Pos
è

	)

8824 
	#I2C_CR1_SMBUS
 
I2C_CR1_SMBUS_Msk


	)

8825 
	#I2C_CR1_SMBTYPE_Pos
 (3U)

	)

8826 
	#I2C_CR1_SMBTYPE_Msk
 (0x1U << 
I2C_CR1_SMBTYPE_Pos
è

	)

8827 
	#I2C_CR1_SMBTYPE
 
I2C_CR1_SMBTYPE_Msk


	)

8828 
	#I2C_CR1_ENARP_Pos
 (4U)

	)

8829 
	#I2C_CR1_ENARP_Msk
 (0x1U << 
I2C_CR1_ENARP_Pos
è

	)

8830 
	#I2C_CR1_ENARP
 
I2C_CR1_ENARP_Msk


	)

8831 
	#I2C_CR1_ENPEC_Pos
 (5U)

	)

8832 
	#I2C_CR1_ENPEC_Msk
 (0x1U << 
I2C_CR1_ENPEC_Pos
è

	)

8833 
	#I2C_CR1_ENPEC
 
I2C_CR1_ENPEC_Msk


	)

8834 
	#I2C_CR1_ENGC_Pos
 (6U)

	)

8835 
	#I2C_CR1_ENGC_Msk
 (0x1U << 
I2C_CR1_ENGC_Pos
è

	)

8836 
	#I2C_CR1_ENGC
 
I2C_CR1_ENGC_Msk


	)

8837 
	#I2C_CR1_NOSTRETCH_Pos
 (7U)

	)

8838 
	#I2C_CR1_NOSTRETCH_Msk
 (0x1U << 
I2C_CR1_NOSTRETCH_Pos
è

	)

8839 
	#I2C_CR1_NOSTRETCH
 
I2C_CR1_NOSTRETCH_Msk


	)

8840 
	#I2C_CR1_START_Pos
 (8U)

	)

8841 
	#I2C_CR1_START_Msk
 (0x1U << 
I2C_CR1_START_Pos
è

	)

8842 
	#I2C_CR1_START
 
I2C_CR1_START_Msk


	)

8843 
	#I2C_CR1_STOP_Pos
 (9U)

	)

8844 
	#I2C_CR1_STOP_Msk
 (0x1U << 
I2C_CR1_STOP_Pos
è

	)

8845 
	#I2C_CR1_STOP
 
I2C_CR1_STOP_Msk


	)

8846 
	#I2C_CR1_ACK_Pos
 (10U)

	)

8847 
	#I2C_CR1_ACK_Msk
 (0x1U << 
I2C_CR1_ACK_Pos
è

	)

8848 
	#I2C_CR1_ACK
 
I2C_CR1_ACK_Msk


	)

8849 
	#I2C_CR1_POS_Pos
 (11U)

	)

8850 
	#I2C_CR1_POS_Msk
 (0x1U << 
I2C_CR1_POS_Pos
è

	)

8851 
	#I2C_CR1_POS
 
I2C_CR1_POS_Msk


	)

8852 
	#I2C_CR1_PEC_Pos
 (12U)

	)

8853 
	#I2C_CR1_PEC_Msk
 (0x1U << 
I2C_CR1_PEC_Pos
è

	)

8854 
	#I2C_CR1_PEC
 
I2C_CR1_PEC_Msk


	)

8855 
	#I2C_CR1_ALERT_Pos
 (13U)

	)

8856 
	#I2C_CR1_ALERT_Msk
 (0x1U << 
I2C_CR1_ALERT_Pos
è

	)

8857 
	#I2C_CR1_ALERT
 
I2C_CR1_ALERT_Msk


	)

8858 
	#I2C_CR1_SWRST_Pos
 (15U)

	)

8859 
	#I2C_CR1_SWRST_Msk
 (0x1U << 
I2C_CR1_SWRST_Pos
è

	)

8860 
	#I2C_CR1_SWRST
 
I2C_CR1_SWRST_Msk


	)

8863 
	#I2C_CR2_FREQ_Pos
 (0U)

	)

8864 
	#I2C_CR2_FREQ_Msk
 (0x3FU << 
I2C_CR2_FREQ_Pos
è

	)

8865 
	#I2C_CR2_FREQ
 
I2C_CR2_FREQ_Msk


	)

8866 
	#I2C_CR2_FREQ_0
 (0x01U << 
I2C_CR2_FREQ_Pos
è

	)

8867 
	#I2C_CR2_FREQ_1
 (0x02U << 
I2C_CR2_FREQ_Pos
è

	)

8868 
	#I2C_CR2_FREQ_2
 (0x04U << 
I2C_CR2_FREQ_Pos
è

	)

8869 
	#I2C_CR2_FREQ_3
 (0x08U << 
I2C_CR2_FREQ_Pos
è

	)

8870 
	#I2C_CR2_FREQ_4
 (0x10U << 
I2C_CR2_FREQ_Pos
è

	)

8871 
	#I2C_CR2_FREQ_5
 (0x20U << 
I2C_CR2_FREQ_Pos
è

	)

8873 
	#I2C_CR2_ITERREN_Pos
 (8U)

	)

8874 
	#I2C_CR2_ITERREN_Msk
 (0x1U << 
I2C_CR2_ITERREN_Pos
è

	)

8875 
	#I2C_CR2_ITERREN
 
I2C_CR2_ITERREN_Msk


	)

8876 
	#I2C_CR2_ITEVTEN_Pos
 (9U)

	)

8877 
	#I2C_CR2_ITEVTEN_Msk
 (0x1U << 
I2C_CR2_ITEVTEN_Pos
è

	)

8878 
	#I2C_CR2_ITEVTEN
 
I2C_CR2_ITEVTEN_Msk


	)

8879 
	#I2C_CR2_ITBUFEN_Pos
 (10U)

	)

8880 
	#I2C_CR2_ITBUFEN_Msk
 (0x1U << 
I2C_CR2_ITBUFEN_Pos
è

	)

8881 
	#I2C_CR2_ITBUFEN
 
I2C_CR2_ITBUFEN_Msk


	)

8882 
	#I2C_CR2_DMAEN_Pos
 (11U)

	)

8883 
	#I2C_CR2_DMAEN_Msk
 (0x1U << 
I2C_CR2_DMAEN_Pos
è

	)

8884 
	#I2C_CR2_DMAEN
 
I2C_CR2_DMAEN_Msk


	)

8885 
	#I2C_CR2_LAST_Pos
 (12U)

	)

8886 
	#I2C_CR2_LAST_Msk
 (0x1U << 
I2C_CR2_LAST_Pos
è

	)

8887 
	#I2C_CR2_LAST
 
I2C_CR2_LAST_Msk


	)

8890 
	#I2C_OAR1_ADD1_7
 0x000000FEU

	)

8891 
	#I2C_OAR1_ADD8_9
 0x00000300U

	)

8893 
	#I2C_OAR1_ADD0_Pos
 (0U)

	)

8894 
	#I2C_OAR1_ADD0_Msk
 (0x1U << 
I2C_OAR1_ADD0_Pos
è

	)

8895 
	#I2C_OAR1_ADD0
 
I2C_OAR1_ADD0_Msk


	)

8896 
	#I2C_OAR1_ADD1_Pos
 (1U)

	)

8897 
	#I2C_OAR1_ADD1_Msk
 (0x1U << 
I2C_OAR1_ADD1_Pos
è

	)

8898 
	#I2C_OAR1_ADD1
 
I2C_OAR1_ADD1_Msk


	)

8899 
	#I2C_OAR1_ADD2_Pos
 (2U)

	)

8900 
	#I2C_OAR1_ADD2_Msk
 (0x1U << 
I2C_OAR1_ADD2_Pos
è

	)

8901 
	#I2C_OAR1_ADD2
 
I2C_OAR1_ADD2_Msk


	)

8902 
	#I2C_OAR1_ADD3_Pos
 (3U)

	)

8903 
	#I2C_OAR1_ADD3_Msk
 (0x1U << 
I2C_OAR1_ADD3_Pos
è

	)

8904 
	#I2C_OAR1_ADD3
 
I2C_OAR1_ADD3_Msk


	)

8905 
	#I2C_OAR1_ADD4_Pos
 (4U)

	)

8906 
	#I2C_OAR1_ADD4_Msk
 (0x1U << 
I2C_OAR1_ADD4_Pos
è

	)

8907 
	#I2C_OAR1_ADD4
 
I2C_OAR1_ADD4_Msk


	)

8908 
	#I2C_OAR1_ADD5_Pos
 (5U)

	)

8909 
	#I2C_OAR1_ADD5_Msk
 (0x1U << 
I2C_OAR1_ADD5_Pos
è

	)

8910 
	#I2C_OAR1_ADD5
 
I2C_OAR1_ADD5_Msk


	)

8911 
	#I2C_OAR1_ADD6_Pos
 (6U)

	)

8912 
	#I2C_OAR1_ADD6_Msk
 (0x1U << 
I2C_OAR1_ADD6_Pos
è

	)

8913 
	#I2C_OAR1_ADD6
 
I2C_OAR1_ADD6_Msk


	)

8914 
	#I2C_OAR1_ADD7_Pos
 (7U)

	)

8915 
	#I2C_OAR1_ADD7_Msk
 (0x1U << 
I2C_OAR1_ADD7_Pos
è

	)

8916 
	#I2C_OAR1_ADD7
 
I2C_OAR1_ADD7_Msk


	)

8917 
	#I2C_OAR1_ADD8_Pos
 (8U)

	)

8918 
	#I2C_OAR1_ADD8_Msk
 (0x1U << 
I2C_OAR1_ADD8_Pos
è

	)

8919 
	#I2C_OAR1_ADD8
 
I2C_OAR1_ADD8_Msk


	)

8920 
	#I2C_OAR1_ADD9_Pos
 (9U)

	)

8921 
	#I2C_OAR1_ADD9_Msk
 (0x1U << 
I2C_OAR1_ADD9_Pos
è

	)

8922 
	#I2C_OAR1_ADD9
 
I2C_OAR1_ADD9_Msk


	)

8924 
	#I2C_OAR1_ADDMODE_Pos
 (15U)

	)

8925 
	#I2C_OAR1_ADDMODE_Msk
 (0x1U << 
I2C_OAR1_ADDMODE_Pos
è

	)

8926 
	#I2C_OAR1_ADDMODE
 
I2C_OAR1_ADDMODE_Msk


	)

8929 
	#I2C_OAR2_ENDUAL_Pos
 (0U)

	)

8930 
	#I2C_OAR2_ENDUAL_Msk
 (0x1U << 
I2C_OAR2_ENDUAL_Pos
è

	)

8931 
	#I2C_OAR2_ENDUAL
 
I2C_OAR2_ENDUAL_Msk


	)

8932 
	#I2C_OAR2_ADD2_Pos
 (1U)

	)

8933 
	#I2C_OAR2_ADD2_Msk
 (0x7FU << 
I2C_OAR2_ADD2_Pos
è

	)

8934 
	#I2C_OAR2_ADD2
 
I2C_OAR2_ADD2_Msk


	)

8937 
	#I2C_DR_DR_Pos
 (0U)

	)

8938 
	#I2C_DR_DR_Msk
 (0xFFU << 
I2C_DR_DR_Pos
è

	)

8939 
	#I2C_DR_DR
 
I2C_DR_DR_Msk


	)

8942 
	#I2C_SR1_SB_Pos
 (0U)

	)

8943 
	#I2C_SR1_SB_Msk
 (0x1U << 
I2C_SR1_SB_Pos
è

	)

8944 
	#I2C_SR1_SB
 
I2C_SR1_SB_Msk


	)

8945 
	#I2C_SR1_ADDR_Pos
 (1U)

	)

8946 
	#I2C_SR1_ADDR_Msk
 (0x1U << 
I2C_SR1_ADDR_Pos
è

	)

8947 
	#I2C_SR1_ADDR
 
I2C_SR1_ADDR_Msk


	)

8948 
	#I2C_SR1_BTF_Pos
 (2U)

	)

8949 
	#I2C_SR1_BTF_Msk
 (0x1U << 
I2C_SR1_BTF_Pos
è

	)

8950 
	#I2C_SR1_BTF
 
I2C_SR1_BTF_Msk


	)

8951 
	#I2C_SR1_ADD10_Pos
 (3U)

	)

8952 
	#I2C_SR1_ADD10_Msk
 (0x1U << 
I2C_SR1_ADD10_Pos
è

	)

8953 
	#I2C_SR1_ADD10
 
I2C_SR1_ADD10_Msk


	)

8954 
	#I2C_SR1_STOPF_Pos
 (4U)

	)

8955 
	#I2C_SR1_STOPF_Msk
 (0x1U << 
I2C_SR1_STOPF_Pos
è

	)

8956 
	#I2C_SR1_STOPF
 
I2C_SR1_STOPF_Msk


	)

8957 
	#I2C_SR1_RXNE_Pos
 (6U)

	)

8958 
	#I2C_SR1_RXNE_Msk
 (0x1U << 
I2C_SR1_RXNE_Pos
è

	)

8959 
	#I2C_SR1_RXNE
 
I2C_SR1_RXNE_Msk


	)

8960 
	#I2C_SR1_TXE_Pos
 (7U)

	)

8961 
	#I2C_SR1_TXE_Msk
 (0x1U << 
I2C_SR1_TXE_Pos
è

	)

8962 
	#I2C_SR1_TXE
 
I2C_SR1_TXE_Msk


	)

8963 
	#I2C_SR1_BERR_Pos
 (8U)

	)

8964 
	#I2C_SR1_BERR_Msk
 (0x1U << 
I2C_SR1_BERR_Pos
è

	)

8965 
	#I2C_SR1_BERR
 
I2C_SR1_BERR_Msk


	)

8966 
	#I2C_SR1_ARLO_Pos
 (9U)

	)

8967 
	#I2C_SR1_ARLO_Msk
 (0x1U << 
I2C_SR1_ARLO_Pos
è

	)

8968 
	#I2C_SR1_ARLO
 
I2C_SR1_ARLO_Msk


	)

8969 
	#I2C_SR1_AF_Pos
 (10U)

	)

8970 
	#I2C_SR1_AF_Msk
 (0x1U << 
I2C_SR1_AF_Pos
è

	)

8971 
	#I2C_SR1_AF
 
I2C_SR1_AF_Msk


	)

8972 
	#I2C_SR1_OVR_Pos
 (11U)

	)

8973 
	#I2C_SR1_OVR_Msk
 (0x1U << 
I2C_SR1_OVR_Pos
è

	)

8974 
	#I2C_SR1_OVR
 
I2C_SR1_OVR_Msk


	)

8975 
	#I2C_SR1_PECERR_Pos
 (12U)

	)

8976 
	#I2C_SR1_PECERR_Msk
 (0x1U << 
I2C_SR1_PECERR_Pos
è

	)

8977 
	#I2C_SR1_PECERR
 
I2C_SR1_PECERR_Msk


	)

8978 
	#I2C_SR1_TIMEOUT_Pos
 (14U)

	)

8979 
	#I2C_SR1_TIMEOUT_Msk
 (0x1U << 
I2C_SR1_TIMEOUT_Pos
è

	)

8980 
	#I2C_SR1_TIMEOUT
 
I2C_SR1_TIMEOUT_Msk


	)

8981 
	#I2C_SR1_SMBALERT_Pos
 (15U)

	)

8982 
	#I2C_SR1_SMBALERT_Msk
 (0x1U << 
I2C_SR1_SMBALERT_Pos
è

	)

8983 
	#I2C_SR1_SMBALERT
 
I2C_SR1_SMBALERT_Msk


	)

8986 
	#I2C_SR2_MSL_Pos
 (0U)

	)

8987 
	#I2C_SR2_MSL_Msk
 (0x1U << 
I2C_SR2_MSL_Pos
è

	)

8988 
	#I2C_SR2_MSL
 
I2C_SR2_MSL_Msk


	)

8989 
	#I2C_SR2_BUSY_Pos
 (1U)

	)

8990 
	#I2C_SR2_BUSY_Msk
 (0x1U << 
I2C_SR2_BUSY_Pos
è

	)

8991 
	#I2C_SR2_BUSY
 
I2C_SR2_BUSY_Msk


	)

8992 
	#I2C_SR2_TRA_Pos
 (2U)

	)

8993 
	#I2C_SR2_TRA_Msk
 (0x1U << 
I2C_SR2_TRA_Pos
è

	)

8994 
	#I2C_SR2_TRA
 
I2C_SR2_TRA_Msk


	)

8995 
	#I2C_SR2_GENCALL_Pos
 (4U)

	)

8996 
	#I2C_SR2_GENCALL_Msk
 (0x1U << 
I2C_SR2_GENCALL_Pos
è

	)

8997 
	#I2C_SR2_GENCALL
 
I2C_SR2_GENCALL_Msk


	)

8998 
	#I2C_SR2_SMBDEFAULT_Pos
 (5U)

	)

8999 
	#I2C_SR2_SMBDEFAULT_Msk
 (0x1U << 
I2C_SR2_SMBDEFAULT_Pos
è

	)

9000 
	#I2C_SR2_SMBDEFAULT
 
I2C_SR2_SMBDEFAULT_Msk


	)

9001 
	#I2C_SR2_SMBHOST_Pos
 (6U)

	)

9002 
	#I2C_SR2_SMBHOST_Msk
 (0x1U << 
I2C_SR2_SMBHOST_Pos
è

	)

9003 
	#I2C_SR2_SMBHOST
 
I2C_SR2_SMBHOST_Msk


	)

9004 
	#I2C_SR2_DUALF_Pos
 (7U)

	)

9005 
	#I2C_SR2_DUALF_Msk
 (0x1U << 
I2C_SR2_DUALF_Pos
è

	)

9006 
	#I2C_SR2_DUALF
 
I2C_SR2_DUALF_Msk


	)

9007 
	#I2C_SR2_PEC_Pos
 (8U)

	)

9008 
	#I2C_SR2_PEC_Msk
 (0xFFU << 
I2C_SR2_PEC_Pos
è

	)

9009 
	#I2C_SR2_PEC
 
I2C_SR2_PEC_Msk


	)

9012 
	#I2C_CCR_CCR_Pos
 (0U)

	)

9013 
	#I2C_CCR_CCR_Msk
 (0xFFFU << 
I2C_CCR_CCR_Pos
è

	)

9014 
	#I2C_CCR_CCR
 
I2C_CCR_CCR_Msk


	)

9015 
	#I2C_CCR_DUTY_Pos
 (14U)

	)

9016 
	#I2C_CCR_DUTY_Msk
 (0x1U << 
I2C_CCR_DUTY_Pos
è

	)

9017 
	#I2C_CCR_DUTY
 
I2C_CCR_DUTY_Msk


	)

9018 
	#I2C_CCR_FS_Pos
 (15U)

	)

9019 
	#I2C_CCR_FS_Msk
 (0x1U << 
I2C_CCR_FS_Pos
è

	)

9020 
	#I2C_CCR_FS
 
I2C_CCR_FS_Msk


	)

9023 
	#I2C_TRISE_TRISE_Pos
 (0U)

	)

9024 
	#I2C_TRISE_TRISE_Msk
 (0x3FU << 
I2C_TRISE_TRISE_Pos
è

	)

9025 
	#I2C_TRISE_TRISE
 
I2C_TRISE_TRISE_Msk


	)

9034 
	#IWDG_KR_KEY_Pos
 (0U)

	)

9035 
	#IWDG_KR_KEY_Msk
 (0xFFFFU << 
IWDG_KR_KEY_Pos
è

	)

9036 
	#IWDG_KR_KEY
 
IWDG_KR_KEY_Msk


	)

9039 
	#IWDG_PR_PR_Pos
 (0U)

	)

9040 
	#IWDG_PR_PR_Msk
 (0x7U << 
IWDG_PR_PR_Pos
è

	)

9041 
	#IWDG_PR_PR
 
IWDG_PR_PR_Msk


	)

9042 
	#IWDG_PR_PR_0
 (0x1U << 
IWDG_PR_PR_Pos
è

	)

9043 
	#IWDG_PR_PR_1
 (0x2U << 
IWDG_PR_PR_Pos
è

	)

9044 
	#IWDG_PR_PR_2
 (0x4U << 
IWDG_PR_PR_Pos
è

	)

9047 
	#IWDG_RLR_RL_Pos
 (0U)

	)

9048 
	#IWDG_RLR_RL_Msk
 (0xFFFU << 
IWDG_RLR_RL_Pos
è

	)

9049 
	#IWDG_RLR_RL
 
IWDG_RLR_RL_Msk


	)

9052 
	#IWDG_SR_PVU_Pos
 (0U)

	)

9053 
	#IWDG_SR_PVU_Msk
 (0x1U << 
IWDG_SR_PVU_Pos
è

	)

9054 
	#IWDG_SR_PVU
 
IWDG_SR_PVU_Msk


	)

9055 
	#IWDG_SR_RVU_Pos
 (1U)

	)

9056 
	#IWDG_SR_RVU_Msk
 (0x1U << 
IWDG_SR_RVU_Pos
è

	)

9057 
	#IWDG_SR_RVU
 
IWDG_SR_RVU_Msk


	)

9067 
	#PWR_CR_LPDS_Pos
 (0U)

	)

9068 
	#PWR_CR_LPDS_Msk
 (0x1U << 
PWR_CR_LPDS_Pos
è

	)

9069 
	#PWR_CR_LPDS
 
PWR_CR_LPDS_Msk


	)

9070 
	#PWR_CR_PDDS_Pos
 (1U)

	)

9071 
	#PWR_CR_PDDS_Msk
 (0x1U << 
PWR_CR_PDDS_Pos
è

	)

9072 
	#PWR_CR_PDDS
 
PWR_CR_PDDS_Msk


	)

9073 
	#PWR_CR_CWUF_Pos
 (2U)

	)

9074 
	#PWR_CR_CWUF_Msk
 (0x1U << 
PWR_CR_CWUF_Pos
è

	)

9075 
	#PWR_CR_CWUF
 
PWR_CR_CWUF_Msk


	)

9076 
	#PWR_CR_CSBF_Pos
 (3U)

	)

9077 
	#PWR_CR_CSBF_Msk
 (0x1U << 
PWR_CR_CSBF_Pos
è

	)

9078 
	#PWR_CR_CSBF
 
PWR_CR_CSBF_Msk


	)

9079 
	#PWR_CR_PVDE_Pos
 (4U)

	)

9080 
	#PWR_CR_PVDE_Msk
 (0x1U << 
PWR_CR_PVDE_Pos
è

	)

9081 
	#PWR_CR_PVDE
 
PWR_CR_PVDE_Msk


	)

9083 
	#PWR_CR_PLS_Pos
 (5U)

	)

9084 
	#PWR_CR_PLS_Msk
 (0x7U << 
PWR_CR_PLS_Pos
è

	)

9085 
	#PWR_CR_PLS
 
PWR_CR_PLS_Msk


	)

9086 
	#PWR_CR_PLS_0
 (0x1U << 
PWR_CR_PLS_Pos
è

	)

9087 
	#PWR_CR_PLS_1
 (0x2U << 
PWR_CR_PLS_Pos
è

	)

9088 
	#PWR_CR_PLS_2
 (0x4U << 
PWR_CR_PLS_Pos
è

	)

9091 
	#PWR_CR_PLS_LEV0
 0x00000000U

	)

9092 
	#PWR_CR_PLS_LEV1
 0x00000020U

	)

9093 
	#PWR_CR_PLS_LEV2
 0x00000040U

	)

9094 
	#PWR_CR_PLS_LEV3
 0x00000060U

	)

9095 
	#PWR_CR_PLS_LEV4
 0x00000080U

	)

9096 
	#PWR_CR_PLS_LEV5
 0x000000A0U

	)

9097 
	#PWR_CR_PLS_LEV6
 0x000000C0U

	)

9098 
	#PWR_CR_PLS_LEV7
 0x000000E0U

	)

9099 
	#PWR_CR_DBP_Pos
 (8U)

	)

9100 
	#PWR_CR_DBP_Msk
 (0x1U << 
PWR_CR_DBP_Pos
è

	)

9101 
	#PWR_CR_DBP
 
PWR_CR_DBP_Msk


	)

9102 
	#PWR_CR_FPDS_Pos
 (9U)

	)

9103 
	#PWR_CR_FPDS_Msk
 (0x1U << 
PWR_CR_FPDS_Pos
è

	)

9104 
	#PWR_CR_FPDS
 
PWR_CR_FPDS_Msk


	)

9105 
	#PWR_CR_VOS_Pos
 (14U)

	)

9106 
	#PWR_CR_VOS_Msk
 (0x1U << 
PWR_CR_VOS_Pos
è

	)

9107 
	#PWR_CR_VOS
 
PWR_CR_VOS_Msk


	)

9110 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

9113 
	#PWR_CSR_WUF_Pos
 (0U)

	)

9114 
	#PWR_CSR_WUF_Msk
 (0x1U << 
PWR_CSR_WUF_Pos
è

	)

9115 
	#PWR_CSR_WUF
 
PWR_CSR_WUF_Msk


	)

9116 
	#PWR_CSR_SBF_Pos
 (1U)

	)

9117 
	#PWR_CSR_SBF_Msk
 (0x1U << 
PWR_CSR_SBF_Pos
è

	)

9118 
	#PWR_CSR_SBF
 
PWR_CSR_SBF_Msk


	)

9119 
	#PWR_CSR_PVDO_Pos
 (2U)

	)

9120 
	#PWR_CSR_PVDO_Msk
 (0x1U << 
PWR_CSR_PVDO_Pos
è

	)

9121 
	#PWR_CSR_PVDO
 
PWR_CSR_PVDO_Msk


	)

9122 
	#PWR_CSR_BRR_Pos
 (3U)

	)

9123 
	#PWR_CSR_BRR_Msk
 (0x1U << 
PWR_CSR_BRR_Pos
è

	)

9124 
	#PWR_CSR_BRR
 
PWR_CSR_BRR_Msk


	)

9125 
	#PWR_CSR_EWUP_Pos
 (8U)

	)

9126 
	#PWR_CSR_EWUP_Msk
 (0x1U << 
PWR_CSR_EWUP_Pos
è

	)

9127 
	#PWR_CSR_EWUP
 
PWR_CSR_EWUP_Msk


	)

9128 
	#PWR_CSR_BRE_Pos
 (9U)

	)

9129 
	#PWR_CSR_BRE_Msk
 (0x1U << 
PWR_CSR_BRE_Pos
è

	)

9130 
	#PWR_CSR_BRE
 
PWR_CSR_BRE_Msk


	)

9131 
	#PWR_CSR_VOSRDY_Pos
 (14U)

	)

9132 
	#PWR_CSR_VOSRDY_Msk
 (0x1U << 
PWR_CSR_VOSRDY_Pos
è

	)

9133 
	#PWR_CSR_VOSRDY
 
PWR_CSR_VOSRDY_Msk


	)

9136 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

9144 
	#RCC_CR_HSION_Pos
 (0U)

	)

9145 
	#RCC_CR_HSION_Msk
 (0x1U << 
RCC_CR_HSION_Pos
è

	)

9146 
	#RCC_CR_HSION
 
RCC_CR_HSION_Msk


	)

9147 
	#RCC_CR_HSIRDY_Pos
 (1U)

	)

9148 
	#RCC_CR_HSIRDY_Msk
 (0x1U << 
RCC_CR_HSIRDY_Pos
è

	)

9149 
	#RCC_CR_HSIRDY
 
RCC_CR_HSIRDY_Msk


	)

9151 
	#RCC_CR_HSITRIM_Pos
 (3U)

	)

9152 
	#RCC_CR_HSITRIM_Msk
 (0x1FU << 
RCC_CR_HSITRIM_Pos
è

	)

9153 
	#RCC_CR_HSITRIM
 
RCC_CR_HSITRIM_Msk


	)

9154 
	#RCC_CR_HSITRIM_0
 (0x01U << 
RCC_CR_HSITRIM_Pos
è

	)

9155 
	#RCC_CR_HSITRIM_1
 (0x02U << 
RCC_CR_HSITRIM_Pos
è

	)

9156 
	#RCC_CR_HSITRIM_2
 (0x04U << 
RCC_CR_HSITRIM_Pos
è

	)

9157 
	#RCC_CR_HSITRIM_3
 (0x08U << 
RCC_CR_HSITRIM_Pos
è

	)

9158 
	#RCC_CR_HSITRIM_4
 (0x10U << 
RCC_CR_HSITRIM_Pos
è

	)

9160 
	#RCC_CR_HSICAL_Pos
 (8U)

	)

9161 
	#RCC_CR_HSICAL_Msk
 (0xFFU << 
RCC_CR_HSICAL_Pos
è

	)

9162 
	#RCC_CR_HSICAL
 
RCC_CR_HSICAL_Msk


	)

9163 
	#RCC_CR_HSICAL_0
 (0x01U << 
RCC_CR_HSICAL_Pos
è

	)

9164 
	#RCC_CR_HSICAL_1
 (0x02U << 
RCC_CR_HSICAL_Pos
è

	)

9165 
	#RCC_CR_HSICAL_2
 (0x04U << 
RCC_CR_HSICAL_Pos
è

	)

9166 
	#RCC_CR_HSICAL_3
 (0x08U << 
RCC_CR_HSICAL_Pos
è

	)

9167 
	#RCC_CR_HSICAL_4
 (0x10U << 
RCC_CR_HSICAL_Pos
è

	)

9168 
	#RCC_CR_HSICAL_5
 (0x20U << 
RCC_CR_HSICAL_Pos
è

	)

9169 
	#RCC_CR_HSICAL_6
 (0x40U << 
RCC_CR_HSICAL_Pos
è

	)

9170 
	#RCC_CR_HSICAL_7
 (0x80U << 
RCC_CR_HSICAL_Pos
è

	)

9172 
	#RCC_CR_HSEON_Pos
 (16U)

	)

9173 
	#RCC_CR_HSEON_Msk
 (0x1U << 
RCC_CR_HSEON_Pos
è

	)

9174 
	#RCC_CR_HSEON
 
RCC_CR_HSEON_Msk


	)

9175 
	#RCC_CR_HSERDY_Pos
 (17U)

	)

9176 
	#RCC_CR_HSERDY_Msk
 (0x1U << 
RCC_CR_HSERDY_Pos
è

	)

9177 
	#RCC_CR_HSERDY
 
RCC_CR_HSERDY_Msk


	)

9178 
	#RCC_CR_HSEBYP_Pos
 (18U)

	)

9179 
	#RCC_CR_HSEBYP_Msk
 (0x1U << 
RCC_CR_HSEBYP_Pos
è

	)

9180 
	#RCC_CR_HSEBYP
 
RCC_CR_HSEBYP_Msk


	)

9181 
	#RCC_CR_CSSON_Pos
 (19U)

	)

9182 
	#RCC_CR_CSSON_Msk
 (0x1U << 
RCC_CR_CSSON_Pos
è

	)

9183 
	#RCC_CR_CSSON
 
RCC_CR_CSSON_Msk


	)

9184 
	#RCC_CR_PLLON_Pos
 (24U)

	)

9185 
	#RCC_CR_PLLON_Msk
 (0x1U << 
RCC_CR_PLLON_Pos
è

	)

9186 
	#RCC_CR_PLLON
 
RCC_CR_PLLON_Msk


	)

9187 
	#RCC_CR_PLLRDY_Pos
 (25U)

	)

9188 
	#RCC_CR_PLLRDY_Msk
 (0x1U << 
RCC_CR_PLLRDY_Pos
è

	)

9189 
	#RCC_CR_PLLRDY
 
RCC_CR_PLLRDY_Msk


	)

9193 
	#RCC_PLLI2S_SUPPORT


	)

9195 
	#RCC_CR_PLLI2SON_Pos
 (26U)

	)

9196 
	#RCC_CR_PLLI2SON_Msk
 (0x1U << 
RCC_CR_PLLI2SON_Pos
è

	)

9197 
	#RCC_CR_PLLI2SON
 
RCC_CR_PLLI2SON_Msk


	)

9198 
	#RCC_CR_PLLI2SRDY_Pos
 (27U)

	)

9199 
	#RCC_CR_PLLI2SRDY_Msk
 (0x1U << 
RCC_CR_PLLI2SRDY_Pos
è

	)

9200 
	#RCC_CR_PLLI2SRDY
 
RCC_CR_PLLI2SRDY_Msk


	)

9203 
	#RCC_PLLCFGR_PLLM_Pos
 (0U)

	)

9204 
	#RCC_PLLCFGR_PLLM_Msk
 (0x3FU << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9205 
	#RCC_PLLCFGR_PLLM
 
RCC_PLLCFGR_PLLM_Msk


	)

9206 
	#RCC_PLLCFGR_PLLM_0
 (0x01U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9207 
	#RCC_PLLCFGR_PLLM_1
 (0x02U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9208 
	#RCC_PLLCFGR_PLLM_2
 (0x04U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9209 
	#RCC_PLLCFGR_PLLM_3
 (0x08U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9210 
	#RCC_PLLCFGR_PLLM_4
 (0x10U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9211 
	#RCC_PLLCFGR_PLLM_5
 (0x20U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9213 
	#RCC_PLLCFGR_PLLN_Pos
 (6U)

	)

9214 
	#RCC_PLLCFGR_PLLN_Msk
 (0x1FFU << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9215 
	#RCC_PLLCFGR_PLLN
 
RCC_PLLCFGR_PLLN_Msk


	)

9216 
	#RCC_PLLCFGR_PLLN_0
 (0x001U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9217 
	#RCC_PLLCFGR_PLLN_1
 (0x002U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9218 
	#RCC_PLLCFGR_PLLN_2
 (0x004U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9219 
	#RCC_PLLCFGR_PLLN_3
 (0x008U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9220 
	#RCC_PLLCFGR_PLLN_4
 (0x010U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9221 
	#RCC_PLLCFGR_PLLN_5
 (0x020U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9222 
	#RCC_PLLCFGR_PLLN_6
 (0x040U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9223 
	#RCC_PLLCFGR_PLLN_7
 (0x080U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9224 
	#RCC_PLLCFGR_PLLN_8
 (0x100U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9226 
	#RCC_PLLCFGR_PLLP_Pos
 (16U)

	)

9227 
	#RCC_PLLCFGR_PLLP_Msk
 (0x3U << 
RCC_PLLCFGR_PLLP_Pos
è

	)

9228 
	#RCC_PLLCFGR_PLLP
 
RCC_PLLCFGR_PLLP_Msk


	)

9229 
	#RCC_PLLCFGR_PLLP_0
 (0x1U << 
RCC_PLLCFGR_PLLP_Pos
è

	)

9230 
	#RCC_PLLCFGR_PLLP_1
 (0x2U << 
RCC_PLLCFGR_PLLP_Pos
è

	)

9232 
	#RCC_PLLCFGR_PLLSRC_Pos
 (22U)

	)

9233 
	#RCC_PLLCFGR_PLLSRC_Msk
 (0x1U << 
RCC_PLLCFGR_PLLSRC_Pos
è

	)

9234 
	#RCC_PLLCFGR_PLLSRC
 
RCC_PLLCFGR_PLLSRC_Msk


	)

9235 
	#RCC_PLLCFGR_PLLSRC_HSE_Pos
 (22U)

	)

9236 
	#RCC_PLLCFGR_PLLSRC_HSE_Msk
 (0x1U << 
RCC_PLLCFGR_PLLSRC_HSE_Pos
è

	)

9237 
	#RCC_PLLCFGR_PLLSRC_HSE
 
RCC_PLLCFGR_PLLSRC_HSE_Msk


	)

9238 
	#RCC_PLLCFGR_PLLSRC_HSI
 0x00000000U

	)

9240 
	#RCC_PLLCFGR_PLLQ_Pos
 (24U)

	)

9241 
	#RCC_PLLCFGR_PLLQ_Msk
 (0xFU << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9242 
	#RCC_PLLCFGR_PLLQ
 
RCC_PLLCFGR_PLLQ_Msk


	)

9243 
	#RCC_PLLCFGR_PLLQ_0
 (0x1U << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9244 
	#RCC_PLLCFGR_PLLQ_1
 (0x2U << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9245 
	#RCC_PLLCFGR_PLLQ_2
 (0x4U << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9246 
	#RCC_PLLCFGR_PLLQ_3
 (0x8U << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9251 
	#RCC_CFGR_SW_Pos
 (0U)

	)

9252 
	#RCC_CFGR_SW_Msk
 (0x3U << 
RCC_CFGR_SW_Pos
è

	)

9253 
	#RCC_CFGR_SW
 
RCC_CFGR_SW_Msk


	)

9254 
	#RCC_CFGR_SW_0
 (0x1U << 
RCC_CFGR_SW_Pos
è

	)

9255 
	#RCC_CFGR_SW_1
 (0x2U << 
RCC_CFGR_SW_Pos
è

	)

9257 
	#RCC_CFGR_SW_HSI
 0x00000000U

	)

9258 
	#RCC_CFGR_SW_HSE
 0x00000001U

	)

9259 
	#RCC_CFGR_SW_PLL
 0x00000002U

	)

9262 
	#RCC_CFGR_SWS_Pos
 (2U)

	)

9263 
	#RCC_CFGR_SWS_Msk
 (0x3U << 
RCC_CFGR_SWS_Pos
è

	)

9264 
	#RCC_CFGR_SWS
 
RCC_CFGR_SWS_Msk


	)

9265 
	#RCC_CFGR_SWS_0
 (0x1U << 
RCC_CFGR_SWS_Pos
è

	)

9266 
	#RCC_CFGR_SWS_1
 (0x2U << 
RCC_CFGR_SWS_Pos
è

	)

9268 
	#RCC_CFGR_SWS_HSI
 0x00000000U

	)

9269 
	#RCC_CFGR_SWS_HSE
 0x00000004U

	)

9270 
	#RCC_CFGR_SWS_PLL
 0x00000008U

	)

9273 
	#RCC_CFGR_HPRE_Pos
 (4U)

	)

9274 
	#RCC_CFGR_HPRE_Msk
 (0xFU << 
RCC_CFGR_HPRE_Pos
è

	)

9275 
	#RCC_CFGR_HPRE
 
RCC_CFGR_HPRE_Msk


	)

9276 
	#RCC_CFGR_HPRE_0
 (0x1U << 
RCC_CFGR_HPRE_Pos
è

	)

9277 
	#RCC_CFGR_HPRE_1
 (0x2U << 
RCC_CFGR_HPRE_Pos
è

	)

9278 
	#RCC_CFGR_HPRE_2
 (0x4U << 
RCC_CFGR_HPRE_Pos
è

	)

9279 
	#RCC_CFGR_HPRE_3
 (0x8U << 
RCC_CFGR_HPRE_Pos
è

	)

9281 
	#RCC_CFGR_HPRE_DIV1
 0x00000000U

	)

9282 
	#RCC_CFGR_HPRE_DIV2
 0x00000080U

	)

9283 
	#RCC_CFGR_HPRE_DIV4
 0x00000090U

	)

9284 
	#RCC_CFGR_HPRE_DIV8
 0x000000A0U

	)

9285 
	#RCC_CFGR_HPRE_DIV16
 0x000000B0U

	)

9286 
	#RCC_CFGR_HPRE_DIV64
 0x000000C0U

	)

9287 
	#RCC_CFGR_HPRE_DIV128
 0x000000D0U

	)

9288 
	#RCC_CFGR_HPRE_DIV256
 0x000000E0U

	)

9289 
	#RCC_CFGR_HPRE_DIV512
 0x000000F0U

	)

9292 
	#RCC_CFGR_PPRE1_Pos
 (10U)

	)

9293 
	#RCC_CFGR_PPRE1_Msk
 (0x7U << 
RCC_CFGR_PPRE1_Pos
è

	)

9294 
	#RCC_CFGR_PPRE1
 
RCC_CFGR_PPRE1_Msk


	)

9295 
	#RCC_CFGR_PPRE1_0
 (0x1U << 
RCC_CFGR_PPRE1_Pos
è

	)

9296 
	#RCC_CFGR_PPRE1_1
 (0x2U << 
RCC_CFGR_PPRE1_Pos
è

	)

9297 
	#RCC_CFGR_PPRE1_2
 (0x4U << 
RCC_CFGR_PPRE1_Pos
è

	)

9299 
	#RCC_CFGR_PPRE1_DIV1
 0x00000000U

	)

9300 
	#RCC_CFGR_PPRE1_DIV2
 0x00001000U

	)

9301 
	#RCC_CFGR_PPRE1_DIV4
 0x00001400U

	)

9302 
	#RCC_CFGR_PPRE1_DIV8
 0x00001800U

	)

9303 
	#RCC_CFGR_PPRE1_DIV16
 0x00001C00U

	)

9306 
	#RCC_CFGR_PPRE2_Pos
 (13U)

	)

9307 
	#RCC_CFGR_PPRE2_Msk
 (0x7U << 
RCC_CFGR_PPRE2_Pos
è

	)

9308 
	#RCC_CFGR_PPRE2
 
RCC_CFGR_PPRE2_Msk


	)

9309 
	#RCC_CFGR_PPRE2_0
 (0x1U << 
RCC_CFGR_PPRE2_Pos
è

	)

9310 
	#RCC_CFGR_PPRE2_1
 (0x2U << 
RCC_CFGR_PPRE2_Pos
è

	)

9311 
	#RCC_CFGR_PPRE2_2
 (0x4U << 
RCC_CFGR_PPRE2_Pos
è

	)

9313 
	#RCC_CFGR_PPRE2_DIV1
 0x00000000U

	)

9314 
	#RCC_CFGR_PPRE2_DIV2
 0x00008000U

	)

9315 
	#RCC_CFGR_PPRE2_DIV4
 0x0000A000U

	)

9316 
	#RCC_CFGR_PPRE2_DIV8
 0x0000C000U

	)

9317 
	#RCC_CFGR_PPRE2_DIV16
 0x0000E000U

	)

9320 
	#RCC_CFGR_RTCPRE_Pos
 (16U)

	)

9321 
	#RCC_CFGR_RTCPRE_Msk
 (0x1FU << 
RCC_CFGR_RTCPRE_Pos
è

	)

9322 
	#RCC_CFGR_RTCPRE
 
RCC_CFGR_RTCPRE_Msk


	)

9323 
	#RCC_CFGR_RTCPRE_0
 (0x01U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9324 
	#RCC_CFGR_RTCPRE_1
 (0x02U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9325 
	#RCC_CFGR_RTCPRE_2
 (0x04U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9326 
	#RCC_CFGR_RTCPRE_3
 (0x08U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9327 
	#RCC_CFGR_RTCPRE_4
 (0x10U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9330 
	#RCC_CFGR_MCO1_Pos
 (21U)

	)

9331 
	#RCC_CFGR_MCO1_Msk
 (0x3U << 
RCC_CFGR_MCO1_Pos
è

	)

9332 
	#RCC_CFGR_MCO1
 
RCC_CFGR_MCO1_Msk


	)

9333 
	#RCC_CFGR_MCO1_0
 (0x1U << 
RCC_CFGR_MCO1_Pos
è

	)

9334 
	#RCC_CFGR_MCO1_1
 (0x2U << 
RCC_CFGR_MCO1_Pos
è

	)

9336 
	#RCC_CFGR_I2SSRC_Pos
 (23U)

	)

9337 
	#RCC_CFGR_I2SSRC_Msk
 (0x1U << 
RCC_CFGR_I2SSRC_Pos
è

	)

9338 
	#RCC_CFGR_I2SSRC
 
RCC_CFGR_I2SSRC_Msk


	)

9340 
	#RCC_CFGR_MCO1PRE_Pos
 (24U)

	)

9341 
	#RCC_CFGR_MCO1PRE_Msk
 (0x7U << 
RCC_CFGR_MCO1PRE_Pos
è

	)

9342 
	#RCC_CFGR_MCO1PRE
 
RCC_CFGR_MCO1PRE_Msk


	)

9343 
	#RCC_CFGR_MCO1PRE_0
 (0x1U << 
RCC_CFGR_MCO1PRE_Pos
è

	)

9344 
	#RCC_CFGR_MCO1PRE_1
 (0x2U << 
RCC_CFGR_MCO1PRE_Pos
è

	)

9345 
	#RCC_CFGR_MCO1PRE_2
 (0x4U << 
RCC_CFGR_MCO1PRE_Pos
è

	)

9347 
	#RCC_CFGR_MCO2PRE_Pos
 (27U)

	)

9348 
	#RCC_CFGR_MCO2PRE_Msk
 (0x7U << 
RCC_CFGR_MCO2PRE_Pos
è

	)

9349 
	#RCC_CFGR_MCO2PRE
 
RCC_CFGR_MCO2PRE_Msk


	)

9350 
	#RCC_CFGR_MCO2PRE_0
 (0x1U << 
RCC_CFGR_MCO2PRE_Pos
è

	)

9351 
	#RCC_CFGR_MCO2PRE_1
 (0x2U << 
RCC_CFGR_MCO2PRE_Pos
è

	)

9352 
	#RCC_CFGR_MCO2PRE_2
 (0x4U << 
RCC_CFGR_MCO2PRE_Pos
è

	)

9354 
	#RCC_CFGR_MCO2_Pos
 (30U)

	)

9355 
	#RCC_CFGR_MCO2_Msk
 (0x3U << 
RCC_CFGR_MCO2_Pos
è

	)

9356 
	#RCC_CFGR_MCO2
 
RCC_CFGR_MCO2_Msk


	)

9357 
	#RCC_CFGR_MCO2_0
 (0x1U << 
RCC_CFGR_MCO2_Pos
è

	)

9358 
	#RCC_CFGR_MCO2_1
 (0x2U << 
RCC_CFGR_MCO2_Pos
è

	)

9361 
	#RCC_CIR_LSIRDYF_Pos
 (0U)

	)

9362 
	#RCC_CIR_LSIRDYF_Msk
 (0x1U << 
RCC_CIR_LSIRDYF_Pos
è

	)

9363 
	#RCC_CIR_LSIRDYF
 
RCC_CIR_LSIRDYF_Msk


	)

9364 
	#RCC_CIR_LSERDYF_Pos
 (1U)

	)

9365 
	#RCC_CIR_LSERDYF_Msk
 (0x1U << 
RCC_CIR_LSERDYF_Pos
è

	)

9366 
	#RCC_CIR_LSERDYF
 
RCC_CIR_LSERDYF_Msk


	)

9367 
	#RCC_CIR_HSIRDYF_Pos
 (2U)

	)

9368 
	#RCC_CIR_HSIRDYF_Msk
 (0x1U << 
RCC_CIR_HSIRDYF_Pos
è

	)

9369 
	#RCC_CIR_HSIRDYF
 
RCC_CIR_HSIRDYF_Msk


	)

9370 
	#RCC_CIR_HSERDYF_Pos
 (3U)

	)

9371 
	#RCC_CIR_HSERDYF_Msk
 (0x1U << 
RCC_CIR_HSERDYF_Pos
è

	)

9372 
	#RCC_CIR_HSERDYF
 
RCC_CIR_HSERDYF_Msk


	)

9373 
	#RCC_CIR_PLLRDYF_Pos
 (4U)

	)

9374 
	#RCC_CIR_PLLRDYF_Msk
 (0x1U << 
RCC_CIR_PLLRDYF_Pos
è

	)

9375 
	#RCC_CIR_PLLRDYF
 
RCC_CIR_PLLRDYF_Msk


	)

9376 
	#RCC_CIR_PLLI2SRDYF_Pos
 (5U)

	)

9377 
	#RCC_CIR_PLLI2SRDYF_Msk
 (0x1U << 
RCC_CIR_PLLI2SRDYF_Pos
è

	)

9378 
	#RCC_CIR_PLLI2SRDYF
 
RCC_CIR_PLLI2SRDYF_Msk


	)

9380 
	#RCC_CIR_CSSF_Pos
 (7U)

	)

9381 
	#RCC_CIR_CSSF_Msk
 (0x1U << 
RCC_CIR_CSSF_Pos
è

	)

9382 
	#RCC_CIR_CSSF
 
RCC_CIR_CSSF_Msk


	)

9383 
	#RCC_CIR_LSIRDYIE_Pos
 (8U)

	)

9384 
	#RCC_CIR_LSIRDYIE_Msk
 (0x1U << 
RCC_CIR_LSIRDYIE_Pos
è

	)

9385 
	#RCC_CIR_LSIRDYIE
 
RCC_CIR_LSIRDYIE_Msk


	)

9386 
	#RCC_CIR_LSERDYIE_Pos
 (9U)

	)

9387 
	#RCC_CIR_LSERDYIE_Msk
 (0x1U << 
RCC_CIR_LSERDYIE_Pos
è

	)

9388 
	#RCC_CIR_LSERDYIE
 
RCC_CIR_LSERDYIE_Msk


	)

9389 
	#RCC_CIR_HSIRDYIE_Pos
 (10U)

	)

9390 
	#RCC_CIR_HSIRDYIE_Msk
 (0x1U << 
RCC_CIR_HSIRDYIE_Pos
è

	)

9391 
	#RCC_CIR_HSIRDYIE
 
RCC_CIR_HSIRDYIE_Msk


	)

9392 
	#RCC_CIR_HSERDYIE_Pos
 (11U)

	)

9393 
	#RCC_CIR_HSERDYIE_Msk
 (0x1U << 
RCC_CIR_HSERDYIE_Pos
è

	)

9394 
	#RCC_CIR_HSERDYIE
 
RCC_CIR_HSERDYIE_Msk


	)

9395 
	#RCC_CIR_PLLRDYIE_Pos
 (12U)

	)

9396 
	#RCC_CIR_PLLRDYIE_Msk
 (0x1U << 
RCC_CIR_PLLRDYIE_Pos
è

	)

9397 
	#RCC_CIR_PLLRDYIE
 
RCC_CIR_PLLRDYIE_Msk


	)

9398 
	#RCC_CIR_PLLI2SRDYIE_Pos
 (13U)

	)

9399 
	#RCC_CIR_PLLI2SRDYIE_Msk
 (0x1U << 
RCC_CIR_PLLI2SRDYIE_Pos
è

	)

9400 
	#RCC_CIR_PLLI2SRDYIE
 
RCC_CIR_PLLI2SRDYIE_Msk


	)

9402 
	#RCC_CIR_LSIRDYC_Pos
 (16U)

	)

9403 
	#RCC_CIR_LSIRDYC_Msk
 (0x1U << 
RCC_CIR_LSIRDYC_Pos
è

	)

9404 
	#RCC_CIR_LSIRDYC
 
RCC_CIR_LSIRDYC_Msk


	)

9405 
	#RCC_CIR_LSERDYC_Pos
 (17U)

	)

9406 
	#RCC_CIR_LSERDYC_Msk
 (0x1U << 
RCC_CIR_LSERDYC_Pos
è

	)

9407 
	#RCC_CIR_LSERDYC
 
RCC_CIR_LSERDYC_Msk


	)

9408 
	#RCC_CIR_HSIRDYC_Pos
 (18U)

	)

9409 
	#RCC_CIR_HSIRDYC_Msk
 (0x1U << 
RCC_CIR_HSIRDYC_Pos
è

	)

9410 
	#RCC_CIR_HSIRDYC
 
RCC_CIR_HSIRDYC_Msk


	)

9411 
	#RCC_CIR_HSERDYC_Pos
 (19U)

	)

9412 
	#RCC_CIR_HSERDYC_Msk
 (0x1U << 
RCC_CIR_HSERDYC_Pos
è

	)

9413 
	#RCC_CIR_HSERDYC
 
RCC_CIR_HSERDYC_Msk


	)

9414 
	#RCC_CIR_PLLRDYC_Pos
 (20U)

	)

9415 
	#RCC_CIR_PLLRDYC_Msk
 (0x1U << 
RCC_CIR_PLLRDYC_Pos
è

	)

9416 
	#RCC_CIR_PLLRDYC
 
RCC_CIR_PLLRDYC_Msk


	)

9417 
	#RCC_CIR_PLLI2SRDYC_Pos
 (21U)

	)

9418 
	#RCC_CIR_PLLI2SRDYC_Msk
 (0x1U << 
RCC_CIR_PLLI2SRDYC_Pos
è

	)

9419 
	#RCC_CIR_PLLI2SRDYC
 
RCC_CIR_PLLI2SRDYC_Msk


	)

9421 
	#RCC_CIR_CSSC_Pos
 (23U)

	)

9422 
	#RCC_CIR_CSSC_Msk
 (0x1U << 
RCC_CIR_CSSC_Pos
è

	)

9423 
	#RCC_CIR_CSSC
 
RCC_CIR_CSSC_Msk


	)

9426 
	#RCC_AHB1RSTR_GPIOARST_Pos
 (0U)

	)

9427 
	#RCC_AHB1RSTR_GPIOARST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOARST_Pos
è

	)

9428 
	#RCC_AHB1RSTR_GPIOARST
 
RCC_AHB1RSTR_GPIOARST_Msk


	)

9429 
	#RCC_AHB1RSTR_GPIOBRST_Pos
 (1U)

	)

9430 
	#RCC_AHB1RSTR_GPIOBRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOBRST_Pos
è

	)

9431 
	#RCC_AHB1RSTR_GPIOBRST
 
RCC_AHB1RSTR_GPIOBRST_Msk


	)

9432 
	#RCC_AHB1RSTR_GPIOCRST_Pos
 (2U)

	)

9433 
	#RCC_AHB1RSTR_GPIOCRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOCRST_Pos
è

	)

9434 
	#RCC_AHB1RSTR_GPIOCRST
 
RCC_AHB1RSTR_GPIOCRST_Msk


	)

9435 
	#RCC_AHB1RSTR_GPIODRST_Pos
 (3U)

	)

9436 
	#RCC_AHB1RSTR_GPIODRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIODRST_Pos
è

	)

9437 
	#RCC_AHB1RSTR_GPIODRST
 
RCC_AHB1RSTR_GPIODRST_Msk


	)

9438 
	#RCC_AHB1RSTR_GPIOERST_Pos
 (4U)

	)

9439 
	#RCC_AHB1RSTR_GPIOERST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOERST_Pos
è

	)

9440 
	#RCC_AHB1RSTR_GPIOERST
 
RCC_AHB1RSTR_GPIOERST_Msk


	)

9441 
	#RCC_AHB1RSTR_GPIOFRST_Pos
 (5U)

	)

9442 
	#RCC_AHB1RSTR_GPIOFRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOFRST_Pos
è

	)

9443 
	#RCC_AHB1RSTR_GPIOFRST
 
RCC_AHB1RSTR_GPIOFRST_Msk


	)

9444 
	#RCC_AHB1RSTR_GPIOGRST_Pos
 (6U)

	)

9445 
	#RCC_AHB1RSTR_GPIOGRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOGRST_Pos
è

	)

9446 
	#RCC_AHB1RSTR_GPIOGRST
 
RCC_AHB1RSTR_GPIOGRST_Msk


	)

9447 
	#RCC_AHB1RSTR_GPIOHRST_Pos
 (7U)

	)

9448 
	#RCC_AHB1RSTR_GPIOHRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOHRST_Pos
è

	)

9449 
	#RCC_AHB1RSTR_GPIOHRST
 
RCC_AHB1RSTR_GPIOHRST_Msk


	)

9450 
	#RCC_AHB1RSTR_GPIOIRST_Pos
 (8U)

	)

9451 
	#RCC_AHB1RSTR_GPIOIRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOIRST_Pos
è

	)

9452 
	#RCC_AHB1RSTR_GPIOIRST
 
RCC_AHB1RSTR_GPIOIRST_Msk


	)

9453 
	#RCC_AHB1RSTR_CRCRST_Pos
 (12U)

	)

9454 
	#RCC_AHB1RSTR_CRCRST_Msk
 (0x1U << 
RCC_AHB1RSTR_CRCRST_Pos
è

	)

9455 
	#RCC_AHB1RSTR_CRCRST
 
RCC_AHB1RSTR_CRCRST_Msk


	)

9456 
	#RCC_AHB1RSTR_DMA1RST_Pos
 (21U)

	)

9457 
	#RCC_AHB1RSTR_DMA1RST_Msk
 (0x1U << 
RCC_AHB1RSTR_DMA1RST_Pos
è

	)

9458 
	#RCC_AHB1RSTR_DMA1RST
 
RCC_AHB1RSTR_DMA1RST_Msk


	)

9459 
	#RCC_AHB1RSTR_DMA2RST_Pos
 (22U)

	)

9460 
	#RCC_AHB1RSTR_DMA2RST_Msk
 (0x1U << 
RCC_AHB1RSTR_DMA2RST_Pos
è

	)

9461 
	#RCC_AHB1RSTR_DMA2RST
 
RCC_AHB1RSTR_DMA2RST_Msk


	)

9462 
	#RCC_AHB1RSTR_OTGHRST_Pos
 (29U)

	)

9463 
	#RCC_AHB1RSTR_OTGHRST_Msk
 (0x1U << 
RCC_AHB1RSTR_OTGHRST_Pos
è

	)

9464 
	#RCC_AHB1RSTR_OTGHRST
 
RCC_AHB1RSTR_OTGHRST_Msk


	)

9467 
	#RCC_AHB2RSTR_RNGRST_Pos
 (6U)

	)

9468 
	#RCC_AHB2RSTR_RNGRST_Msk
 (0x1U << 
RCC_AHB2RSTR_RNGRST_Pos
è

	)

9469 
	#RCC_AHB2RSTR_RNGRST
 
RCC_AHB2RSTR_RNGRST_Msk


	)

9470 
	#RCC_AHB2RSTR_OTGFSRST_Pos
 (7U)

	)

9471 
	#RCC_AHB2RSTR_OTGFSRST_Msk
 (0x1U << 
RCC_AHB2RSTR_OTGFSRST_Pos
è

	)

9472 
	#RCC_AHB2RSTR_OTGFSRST
 
RCC_AHB2RSTR_OTGFSRST_Msk


	)

9474 
	#RCC_AHB3RSTR_FSMCRST_Pos
 (0U)

	)

9475 
	#RCC_AHB3RSTR_FSMCRST_Msk
 (0x1U << 
RCC_AHB3RSTR_FSMCRST_Pos
è

	)

9476 
	#RCC_AHB3RSTR_FSMCRST
 
RCC_AHB3RSTR_FSMCRST_Msk


	)

9480 
	#RCC_APB1RSTR_TIM2RST_Pos
 (0U)

	)

9481 
	#RCC_APB1RSTR_TIM2RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM2RST_Pos
è

	)

9482 
	#RCC_APB1RSTR_TIM2RST
 
RCC_APB1RSTR_TIM2RST_Msk


	)

9483 
	#RCC_APB1RSTR_TIM3RST_Pos
 (1U)

	)

9484 
	#RCC_APB1RSTR_TIM3RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM3RST_Pos
è

	)

9485 
	#RCC_APB1RSTR_TIM3RST
 
RCC_APB1RSTR_TIM3RST_Msk


	)

9486 
	#RCC_APB1RSTR_TIM4RST_Pos
 (2U)

	)

9487 
	#RCC_APB1RSTR_TIM4RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM4RST_Pos
è

	)

9488 
	#RCC_APB1RSTR_TIM4RST
 
RCC_APB1RSTR_TIM4RST_Msk


	)

9489 
	#RCC_APB1RSTR_TIM5RST_Pos
 (3U)

	)

9490 
	#RCC_APB1RSTR_TIM5RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM5RST_Pos
è

	)

9491 
	#RCC_APB1RSTR_TIM5RST
 
RCC_APB1RSTR_TIM5RST_Msk


	)

9492 
	#RCC_APB1RSTR_TIM6RST_Pos
 (4U)

	)

9493 
	#RCC_APB1RSTR_TIM6RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM6RST_Pos
è

	)

9494 
	#RCC_APB1RSTR_TIM6RST
 
RCC_APB1RSTR_TIM6RST_Msk


	)

9495 
	#RCC_APB1RSTR_TIM7RST_Pos
 (5U)

	)

9496 
	#RCC_APB1RSTR_TIM7RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM7RST_Pos
è

	)

9497 
	#RCC_APB1RSTR_TIM7RST
 
RCC_APB1RSTR_TIM7RST_Msk


	)

9498 
	#RCC_APB1RSTR_TIM12RST_Pos
 (6U)

	)

9499 
	#RCC_APB1RSTR_TIM12RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM12RST_Pos
è

	)

9500 
	#RCC_APB1RSTR_TIM12RST
 
RCC_APB1RSTR_TIM12RST_Msk


	)

9501 
	#RCC_APB1RSTR_TIM13RST_Pos
 (7U)

	)

9502 
	#RCC_APB1RSTR_TIM13RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM13RST_Pos
è

	)

9503 
	#RCC_APB1RSTR_TIM13RST
 
RCC_APB1RSTR_TIM13RST_Msk


	)

9504 
	#RCC_APB1RSTR_TIM14RST_Pos
 (8U)

	)

9505 
	#RCC_APB1RSTR_TIM14RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM14RST_Pos
è

	)

9506 
	#RCC_APB1RSTR_TIM14RST
 
RCC_APB1RSTR_TIM14RST_Msk


	)

9507 
	#RCC_APB1RSTR_WWDGRST_Pos
 (11U)

	)

9508 
	#RCC_APB1RSTR_WWDGRST_Msk
 (0x1U << 
RCC_APB1RSTR_WWDGRST_Pos
è

	)

9509 
	#RCC_APB1RSTR_WWDGRST
 
RCC_APB1RSTR_WWDGRST_Msk


	)

9510 
	#RCC_APB1RSTR_SPI2RST_Pos
 (14U)

	)

9511 
	#RCC_APB1RSTR_SPI2RST_Msk
 (0x1U << 
RCC_APB1RSTR_SPI2RST_Pos
è

	)

9512 
	#RCC_APB1RSTR_SPI2RST
 
RCC_APB1RSTR_SPI2RST_Msk


	)

9513 
	#RCC_APB1RSTR_SPI3RST_Pos
 (15U)

	)

9514 
	#RCC_APB1RSTR_SPI3RST_Msk
 (0x1U << 
RCC_APB1RSTR_SPI3RST_Pos
è

	)

9515 
	#RCC_APB1RSTR_SPI3RST
 
RCC_APB1RSTR_SPI3RST_Msk


	)

9516 
	#RCC_APB1RSTR_USART2RST_Pos
 (17U)

	)

9517 
	#RCC_APB1RSTR_USART2RST_Msk
 (0x1U << 
RCC_APB1RSTR_USART2RST_Pos
è

	)

9518 
	#RCC_APB1RSTR_USART2RST
 
RCC_APB1RSTR_USART2RST_Msk


	)

9519 
	#RCC_APB1RSTR_USART3RST_Pos
 (18U)

	)

9520 
	#RCC_APB1RSTR_USART3RST_Msk
 (0x1U << 
RCC_APB1RSTR_USART3RST_Pos
è

	)

9521 
	#RCC_APB1RSTR_USART3RST
 
RCC_APB1RSTR_USART3RST_Msk


	)

9522 
	#RCC_APB1RSTR_UART4RST_Pos
 (19U)

	)

9523 
	#RCC_APB1RSTR_UART4RST_Msk
 (0x1U << 
RCC_APB1RSTR_UART4RST_Pos
è

	)

9524 
	#RCC_APB1RSTR_UART4RST
 
RCC_APB1RSTR_UART4RST_Msk


	)

9525 
	#RCC_APB1RSTR_UART5RST_Pos
 (20U)

	)

9526 
	#RCC_APB1RSTR_UART5RST_Msk
 (0x1U << 
RCC_APB1RSTR_UART5RST_Pos
è

	)

9527 
	#RCC_APB1RSTR_UART5RST
 
RCC_APB1RSTR_UART5RST_Msk


	)

9528 
	#RCC_APB1RSTR_I2C1RST_Pos
 (21U)

	)

9529 
	#RCC_APB1RSTR_I2C1RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C1RST_Pos
è

	)

9530 
	#RCC_APB1RSTR_I2C1RST
 
RCC_APB1RSTR_I2C1RST_Msk


	)

9531 
	#RCC_APB1RSTR_I2C2RST_Pos
 (22U)

	)

9532 
	#RCC_APB1RSTR_I2C2RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C2RST_Pos
è

	)

9533 
	#RCC_APB1RSTR_I2C2RST
 
RCC_APB1RSTR_I2C2RST_Msk


	)

9534 
	#RCC_APB1RSTR_I2C3RST_Pos
 (23U)

	)

9535 
	#RCC_APB1RSTR_I2C3RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C3RST_Pos
è

	)

9536 
	#RCC_APB1RSTR_I2C3RST
 
RCC_APB1RSTR_I2C3RST_Msk


	)

9537 
	#RCC_APB1RSTR_CAN1RST_Pos
 (25U)

	)

9538 
	#RCC_APB1RSTR_CAN1RST_Msk
 (0x1U << 
RCC_APB1RSTR_CAN1RST_Pos
è

	)

9539 
	#RCC_APB1RSTR_CAN1RST
 
RCC_APB1RSTR_CAN1RST_Msk


	)

9540 
	#RCC_APB1RSTR_CAN2RST_Pos
 (26U)

	)

9541 
	#RCC_APB1RSTR_CAN2RST_Msk
 (0x1U << 
RCC_APB1RSTR_CAN2RST_Pos
è

	)

9542 
	#RCC_APB1RSTR_CAN2RST
 
RCC_APB1RSTR_CAN2RST_Msk


	)

9543 
	#RCC_APB1RSTR_PWRRST_Pos
 (28U)

	)

9544 
	#RCC_APB1RSTR_PWRRST_Msk
 (0x1U << 
RCC_APB1RSTR_PWRRST_Pos
è

	)

9545 
	#RCC_APB1RSTR_PWRRST
 
RCC_APB1RSTR_PWRRST_Msk


	)

9546 
	#RCC_APB1RSTR_DACRST_Pos
 (29U)

	)

9547 
	#RCC_APB1RSTR_DACRST_Msk
 (0x1U << 
RCC_APB1RSTR_DACRST_Pos
è

	)

9548 
	#RCC_APB1RSTR_DACRST
 
RCC_APB1RSTR_DACRST_Msk


	)

9551 
	#RCC_APB2RSTR_TIM1RST_Pos
 (0U)

	)

9552 
	#RCC_APB2RSTR_TIM1RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM1RST_Pos
è

	)

9553 
	#RCC_APB2RSTR_TIM1RST
 
RCC_APB2RSTR_TIM1RST_Msk


	)

9554 
	#RCC_APB2RSTR_TIM8RST_Pos
 (1U)

	)

9555 
	#RCC_APB2RSTR_TIM8RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM8RST_Pos
è

	)

9556 
	#RCC_APB2RSTR_TIM8RST
 
RCC_APB2RSTR_TIM8RST_Msk


	)

9557 
	#RCC_APB2RSTR_USART1RST_Pos
 (4U)

	)

9558 
	#RCC_APB2RSTR_USART1RST_Msk
 (0x1U << 
RCC_APB2RSTR_USART1RST_Pos
è

	)

9559 
	#RCC_APB2RSTR_USART1RST
 
RCC_APB2RSTR_USART1RST_Msk


	)

9560 
	#RCC_APB2RSTR_USART6RST_Pos
 (5U)

	)

9561 
	#RCC_APB2RSTR_USART6RST_Msk
 (0x1U << 
RCC_APB2RSTR_USART6RST_Pos
è

	)

9562 
	#RCC_APB2RSTR_USART6RST
 
RCC_APB2RSTR_USART6RST_Msk


	)

9563 
	#RCC_APB2RSTR_ADCRST_Pos
 (8U)

	)

9564 
	#RCC_APB2RSTR_ADCRST_Msk
 (0x1U << 
RCC_APB2RSTR_ADCRST_Pos
è

	)

9565 
	#RCC_APB2RSTR_ADCRST
 
RCC_APB2RSTR_ADCRST_Msk


	)

9566 
	#RCC_APB2RSTR_SDIORST_Pos
 (11U)

	)

9567 
	#RCC_APB2RSTR_SDIORST_Msk
 (0x1U << 
RCC_APB2RSTR_SDIORST_Pos
è

	)

9568 
	#RCC_APB2RSTR_SDIORST
 
RCC_APB2RSTR_SDIORST_Msk


	)

9569 
	#RCC_APB2RSTR_SPI1RST_Pos
 (12U)

	)

9570 
	#RCC_APB2RSTR_SPI1RST_Msk
 (0x1U << 
RCC_APB2RSTR_SPI1RST_Pos
è

	)

9571 
	#RCC_APB2RSTR_SPI1RST
 
RCC_APB2RSTR_SPI1RST_Msk


	)

9572 
	#RCC_APB2RSTR_SYSCFGRST_Pos
 (14U)

	)

9573 
	#RCC_APB2RSTR_SYSCFGRST_Msk
 (0x1U << 
RCC_APB2RSTR_SYSCFGRST_Pos
è

	)

9574 
	#RCC_APB2RSTR_SYSCFGRST
 
RCC_APB2RSTR_SYSCFGRST_Msk


	)

9575 
	#RCC_APB2RSTR_TIM9RST_Pos
 (16U)

	)

9576 
	#RCC_APB2RSTR_TIM9RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM9RST_Pos
è

	)

9577 
	#RCC_APB2RSTR_TIM9RST
 
RCC_APB2RSTR_TIM9RST_Msk


	)

9578 
	#RCC_APB2RSTR_TIM10RST_Pos
 (17U)

	)

9579 
	#RCC_APB2RSTR_TIM10RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM10RST_Pos
è

	)

9580 
	#RCC_APB2RSTR_TIM10RST
 
RCC_APB2RSTR_TIM10RST_Msk


	)

9581 
	#RCC_APB2RSTR_TIM11RST_Pos
 (18U)

	)

9582 
	#RCC_APB2RSTR_TIM11RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM11RST_Pos
è

	)

9583 
	#RCC_APB2RSTR_TIM11RST
 
RCC_APB2RSTR_TIM11RST_Msk


	)

9586 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9589 
	#RCC_AHB1ENR_GPIOAEN_Pos
 (0U)

	)

9590 
	#RCC_AHB1ENR_GPIOAEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOAEN_Pos
è

	)

9591 
	#RCC_AHB1ENR_GPIOAEN
 
RCC_AHB1ENR_GPIOAEN_Msk


	)

9592 
	#RCC_AHB1ENR_GPIOBEN_Pos
 (1U)

	)

9593 
	#RCC_AHB1ENR_GPIOBEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOBEN_Pos
è

	)

9594 
	#RCC_AHB1ENR_GPIOBEN
 
RCC_AHB1ENR_GPIOBEN_Msk


	)

9595 
	#RCC_AHB1ENR_GPIOCEN_Pos
 (2U)

	)

9596 
	#RCC_AHB1ENR_GPIOCEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOCEN_Pos
è

	)

9597 
	#RCC_AHB1ENR_GPIOCEN
 
RCC_AHB1ENR_GPIOCEN_Msk


	)

9598 
	#RCC_AHB1ENR_GPIODEN_Pos
 (3U)

	)

9599 
	#RCC_AHB1ENR_GPIODEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIODEN_Pos
è

	)

9600 
	#RCC_AHB1ENR_GPIODEN
 
RCC_AHB1ENR_GPIODEN_Msk


	)

9601 
	#RCC_AHB1ENR_GPIOEEN_Pos
 (4U)

	)

9602 
	#RCC_AHB1ENR_GPIOEEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOEEN_Pos
è

	)

9603 
	#RCC_AHB1ENR_GPIOEEN
 
RCC_AHB1ENR_GPIOEEN_Msk


	)

9604 
	#RCC_AHB1ENR_GPIOFEN_Pos
 (5U)

	)

9605 
	#RCC_AHB1ENR_GPIOFEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOFEN_Pos
è

	)

9606 
	#RCC_AHB1ENR_GPIOFEN
 
RCC_AHB1ENR_GPIOFEN_Msk


	)

9607 
	#RCC_AHB1ENR_GPIOGEN_Pos
 (6U)

	)

9608 
	#RCC_AHB1ENR_GPIOGEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOGEN_Pos
è

	)

9609 
	#RCC_AHB1ENR_GPIOGEN
 
RCC_AHB1ENR_GPIOGEN_Msk


	)

9610 
	#RCC_AHB1ENR_GPIOHEN_Pos
 (7U)

	)

9611 
	#RCC_AHB1ENR_GPIOHEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOHEN_Pos
è

	)

9612 
	#RCC_AHB1ENR_GPIOHEN
 
RCC_AHB1ENR_GPIOHEN_Msk


	)

9613 
	#RCC_AHB1ENR_GPIOIEN_Pos
 (8U)

	)

9614 
	#RCC_AHB1ENR_GPIOIEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOIEN_Pos
è

	)

9615 
	#RCC_AHB1ENR_GPIOIEN
 
RCC_AHB1ENR_GPIOIEN_Msk


	)

9616 
	#RCC_AHB1ENR_CRCEN_Pos
 (12U)

	)

9617 
	#RCC_AHB1ENR_CRCEN_Msk
 (0x1U << 
RCC_AHB1ENR_CRCEN_Pos
è

	)

9618 
	#RCC_AHB1ENR_CRCEN
 
RCC_AHB1ENR_CRCEN_Msk


	)

9619 
	#RCC_AHB1ENR_BKPSRAMEN_Pos
 (18U)

	)

9620 
	#RCC_AHB1ENR_BKPSRAMEN_Msk
 (0x1U << 
RCC_AHB1ENR_BKPSRAMEN_Pos
è

	)

9621 
	#RCC_AHB1ENR_BKPSRAMEN
 
RCC_AHB1ENR_BKPSRAMEN_Msk


	)

9622 
	#RCC_AHB1ENR_CCMDATARAMEN_Pos
 (20U)

	)

9623 
	#RCC_AHB1ENR_CCMDATARAMEN_Msk
 (0x1U << 
RCC_AHB1ENR_CCMDATARAMEN_Pos
è

	)

9624 
	#RCC_AHB1ENR_CCMDATARAMEN
 
RCC_AHB1ENR_CCMDATARAMEN_Msk


	)

9625 
	#RCC_AHB1ENR_DMA1EN_Pos
 (21U)

	)

9626 
	#RCC_AHB1ENR_DMA1EN_Msk
 (0x1U << 
RCC_AHB1ENR_DMA1EN_Pos
è

	)

9627 
	#RCC_AHB1ENR_DMA1EN
 
RCC_AHB1ENR_DMA1EN_Msk


	)

9628 
	#RCC_AHB1ENR_DMA2EN_Pos
 (22U)

	)

9629 
	#RCC_AHB1ENR_DMA2EN_Msk
 (0x1U << 
RCC_AHB1ENR_DMA2EN_Pos
è

	)

9630 
	#RCC_AHB1ENR_DMA2EN
 
RCC_AHB1ENR_DMA2EN_Msk


	)

9631 
	#RCC_AHB1ENR_OTGHSEN_Pos
 (29U)

	)

9632 
	#RCC_AHB1ENR_OTGHSEN_Msk
 (0x1U << 
RCC_AHB1ENR_OTGHSEN_Pos
è

	)

9633 
	#RCC_AHB1ENR_OTGHSEN
 
RCC_AHB1ENR_OTGHSEN_Msk


	)

9634 
	#RCC_AHB1ENR_OTGHSULPIEN_Pos
 (30U)

	)

9635 
	#RCC_AHB1ENR_OTGHSULPIEN_Msk
 (0x1U << 
RCC_AHB1ENR_OTGHSULPIEN_Pos
è

	)

9636 
	#RCC_AHB1ENR_OTGHSULPIEN
 
RCC_AHB1ENR_OTGHSULPIEN_Msk


	)

9641 
	#RCC_AHB2_SUPPORT


	)

9643 
	#RCC_AHB2ENR_RNGEN_Pos
 (6U)

	)

9644 
	#RCC_AHB2ENR_RNGEN_Msk
 (0x1U << 
RCC_AHB2ENR_RNGEN_Pos
è

	)

9645 
	#RCC_AHB2ENR_RNGEN
 
RCC_AHB2ENR_RNGEN_Msk


	)

9646 
	#RCC_AHB2ENR_OTGFSEN_Pos
 (7U)

	)

9647 
	#RCC_AHB2ENR_OTGFSEN_Msk
 (0x1U << 
RCC_AHB2ENR_OTGFSEN_Pos
è

	)

9648 
	#RCC_AHB2ENR_OTGFSEN
 
RCC_AHB2ENR_OTGFSEN_Msk


	)

9654 
	#RCC_AHB3_SUPPORT


	)

9656 
	#RCC_AHB3ENR_FSMCEN_Pos
 (0U)

	)

9657 
	#RCC_AHB3ENR_FSMCEN_Msk
 (0x1U << 
RCC_AHB3ENR_FSMCEN_Pos
è

	)

9658 
	#RCC_AHB3ENR_FSMCEN
 
RCC_AHB3ENR_FSMCEN_Msk


	)

9661 
	#RCC_APB1ENR_TIM2EN_Pos
 (0U)

	)

9662 
	#RCC_APB1ENR_TIM2EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM2EN_Pos
è

	)

9663 
	#RCC_APB1ENR_TIM2EN
 
RCC_APB1ENR_TIM2EN_Msk


	)

9664 
	#RCC_APB1ENR_TIM3EN_Pos
 (1U)

	)

9665 
	#RCC_APB1ENR_TIM3EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM3EN_Pos
è

	)

9666 
	#RCC_APB1ENR_TIM3EN
 
RCC_APB1ENR_TIM3EN_Msk


	)

9667 
	#RCC_APB1ENR_TIM4EN_Pos
 (2U)

	)

9668 
	#RCC_APB1ENR_TIM4EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM4EN_Pos
è

	)

9669 
	#RCC_APB1ENR_TIM4EN
 
RCC_APB1ENR_TIM4EN_Msk


	)

9670 
	#RCC_APB1ENR_TIM5EN_Pos
 (3U)

	)

9671 
	#RCC_APB1ENR_TIM5EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM5EN_Pos
è

	)

9672 
	#RCC_APB1ENR_TIM5EN
 
RCC_APB1ENR_TIM5EN_Msk


	)

9673 
	#RCC_APB1ENR_TIM6EN_Pos
 (4U)

	)

9674 
	#RCC_APB1ENR_TIM6EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM6EN_Pos
è

	)

9675 
	#RCC_APB1ENR_TIM6EN
 
RCC_APB1ENR_TIM6EN_Msk


	)

9676 
	#RCC_APB1ENR_TIM7EN_Pos
 (5U)

	)

9677 
	#RCC_APB1ENR_TIM7EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM7EN_Pos
è

	)

9678 
	#RCC_APB1ENR_TIM7EN
 
RCC_APB1ENR_TIM7EN_Msk


	)

9679 
	#RCC_APB1ENR_TIM12EN_Pos
 (6U)

	)

9680 
	#RCC_APB1ENR_TIM12EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM12EN_Pos
è

	)

9681 
	#RCC_APB1ENR_TIM12EN
 
RCC_APB1ENR_TIM12EN_Msk


	)

9682 
	#RCC_APB1ENR_TIM13EN_Pos
 (7U)

	)

9683 
	#RCC_APB1ENR_TIM13EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM13EN_Pos
è

	)

9684 
	#RCC_APB1ENR_TIM13EN
 
RCC_APB1ENR_TIM13EN_Msk


	)

9685 
	#RCC_APB1ENR_TIM14EN_Pos
 (8U)

	)

9686 
	#RCC_APB1ENR_TIM14EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM14EN_Pos
è

	)

9687 
	#RCC_APB1ENR_TIM14EN
 
RCC_APB1ENR_TIM14EN_Msk


	)

9688 
	#RCC_APB1ENR_WWDGEN_Pos
 (11U)

	)

9689 
	#RCC_APB1ENR_WWDGEN_Msk
 (0x1U << 
RCC_APB1ENR_WWDGEN_Pos
è

	)

9690 
	#RCC_APB1ENR_WWDGEN
 
RCC_APB1ENR_WWDGEN_Msk


	)

9691 
	#RCC_APB1ENR_SPI2EN_Pos
 (14U)

	)

9692 
	#RCC_APB1ENR_SPI2EN_Msk
 (0x1U << 
RCC_APB1ENR_SPI2EN_Pos
è

	)

9693 
	#RCC_APB1ENR_SPI2EN
 
RCC_APB1ENR_SPI2EN_Msk


	)

9694 
	#RCC_APB1ENR_SPI3EN_Pos
 (15U)

	)

9695 
	#RCC_APB1ENR_SPI3EN_Msk
 (0x1U << 
RCC_APB1ENR_SPI3EN_Pos
è

	)

9696 
	#RCC_APB1ENR_SPI3EN
 
RCC_APB1ENR_SPI3EN_Msk


	)

9697 
	#RCC_APB1ENR_USART2EN_Pos
 (17U)

	)

9698 
	#RCC_APB1ENR_USART2EN_Msk
 (0x1U << 
RCC_APB1ENR_USART2EN_Pos
è

	)

9699 
	#RCC_APB1ENR_USART2EN
 
RCC_APB1ENR_USART2EN_Msk


	)

9700 
	#RCC_APB1ENR_USART3EN_Pos
 (18U)

	)

9701 
	#RCC_APB1ENR_USART3EN_Msk
 (0x1U << 
RCC_APB1ENR_USART3EN_Pos
è

	)

9702 
	#RCC_APB1ENR_USART3EN
 
RCC_APB1ENR_USART3EN_Msk


	)

9703 
	#RCC_APB1ENR_UART4EN_Pos
 (19U)

	)

9704 
	#RCC_APB1ENR_UART4EN_Msk
 (0x1U << 
RCC_APB1ENR_UART4EN_Pos
è

	)

9705 
	#RCC_APB1ENR_UART4EN
 
RCC_APB1ENR_UART4EN_Msk


	)

9706 
	#RCC_APB1ENR_UART5EN_Pos
 (20U)

	)

9707 
	#RCC_APB1ENR_UART5EN_Msk
 (0x1U << 
RCC_APB1ENR_UART5EN_Pos
è

	)

9708 
	#RCC_APB1ENR_UART5EN
 
RCC_APB1ENR_UART5EN_Msk


	)

9709 
	#RCC_APB1ENR_I2C1EN_Pos
 (21U)

	)

9710 
	#RCC_APB1ENR_I2C1EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C1EN_Pos
è

	)

9711 
	#RCC_APB1ENR_I2C1EN
 
RCC_APB1ENR_I2C1EN_Msk


	)

9712 
	#RCC_APB1ENR_I2C2EN_Pos
 (22U)

	)

9713 
	#RCC_APB1ENR_I2C2EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C2EN_Pos
è

	)

9714 
	#RCC_APB1ENR_I2C2EN
 
RCC_APB1ENR_I2C2EN_Msk


	)

9715 
	#RCC_APB1ENR_I2C3EN_Pos
 (23U)

	)

9716 
	#RCC_APB1ENR_I2C3EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C3EN_Pos
è

	)

9717 
	#RCC_APB1ENR_I2C3EN
 
RCC_APB1ENR_I2C3EN_Msk


	)

9718 
	#RCC_APB1ENR_CAN1EN_Pos
 (25U)

	)

9719 
	#RCC_APB1ENR_CAN1EN_Msk
 (0x1U << 
RCC_APB1ENR_CAN1EN_Pos
è

	)

9720 
	#RCC_APB1ENR_CAN1EN
 
RCC_APB1ENR_CAN1EN_Msk


	)

9721 
	#RCC_APB1ENR_CAN2EN_Pos
 (26U)

	)

9722 
	#RCC_APB1ENR_CAN2EN_Msk
 (0x1U << 
RCC_APB1ENR_CAN2EN_Pos
è

	)

9723 
	#RCC_APB1ENR_CAN2EN
 
RCC_APB1ENR_CAN2EN_Msk


	)

9724 
	#RCC_APB1ENR_PWREN_Pos
 (28U)

	)

9725 
	#RCC_APB1ENR_PWREN_Msk
 (0x1U << 
RCC_APB1ENR_PWREN_Pos
è

	)

9726 
	#RCC_APB1ENR_PWREN
 
RCC_APB1ENR_PWREN_Msk


	)

9727 
	#RCC_APB1ENR_DACEN_Pos
 (29U)

	)

9728 
	#RCC_APB1ENR_DACEN_Msk
 (0x1U << 
RCC_APB1ENR_DACEN_Pos
è

	)

9729 
	#RCC_APB1ENR_DACEN
 
RCC_APB1ENR_DACEN_Msk


	)

9732 
	#RCC_APB2ENR_TIM1EN_Pos
 (0U)

	)

9733 
	#RCC_APB2ENR_TIM1EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM1EN_Pos
è

	)

9734 
	#RCC_APB2ENR_TIM1EN
 
RCC_APB2ENR_TIM1EN_Msk


	)

9735 
	#RCC_APB2ENR_TIM8EN_Pos
 (1U)

	)

9736 
	#RCC_APB2ENR_TIM8EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM8EN_Pos
è

	)

9737 
	#RCC_APB2ENR_TIM8EN
 
RCC_APB2ENR_TIM8EN_Msk


	)

9738 
	#RCC_APB2ENR_USART1EN_Pos
 (4U)

	)

9739 
	#RCC_APB2ENR_USART1EN_Msk
 (0x1U << 
RCC_APB2ENR_USART1EN_Pos
è

	)

9740 
	#RCC_APB2ENR_USART1EN
 
RCC_APB2ENR_USART1EN_Msk


	)

9741 
	#RCC_APB2ENR_USART6EN_Pos
 (5U)

	)

9742 
	#RCC_APB2ENR_USART6EN_Msk
 (0x1U << 
RCC_APB2ENR_USART6EN_Pos
è

	)

9743 
	#RCC_APB2ENR_USART6EN
 
RCC_APB2ENR_USART6EN_Msk


	)

9744 
	#RCC_APB2ENR_ADC1EN_Pos
 (8U)

	)

9745 
	#RCC_APB2ENR_ADC1EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC1EN_Pos
è

	)

9746 
	#RCC_APB2ENR_ADC1EN
 
RCC_APB2ENR_ADC1EN_Msk


	)

9747 
	#RCC_APB2ENR_ADC2EN_Pos
 (9U)

	)

9748 
	#RCC_APB2ENR_ADC2EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC2EN_Pos
è

	)

9749 
	#RCC_APB2ENR_ADC2EN
 
RCC_APB2ENR_ADC2EN_Msk


	)

9750 
	#RCC_APB2ENR_ADC3EN_Pos
 (10U)

	)

9751 
	#RCC_APB2ENR_ADC3EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC3EN_Pos
è

	)

9752 
	#RCC_APB2ENR_ADC3EN
 
RCC_APB2ENR_ADC3EN_Msk


	)

9753 
	#RCC_APB2ENR_SDIOEN_Pos
 (11U)

	)

9754 
	#RCC_APB2ENR_SDIOEN_Msk
 (0x1U << 
RCC_APB2ENR_SDIOEN_Pos
è

	)

9755 
	#RCC_APB2ENR_SDIOEN
 
RCC_APB2ENR_SDIOEN_Msk


	)

9756 
	#RCC_APB2ENR_SPI1EN_Pos
 (12U)

	)

9757 
	#RCC_APB2ENR_SPI1EN_Msk
 (0x1U << 
RCC_APB2ENR_SPI1EN_Pos
è

	)

9758 
	#RCC_APB2ENR_SPI1EN
 
RCC_APB2ENR_SPI1EN_Msk


	)

9759 
	#RCC_APB2ENR_SYSCFGEN_Pos
 (14U)

	)

9760 
	#RCC_APB2ENR_SYSCFGEN_Msk
 (0x1U << 
RCC_APB2ENR_SYSCFGEN_Pos
è

	)

9761 
	#RCC_APB2ENR_SYSCFGEN
 
RCC_APB2ENR_SYSCFGEN_Msk


	)

9762 
	#RCC_APB2ENR_TIM9EN_Pos
 (16U)

	)

9763 
	#RCC_APB2ENR_TIM9EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM9EN_Pos
è

	)

9764 
	#RCC_APB2ENR_TIM9EN
 
RCC_APB2ENR_TIM9EN_Msk


	)

9765 
	#RCC_APB2ENR_TIM10EN_Pos
 (17U)

	)

9766 
	#RCC_APB2ENR_TIM10EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM10EN_Pos
è

	)

9767 
	#RCC_APB2ENR_TIM10EN
 
RCC_APB2ENR_TIM10EN_Msk


	)

9768 
	#RCC_APB2ENR_TIM11EN_Pos
 (18U)

	)

9769 
	#RCC_APB2ENR_TIM11EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM11EN_Pos
è

	)

9770 
	#RCC_APB2ENR_TIM11EN
 
RCC_APB2ENR_TIM11EN_Msk


	)

9773 
	#RCC_AHB1LPENR_GPIOALPEN_Pos
 (0U)

	)

9774 
	#RCC_AHB1LPENR_GPIOALPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOALPEN_Pos
è

	)

9775 
	#RCC_AHB1LPENR_GPIOALPEN
 
RCC_AHB1LPENR_GPIOALPEN_Msk


	)

9776 
	#RCC_AHB1LPENR_GPIOBLPEN_Pos
 (1U)

	)

9777 
	#RCC_AHB1LPENR_GPIOBLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOBLPEN_Pos
è

	)

9778 
	#RCC_AHB1LPENR_GPIOBLPEN
 
RCC_AHB1LPENR_GPIOBLPEN_Msk


	)

9779 
	#RCC_AHB1LPENR_GPIOCLPEN_Pos
 (2U)

	)

9780 
	#RCC_AHB1LPENR_GPIOCLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOCLPEN_Pos
è

	)

9781 
	#RCC_AHB1LPENR_GPIOCLPEN
 
RCC_AHB1LPENR_GPIOCLPEN_Msk


	)

9782 
	#RCC_AHB1LPENR_GPIODLPEN_Pos
 (3U)

	)

9783 
	#RCC_AHB1LPENR_GPIODLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIODLPEN_Pos
è

	)

9784 
	#RCC_AHB1LPENR_GPIODLPEN
 
RCC_AHB1LPENR_GPIODLPEN_Msk


	)

9785 
	#RCC_AHB1LPENR_GPIOELPEN_Pos
 (4U)

	)

9786 
	#RCC_AHB1LPENR_GPIOELPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOELPEN_Pos
è

	)

9787 
	#RCC_AHB1LPENR_GPIOELPEN
 
RCC_AHB1LPENR_GPIOELPEN_Msk


	)

9788 
	#RCC_AHB1LPENR_GPIOFLPEN_Pos
 (5U)

	)

9789 
	#RCC_AHB1LPENR_GPIOFLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOFLPEN_Pos
è

	)

9790 
	#RCC_AHB1LPENR_GPIOFLPEN
 
RCC_AHB1LPENR_GPIOFLPEN_Msk


	)

9791 
	#RCC_AHB1LPENR_GPIOGLPEN_Pos
 (6U)

	)

9792 
	#RCC_AHB1LPENR_GPIOGLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOGLPEN_Pos
è

	)

9793 
	#RCC_AHB1LPENR_GPIOGLPEN
 
RCC_AHB1LPENR_GPIOGLPEN_Msk


	)

9794 
	#RCC_AHB1LPENR_GPIOHLPEN_Pos
 (7U)

	)

9795 
	#RCC_AHB1LPENR_GPIOHLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOHLPEN_Pos
è

	)

9796 
	#RCC_AHB1LPENR_GPIOHLPEN
 
RCC_AHB1LPENR_GPIOHLPEN_Msk


	)

9797 
	#RCC_AHB1LPENR_GPIOILPEN_Pos
 (8U)

	)

9798 
	#RCC_AHB1LPENR_GPIOILPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOILPEN_Pos
è

	)

9799 
	#RCC_AHB1LPENR_GPIOILPEN
 
RCC_AHB1LPENR_GPIOILPEN_Msk


	)

9800 
	#RCC_AHB1LPENR_CRCLPEN_Pos
 (12U)

	)

9801 
	#RCC_AHB1LPENR_CRCLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_CRCLPEN_Pos
è

	)

9802 
	#RCC_AHB1LPENR_CRCLPEN
 
RCC_AHB1LPENR_CRCLPEN_Msk


	)

9803 
	#RCC_AHB1LPENR_FLITFLPEN_Pos
 (15U)

	)

9804 
	#RCC_AHB1LPENR_FLITFLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_FLITFLPEN_Pos
è

	)

9805 
	#RCC_AHB1LPENR_FLITFLPEN
 
RCC_AHB1LPENR_FLITFLPEN_Msk


	)

9806 
	#RCC_AHB1LPENR_SRAM1LPEN_Pos
 (16U)

	)

9807 
	#RCC_AHB1LPENR_SRAM1LPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_SRAM1LPEN_Pos
è

	)

9808 
	#RCC_AHB1LPENR_SRAM1LPEN
 
RCC_AHB1LPENR_SRAM1LPEN_Msk


	)

9809 
	#RCC_AHB1LPENR_SRAM2LPEN_Pos
 (17U)

	)

9810 
	#RCC_AHB1LPENR_SRAM2LPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_SRAM2LPEN_Pos
è

	)

9811 
	#RCC_AHB1LPENR_SRAM2LPEN
 
RCC_AHB1LPENR_SRAM2LPEN_Msk


	)

9812 
	#RCC_AHB1LPENR_BKPSRAMLPEN_Pos
 (18U)

	)

9813 
	#RCC_AHB1LPENR_BKPSRAMLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_BKPSRAMLPEN_Pos
è

	)

9814 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 
RCC_AHB1LPENR_BKPSRAMLPEN_Msk


	)

9815 
	#RCC_AHB1LPENR_DMA1LPEN_Pos
 (21U)

	)

9816 
	#RCC_AHB1LPENR_DMA1LPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_DMA1LPEN_Pos
è

	)

9817 
	#RCC_AHB1LPENR_DMA1LPEN
 
RCC_AHB1LPENR_DMA1LPEN_Msk


	)

9818 
	#RCC_AHB1LPENR_DMA2LPEN_Pos
 (22U)

	)

9819 
	#RCC_AHB1LPENR_DMA2LPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_DMA2LPEN_Pos
è

	)

9820 
	#RCC_AHB1LPENR_DMA2LPEN
 
RCC_AHB1LPENR_DMA2LPEN_Msk


	)

9822 
	#RCC_AHB1LPENR_OTGHSLPEN_Pos
 (29U)

	)

9823 
	#RCC_AHB1LPENR_OTGHSLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_OTGHSLPEN_Pos
è

	)

9824 
	#RCC_AHB1LPENR_OTGHSLPEN
 
RCC_AHB1LPENR_OTGHSLPEN_Msk


	)

9825 
	#RCC_AHB1LPENR_OTGHSULPILPEN_Pos
 (30U)

	)

9826 
	#RCC_AHB1LPENR_OTGHSULPILPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_OTGHSULPILPEN_Pos
è

	)

9827 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 
RCC_AHB1LPENR_OTGHSULPILPEN_Msk


	)

9830 
	#RCC_AHB2LPENR_RNGLPEN_Pos
 (6U)

	)

9831 
	#RCC_AHB2LPENR_RNGLPEN_Msk
 (0x1U << 
RCC_AHB2LPENR_RNGLPEN_Pos
è

	)

9832 
	#RCC_AHB2LPENR_RNGLPEN
 
RCC_AHB2LPENR_RNGLPEN_Msk


	)

9833 
	#RCC_AHB2LPENR_OTGFSLPEN_Pos
 (7U)

	)

9834 
	#RCC_AHB2LPENR_OTGFSLPEN_Msk
 (0x1U << 
RCC_AHB2LPENR_OTGFSLPEN_Pos
è

	)

9835 
	#RCC_AHB2LPENR_OTGFSLPEN
 
RCC_AHB2LPENR_OTGFSLPEN_Msk


	)

9838 
	#RCC_AHB3LPENR_FSMCLPEN_Pos
 (0U)

	)

9839 
	#RCC_AHB3LPENR_FSMCLPEN_Msk
 (0x1U << 
RCC_AHB3LPENR_FSMCLPEN_Pos
è

	)

9840 
	#RCC_AHB3LPENR_FSMCLPEN
 
RCC_AHB3LPENR_FSMCLPEN_Msk


	)

9843 
	#RCC_APB1LPENR_TIM2LPEN_Pos
 (0U)

	)

9844 
	#RCC_APB1LPENR_TIM2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM2LPEN_Pos
è

	)

9845 
	#RCC_APB1LPENR_TIM2LPEN
 
RCC_APB1LPENR_TIM2LPEN_Msk


	)

9846 
	#RCC_APB1LPENR_TIM3LPEN_Pos
 (1U)

	)

9847 
	#RCC_APB1LPENR_TIM3LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM3LPEN_Pos
è

	)

9848 
	#RCC_APB1LPENR_TIM3LPEN
 
RCC_APB1LPENR_TIM3LPEN_Msk


	)

9849 
	#RCC_APB1LPENR_TIM4LPEN_Pos
 (2U)

	)

9850 
	#RCC_APB1LPENR_TIM4LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM4LPEN_Pos
è

	)

9851 
	#RCC_APB1LPENR_TIM4LPEN
 
RCC_APB1LPENR_TIM4LPEN_Msk


	)

9852 
	#RCC_APB1LPENR_TIM5LPEN_Pos
 (3U)

	)

9853 
	#RCC_APB1LPENR_TIM5LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM5LPEN_Pos
è

	)

9854 
	#RCC_APB1LPENR_TIM5LPEN
 
RCC_APB1LPENR_TIM5LPEN_Msk


	)

9855 
	#RCC_APB1LPENR_TIM6LPEN_Pos
 (4U)

	)

9856 
	#RCC_APB1LPENR_TIM6LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM6LPEN_Pos
è

	)

9857 
	#RCC_APB1LPENR_TIM6LPEN
 
RCC_APB1LPENR_TIM6LPEN_Msk


	)

9858 
	#RCC_APB1LPENR_TIM7LPEN_Pos
 (5U)

	)

9859 
	#RCC_APB1LPENR_TIM7LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM7LPEN_Pos
è

	)

9860 
	#RCC_APB1LPENR_TIM7LPEN
 
RCC_APB1LPENR_TIM7LPEN_Msk


	)

9861 
	#RCC_APB1LPENR_TIM12LPEN_Pos
 (6U)

	)

9862 
	#RCC_APB1LPENR_TIM12LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM12LPEN_Pos
è

	)

9863 
	#RCC_APB1LPENR_TIM12LPEN
 
RCC_APB1LPENR_TIM12LPEN_Msk


	)

9864 
	#RCC_APB1LPENR_TIM13LPEN_Pos
 (7U)

	)

9865 
	#RCC_APB1LPENR_TIM13LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM13LPEN_Pos
è

	)

9866 
	#RCC_APB1LPENR_TIM13LPEN
 
RCC_APB1LPENR_TIM13LPEN_Msk


	)

9867 
	#RCC_APB1LPENR_TIM14LPEN_Pos
 (8U)

	)

9868 
	#RCC_APB1LPENR_TIM14LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM14LPEN_Pos
è

	)

9869 
	#RCC_APB1LPENR_TIM14LPEN
 
RCC_APB1LPENR_TIM14LPEN_Msk


	)

9870 
	#RCC_APB1LPENR_WWDGLPEN_Pos
 (11U)

	)

9871 
	#RCC_APB1LPENR_WWDGLPEN_Msk
 (0x1U << 
RCC_APB1LPENR_WWDGLPEN_Pos
è

	)

9872 
	#RCC_APB1LPENR_WWDGLPEN
 
RCC_APB1LPENR_WWDGLPEN_Msk


	)

9873 
	#RCC_APB1LPENR_SPI2LPEN_Pos
 (14U)

	)

9874 
	#RCC_APB1LPENR_SPI2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_SPI2LPEN_Pos
è

	)

9875 
	#RCC_APB1LPENR_SPI2LPEN
 
RCC_APB1LPENR_SPI2LPEN_Msk


	)

9876 
	#RCC_APB1LPENR_SPI3LPEN_Pos
 (15U)

	)

9877 
	#RCC_APB1LPENR_SPI3LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_SPI3LPEN_Pos
è

	)

9878 
	#RCC_APB1LPENR_SPI3LPEN
 
RCC_APB1LPENR_SPI3LPEN_Msk


	)

9879 
	#RCC_APB1LPENR_USART2LPEN_Pos
 (17U)

	)

9880 
	#RCC_APB1LPENR_USART2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_USART2LPEN_Pos
è

	)

9881 
	#RCC_APB1LPENR_USART2LPEN
 
RCC_APB1LPENR_USART2LPEN_Msk


	)

9882 
	#RCC_APB1LPENR_USART3LPEN_Pos
 (18U)

	)

9883 
	#RCC_APB1LPENR_USART3LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_USART3LPEN_Pos
è

	)

9884 
	#RCC_APB1LPENR_USART3LPEN
 
RCC_APB1LPENR_USART3LPEN_Msk


	)

9885 
	#RCC_APB1LPENR_UART4LPEN_Pos
 (19U)

	)

9886 
	#RCC_APB1LPENR_UART4LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_UART4LPEN_Pos
è

	)

9887 
	#RCC_APB1LPENR_UART4LPEN
 
RCC_APB1LPENR_UART4LPEN_Msk


	)

9888 
	#RCC_APB1LPENR_UART5LPEN_Pos
 (20U)

	)

9889 
	#RCC_APB1LPENR_UART5LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_UART5LPEN_Pos
è

	)

9890 
	#RCC_APB1LPENR_UART5LPEN
 
RCC_APB1LPENR_UART5LPEN_Msk


	)

9891 
	#RCC_APB1LPENR_I2C1LPEN_Pos
 (21U)

	)

9892 
	#RCC_APB1LPENR_I2C1LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_I2C1LPEN_Pos
è

	)

9893 
	#RCC_APB1LPENR_I2C1LPEN
 
RCC_APB1LPENR_I2C1LPEN_Msk


	)

9894 
	#RCC_APB1LPENR_I2C2LPEN_Pos
 (22U)

	)

9895 
	#RCC_APB1LPENR_I2C2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_I2C2LPEN_Pos
è

	)

9896 
	#RCC_APB1LPENR_I2C2LPEN
 
RCC_APB1LPENR_I2C2LPEN_Msk


	)

9897 
	#RCC_APB1LPENR_I2C3LPEN_Pos
 (23U)

	)

9898 
	#RCC_APB1LPENR_I2C3LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_I2C3LPEN_Pos
è

	)

9899 
	#RCC_APB1LPENR_I2C3LPEN
 
RCC_APB1LPENR_I2C3LPEN_Msk


	)

9900 
	#RCC_APB1LPENR_CAN1LPEN_Pos
 (25U)

	)

9901 
	#RCC_APB1LPENR_CAN1LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_CAN1LPEN_Pos
è

	)

9902 
	#RCC_APB1LPENR_CAN1LPEN
 
RCC_APB1LPENR_CAN1LPEN_Msk


	)

9903 
	#RCC_APB1LPENR_CAN2LPEN_Pos
 (26U)

	)

9904 
	#RCC_APB1LPENR_CAN2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_CAN2LPEN_Pos
è

	)

9905 
	#RCC_APB1LPENR_CAN2LPEN
 
RCC_APB1LPENR_CAN2LPEN_Msk


	)

9906 
	#RCC_APB1LPENR_PWRLPEN_Pos
 (28U)

	)

9907 
	#RCC_APB1LPENR_PWRLPEN_Msk
 (0x1U << 
RCC_APB1LPENR_PWRLPEN_Pos
è

	)

9908 
	#RCC_APB1LPENR_PWRLPEN
 
RCC_APB1LPENR_PWRLPEN_Msk


	)

9909 
	#RCC_APB1LPENR_DACLPEN_Pos
 (29U)

	)

9910 
	#RCC_APB1LPENR_DACLPEN_Msk
 (0x1U << 
RCC_APB1LPENR_DACLPEN_Pos
è

	)

9911 
	#RCC_APB1LPENR_DACLPEN
 
RCC_APB1LPENR_DACLPEN_Msk


	)

9914 
	#RCC_APB2LPENR_TIM1LPEN_Pos
 (0U)

	)

9915 
	#RCC_APB2LPENR_TIM1LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM1LPEN_Pos
è

	)

9916 
	#RCC_APB2LPENR_TIM1LPEN
 
RCC_APB2LPENR_TIM1LPEN_Msk


	)

9917 
	#RCC_APB2LPENR_TIM8LPEN_Pos
 (1U)

	)

9918 
	#RCC_APB2LPENR_TIM8LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM8LPEN_Pos
è

	)

9919 
	#RCC_APB2LPENR_TIM8LPEN
 
RCC_APB2LPENR_TIM8LPEN_Msk


	)

9920 
	#RCC_APB2LPENR_USART1LPEN_Pos
 (4U)

	)

9921 
	#RCC_APB2LPENR_USART1LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_USART1LPEN_Pos
è

	)

9922 
	#RCC_APB2LPENR_USART1LPEN
 
RCC_APB2LPENR_USART1LPEN_Msk


	)

9923 
	#RCC_APB2LPENR_USART6LPEN_Pos
 (5U)

	)

9924 
	#RCC_APB2LPENR_USART6LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_USART6LPEN_Pos
è

	)

9925 
	#RCC_APB2LPENR_USART6LPEN
 
RCC_APB2LPENR_USART6LPEN_Msk


	)

9926 
	#RCC_APB2LPENR_ADC1LPEN_Pos
 (8U)

	)

9927 
	#RCC_APB2LPENR_ADC1LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_ADC1LPEN_Pos
è

	)

9928 
	#RCC_APB2LPENR_ADC1LPEN
 
RCC_APB2LPENR_ADC1LPEN_Msk


	)

9929 
	#RCC_APB2LPENR_ADC2LPEN_Pos
 (9U)

	)

9930 
	#RCC_APB2LPENR_ADC2LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_ADC2LPEN_Pos
è

	)

9931 
	#RCC_APB2LPENR_ADC2LPEN
 
RCC_APB2LPENR_ADC2LPEN_Msk


	)

9932 
	#RCC_APB2LPENR_ADC3LPEN_Pos
 (10U)

	)

9933 
	#RCC_APB2LPENR_ADC3LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_ADC3LPEN_Pos
è

	)

9934 
	#RCC_APB2LPENR_ADC3LPEN
 
RCC_APB2LPENR_ADC3LPEN_Msk


	)

9935 
	#RCC_APB2LPENR_SDIOLPEN_Pos
 (11U)

	)

9936 
	#RCC_APB2LPENR_SDIOLPEN_Msk
 (0x1U << 
RCC_APB2LPENR_SDIOLPEN_Pos
è

	)

9937 
	#RCC_APB2LPENR_SDIOLPEN
 
RCC_APB2LPENR_SDIOLPEN_Msk


	)

9938 
	#RCC_APB2LPENR_SPI1LPEN_Pos
 (12U)

	)

9939 
	#RCC_APB2LPENR_SPI1LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_SPI1LPEN_Pos
è

	)

9940 
	#RCC_APB2LPENR_SPI1LPEN
 
RCC_APB2LPENR_SPI1LPEN_Msk


	)

9941 
	#RCC_APB2LPENR_SYSCFGLPEN_Pos
 (14U)

	)

9942 
	#RCC_APB2LPENR_SYSCFGLPEN_Msk
 (0x1U << 
RCC_APB2LPENR_SYSCFGLPEN_Pos
è

	)

9943 
	#RCC_APB2LPENR_SYSCFGLPEN
 
RCC_APB2LPENR_SYSCFGLPEN_Msk


	)

9944 
	#RCC_APB2LPENR_TIM9LPEN_Pos
 (16U)

	)

9945 
	#RCC_APB2LPENR_TIM9LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM9LPEN_Pos
è

	)

9946 
	#RCC_APB2LPENR_TIM9LPEN
 
RCC_APB2LPENR_TIM9LPEN_Msk


	)

9947 
	#RCC_APB2LPENR_TIM10LPEN_Pos
 (17U)

	)

9948 
	#RCC_APB2LPENR_TIM10LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM10LPEN_Pos
è

	)

9949 
	#RCC_APB2LPENR_TIM10LPEN
 
RCC_APB2LPENR_TIM10LPEN_Msk


	)

9950 
	#RCC_APB2LPENR_TIM11LPEN_Pos
 (18U)

	)

9951 
	#RCC_APB2LPENR_TIM11LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM11LPEN_Pos
è

	)

9952 
	#RCC_APB2LPENR_TIM11LPEN
 
RCC_APB2LPENR_TIM11LPEN_Msk


	)

9955 
	#RCC_BDCR_LSEON_Pos
 (0U)

	)

9956 
	#RCC_BDCR_LSEON_Msk
 (0x1U << 
RCC_BDCR_LSEON_Pos
è

	)

9957 
	#RCC_BDCR_LSEON
 
RCC_BDCR_LSEON_Msk


	)

9958 
	#RCC_BDCR_LSERDY_Pos
 (1U)

	)

9959 
	#RCC_BDCR_LSERDY_Msk
 (0x1U << 
RCC_BDCR_LSERDY_Pos
è

	)

9960 
	#RCC_BDCR_LSERDY
 
RCC_BDCR_LSERDY_Msk


	)

9961 
	#RCC_BDCR_LSEBYP_Pos
 (2U)

	)

9962 
	#RCC_BDCR_LSEBYP_Msk
 (0x1U << 
RCC_BDCR_LSEBYP_Pos
è

	)

9963 
	#RCC_BDCR_LSEBYP
 
RCC_BDCR_LSEBYP_Msk


	)

9965 
	#RCC_BDCR_RTCSEL_Pos
 (8U)

	)

9966 
	#RCC_BDCR_RTCSEL_Msk
 (0x3U << 
RCC_BDCR_RTCSEL_Pos
è

	)

9967 
	#RCC_BDCR_RTCSEL
 
RCC_BDCR_RTCSEL_Msk


	)

9968 
	#RCC_BDCR_RTCSEL_0
 (0x1U << 
RCC_BDCR_RTCSEL_Pos
è

	)

9969 
	#RCC_BDCR_RTCSEL_1
 (0x2U << 
RCC_BDCR_RTCSEL_Pos
è

	)

9971 
	#RCC_BDCR_RTCEN_Pos
 (15U)

	)

9972 
	#RCC_BDCR_RTCEN_Msk
 (0x1U << 
RCC_BDCR_RTCEN_Pos
è

	)

9973 
	#RCC_BDCR_RTCEN
 
RCC_BDCR_RTCEN_Msk


	)

9974 
	#RCC_BDCR_BDRST_Pos
 (16U)

	)

9975 
	#RCC_BDCR_BDRST_Msk
 (0x1U << 
RCC_BDCR_BDRST_Pos
è

	)

9976 
	#RCC_BDCR_BDRST
 
RCC_BDCR_BDRST_Msk


	)

9979 
	#RCC_CSR_LSION_Pos
 (0U)

	)

9980 
	#RCC_CSR_LSION_Msk
 (0x1U << 
RCC_CSR_LSION_Pos
è

	)

9981 
	#RCC_CSR_LSION
 
RCC_CSR_LSION_Msk


	)

9982 
	#RCC_CSR_LSIRDY_Pos
 (1U)

	)

9983 
	#RCC_CSR_LSIRDY_Msk
 (0x1U << 
RCC_CSR_LSIRDY_Pos
è

	)

9984 
	#RCC_CSR_LSIRDY
 
RCC_CSR_LSIRDY_Msk


	)

9985 
	#RCC_CSR_RMVF_Pos
 (24U)

	)

9986 
	#RCC_CSR_RMVF_Msk
 (0x1U << 
RCC_CSR_RMVF_Pos
è

	)

9987 
	#RCC_CSR_RMVF
 
RCC_CSR_RMVF_Msk


	)

9988 
	#RCC_CSR_BORRSTF_Pos
 (25U)

	)

9989 
	#RCC_CSR_BORRSTF_Msk
 (0x1U << 
RCC_CSR_BORRSTF_Pos
è

	)

9990 
	#RCC_CSR_BORRSTF
 
RCC_CSR_BORRSTF_Msk


	)

9991 
	#RCC_CSR_PINRSTF_Pos
 (26U)

	)

9992 
	#RCC_CSR_PINRSTF_Msk
 (0x1U << 
RCC_CSR_PINRSTF_Pos
è

	)

9993 
	#RCC_CSR_PINRSTF
 
RCC_CSR_PINRSTF_Msk


	)

9994 
	#RCC_CSR_PORRSTF_Pos
 (27U)

	)

9995 
	#RCC_CSR_PORRSTF_Msk
 (0x1U << 
RCC_CSR_PORRSTF_Pos
è

	)

9996 
	#RCC_CSR_PORRSTF
 
RCC_CSR_PORRSTF_Msk


	)

9997 
	#RCC_CSR_SFTRSTF_Pos
 (28U)

	)

9998 
	#RCC_CSR_SFTRSTF_Msk
 (0x1U << 
RCC_CSR_SFTRSTF_Pos
è

	)

9999 
	#RCC_CSR_SFTRSTF
 
RCC_CSR_SFTRSTF_Msk


	)

10000 
	#RCC_CSR_IWDGRSTF_Pos
 (29U)

	)

10001 
	#RCC_CSR_IWDGRSTF_Msk
 (0x1U << 
RCC_CSR_IWDGRSTF_Pos
è

	)

10002 
	#RCC_CSR_IWDGRSTF
 
RCC_CSR_IWDGRSTF_Msk


	)

10003 
	#RCC_CSR_WWDGRSTF_Pos
 (30U)

	)

10004 
	#RCC_CSR_WWDGRSTF_Msk
 (0x1U << 
RCC_CSR_WWDGRSTF_Pos
è

	)

10005 
	#RCC_CSR_WWDGRSTF
 
RCC_CSR_WWDGRSTF_Msk


	)

10006 
	#RCC_CSR_LPWRRSTF_Pos
 (31U)

	)

10007 
	#RCC_CSR_LPWRRSTF_Msk
 (0x1U << 
RCC_CSR_LPWRRSTF_Pos
è

	)

10008 
	#RCC_CSR_LPWRRSTF
 
RCC_CSR_LPWRRSTF_Msk


	)

10010 
	#RCC_CSR_PADRSTF
 
RCC_CSR_PINRSTF


	)

10011 
	#RCC_CSR_WDGRSTF
 
RCC_CSR_IWDGRSTF


	)

10014 
	#RCC_SSCGR_MODPER_Pos
 (0U)

	)

10015 
	#RCC_SSCGR_MODPER_Msk
 (0x1FFFU << 
RCC_SSCGR_MODPER_Pos
è

	)

10016 
	#RCC_SSCGR_MODPER
 
RCC_SSCGR_MODPER_Msk


	)

10017 
	#RCC_SSCGR_INCSTEP_Pos
 (13U)

	)

10018 
	#RCC_SSCGR_INCSTEP_Msk
 (0x7FFFU << 
RCC_SSCGR_INCSTEP_Pos
è

	)

10019 
	#RCC_SSCGR_INCSTEP
 
RCC_SSCGR_INCSTEP_Msk


	)

10020 
	#RCC_SSCGR_SPREADSEL_Pos
 (30U)

	)

10021 
	#RCC_SSCGR_SPREADSEL_Msk
 (0x1U << 
RCC_SSCGR_SPREADSEL_Pos
è

	)

10022 
	#RCC_SSCGR_SPREADSEL
 
RCC_SSCGR_SPREADSEL_Msk


	)

10023 
	#RCC_SSCGR_SSCGEN_Pos
 (31U)

	)

10024 
	#RCC_SSCGR_SSCGEN_Msk
 (0x1U << 
RCC_SSCGR_SSCGEN_Pos
è

	)

10025 
	#RCC_SSCGR_SSCGEN
 
RCC_SSCGR_SSCGEN_Msk


	)

10028 
	#RCC_PLLI2SCFGR_PLLI2SN_Pos
 (6U)

	)

10029 
	#RCC_PLLI2SCFGR_PLLI2SN_Msk
 (0x1FFU << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10030 
	#RCC_PLLI2SCFGR_PLLI2SN
 
RCC_PLLI2SCFGR_PLLI2SN_Msk


	)

10031 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 (0x001U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10032 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 (0x002U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10033 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 (0x004U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10034 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 (0x008U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10035 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 (0x010U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10036 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 (0x020U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10037 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 (0x040U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10038 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 (0x080U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10039 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 (0x100U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10041 
	#RCC_PLLI2SCFGR_PLLI2SR_Pos
 (28U)

	)

10042 
	#RCC_PLLI2SCFGR_PLLI2SR_Msk
 (0x7U << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

10043 
	#RCC_PLLI2SCFGR_PLLI2SR
 
RCC_PLLI2SCFGR_PLLI2SR_Msk


	)

10044 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 (0x1U << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

10045 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 (0x2U << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

10046 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 (0x4U << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

10055 
	#RNG_CR_RNGEN_Pos
 (2U)

	)

10056 
	#RNG_CR_RNGEN_Msk
 (0x1U << 
RNG_CR_RNGEN_Pos
è

	)

10057 
	#RNG_CR_RNGEN
 
RNG_CR_RNGEN_Msk


	)

10058 
	#RNG_CR_IE_Pos
 (3U)

	)

10059 
	#RNG_CR_IE_Msk
 (0x1U << 
RNG_CR_IE_Pos
è

	)

10060 
	#RNG_CR_IE
 
RNG_CR_IE_Msk


	)

10063 
	#RNG_SR_DRDY_Pos
 (0U)

	)

10064 
	#RNG_SR_DRDY_Msk
 (0x1U << 
RNG_SR_DRDY_Pos
è

	)

10065 
	#RNG_SR_DRDY
 
RNG_SR_DRDY_Msk


	)

10066 
	#RNG_SR_CECS_Pos
 (1U)

	)

10067 
	#RNG_SR_CECS_Msk
 (0x1U << 
RNG_SR_CECS_Pos
è

	)

10068 
	#RNG_SR_CECS
 
RNG_SR_CECS_Msk


	)

10069 
	#RNG_SR_SECS_Pos
 (2U)

	)

10070 
	#RNG_SR_SECS_Msk
 (0x1U << 
RNG_SR_SECS_Pos
è

	)

10071 
	#RNG_SR_SECS
 
RNG_SR_SECS_Msk


	)

10072 
	#RNG_SR_CEIS_Pos
 (5U)

	)

10073 
	#RNG_SR_CEIS_Msk
 (0x1U << 
RNG_SR_CEIS_Pos
è

	)

10074 
	#RNG_SR_CEIS
 
RNG_SR_CEIS_Msk


	)

10075 
	#RNG_SR_SEIS_Pos
 (6U)

	)

10076 
	#RNG_SR_SEIS_Msk
 (0x1U << 
RNG_SR_SEIS_Pos
è

	)

10077 
	#RNG_SR_SEIS
 
RNG_SR_SEIS_Msk


	)

10087 
	#RTC_TAMPER2_SUPPORT


	)

10088 
	#RTC_AF2_SUPPORT


	)

10090 
	#RTC_TR_PM_Pos
 (22U)

	)

10091 
	#RTC_TR_PM_Msk
 (0x1U << 
RTC_TR_PM_Pos
è

	)

10092 
	#RTC_TR_PM
 
RTC_TR_PM_Msk


	)

10093 
	#RTC_TR_HT_Pos
 (20U)

	)

10094 
	#RTC_TR_HT_Msk
 (0x3U << 
RTC_TR_HT_Pos
è

	)

10095 
	#RTC_TR_HT
 
RTC_TR_HT_Msk


	)

10096 
	#RTC_TR_HT_0
 (0x1U << 
RTC_TR_HT_Pos
è

	)

10097 
	#RTC_TR_HT_1
 (0x2U << 
RTC_TR_HT_Pos
è

	)

10098 
	#RTC_TR_HU_Pos
 (16U)

	)

10099 
	#RTC_TR_HU_Msk
 (0xFU << 
RTC_TR_HU_Pos
è

	)

10100 
	#RTC_TR_HU
 
RTC_TR_HU_Msk


	)

10101 
	#RTC_TR_HU_0
 (0x1U << 
RTC_TR_HU_Pos
è

	)

10102 
	#RTC_TR_HU_1
 (0x2U << 
RTC_TR_HU_Pos
è

	)

10103 
	#RTC_TR_HU_2
 (0x4U << 
RTC_TR_HU_Pos
è

	)

10104 
	#RTC_TR_HU_3
 (0x8U << 
RTC_TR_HU_Pos
è

	)

10105 
	#RTC_TR_MNT_Pos
 (12U)

	)

10106 
	#RTC_TR_MNT_Msk
 (0x7U << 
RTC_TR_MNT_Pos
è

	)

10107 
	#RTC_TR_MNT
 
RTC_TR_MNT_Msk


	)

10108 
	#RTC_TR_MNT_0
 (0x1U << 
RTC_TR_MNT_Pos
è

	)

10109 
	#RTC_TR_MNT_1
 (0x2U << 
RTC_TR_MNT_Pos
è

	)

10110 
	#RTC_TR_MNT_2
 (0x4U << 
RTC_TR_MNT_Pos
è

	)

10111 
	#RTC_TR_MNU_Pos
 (8U)

	)

10112 
	#RTC_TR_MNU_Msk
 (0xFU << 
RTC_TR_MNU_Pos
è

	)

10113 
	#RTC_TR_MNU
 
RTC_TR_MNU_Msk


	)

10114 
	#RTC_TR_MNU_0
 (0x1U << 
RTC_TR_MNU_Pos
è

	)

10115 
	#RTC_TR_MNU_1
 (0x2U << 
RTC_TR_MNU_Pos
è

	)

10116 
	#RTC_TR_MNU_2
 (0x4U << 
RTC_TR_MNU_Pos
è

	)

10117 
	#RTC_TR_MNU_3
 (0x8U << 
RTC_TR_MNU_Pos
è

	)

10118 
	#RTC_TR_ST_Pos
 (4U)

	)

10119 
	#RTC_TR_ST_Msk
 (0x7U << 
RTC_TR_ST_Pos
è

	)

10120 
	#RTC_TR_ST
 
RTC_TR_ST_Msk


	)

10121 
	#RTC_TR_ST_0
 (0x1U << 
RTC_TR_ST_Pos
è

	)

10122 
	#RTC_TR_ST_1
 (0x2U << 
RTC_TR_ST_Pos
è

	)

10123 
	#RTC_TR_ST_2
 (0x4U << 
RTC_TR_ST_Pos
è

	)

10124 
	#RTC_TR_SU_Pos
 (0U)

	)

10125 
	#RTC_TR_SU_Msk
 (0xFU << 
RTC_TR_SU_Pos
è

	)

10126 
	#RTC_TR_SU
 
RTC_TR_SU_Msk


	)

10127 
	#RTC_TR_SU_0
 (0x1U << 
RTC_TR_SU_Pos
è

	)

10128 
	#RTC_TR_SU_1
 (0x2U << 
RTC_TR_SU_Pos
è

	)

10129 
	#RTC_TR_SU_2
 (0x4U << 
RTC_TR_SU_Pos
è

	)

10130 
	#RTC_TR_SU_3
 (0x8U << 
RTC_TR_SU_Pos
è

	)

10133 
	#RTC_DR_YT_Pos
 (20U)

	)

10134 
	#RTC_DR_YT_Msk
 (0xFU << 
RTC_DR_YT_Pos
è

	)

10135 
	#RTC_DR_YT
 
RTC_DR_YT_Msk


	)

10136 
	#RTC_DR_YT_0
 (0x1U << 
RTC_DR_YT_Pos
è

	)

10137 
	#RTC_DR_YT_1
 (0x2U << 
RTC_DR_YT_Pos
è

	)

10138 
	#RTC_DR_YT_2
 (0x4U << 
RTC_DR_YT_Pos
è

	)

10139 
	#RTC_DR_YT_3
 (0x8U << 
RTC_DR_YT_Pos
è

	)

10140 
	#RTC_DR_YU_Pos
 (16U)

	)

10141 
	#RTC_DR_YU_Msk
 (0xFU << 
RTC_DR_YU_Pos
è

	)

10142 
	#RTC_DR_YU
 
RTC_DR_YU_Msk


	)

10143 
	#RTC_DR_YU_0
 (0x1U << 
RTC_DR_YU_Pos
è

	)

10144 
	#RTC_DR_YU_1
 (0x2U << 
RTC_DR_YU_Pos
è

	)

10145 
	#RTC_DR_YU_2
 (0x4U << 
RTC_DR_YU_Pos
è

	)

10146 
	#RTC_DR_YU_3
 (0x8U << 
RTC_DR_YU_Pos
è

	)

10147 
	#RTC_DR_WDU_Pos
 (13U)

	)

10148 
	#RTC_DR_WDU_Msk
 (0x7U << 
RTC_DR_WDU_Pos
è

	)

10149 
	#RTC_DR_WDU
 
RTC_DR_WDU_Msk


	)

10150 
	#RTC_DR_WDU_0
 (0x1U << 
RTC_DR_WDU_Pos
è

	)

10151 
	#RTC_DR_WDU_1
 (0x2U << 
RTC_DR_WDU_Pos
è

	)

10152 
	#RTC_DR_WDU_2
 (0x4U << 
RTC_DR_WDU_Pos
è

	)

10153 
	#RTC_DR_MT_Pos
 (12U)

	)

10154 
	#RTC_DR_MT_Msk
 (0x1U << 
RTC_DR_MT_Pos
è

	)

10155 
	#RTC_DR_MT
 
RTC_DR_MT_Msk


	)

10156 
	#RTC_DR_MU_Pos
 (8U)

	)

10157 
	#RTC_DR_MU_Msk
 (0xFU << 
RTC_DR_MU_Pos
è

	)

10158 
	#RTC_DR_MU
 
RTC_DR_MU_Msk


	)

10159 
	#RTC_DR_MU_0
 (0x1U << 
RTC_DR_MU_Pos
è

	)

10160 
	#RTC_DR_MU_1
 (0x2U << 
RTC_DR_MU_Pos
è

	)

10161 
	#RTC_DR_MU_2
 (0x4U << 
RTC_DR_MU_Pos
è

	)

10162 
	#RTC_DR_MU_3
 (0x8U << 
RTC_DR_MU_Pos
è

	)

10163 
	#RTC_DR_DT_Pos
 (4U)

	)

10164 
	#RTC_DR_DT_Msk
 (0x3U << 
RTC_DR_DT_Pos
è

	)

10165 
	#RTC_DR_DT
 
RTC_DR_DT_Msk


	)

10166 
	#RTC_DR_DT_0
 (0x1U << 
RTC_DR_DT_Pos
è

	)

10167 
	#RTC_DR_DT_1
 (0x2U << 
RTC_DR_DT_Pos
è

	)

10168 
	#RTC_DR_DU_Pos
 (0U)

	)

10169 
	#RTC_DR_DU_Msk
 (0xFU << 
RTC_DR_DU_Pos
è

	)

10170 
	#RTC_DR_DU
 
RTC_DR_DU_Msk


	)

10171 
	#RTC_DR_DU_0
 (0x1U << 
RTC_DR_DU_Pos
è

	)

10172 
	#RTC_DR_DU_1
 (0x2U << 
RTC_DR_DU_Pos
è

	)

10173 
	#RTC_DR_DU_2
 (0x4U << 
RTC_DR_DU_Pos
è

	)

10174 
	#RTC_DR_DU_3
 (0x8U << 
RTC_DR_DU_Pos
è

	)

10177 
	#RTC_CR_COE_Pos
 (23U)

	)

10178 
	#RTC_CR_COE_Msk
 (0x1U << 
RTC_CR_COE_Pos
è

	)

10179 
	#RTC_CR_COE
 
RTC_CR_COE_Msk


	)

10180 
	#RTC_CR_OSEL_Pos
 (21U)

	)

10181 
	#RTC_CR_OSEL_Msk
 (0x3U << 
RTC_CR_OSEL_Pos
è

	)

10182 
	#RTC_CR_OSEL
 
RTC_CR_OSEL_Msk


	)

10183 
	#RTC_CR_OSEL_0
 (0x1U << 
RTC_CR_OSEL_Pos
è

	)

10184 
	#RTC_CR_OSEL_1
 (0x2U << 
RTC_CR_OSEL_Pos
è

	)

10185 
	#RTC_CR_POL_Pos
 (20U)

	)

10186 
	#RTC_CR_POL_Msk
 (0x1U << 
RTC_CR_POL_Pos
è

	)

10187 
	#RTC_CR_POL
 
RTC_CR_POL_Msk


	)

10188 
	#RTC_CR_COSEL_Pos
 (19U)

	)

10189 
	#RTC_CR_COSEL_Msk
 (0x1U << 
RTC_CR_COSEL_Pos
è

	)

10190 
	#RTC_CR_COSEL
 
RTC_CR_COSEL_Msk


	)

10191 
	#RTC_CR_BKP_Pos
 (18U)

	)

10192 
	#RTC_CR_BKP_Msk
 (0x1U << 
RTC_CR_BKP_Pos
è

	)

10193 
	#RTC_CR_BKP
 
RTC_CR_BKP_Msk


	)

10194 
	#RTC_CR_SUB1H_Pos
 (17U)

	)

10195 
	#RTC_CR_SUB1H_Msk
 (0x1U << 
RTC_CR_SUB1H_Pos
è

	)

10196 
	#RTC_CR_SUB1H
 
RTC_CR_SUB1H_Msk


	)

10197 
	#RTC_CR_ADD1H_Pos
 (16U)

	)

10198 
	#RTC_CR_ADD1H_Msk
 (0x1U << 
RTC_CR_ADD1H_Pos
è

	)

10199 
	#RTC_CR_ADD1H
 
RTC_CR_ADD1H_Msk


	)

10200 
	#RTC_CR_TSIE_Pos
 (15U)

	)

10201 
	#RTC_CR_TSIE_Msk
 (0x1U << 
RTC_CR_TSIE_Pos
è

	)

10202 
	#RTC_CR_TSIE
 
RTC_CR_TSIE_Msk


	)

10203 
	#RTC_CR_WUTIE_Pos
 (14U)

	)

10204 
	#RTC_CR_WUTIE_Msk
 (0x1U << 
RTC_CR_WUTIE_Pos
è

	)

10205 
	#RTC_CR_WUTIE
 
RTC_CR_WUTIE_Msk


	)

10206 
	#RTC_CR_ALRBIE_Pos
 (13U)

	)

10207 
	#RTC_CR_ALRBIE_Msk
 (0x1U << 
RTC_CR_ALRBIE_Pos
è

	)

10208 
	#RTC_CR_ALRBIE
 
RTC_CR_ALRBIE_Msk


	)

10209 
	#RTC_CR_ALRAIE_Pos
 (12U)

	)

10210 
	#RTC_CR_ALRAIE_Msk
 (0x1U << 
RTC_CR_ALRAIE_Pos
è

	)

10211 
	#RTC_CR_ALRAIE
 
RTC_CR_ALRAIE_Msk


	)

10212 
	#RTC_CR_TSE_Pos
 (11U)

	)

10213 
	#RTC_CR_TSE_Msk
 (0x1U << 
RTC_CR_TSE_Pos
è

	)

10214 
	#RTC_CR_TSE
 
RTC_CR_TSE_Msk


	)

10215 
	#RTC_CR_WUTE_Pos
 (10U)

	)

10216 
	#RTC_CR_WUTE_Msk
 (0x1U << 
RTC_CR_WUTE_Pos
è

	)

10217 
	#RTC_CR_WUTE
 
RTC_CR_WUTE_Msk


	)

10218 
	#RTC_CR_ALRBE_Pos
 (9U)

	)

10219 
	#RTC_CR_ALRBE_Msk
 (0x1U << 
RTC_CR_ALRBE_Pos
è

	)

10220 
	#RTC_CR_ALRBE
 
RTC_CR_ALRBE_Msk


	)

10221 
	#RTC_CR_ALRAE_Pos
 (8U)

	)

10222 
	#RTC_CR_ALRAE_Msk
 (0x1U << 
RTC_CR_ALRAE_Pos
è

	)

10223 
	#RTC_CR_ALRAE
 
RTC_CR_ALRAE_Msk


	)

10224 
	#RTC_CR_DCE_Pos
 (7U)

	)

10225 
	#RTC_CR_DCE_Msk
 (0x1U << 
RTC_CR_DCE_Pos
è

	)

10226 
	#RTC_CR_DCE
 
RTC_CR_DCE_Msk


	)

10227 
	#RTC_CR_FMT_Pos
 (6U)

	)

10228 
	#RTC_CR_FMT_Msk
 (0x1U << 
RTC_CR_FMT_Pos
è

	)

10229 
	#RTC_CR_FMT
 
RTC_CR_FMT_Msk


	)

10230 
	#RTC_CR_BYPSHAD_Pos
 (5U)

	)

10231 
	#RTC_CR_BYPSHAD_Msk
 (0x1U << 
RTC_CR_BYPSHAD_Pos
è

	)

10232 
	#RTC_CR_BYPSHAD
 
RTC_CR_BYPSHAD_Msk


	)

10233 
	#RTC_CR_REFCKON_Pos
 (4U)

	)

10234 
	#RTC_CR_REFCKON_Msk
 (0x1U << 
RTC_CR_REFCKON_Pos
è

	)

10235 
	#RTC_CR_REFCKON
 
RTC_CR_REFCKON_Msk


	)

10236 
	#RTC_CR_TSEDGE_Pos
 (3U)

	)

10237 
	#RTC_CR_TSEDGE_Msk
 (0x1U << 
RTC_CR_TSEDGE_Pos
è

	)

10238 
	#RTC_CR_TSEDGE
 
RTC_CR_TSEDGE_Msk


	)

10239 
	#RTC_CR_WUCKSEL_Pos
 (0U)

	)

10240 
	#RTC_CR_WUCKSEL_Msk
 (0x7U << 
RTC_CR_WUCKSEL_Pos
è

	)

10241 
	#RTC_CR_WUCKSEL
 
RTC_CR_WUCKSEL_Msk


	)

10242 
	#RTC_CR_WUCKSEL_0
 (0x1U << 
RTC_CR_WUCKSEL_Pos
è

	)

10243 
	#RTC_CR_WUCKSEL_1
 (0x2U << 
RTC_CR_WUCKSEL_Pos
è

	)

10244 
	#RTC_CR_WUCKSEL_2
 (0x4U << 
RTC_CR_WUCKSEL_Pos
è

	)

10247 
	#RTC_CR_BCK
 
RTC_CR_BKP


	)

10250 
	#RTC_ISR_RECALPF_Pos
 (16U)

	)

10251 
	#RTC_ISR_RECALPF_Msk
 (0x1U << 
RTC_ISR_RECALPF_Pos
è

	)

10252 
	#RTC_ISR_RECALPF
 
RTC_ISR_RECALPF_Msk


	)

10253 
	#RTC_ISR_TAMP1F_Pos
 (13U)

	)

10254 
	#RTC_ISR_TAMP1F_Msk
 (0x1U << 
RTC_ISR_TAMP1F_Pos
è

	)

10255 
	#RTC_ISR_TAMP1F
 
RTC_ISR_TAMP1F_Msk


	)

10256 
	#RTC_ISR_TAMP2F_Pos
 (14U)

	)

10257 
	#RTC_ISR_TAMP2F_Msk
 (0x1U << 
RTC_ISR_TAMP2F_Pos
è

	)

10258 
	#RTC_ISR_TAMP2F
 
RTC_ISR_TAMP2F_Msk


	)

10259 
	#RTC_ISR_TSOVF_Pos
 (12U)

	)

10260 
	#RTC_ISR_TSOVF_Msk
 (0x1U << 
RTC_ISR_TSOVF_Pos
è

	)

10261 
	#RTC_ISR_TSOVF
 
RTC_ISR_TSOVF_Msk


	)

10262 
	#RTC_ISR_TSF_Pos
 (11U)

	)

10263 
	#RTC_ISR_TSF_Msk
 (0x1U << 
RTC_ISR_TSF_Pos
è

	)

10264 
	#RTC_ISR_TSF
 
RTC_ISR_TSF_Msk


	)

10265 
	#RTC_ISR_WUTF_Pos
 (10U)

	)

10266 
	#RTC_ISR_WUTF_Msk
 (0x1U << 
RTC_ISR_WUTF_Pos
è

	)

10267 
	#RTC_ISR_WUTF
 
RTC_ISR_WUTF_Msk


	)

10268 
	#RTC_ISR_ALRBF_Pos
 (9U)

	)

10269 
	#RTC_ISR_ALRBF_Msk
 (0x1U << 
RTC_ISR_ALRBF_Pos
è

	)

10270 
	#RTC_ISR_ALRBF
 
RTC_ISR_ALRBF_Msk


	)

10271 
	#RTC_ISR_ALRAF_Pos
 (8U)

	)

10272 
	#RTC_ISR_ALRAF_Msk
 (0x1U << 
RTC_ISR_ALRAF_Pos
è

	)

10273 
	#RTC_ISR_ALRAF
 
RTC_ISR_ALRAF_Msk


	)

10274 
	#RTC_ISR_INIT_Pos
 (7U)

	)

10275 
	#RTC_ISR_INIT_Msk
 (0x1U << 
RTC_ISR_INIT_Pos
è

	)

10276 
	#RTC_ISR_INIT
 
RTC_ISR_INIT_Msk


	)

10277 
	#RTC_ISR_INITF_Pos
 (6U)

	)

10278 
	#RTC_ISR_INITF_Msk
 (0x1U << 
RTC_ISR_INITF_Pos
è

	)

10279 
	#RTC_ISR_INITF
 
RTC_ISR_INITF_Msk


	)

10280 
	#RTC_ISR_RSF_Pos
 (5U)

	)

10281 
	#RTC_ISR_RSF_Msk
 (0x1U << 
RTC_ISR_RSF_Pos
è

	)

10282 
	#RTC_ISR_RSF
 
RTC_ISR_RSF_Msk


	)

10283 
	#RTC_ISR_INITS_Pos
 (4U)

	)

10284 
	#RTC_ISR_INITS_Msk
 (0x1U << 
RTC_ISR_INITS_Pos
è

	)

10285 
	#RTC_ISR_INITS
 
RTC_ISR_INITS_Msk


	)

10286 
	#RTC_ISR_SHPF_Pos
 (3U)

	)

10287 
	#RTC_ISR_SHPF_Msk
 (0x1U << 
RTC_ISR_SHPF_Pos
è

	)

10288 
	#RTC_ISR_SHPF
 
RTC_ISR_SHPF_Msk


	)

10289 
	#RTC_ISR_WUTWF_Pos
 (2U)

	)

10290 
	#RTC_ISR_WUTWF_Msk
 (0x1U << 
RTC_ISR_WUTWF_Pos
è

	)

10291 
	#RTC_ISR_WUTWF
 
RTC_ISR_WUTWF_Msk


	)

10292 
	#RTC_ISR_ALRBWF_Pos
 (1U)

	)

10293 
	#RTC_ISR_ALRBWF_Msk
 (0x1U << 
RTC_ISR_ALRBWF_Pos
è

	)

10294 
	#RTC_ISR_ALRBWF
 
RTC_ISR_ALRBWF_Msk


	)

10295 
	#RTC_ISR_ALRAWF_Pos
 (0U)

	)

10296 
	#RTC_ISR_ALRAWF_Msk
 (0x1U << 
RTC_ISR_ALRAWF_Pos
è

	)

10297 
	#RTC_ISR_ALRAWF
 
RTC_ISR_ALRAWF_Msk


	)

10300 
	#RTC_PRER_PREDIV_A_Pos
 (16U)

	)

10301 
	#RTC_PRER_PREDIV_A_Msk
 (0x7FU << 
RTC_PRER_PREDIV_A_Pos
è

	)

10302 
	#RTC_PRER_PREDIV_A
 
RTC_PRER_PREDIV_A_Msk


	)

10303 
	#RTC_PRER_PREDIV_S_Pos
 (0U)

	)

10304 
	#RTC_PRER_PREDIV_S_Msk
 (0x7FFFU << 
RTC_PRER_PREDIV_S_Pos
è

	)

10305 
	#RTC_PRER_PREDIV_S
 
RTC_PRER_PREDIV_S_Msk


	)

10308 
	#RTC_WUTR_WUT_Pos
 (0U)

	)

10309 
	#RTC_WUTR_WUT_Msk
 (0xFFFFU << 
RTC_WUTR_WUT_Pos
è

	)

10310 
	#RTC_WUTR_WUT
 
RTC_WUTR_WUT_Msk


	)

10313 
	#RTC_CALIBR_DCS_Pos
 (7U)

	)

10314 
	#RTC_CALIBR_DCS_Msk
 (0x1U << 
RTC_CALIBR_DCS_Pos
è

	)

10315 
	#RTC_CALIBR_DCS
 
RTC_CALIBR_DCS_Msk


	)

10316 
	#RTC_CALIBR_DC_Pos
 (0U)

	)

10317 
	#RTC_CALIBR_DC_Msk
 (0x1FU << 
RTC_CALIBR_DC_Pos
è

	)

10318 
	#RTC_CALIBR_DC
 
RTC_CALIBR_DC_Msk


	)

10321 
	#RTC_ALRMAR_MSK4_Pos
 (31U)

	)

10322 
	#RTC_ALRMAR_MSK4_Msk
 (0x1U << 
RTC_ALRMAR_MSK4_Pos
è

	)

10323 
	#RTC_ALRMAR_MSK4
 
RTC_ALRMAR_MSK4_Msk


	)

10324 
	#RTC_ALRMAR_WDSEL_Pos
 (30U)

	)

10325 
	#RTC_ALRMAR_WDSEL_Msk
 (0x1U << 
RTC_ALRMAR_WDSEL_Pos
è

	)

10326 
	#RTC_ALRMAR_WDSEL
 
RTC_ALRMAR_WDSEL_Msk


	)

10327 
	#RTC_ALRMAR_DT_Pos
 (28U)

	)

10328 
	#RTC_ALRMAR_DT_Msk
 (0x3U << 
RTC_ALRMAR_DT_Pos
è

	)

10329 
	#RTC_ALRMAR_DT
 
RTC_ALRMAR_DT_Msk


	)

10330 
	#RTC_ALRMAR_DT_0
 (0x1U << 
RTC_ALRMAR_DT_Pos
è

	)

10331 
	#RTC_ALRMAR_DT_1
 (0x2U << 
RTC_ALRMAR_DT_Pos
è

	)

10332 
	#RTC_ALRMAR_DU_Pos
 (24U)

	)

10333 
	#RTC_ALRMAR_DU_Msk
 (0xFU << 
RTC_ALRMAR_DU_Pos
è

	)

10334 
	#RTC_ALRMAR_DU
 
RTC_ALRMAR_DU_Msk


	)

10335 
	#RTC_ALRMAR_DU_0
 (0x1U << 
RTC_ALRMAR_DU_Pos
è

	)

10336 
	#RTC_ALRMAR_DU_1
 (0x2U << 
RTC_ALRMAR_DU_Pos
è

	)

10337 
	#RTC_ALRMAR_DU_2
 (0x4U << 
RTC_ALRMAR_DU_Pos
è

	)

10338 
	#RTC_ALRMAR_DU_3
 (0x8U << 
RTC_ALRMAR_DU_Pos
è

	)

10339 
	#RTC_ALRMAR_MSK3_Pos
 (23U)

	)

10340 
	#RTC_ALRMAR_MSK3_Msk
 (0x1U << 
RTC_ALRMAR_MSK3_Pos
è

	)

10341 
	#RTC_ALRMAR_MSK3
 
RTC_ALRMAR_MSK3_Msk


	)

10342 
	#RTC_ALRMAR_PM_Pos
 (22U)

	)

10343 
	#RTC_ALRMAR_PM_Msk
 (0x1U << 
RTC_ALRMAR_PM_Pos
è

	)

10344 
	#RTC_ALRMAR_PM
 
RTC_ALRMAR_PM_Msk


	)

10345 
	#RTC_ALRMAR_HT_Pos
 (20U)

	)

10346 
	#RTC_ALRMAR_HT_Msk
 (0x3U << 
RTC_ALRMAR_HT_Pos
è

	)

10347 
	#RTC_ALRMAR_HT
 
RTC_ALRMAR_HT_Msk


	)

10348 
	#RTC_ALRMAR_HT_0
 (0x1U << 
RTC_ALRMAR_HT_Pos
è

	)

10349 
	#RTC_ALRMAR_HT_1
 (0x2U << 
RTC_ALRMAR_HT_Pos
è

	)

10350 
	#RTC_ALRMAR_HU_Pos
 (16U)

	)

10351 
	#RTC_ALRMAR_HU_Msk
 (0xFU << 
RTC_ALRMAR_HU_Pos
è

	)

10352 
	#RTC_ALRMAR_HU
 
RTC_ALRMAR_HU_Msk


	)

10353 
	#RTC_ALRMAR_HU_0
 (0x1U << 
RTC_ALRMAR_HU_Pos
è

	)

10354 
	#RTC_ALRMAR_HU_1
 (0x2U << 
RTC_ALRMAR_HU_Pos
è

	)

10355 
	#RTC_ALRMAR_HU_2
 (0x4U << 
RTC_ALRMAR_HU_Pos
è

	)

10356 
	#RTC_ALRMAR_HU_3
 (0x8U << 
RTC_ALRMAR_HU_Pos
è

	)

10357 
	#RTC_ALRMAR_MSK2_Pos
 (15U)

	)

10358 
	#RTC_ALRMAR_MSK2_Msk
 (0x1U << 
RTC_ALRMAR_MSK2_Pos
è

	)

10359 
	#RTC_ALRMAR_MSK2
 
RTC_ALRMAR_MSK2_Msk


	)

10360 
	#RTC_ALRMAR_MNT_Pos
 (12U)

	)

10361 
	#RTC_ALRMAR_MNT_Msk
 (0x7U << 
RTC_ALRMAR_MNT_Pos
è

	)

10362 
	#RTC_ALRMAR_MNT
 
RTC_ALRMAR_MNT_Msk


	)

10363 
	#RTC_ALRMAR_MNT_0
 (0x1U << 
RTC_ALRMAR_MNT_Pos
è

	)

10364 
	#RTC_ALRMAR_MNT_1
 (0x2U << 
RTC_ALRMAR_MNT_Pos
è

	)

10365 
	#RTC_ALRMAR_MNT_2
 (0x4U << 
RTC_ALRMAR_MNT_Pos
è

	)

10366 
	#RTC_ALRMAR_MNU_Pos
 (8U)

	)

10367 
	#RTC_ALRMAR_MNU_Msk
 (0xFU << 
RTC_ALRMAR_MNU_Pos
è

	)

10368 
	#RTC_ALRMAR_MNU
 
RTC_ALRMAR_MNU_Msk


	)

10369 
	#RTC_ALRMAR_MNU_0
 (0x1U << 
RTC_ALRMAR_MNU_Pos
è

	)

10370 
	#RTC_ALRMAR_MNU_1
 (0x2U << 
RTC_ALRMAR_MNU_Pos
è

	)

10371 
	#RTC_ALRMAR_MNU_2
 (0x4U << 
RTC_ALRMAR_MNU_Pos
è

	)

10372 
	#RTC_ALRMAR_MNU_3
 (0x8U << 
RTC_ALRMAR_MNU_Pos
è

	)

10373 
	#RTC_ALRMAR_MSK1_Pos
 (7U)

	)

10374 
	#RTC_ALRMAR_MSK1_Msk
 (0x1U << 
RTC_ALRMAR_MSK1_Pos
è

	)

10375 
	#RTC_ALRMAR_MSK1
 
RTC_ALRMAR_MSK1_Msk


	)

10376 
	#RTC_ALRMAR_ST_Pos
 (4U)

	)

10377 
	#RTC_ALRMAR_ST_Msk
 (0x7U << 
RTC_ALRMAR_ST_Pos
è

	)

10378 
	#RTC_ALRMAR_ST
 
RTC_ALRMAR_ST_Msk


	)

10379 
	#RTC_ALRMAR_ST_0
 (0x1U << 
RTC_ALRMAR_ST_Pos
è

	)

10380 
	#RTC_ALRMAR_ST_1
 (0x2U << 
RTC_ALRMAR_ST_Pos
è

	)

10381 
	#RTC_ALRMAR_ST_2
 (0x4U << 
RTC_ALRMAR_ST_Pos
è

	)

10382 
	#RTC_ALRMAR_SU_Pos
 (0U)

	)

10383 
	#RTC_ALRMAR_SU_Msk
 (0xFU << 
RTC_ALRMAR_SU_Pos
è

	)

10384 
	#RTC_ALRMAR_SU
 
RTC_ALRMAR_SU_Msk


	)

10385 
	#RTC_ALRMAR_SU_0
 (0x1U << 
RTC_ALRMAR_SU_Pos
è

	)

10386 
	#RTC_ALRMAR_SU_1
 (0x2U << 
RTC_ALRMAR_SU_Pos
è

	)

10387 
	#RTC_ALRMAR_SU_2
 (0x4U << 
RTC_ALRMAR_SU_Pos
è

	)

10388 
	#RTC_ALRMAR_SU_3
 (0x8U << 
RTC_ALRMAR_SU_Pos
è

	)

10391 
	#RTC_ALRMBR_MSK4_Pos
 (31U)

	)

10392 
	#RTC_ALRMBR_MSK4_Msk
 (0x1U << 
RTC_ALRMBR_MSK4_Pos
è

	)

10393 
	#RTC_ALRMBR_MSK4
 
RTC_ALRMBR_MSK4_Msk


	)

10394 
	#RTC_ALRMBR_WDSEL_Pos
 (30U)

	)

10395 
	#RTC_ALRMBR_WDSEL_Msk
 (0x1U << 
RTC_ALRMBR_WDSEL_Pos
è

	)

10396 
	#RTC_ALRMBR_WDSEL
 
RTC_ALRMBR_WDSEL_Msk


	)

10397 
	#RTC_ALRMBR_DT_Pos
 (28U)

	)

10398 
	#RTC_ALRMBR_DT_Msk
 (0x3U << 
RTC_ALRMBR_DT_Pos
è

	)

10399 
	#RTC_ALRMBR_DT
 
RTC_ALRMBR_DT_Msk


	)

10400 
	#RTC_ALRMBR_DT_0
 (0x1U << 
RTC_ALRMBR_DT_Pos
è

	)

10401 
	#RTC_ALRMBR_DT_1
 (0x2U << 
RTC_ALRMBR_DT_Pos
è

	)

10402 
	#RTC_ALRMBR_DU_Pos
 (24U)

	)

10403 
	#RTC_ALRMBR_DU_Msk
 (0xFU << 
RTC_ALRMBR_DU_Pos
è

	)

10404 
	#RTC_ALRMBR_DU
 
RTC_ALRMBR_DU_Msk


	)

10405 
	#RTC_ALRMBR_DU_0
 (0x1U << 
RTC_ALRMBR_DU_Pos
è

	)

10406 
	#RTC_ALRMBR_DU_1
 (0x2U << 
RTC_ALRMBR_DU_Pos
è

	)

10407 
	#RTC_ALRMBR_DU_2
 (0x4U << 
RTC_ALRMBR_DU_Pos
è

	)

10408 
	#RTC_ALRMBR_DU_3
 (0x8U << 
RTC_ALRMBR_DU_Pos
è

	)

10409 
	#RTC_ALRMBR_MSK3_Pos
 (23U)

	)

10410 
	#RTC_ALRMBR_MSK3_Msk
 (0x1U << 
RTC_ALRMBR_MSK3_Pos
è

	)

10411 
	#RTC_ALRMBR_MSK3
 
RTC_ALRMBR_MSK3_Msk


	)

10412 
	#RTC_ALRMBR_PM_Pos
 (22U)

	)

10413 
	#RTC_ALRMBR_PM_Msk
 (0x1U << 
RTC_ALRMBR_PM_Pos
è

	)

10414 
	#RTC_ALRMBR_PM
 
RTC_ALRMBR_PM_Msk


	)

10415 
	#RTC_ALRMBR_HT_Pos
 (20U)

	)

10416 
	#RTC_ALRMBR_HT_Msk
 (0x3U << 
RTC_ALRMBR_HT_Pos
è

	)

10417 
	#RTC_ALRMBR_HT
 
RTC_ALRMBR_HT_Msk


	)

10418 
	#RTC_ALRMBR_HT_0
 (0x1U << 
RTC_ALRMBR_HT_Pos
è

	)

10419 
	#RTC_ALRMBR_HT_1
 (0x2U << 
RTC_ALRMBR_HT_Pos
è

	)

10420 
	#RTC_ALRMBR_HU_Pos
 (16U)

	)

10421 
	#RTC_ALRMBR_HU_Msk
 (0xFU << 
RTC_ALRMBR_HU_Pos
è

	)

10422 
	#RTC_ALRMBR_HU
 
RTC_ALRMBR_HU_Msk


	)

10423 
	#RTC_ALRMBR_HU_0
 (0x1U << 
RTC_ALRMBR_HU_Pos
è

	)

10424 
	#RTC_ALRMBR_HU_1
 (0x2U << 
RTC_ALRMBR_HU_Pos
è

	)

10425 
	#RTC_ALRMBR_HU_2
 (0x4U << 
RTC_ALRMBR_HU_Pos
è

	)

10426 
	#RTC_ALRMBR_HU_3
 (0x8U << 
RTC_ALRMBR_HU_Pos
è

	)

10427 
	#RTC_ALRMBR_MSK2_Pos
 (15U)

	)

10428 
	#RTC_ALRMBR_MSK2_Msk
 (0x1U << 
RTC_ALRMBR_MSK2_Pos
è

	)

10429 
	#RTC_ALRMBR_MSK2
 
RTC_ALRMBR_MSK2_Msk


	)

10430 
	#RTC_ALRMBR_MNT_Pos
 (12U)

	)

10431 
	#RTC_ALRMBR_MNT_Msk
 (0x7U << 
RTC_ALRMBR_MNT_Pos
è

	)

10432 
	#RTC_ALRMBR_MNT
 
RTC_ALRMBR_MNT_Msk


	)

10433 
	#RTC_ALRMBR_MNT_0
 (0x1U << 
RTC_ALRMBR_MNT_Pos
è

	)

10434 
	#RTC_ALRMBR_MNT_1
 (0x2U << 
RTC_ALRMBR_MNT_Pos
è

	)

10435 
	#RTC_ALRMBR_MNT_2
 (0x4U << 
RTC_ALRMBR_MNT_Pos
è

	)

10436 
	#RTC_ALRMBR_MNU_Pos
 (8U)

	)

10437 
	#RTC_ALRMBR_MNU_Msk
 (0xFU << 
RTC_ALRMBR_MNU_Pos
è

	)

10438 
	#RTC_ALRMBR_MNU
 
RTC_ALRMBR_MNU_Msk


	)

10439 
	#RTC_ALRMBR_MNU_0
 (0x1U << 
RTC_ALRMBR_MNU_Pos
è

	)

10440 
	#RTC_ALRMBR_MNU_1
 (0x2U << 
RTC_ALRMBR_MNU_Pos
è

	)

10441 
	#RTC_ALRMBR_MNU_2
 (0x4U << 
RTC_ALRMBR_MNU_Pos
è

	)

10442 
	#RTC_ALRMBR_MNU_3
 (0x8U << 
RTC_ALRMBR_MNU_Pos
è

	)

10443 
	#RTC_ALRMBR_MSK1_Pos
 (7U)

	)

10444 
	#RTC_ALRMBR_MSK1_Msk
 (0x1U << 
RTC_ALRMBR_MSK1_Pos
è

	)

10445 
	#RTC_ALRMBR_MSK1
 
RTC_ALRMBR_MSK1_Msk


	)

10446 
	#RTC_ALRMBR_ST_Pos
 (4U)

	)

10447 
	#RTC_ALRMBR_ST_Msk
 (0x7U << 
RTC_ALRMBR_ST_Pos
è

	)

10448 
	#RTC_ALRMBR_ST
 
RTC_ALRMBR_ST_Msk


	)

10449 
	#RTC_ALRMBR_ST_0
 (0x1U << 
RTC_ALRMBR_ST_Pos
è

	)

10450 
	#RTC_ALRMBR_ST_1
 (0x2U << 
RTC_ALRMBR_ST_Pos
è

	)

10451 
	#RTC_ALRMBR_ST_2
 (0x4U << 
RTC_ALRMBR_ST_Pos
è

	)

10452 
	#RTC_ALRMBR_SU_Pos
 (0U)

	)

10453 
	#RTC_ALRMBR_SU_Msk
 (0xFU << 
RTC_ALRMBR_SU_Pos
è

	)

10454 
	#RTC_ALRMBR_SU
 
RTC_ALRMBR_SU_Msk


	)

10455 
	#RTC_ALRMBR_SU_0
 (0x1U << 
RTC_ALRMBR_SU_Pos
è

	)

10456 
	#RTC_ALRMBR_SU_1
 (0x2U << 
RTC_ALRMBR_SU_Pos
è

	)

10457 
	#RTC_ALRMBR_SU_2
 (0x4U << 
RTC_ALRMBR_SU_Pos
è

	)

10458 
	#RTC_ALRMBR_SU_3
 (0x8U << 
RTC_ALRMBR_SU_Pos
è

	)

10461 
	#RTC_WPR_KEY_Pos
 (0U)

	)

10462 
	#RTC_WPR_KEY_Msk
 (0xFFU << 
RTC_WPR_KEY_Pos
è

	)

10463 
	#RTC_WPR_KEY
 
RTC_WPR_KEY_Msk


	)

10466 
	#RTC_SSR_SS_Pos
 (0U)

	)

10467 
	#RTC_SSR_SS_Msk
 (0xFFFFU << 
RTC_SSR_SS_Pos
è

	)

10468 
	#RTC_SSR_SS
 
RTC_SSR_SS_Msk


	)

10471 
	#RTC_SHIFTR_SUBFS_Pos
 (0U)

	)

10472 
	#RTC_SHIFTR_SUBFS_Msk
 (0x7FFFU << 
RTC_SHIFTR_SUBFS_Pos
è

	)

10473 
	#RTC_SHIFTR_SUBFS
 
RTC_SHIFTR_SUBFS_Msk


	)

10474 
	#RTC_SHIFTR_ADD1S_Pos
 (31U)

	)

10475 
	#RTC_SHIFTR_ADD1S_Msk
 (0x1U << 
RTC_SHIFTR_ADD1S_Pos
è

	)

10476 
	#RTC_SHIFTR_ADD1S
 
RTC_SHIFTR_ADD1S_Msk


	)

10479 
	#RTC_TSTR_PM_Pos
 (22U)

	)

10480 
	#RTC_TSTR_PM_Msk
 (0x1U << 
RTC_TSTR_PM_Pos
è

	)

10481 
	#RTC_TSTR_PM
 
RTC_TSTR_PM_Msk


	)

10482 
	#RTC_TSTR_HT_Pos
 (20U)

	)

10483 
	#RTC_TSTR_HT_Msk
 (0x3U << 
RTC_TSTR_HT_Pos
è

	)

10484 
	#RTC_TSTR_HT
 
RTC_TSTR_HT_Msk


	)

10485 
	#RTC_TSTR_HT_0
 (0x1U << 
RTC_TSTR_HT_Pos
è

	)

10486 
	#RTC_TSTR_HT_1
 (0x2U << 
RTC_TSTR_HT_Pos
è

	)

10487 
	#RTC_TSTR_HU_Pos
 (16U)

	)

10488 
	#RTC_TSTR_HU_Msk
 (0xFU << 
RTC_TSTR_HU_Pos
è

	)

10489 
	#RTC_TSTR_HU
 
RTC_TSTR_HU_Msk


	)

10490 
	#RTC_TSTR_HU_0
 (0x1U << 
RTC_TSTR_HU_Pos
è

	)

10491 
	#RTC_TSTR_HU_1
 (0x2U << 
RTC_TSTR_HU_Pos
è

	)

10492 
	#RTC_TSTR_HU_2
 (0x4U << 
RTC_TSTR_HU_Pos
è

	)

10493 
	#RTC_TSTR_HU_3
 (0x8U << 
RTC_TSTR_HU_Pos
è

	)

10494 
	#RTC_TSTR_MNT_Pos
 (12U)

	)

10495 
	#RTC_TSTR_MNT_Msk
 (0x7U << 
RTC_TSTR_MNT_Pos
è

	)

10496 
	#RTC_TSTR_MNT
 
RTC_TSTR_MNT_Msk


	)

10497 
	#RTC_TSTR_MNT_0
 (0x1U << 
RTC_TSTR_MNT_Pos
è

	)

10498 
	#RTC_TSTR_MNT_1
 (0x2U << 
RTC_TSTR_MNT_Pos
è

	)

10499 
	#RTC_TSTR_MNT_2
 (0x4U << 
RTC_TSTR_MNT_Pos
è

	)

10500 
	#RTC_TSTR_MNU_Pos
 (8U)

	)

10501 
	#RTC_TSTR_MNU_Msk
 (0xFU << 
RTC_TSTR_MNU_Pos
è

	)

10502 
	#RTC_TSTR_MNU
 
RTC_TSTR_MNU_Msk


	)

10503 
	#RTC_TSTR_MNU_0
 (0x1U << 
RTC_TSTR_MNU_Pos
è

	)

10504 
	#RTC_TSTR_MNU_1
 (0x2U << 
RTC_TSTR_MNU_Pos
è

	)

10505 
	#RTC_TSTR_MNU_2
 (0x4U << 
RTC_TSTR_MNU_Pos
è

	)

10506 
	#RTC_TSTR_MNU_3
 (0x8U << 
RTC_TSTR_MNU_Pos
è

	)

10507 
	#RTC_TSTR_ST_Pos
 (4U)

	)

10508 
	#RTC_TSTR_ST_Msk
 (0x7U << 
RTC_TSTR_ST_Pos
è

	)

10509 
	#RTC_TSTR_ST
 
RTC_TSTR_ST_Msk


	)

10510 
	#RTC_TSTR_ST_0
 (0x1U << 
RTC_TSTR_ST_Pos
è

	)

10511 
	#RTC_TSTR_ST_1
 (0x2U << 
RTC_TSTR_ST_Pos
è

	)

10512 
	#RTC_TSTR_ST_2
 (0x4U << 
RTC_TSTR_ST_Pos
è

	)

10513 
	#RTC_TSTR_SU_Pos
 (0U)

	)

10514 
	#RTC_TSTR_SU_Msk
 (0xFU << 
RTC_TSTR_SU_Pos
è

	)

10515 
	#RTC_TSTR_SU
 
RTC_TSTR_SU_Msk


	)

10516 
	#RTC_TSTR_SU_0
 (0x1U << 
RTC_TSTR_SU_Pos
è

	)

10517 
	#RTC_TSTR_SU_1
 (0x2U << 
RTC_TSTR_SU_Pos
è

	)

10518 
	#RTC_TSTR_SU_2
 (0x4U << 
RTC_TSTR_SU_Pos
è

	)

10519 
	#RTC_TSTR_SU_3
 (0x8U << 
RTC_TSTR_SU_Pos
è

	)

10522 
	#RTC_TSDR_WDU_Pos
 (13U)

	)

10523 
	#RTC_TSDR_WDU_Msk
 (0x7U << 
RTC_TSDR_WDU_Pos
è

	)

10524 
	#RTC_TSDR_WDU
 
RTC_TSDR_WDU_Msk


	)

10525 
	#RTC_TSDR_WDU_0
 (0x1U << 
RTC_TSDR_WDU_Pos
è

	)

10526 
	#RTC_TSDR_WDU_1
 (0x2U << 
RTC_TSDR_WDU_Pos
è

	)

10527 
	#RTC_TSDR_WDU_2
 (0x4U << 
RTC_TSDR_WDU_Pos
è

	)

10528 
	#RTC_TSDR_MT_Pos
 (12U)

	)

10529 
	#RTC_TSDR_MT_Msk
 (0x1U << 
RTC_TSDR_MT_Pos
è

	)

10530 
	#RTC_TSDR_MT
 
RTC_TSDR_MT_Msk


	)

10531 
	#RTC_TSDR_MU_Pos
 (8U)

	)

10532 
	#RTC_TSDR_MU_Msk
 (0xFU << 
RTC_TSDR_MU_Pos
è

	)

10533 
	#RTC_TSDR_MU
 
RTC_TSDR_MU_Msk


	)

10534 
	#RTC_TSDR_MU_0
 (0x1U << 
RTC_TSDR_MU_Pos
è

	)

10535 
	#RTC_TSDR_MU_1
 (0x2U << 
RTC_TSDR_MU_Pos
è

	)

10536 
	#RTC_TSDR_MU_2
 (0x4U << 
RTC_TSDR_MU_Pos
è

	)

10537 
	#RTC_TSDR_MU_3
 (0x8U << 
RTC_TSDR_MU_Pos
è

	)

10538 
	#RTC_TSDR_DT_Pos
 (4U)

	)

10539 
	#RTC_TSDR_DT_Msk
 (0x3U << 
RTC_TSDR_DT_Pos
è

	)

10540 
	#RTC_TSDR_DT
 
RTC_TSDR_DT_Msk


	)

10541 
	#RTC_TSDR_DT_0
 (0x1U << 
RTC_TSDR_DT_Pos
è

	)

10542 
	#RTC_TSDR_DT_1
 (0x2U << 
RTC_TSDR_DT_Pos
è

	)

10543 
	#RTC_TSDR_DU_Pos
 (0U)

	)

10544 
	#RTC_TSDR_DU_Msk
 (0xFU << 
RTC_TSDR_DU_Pos
è

	)

10545 
	#RTC_TSDR_DU
 
RTC_TSDR_DU_Msk


	)

10546 
	#RTC_TSDR_DU_0
 (0x1U << 
RTC_TSDR_DU_Pos
è

	)

10547 
	#RTC_TSDR_DU_1
 (0x2U << 
RTC_TSDR_DU_Pos
è

	)

10548 
	#RTC_TSDR_DU_2
 (0x4U << 
RTC_TSDR_DU_Pos
è

	)

10549 
	#RTC_TSDR_DU_3
 (0x8U << 
RTC_TSDR_DU_Pos
è

	)

10552 
	#RTC_TSSSR_SS_Pos
 (0U)

	)

10553 
	#RTC_TSSSR_SS_Msk
 (0xFFFFU << 
RTC_TSSSR_SS_Pos
è

	)

10554 
	#RTC_TSSSR_SS
 
RTC_TSSSR_SS_Msk


	)

10557 
	#RTC_CALR_CALP_Pos
 (15U)

	)

10558 
	#RTC_CALR_CALP_Msk
 (0x1U << 
RTC_CALR_CALP_Pos
è

	)

10559 
	#RTC_CALR_CALP
 
RTC_CALR_CALP_Msk


	)

10560 
	#RTC_CALR_CALW8_Pos
 (14U)

	)

10561 
	#RTC_CALR_CALW8_Msk
 (0x1U << 
RTC_CALR_CALW8_Pos
è

	)

10562 
	#RTC_CALR_CALW8
 
RTC_CALR_CALW8_Msk


	)

10563 
	#RTC_CALR_CALW16_Pos
 (13U)

	)

10564 
	#RTC_CALR_CALW16_Msk
 (0x1U << 
RTC_CALR_CALW16_Pos
è

	)

10565 
	#RTC_CALR_CALW16
 
RTC_CALR_CALW16_Msk


	)

10566 
	#RTC_CALR_CALM_Pos
 (0U)

	)

10567 
	#RTC_CALR_CALM_Msk
 (0x1FFU << 
RTC_CALR_CALM_Pos
è

	)

10568 
	#RTC_CALR_CALM
 
RTC_CALR_CALM_Msk


	)

10569 
	#RTC_CALR_CALM_0
 (0x001U << 
RTC_CALR_CALM_Pos
è

	)

10570 
	#RTC_CALR_CALM_1
 (0x002U << 
RTC_CALR_CALM_Pos
è

	)

10571 
	#RTC_CALR_CALM_2
 (0x004U << 
RTC_CALR_CALM_Pos
è

	)

10572 
	#RTC_CALR_CALM_3
 (0x008U << 
RTC_CALR_CALM_Pos
è

	)

10573 
	#RTC_CALR_CALM_4
 (0x010U << 
RTC_CALR_CALM_Pos
è

	)

10574 
	#RTC_CALR_CALM_5
 (0x020U << 
RTC_CALR_CALM_Pos
è

	)

10575 
	#RTC_CALR_CALM_6
 (0x040U << 
RTC_CALR_CALM_Pos
è

	)

10576 
	#RTC_CALR_CALM_7
 (0x080U << 
RTC_CALR_CALM_Pos
è

	)

10577 
	#RTC_CALR_CALM_8
 (0x100U << 
RTC_CALR_CALM_Pos
è

	)

10580 
	#RTC_TAFCR_ALARMOUTTYPE_Pos
 (18U)

	)

10581 
	#RTC_TAFCR_ALARMOUTTYPE_Msk
 (0x1U << 
RTC_TAFCR_ALARMOUTTYPE_Pos
è

	)

10582 
	#RTC_TAFCR_ALARMOUTTYPE
 
RTC_TAFCR_ALARMOUTTYPE_Msk


	)

10583 
	#RTC_TAFCR_TSINSEL_Pos
 (17U)

	)

10584 
	#RTC_TAFCR_TSINSEL_Msk
 (0x1U << 
RTC_TAFCR_TSINSEL_Pos
è

	)

10585 
	#RTC_TAFCR_TSINSEL
 
RTC_TAFCR_TSINSEL_Msk


	)

10586 
	#RTC_TAFCR_TAMP1INSEL_Pos
 (16U)

	)

10587 
	#RTC_TAFCR_TAMP1INSEL_Msk
 (0x1U << 
RTC_TAFCR_TAMP1INSEL_Pos
è

	)

10588 
	#RTC_TAFCR_TAMP1INSEL
 
RTC_TAFCR_TAMP1INSEL_Msk


	)

10589 
	#RTC_TAFCR_TAMPPUDIS_Pos
 (15U)

	)

10590 
	#RTC_TAFCR_TAMPPUDIS_Msk
 (0x1U << 
RTC_TAFCR_TAMPPUDIS_Pos
è

	)

10591 
	#RTC_TAFCR_TAMPPUDIS
 
RTC_TAFCR_TAMPPUDIS_Msk


	)

10592 
	#RTC_TAFCR_TAMPPRCH_Pos
 (13U)

	)

10593 
	#RTC_TAFCR_TAMPPRCH_Msk
 (0x3U << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

10594 
	#RTC_TAFCR_TAMPPRCH
 
RTC_TAFCR_TAMPPRCH_Msk


	)

10595 
	#RTC_TAFCR_TAMPPRCH_0
 (0x1U << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

10596 
	#RTC_TAFCR_TAMPPRCH_1
 (0x2U << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

10597 
	#RTC_TAFCR_TAMPFLT_Pos
 (11U)

	)

10598 
	#RTC_TAFCR_TAMPFLT_Msk
 (0x3U << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

10599 
	#RTC_TAFCR_TAMPFLT
 
RTC_TAFCR_TAMPFLT_Msk


	)

10600 
	#RTC_TAFCR_TAMPFLT_0
 (0x1U << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

10601 
	#RTC_TAFCR_TAMPFLT_1
 (0x2U << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

10602 
	#RTC_TAFCR_TAMPFREQ_Pos
 (8U)

	)

10603 
	#RTC_TAFCR_TAMPFREQ_Msk
 (0x7U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

10604 
	#RTC_TAFCR_TAMPFREQ
 
RTC_TAFCR_TAMPFREQ_Msk


	)

10605 
	#RTC_TAFCR_TAMPFREQ_0
 (0x1U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

10606 
	#RTC_TAFCR_TAMPFREQ_1
 (0x2U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

10607 
	#RTC_TAFCR_TAMPFREQ_2
 (0x4U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

10608 
	#RTC_TAFCR_TAMPTS_Pos
 (7U)

	)

10609 
	#RTC_TAFCR_TAMPTS_Msk
 (0x1U << 
RTC_TAFCR_TAMPTS_Pos
è

	)

10610 
	#RTC_TAFCR_TAMPTS
 
RTC_TAFCR_TAMPTS_Msk


	)

10611 
	#RTC_TAFCR_TAMP2TRG_Pos
 (4U)

	)

10612 
	#RTC_TAFCR_TAMP2TRG_Msk
 (0x1U << 
RTC_TAFCR_TAMP2TRG_Pos
è

	)

10613 
	#RTC_TAFCR_TAMP2TRG
 
RTC_TAFCR_TAMP2TRG_Msk


	)

10614 
	#RTC_TAFCR_TAMP2E_Pos
 (3U)

	)

10615 
	#RTC_TAFCR_TAMP2E_Msk
 (0x1U << 
RTC_TAFCR_TAMP2E_Pos
è

	)

10616 
	#RTC_TAFCR_TAMP2E
 
RTC_TAFCR_TAMP2E_Msk


	)

10617 
	#RTC_TAFCR_TAMPIE_Pos
 (2U)

	)

10618 
	#RTC_TAFCR_TAMPIE_Msk
 (0x1U << 
RTC_TAFCR_TAMPIE_Pos
è

	)

10619 
	#RTC_TAFCR_TAMPIE
 
RTC_TAFCR_TAMPIE_Msk


	)

10620 
	#RTC_TAFCR_TAMP1TRG_Pos
 (1U)

	)

10621 
	#RTC_TAFCR_TAMP1TRG_Msk
 (0x1U << 
RTC_TAFCR_TAMP1TRG_Pos
è

	)

10622 
	#RTC_TAFCR_TAMP1TRG
 
RTC_TAFCR_TAMP1TRG_Msk


	)

10623 
	#RTC_TAFCR_TAMP1E_Pos
 (0U)

	)

10624 
	#RTC_TAFCR_TAMP1E_Msk
 (0x1U << 
RTC_TAFCR_TAMP1E_Pos
è

	)

10625 
	#RTC_TAFCR_TAMP1E
 
RTC_TAFCR_TAMP1E_Msk


	)

10628 
	#RTC_TAFCR_TAMPINSEL
 
RTC_TAFCR_TAMP1INSEL


	)

10631 
	#RTC_ALRMASSR_MASKSS_Pos
 (24U)

	)

10632 
	#RTC_ALRMASSR_MASKSS_Msk
 (0xFU << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10633 
	#RTC_ALRMASSR_MASKSS
 
RTC_ALRMASSR_MASKSS_Msk


	)

10634 
	#RTC_ALRMASSR_MASKSS_0
 (0x1U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10635 
	#RTC_ALRMASSR_MASKSS_1
 (0x2U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10636 
	#RTC_ALRMASSR_MASKSS_2
 (0x4U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10637 
	#RTC_ALRMASSR_MASKSS_3
 (0x8U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10638 
	#RTC_ALRMASSR_SS_Pos
 (0U)

	)

10639 
	#RTC_ALRMASSR_SS_Msk
 (0x7FFFU << 
RTC_ALRMASSR_SS_Pos
è

	)

10640 
	#RTC_ALRMASSR_SS
 
RTC_ALRMASSR_SS_Msk


	)

10643 
	#RTC_ALRMBSSR_MASKSS_Pos
 (24U)

	)

10644 
	#RTC_ALRMBSSR_MASKSS_Msk
 (0xFU << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10645 
	#RTC_ALRMBSSR_MASKSS
 
RTC_ALRMBSSR_MASKSS_Msk


	)

10646 
	#RTC_ALRMBSSR_MASKSS_0
 (0x1U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10647 
	#RTC_ALRMBSSR_MASKSS_1
 (0x2U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10648 
	#RTC_ALRMBSSR_MASKSS_2
 (0x4U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10649 
	#RTC_ALRMBSSR_MASKSS_3
 (0x8U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10650 
	#RTC_ALRMBSSR_SS_Pos
 (0U)

	)

10651 
	#RTC_ALRMBSSR_SS_Msk
 (0x7FFFU << 
RTC_ALRMBSSR_SS_Pos
è

	)

10652 
	#RTC_ALRMBSSR_SS
 
RTC_ALRMBSSR_SS_Msk


	)

10655 
	#RTC_BKP0R_Pos
 (0U)

	)

10656 
	#RTC_BKP0R_Msk
 (0xFFFFFFFFU << 
RTC_BKP0R_Pos
è

	)

10657 
	#RTC_BKP0R
 
RTC_BKP0R_Msk


	)

10660 
	#RTC_BKP1R_Pos
 (0U)

	)

10661 
	#RTC_BKP1R_Msk
 (0xFFFFFFFFU << 
RTC_BKP1R_Pos
è

	)

10662 
	#RTC_BKP1R
 
RTC_BKP1R_Msk


	)

10665 
	#RTC_BKP2R_Pos
 (0U)

	)

10666 
	#RTC_BKP2R_Msk
 (0xFFFFFFFFU << 
RTC_BKP2R_Pos
è

	)

10667 
	#RTC_BKP2R
 
RTC_BKP2R_Msk


	)

10670 
	#RTC_BKP3R_Pos
 (0U)

	)

10671 
	#RTC_BKP3R_Msk
 (0xFFFFFFFFU << 
RTC_BKP3R_Pos
è

	)

10672 
	#RTC_BKP3R
 
RTC_BKP3R_Msk


	)

10675 
	#RTC_BKP4R_Pos
 (0U)

	)

10676 
	#RTC_BKP4R_Msk
 (0xFFFFFFFFU << 
RTC_BKP4R_Pos
è

	)

10677 
	#RTC_BKP4R
 
RTC_BKP4R_Msk


	)

10680 
	#RTC_BKP5R_Pos
 (0U)

	)

10681 
	#RTC_BKP5R_Msk
 (0xFFFFFFFFU << 
RTC_BKP5R_Pos
è

	)

10682 
	#RTC_BKP5R
 
RTC_BKP5R_Msk


	)

10685 
	#RTC_BKP6R_Pos
 (0U)

	)

10686 
	#RTC_BKP6R_Msk
 (0xFFFFFFFFU << 
RTC_BKP6R_Pos
è

	)

10687 
	#RTC_BKP6R
 
RTC_BKP6R_Msk


	)

10690 
	#RTC_BKP7R_Pos
 (0U)

	)

10691 
	#RTC_BKP7R_Msk
 (0xFFFFFFFFU << 
RTC_BKP7R_Pos
è

	)

10692 
	#RTC_BKP7R
 
RTC_BKP7R_Msk


	)

10695 
	#RTC_BKP8R_Pos
 (0U)

	)

10696 
	#RTC_BKP8R_Msk
 (0xFFFFFFFFU << 
RTC_BKP8R_Pos
è

	)

10697 
	#RTC_BKP8R
 
RTC_BKP8R_Msk


	)

10700 
	#RTC_BKP9R_Pos
 (0U)

	)

10701 
	#RTC_BKP9R_Msk
 (0xFFFFFFFFU << 
RTC_BKP9R_Pos
è

	)

10702 
	#RTC_BKP9R
 
RTC_BKP9R_Msk


	)

10705 
	#RTC_BKP10R_Pos
 (0U)

	)

10706 
	#RTC_BKP10R_Msk
 (0xFFFFFFFFU << 
RTC_BKP10R_Pos
è

	)

10707 
	#RTC_BKP10R
 
RTC_BKP10R_Msk


	)

10710 
	#RTC_BKP11R_Pos
 (0U)

	)

10711 
	#RTC_BKP11R_Msk
 (0xFFFFFFFFU << 
RTC_BKP11R_Pos
è

	)

10712 
	#RTC_BKP11R
 
RTC_BKP11R_Msk


	)

10715 
	#RTC_BKP12R_Pos
 (0U)

	)

10716 
	#RTC_BKP12R_Msk
 (0xFFFFFFFFU << 
RTC_BKP12R_Pos
è

	)

10717 
	#RTC_BKP12R
 
RTC_BKP12R_Msk


	)

10720 
	#RTC_BKP13R_Pos
 (0U)

	)

10721 
	#RTC_BKP13R_Msk
 (0xFFFFFFFFU << 
RTC_BKP13R_Pos
è

	)

10722 
	#RTC_BKP13R
 
RTC_BKP13R_Msk


	)

10725 
	#RTC_BKP14R_Pos
 (0U)

	)

10726 
	#RTC_BKP14R_Msk
 (0xFFFFFFFFU << 
RTC_BKP14R_Pos
è

	)

10727 
	#RTC_BKP14R
 
RTC_BKP14R_Msk


	)

10730 
	#RTC_BKP15R_Pos
 (0U)

	)

10731 
	#RTC_BKP15R_Msk
 (0xFFFFFFFFU << 
RTC_BKP15R_Pos
è

	)

10732 
	#RTC_BKP15R
 
RTC_BKP15R_Msk


	)

10735 
	#RTC_BKP16R_Pos
 (0U)

	)

10736 
	#RTC_BKP16R_Msk
 (0xFFFFFFFFU << 
RTC_BKP16R_Pos
è

	)

10737 
	#RTC_BKP16R
 
RTC_BKP16R_Msk


	)

10740 
	#RTC_BKP17R_Pos
 (0U)

	)

10741 
	#RTC_BKP17R_Msk
 (0xFFFFFFFFU << 
RTC_BKP17R_Pos
è

	)

10742 
	#RTC_BKP17R
 
RTC_BKP17R_Msk


	)

10745 
	#RTC_BKP18R_Pos
 (0U)

	)

10746 
	#RTC_BKP18R_Msk
 (0xFFFFFFFFU << 
RTC_BKP18R_Pos
è

	)

10747 
	#RTC_BKP18R
 
RTC_BKP18R_Msk


	)

10750 
	#RTC_BKP19R_Pos
 (0U)

	)

10751 
	#RTC_BKP19R_Msk
 (0xFFFFFFFFU << 
RTC_BKP19R_Pos
è

	)

10752 
	#RTC_BKP19R
 
RTC_BKP19R_Msk


	)

10755 
	#RTC_BKP_NUMBER
 0x000000014U

	)

10764 
	#SDIO_POWER_PWRCTRL_Pos
 (0U)

	)

10765 
	#SDIO_POWER_PWRCTRL_Msk
 (0x3U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

10766 
	#SDIO_POWER_PWRCTRL
 
SDIO_POWER_PWRCTRL_Msk


	)

10767 
	#SDIO_POWER_PWRCTRL_0
 (0x1U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

10768 
	#SDIO_POWER_PWRCTRL_1
 (0x2U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

10771 
	#SDIO_CLKCR_CLKDIV_Pos
 (0U)

	)

10772 
	#SDIO_CLKCR_CLKDIV_Msk
 (0xFFU << 
SDIO_CLKCR_CLKDIV_Pos
è

	)

10773 
	#SDIO_CLKCR_CLKDIV
 
SDIO_CLKCR_CLKDIV_Msk


	)

10774 
	#SDIO_CLKCR_CLKEN_Pos
 (8U)

	)

10775 
	#SDIO_CLKCR_CLKEN_Msk
 (0x1U << 
SDIO_CLKCR_CLKEN_Pos
è

	)

10776 
	#SDIO_CLKCR_CLKEN
 
SDIO_CLKCR_CLKEN_Msk


	)

10777 
	#SDIO_CLKCR_PWRSAV_Pos
 (9U)

	)

10778 
	#SDIO_CLKCR_PWRSAV_Msk
 (0x1U << 
SDIO_CLKCR_PWRSAV_Pos
è

	)

10779 
	#SDIO_CLKCR_PWRSAV
 
SDIO_CLKCR_PWRSAV_Msk


	)

10780 
	#SDIO_CLKCR_BYPASS_Pos
 (10U)

	)

10781 
	#SDIO_CLKCR_BYPASS_Msk
 (0x1U << 
SDIO_CLKCR_BYPASS_Pos
è

	)

10782 
	#SDIO_CLKCR_BYPASS
 
SDIO_CLKCR_BYPASS_Msk


	)

10784 
	#SDIO_CLKCR_WIDBUS_Pos
 (11U)

	)

10785 
	#SDIO_CLKCR_WIDBUS_Msk
 (0x3U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

10786 
	#SDIO_CLKCR_WIDBUS
 
SDIO_CLKCR_WIDBUS_Msk


	)

10787 
	#SDIO_CLKCR_WIDBUS_0
 (0x1U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

10788 
	#SDIO_CLKCR_WIDBUS_1
 (0x2U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

10790 
	#SDIO_CLKCR_NEGEDGE_Pos
 (13U)

	)

10791 
	#SDIO_CLKCR_NEGEDGE_Msk
 (0x1U << 
SDIO_CLKCR_NEGEDGE_Pos
è

	)

10792 
	#SDIO_CLKCR_NEGEDGE
 
SDIO_CLKCR_NEGEDGE_Msk


	)

10793 
	#SDIO_CLKCR_HWFC_EN_Pos
 (14U)

	)

10794 
	#SDIO_CLKCR_HWFC_EN_Msk
 (0x1U << 
SDIO_CLKCR_HWFC_EN_Pos
è

	)

10795 
	#SDIO_CLKCR_HWFC_EN
 
SDIO_CLKCR_HWFC_EN_Msk


	)

10798 
	#SDIO_ARG_CMDARG_Pos
 (0U)

	)

10799 
	#SDIO_ARG_CMDARG_Msk
 (0xFFFFFFFFU << 
SDIO_ARG_CMDARG_Pos
è

	)

10800 
	#SDIO_ARG_CMDARG
 
SDIO_ARG_CMDARG_Msk


	)

10803 
	#SDIO_CMD_CMDINDEX_Pos
 (0U)

	)

10804 
	#SDIO_CMD_CMDINDEX_Msk
 (0x3FU << 
SDIO_CMD_CMDINDEX_Pos
è

	)

10805 
	#SDIO_CMD_CMDINDEX
 
SDIO_CMD_CMDINDEX_Msk


	)

10807 
	#SDIO_CMD_WAITRESP_Pos
 (6U)

	)

10808 
	#SDIO_CMD_WAITRESP_Msk
 (0x3U << 
SDIO_CMD_WAITRESP_Pos
è

	)

10809 
	#SDIO_CMD_WAITRESP
 
SDIO_CMD_WAITRESP_Msk


	)

10810 
	#SDIO_CMD_WAITRESP_0
 (0x1U << 
SDIO_CMD_WAITRESP_Pos
è

	)

10811 
	#SDIO_CMD_WAITRESP_1
 (0x2U << 
SDIO_CMD_WAITRESP_Pos
è

	)

10813 
	#SDIO_CMD_WAITINT_Pos
 (8U)

	)

10814 
	#SDIO_CMD_WAITINT_Msk
 (0x1U << 
SDIO_CMD_WAITINT_Pos
è

	)

10815 
	#SDIO_CMD_WAITINT
 
SDIO_CMD_WAITINT_Msk


	)

10816 
	#SDIO_CMD_WAITPEND_Pos
 (9U)

	)

10817 
	#SDIO_CMD_WAITPEND_Msk
 (0x1U << 
SDIO_CMD_WAITPEND_Pos
è

	)

10818 
	#SDIO_CMD_WAITPEND
 
SDIO_CMD_WAITPEND_Msk


	)

10819 
	#SDIO_CMD_CPSMEN_Pos
 (10U)

	)

10820 
	#SDIO_CMD_CPSMEN_Msk
 (0x1U << 
SDIO_CMD_CPSMEN_Pos
è

	)

10821 
	#SDIO_CMD_CPSMEN
 
SDIO_CMD_CPSMEN_Msk


	)

10822 
	#SDIO_CMD_SDIOSUSPEND_Pos
 (11U)

	)

10823 
	#SDIO_CMD_SDIOSUSPEND_Msk
 (0x1U << 
SDIO_CMD_SDIOSUSPEND_Pos
è

	)

10824 
	#SDIO_CMD_SDIOSUSPEND
 
SDIO_CMD_SDIOSUSPEND_Msk


	)

10825 
	#SDIO_CMD_ENCMDCOMPL_Pos
 (12U)

	)

10826 
	#SDIO_CMD_ENCMDCOMPL_Msk
 (0x1U << 
SDIO_CMD_ENCMDCOMPL_Pos
è

	)

10827 
	#SDIO_CMD_ENCMDCOMPL
 
SDIO_CMD_ENCMDCOMPL_Msk


	)

10828 
	#SDIO_CMD_NIEN_Pos
 (13U)

	)

10829 
	#SDIO_CMD_NIEN_Msk
 (0x1U << 
SDIO_CMD_NIEN_Pos
è

	)

10830 
	#SDIO_CMD_NIEN
 
SDIO_CMD_NIEN_Msk


	)

10831 
	#SDIO_CMD_CEATACMD_Pos
 (14U)

	)

10832 
	#SDIO_CMD_CEATACMD_Msk
 (0x1U << 
SDIO_CMD_CEATACMD_Pos
è

	)

10833 
	#SDIO_CMD_CEATACMD
 
SDIO_CMD_CEATACMD_Msk


	)

10836 
	#SDIO_RESPCMD_RESPCMD_Pos
 (0U)

	)

10837 
	#SDIO_RESPCMD_RESPCMD_Msk
 (0x3FU << 
SDIO_RESPCMD_RESPCMD_Pos
è

	)

10838 
	#SDIO_RESPCMD_RESPCMD
 
SDIO_RESPCMD_RESPCMD_Msk


	)

10841 
	#SDIO_RESP0_CARDSTATUS0_Pos
 (0U)

	)

10842 
	#SDIO_RESP0_CARDSTATUS0_Msk
 (0xFFFFFFFFU << 
SDIO_RESP0_CARDSTATUS0_Pos
è

	)

10843 
	#SDIO_RESP0_CARDSTATUS0
 
SDIO_RESP0_CARDSTATUS0_Msk


	)

10846 
	#SDIO_RESP1_CARDSTATUS1_Pos
 (0U)

	)

10847 
	#SDIO_RESP1_CARDSTATUS1_Msk
 (0xFFFFFFFFU << 
SDIO_RESP1_CARDSTATUS1_Pos
è

	)

10848 
	#SDIO_RESP1_CARDSTATUS1
 
SDIO_RESP1_CARDSTATUS1_Msk


	)

10851 
	#SDIO_RESP2_CARDSTATUS2_Pos
 (0U)

	)

10852 
	#SDIO_RESP2_CARDSTATUS2_Msk
 (0xFFFFFFFFU << 
SDIO_RESP2_CARDSTATUS2_Pos
è

	)

10853 
	#SDIO_RESP2_CARDSTATUS2
 
SDIO_RESP2_CARDSTATUS2_Msk


	)

10856 
	#SDIO_RESP3_CARDSTATUS3_Pos
 (0U)

	)

10857 
	#SDIO_RESP3_CARDSTATUS3_Msk
 (0xFFFFFFFFU << 
SDIO_RESP3_CARDSTATUS3_Pos
è

	)

10858 
	#SDIO_RESP3_CARDSTATUS3
 
SDIO_RESP3_CARDSTATUS3_Msk


	)

10861 
	#SDIO_RESP4_CARDSTATUS4_Pos
 (0U)

	)

10862 
	#SDIO_RESP4_CARDSTATUS4_Msk
 (0xFFFFFFFFU << 
SDIO_RESP4_CARDSTATUS4_Pos
è

	)

10863 
	#SDIO_RESP4_CARDSTATUS4
 
SDIO_RESP4_CARDSTATUS4_Msk


	)

10866 
	#SDIO_DTIMER_DATATIME_Pos
 (0U)

	)

10867 
	#SDIO_DTIMER_DATATIME_Msk
 (0xFFFFFFFFU << 
SDIO_DTIMER_DATATIME_Pos
è

	)

10868 
	#SDIO_DTIMER_DATATIME
 
SDIO_DTIMER_DATATIME_Msk


	)

10871 
	#SDIO_DLEN_DATALENGTH_Pos
 (0U)

	)

10872 
	#SDIO_DLEN_DATALENGTH_Msk
 (0x1FFFFFFU << 
SDIO_DLEN_DATALENGTH_Pos
è

	)

10873 
	#SDIO_DLEN_DATALENGTH
 
SDIO_DLEN_DATALENGTH_Msk


	)

10876 
	#SDIO_DCTRL_DTEN_Pos
 (0U)

	)

10877 
	#SDIO_DCTRL_DTEN_Msk
 (0x1U << 
SDIO_DCTRL_DTEN_Pos
è

	)

10878 
	#SDIO_DCTRL_DTEN
 
SDIO_DCTRL_DTEN_Msk


	)

10879 
	#SDIO_DCTRL_DTDIR_Pos
 (1U)

	)

10880 
	#SDIO_DCTRL_DTDIR_Msk
 (0x1U << 
SDIO_DCTRL_DTDIR_Pos
è

	)

10881 
	#SDIO_DCTRL_DTDIR
 
SDIO_DCTRL_DTDIR_Msk


	)

10882 
	#SDIO_DCTRL_DTMODE_Pos
 (2U)

	)

10883 
	#SDIO_DCTRL_DTMODE_Msk
 (0x1U << 
SDIO_DCTRL_DTMODE_Pos
è

	)

10884 
	#SDIO_DCTRL_DTMODE
 
SDIO_DCTRL_DTMODE_Msk


	)

10885 
	#SDIO_DCTRL_DMAEN_Pos
 (3U)

	)

10886 
	#SDIO_DCTRL_DMAEN_Msk
 (0x1U << 
SDIO_DCTRL_DMAEN_Pos
è

	)

10887 
	#SDIO_DCTRL_DMAEN
 
SDIO_DCTRL_DMAEN_Msk


	)

10889 
	#SDIO_DCTRL_DBLOCKSIZE_Pos
 (4U)

	)

10890 
	#SDIO_DCTRL_DBLOCKSIZE_Msk
 (0xFU << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

10891 
	#SDIO_DCTRL_DBLOCKSIZE
 
SDIO_DCTRL_DBLOCKSIZE_Msk


	)

10892 
	#SDIO_DCTRL_DBLOCKSIZE_0
 (0x1U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

10893 
	#SDIO_DCTRL_DBLOCKSIZE_1
 (0x2U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

10894 
	#SDIO_DCTRL_DBLOCKSIZE_2
 (0x4U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

10895 
	#SDIO_DCTRL_DBLOCKSIZE_3
 (0x8U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

10897 
	#SDIO_DCTRL_RWSTART_Pos
 (8U)

	)

10898 
	#SDIO_DCTRL_RWSTART_Msk
 (0x1U << 
SDIO_DCTRL_RWSTART_Pos
è

	)

10899 
	#SDIO_DCTRL_RWSTART
 
SDIO_DCTRL_RWSTART_Msk


	)

10900 
	#SDIO_DCTRL_RWSTOP_Pos
 (9U)

	)

10901 
	#SDIO_DCTRL_RWSTOP_Msk
 (0x1U << 
SDIO_DCTRL_RWSTOP_Pos
è

	)

10902 
	#SDIO_DCTRL_RWSTOP
 
SDIO_DCTRL_RWSTOP_Msk


	)

10903 
	#SDIO_DCTRL_RWMOD_Pos
 (10U)

	)

10904 
	#SDIO_DCTRL_RWMOD_Msk
 (0x1U << 
SDIO_DCTRL_RWMOD_Pos
è

	)

10905 
	#SDIO_DCTRL_RWMOD
 
SDIO_DCTRL_RWMOD_Msk


	)

10906 
	#SDIO_DCTRL_SDIOEN_Pos
 (11U)

	)

10907 
	#SDIO_DCTRL_SDIOEN_Msk
 (0x1U << 
SDIO_DCTRL_SDIOEN_Pos
è

	)

10908 
	#SDIO_DCTRL_SDIOEN
 
SDIO_DCTRL_SDIOEN_Msk


	)

10911 
	#SDIO_DCOUNT_DATACOUNT_Pos
 (0U)

	)

10912 
	#SDIO_DCOUNT_DATACOUNT_Msk
 (0x1FFFFFFU << 
SDIO_DCOUNT_DATACOUNT_Pos
è

	)

10913 
	#SDIO_DCOUNT_DATACOUNT
 
SDIO_DCOUNT_DATACOUNT_Msk


	)

10916 
	#SDIO_STA_CCRCFAIL_Pos
 (0U)

	)

10917 
	#SDIO_STA_CCRCFAIL_Msk
 (0x1U << 
SDIO_STA_CCRCFAIL_Pos
è

	)

10918 
	#SDIO_STA_CCRCFAIL
 
SDIO_STA_CCRCFAIL_Msk


	)

10919 
	#SDIO_STA_DCRCFAIL_Pos
 (1U)

	)

10920 
	#SDIO_STA_DCRCFAIL_Msk
 (0x1U << 
SDIO_STA_DCRCFAIL_Pos
è

	)

10921 
	#SDIO_STA_DCRCFAIL
 
SDIO_STA_DCRCFAIL_Msk


	)

10922 
	#SDIO_STA_CTIMEOUT_Pos
 (2U)

	)

10923 
	#SDIO_STA_CTIMEOUT_Msk
 (0x1U << 
SDIO_STA_CTIMEOUT_Pos
è

	)

10924 
	#SDIO_STA_CTIMEOUT
 
SDIO_STA_CTIMEOUT_Msk


	)

10925 
	#SDIO_STA_DTIMEOUT_Pos
 (3U)

	)

10926 
	#SDIO_STA_DTIMEOUT_Msk
 (0x1U << 
SDIO_STA_DTIMEOUT_Pos
è

	)

10927 
	#SDIO_STA_DTIMEOUT
 
SDIO_STA_DTIMEOUT_Msk


	)

10928 
	#SDIO_STA_TXUNDERR_Pos
 (4U)

	)

10929 
	#SDIO_STA_TXUNDERR_Msk
 (0x1U << 
SDIO_STA_TXUNDERR_Pos
è

	)

10930 
	#SDIO_STA_TXUNDERR
 
SDIO_STA_TXUNDERR_Msk


	)

10931 
	#SDIO_STA_RXOVERR_Pos
 (5U)

	)

10932 
	#SDIO_STA_RXOVERR_Msk
 (0x1U << 
SDIO_STA_RXOVERR_Pos
è

	)

10933 
	#SDIO_STA_RXOVERR
 
SDIO_STA_RXOVERR_Msk


	)

10934 
	#SDIO_STA_CMDREND_Pos
 (6U)

	)

10935 
	#SDIO_STA_CMDREND_Msk
 (0x1U << 
SDIO_STA_CMDREND_Pos
è

	)

10936 
	#SDIO_STA_CMDREND
 
SDIO_STA_CMDREND_Msk


	)

10937 
	#SDIO_STA_CMDSENT_Pos
 (7U)

	)

10938 
	#SDIO_STA_CMDSENT_Msk
 (0x1U << 
SDIO_STA_CMDSENT_Pos
è

	)

10939 
	#SDIO_STA_CMDSENT
 
SDIO_STA_CMDSENT_Msk


	)

10940 
	#SDIO_STA_DATAEND_Pos
 (8U)

	)

10941 
	#SDIO_STA_DATAEND_Msk
 (0x1U << 
SDIO_STA_DATAEND_Pos
è

	)

10942 
	#SDIO_STA_DATAEND
 
SDIO_STA_DATAEND_Msk


	)

10943 
	#SDIO_STA_STBITERR_Pos
 (9U)

	)

10944 
	#SDIO_STA_STBITERR_Msk
 (0x1U << 
SDIO_STA_STBITERR_Pos
è

	)

10945 
	#SDIO_STA_STBITERR
 
SDIO_STA_STBITERR_Msk


	)

10946 
	#SDIO_STA_DBCKEND_Pos
 (10U)

	)

10947 
	#SDIO_STA_DBCKEND_Msk
 (0x1U << 
SDIO_STA_DBCKEND_Pos
è

	)

10948 
	#SDIO_STA_DBCKEND
 
SDIO_STA_DBCKEND_Msk


	)

10949 
	#SDIO_STA_CMDACT_Pos
 (11U)

	)

10950 
	#SDIO_STA_CMDACT_Msk
 (0x1U << 
SDIO_STA_CMDACT_Pos
è

	)

10951 
	#SDIO_STA_CMDACT
 
SDIO_STA_CMDACT_Msk


	)

10952 
	#SDIO_STA_TXACT_Pos
 (12U)

	)

10953 
	#SDIO_STA_TXACT_Msk
 (0x1U << 
SDIO_STA_TXACT_Pos
è

	)

10954 
	#SDIO_STA_TXACT
 
SDIO_STA_TXACT_Msk


	)

10955 
	#SDIO_STA_RXACT_Pos
 (13U)

	)

10956 
	#SDIO_STA_RXACT_Msk
 (0x1U << 
SDIO_STA_RXACT_Pos
è

	)

10957 
	#SDIO_STA_RXACT
 
SDIO_STA_RXACT_Msk


	)

10958 
	#SDIO_STA_TXFIFOHE_Pos
 (14U)

	)

10959 
	#SDIO_STA_TXFIFOHE_Msk
 (0x1U << 
SDIO_STA_TXFIFOHE_Pos
è

	)

10960 
	#SDIO_STA_TXFIFOHE
 
SDIO_STA_TXFIFOHE_Msk


	)

10961 
	#SDIO_STA_RXFIFOHF_Pos
 (15U)

	)

10962 
	#SDIO_STA_RXFIFOHF_Msk
 (0x1U << 
SDIO_STA_RXFIFOHF_Pos
è

	)

10963 
	#SDIO_STA_RXFIFOHF
 
SDIO_STA_RXFIFOHF_Msk


	)

10964 
	#SDIO_STA_TXFIFOF_Pos
 (16U)

	)

10965 
	#SDIO_STA_TXFIFOF_Msk
 (0x1U << 
SDIO_STA_TXFIFOF_Pos
è

	)

10966 
	#SDIO_STA_TXFIFOF
 
SDIO_STA_TXFIFOF_Msk


	)

10967 
	#SDIO_STA_RXFIFOF_Pos
 (17U)

	)

10968 
	#SDIO_STA_RXFIFOF_Msk
 (0x1U << 
SDIO_STA_RXFIFOF_Pos
è

	)

10969 
	#SDIO_STA_RXFIFOF
 
SDIO_STA_RXFIFOF_Msk


	)

10970 
	#SDIO_STA_TXFIFOE_Pos
 (18U)

	)

10971 
	#SDIO_STA_TXFIFOE_Msk
 (0x1U << 
SDIO_STA_TXFIFOE_Pos
è

	)

10972 
	#SDIO_STA_TXFIFOE
 
SDIO_STA_TXFIFOE_Msk


	)

10973 
	#SDIO_STA_RXFIFOE_Pos
 (19U)

	)

10974 
	#SDIO_STA_RXFIFOE_Msk
 (0x1U << 
SDIO_STA_RXFIFOE_Pos
è

	)

10975 
	#SDIO_STA_RXFIFOE
 
SDIO_STA_RXFIFOE_Msk


	)

10976 
	#SDIO_STA_TXDAVL_Pos
 (20U)

	)

10977 
	#SDIO_STA_TXDAVL_Msk
 (0x1U << 
SDIO_STA_TXDAVL_Pos
è

	)

10978 
	#SDIO_STA_TXDAVL
 
SDIO_STA_TXDAVL_Msk


	)

10979 
	#SDIO_STA_RXDAVL_Pos
 (21U)

	)

10980 
	#SDIO_STA_RXDAVL_Msk
 (0x1U << 
SDIO_STA_RXDAVL_Pos
è

	)

10981 
	#SDIO_STA_RXDAVL
 
SDIO_STA_RXDAVL_Msk


	)

10982 
	#SDIO_STA_SDIOIT_Pos
 (22U)

	)

10983 
	#SDIO_STA_SDIOIT_Msk
 (0x1U << 
SDIO_STA_SDIOIT_Pos
è

	)

10984 
	#SDIO_STA_SDIOIT
 
SDIO_STA_SDIOIT_Msk


	)

10985 
	#SDIO_STA_CEATAEND_Pos
 (23U)

	)

10986 
	#SDIO_STA_CEATAEND_Msk
 (0x1U << 
SDIO_STA_CEATAEND_Pos
è

	)

10987 
	#SDIO_STA_CEATAEND
 
SDIO_STA_CEATAEND_Msk


	)

10990 
	#SDIO_ICR_CCRCFAILC_Pos
 (0U)

	)

10991 
	#SDIO_ICR_CCRCFAILC_Msk
 (0x1U << 
SDIO_ICR_CCRCFAILC_Pos
è

	)

10992 
	#SDIO_ICR_CCRCFAILC
 
SDIO_ICR_CCRCFAILC_Msk


	)

10993 
	#SDIO_ICR_DCRCFAILC_Pos
 (1U)

	)

10994 
	#SDIO_ICR_DCRCFAILC_Msk
 (0x1U << 
SDIO_ICR_DCRCFAILC_Pos
è

	)

10995 
	#SDIO_ICR_DCRCFAILC
 
SDIO_ICR_DCRCFAILC_Msk


	)

10996 
	#SDIO_ICR_CTIMEOUTC_Pos
 (2U)

	)

10997 
	#SDIO_ICR_CTIMEOUTC_Msk
 (0x1U << 
SDIO_ICR_CTIMEOUTC_Pos
è

	)

10998 
	#SDIO_ICR_CTIMEOUTC
 
SDIO_ICR_CTIMEOUTC_Msk


	)

10999 
	#SDIO_ICR_DTIMEOUTC_Pos
 (3U)

	)

11000 
	#SDIO_ICR_DTIMEOUTC_Msk
 (0x1U << 
SDIO_ICR_DTIMEOUTC_Pos
è

	)

11001 
	#SDIO_ICR_DTIMEOUTC
 
SDIO_ICR_DTIMEOUTC_Msk


	)

11002 
	#SDIO_ICR_TXUNDERRC_Pos
 (4U)

	)

11003 
	#SDIO_ICR_TXUNDERRC_Msk
 (0x1U << 
SDIO_ICR_TXUNDERRC_Pos
è

	)

11004 
	#SDIO_ICR_TXUNDERRC
 
SDIO_ICR_TXUNDERRC_Msk


	)

11005 
	#SDIO_ICR_RXOVERRC_Pos
 (5U)

	)

11006 
	#SDIO_ICR_RXOVERRC_Msk
 (0x1U << 
SDIO_ICR_RXOVERRC_Pos
è

	)

11007 
	#SDIO_ICR_RXOVERRC
 
SDIO_ICR_RXOVERRC_Msk


	)

11008 
	#SDIO_ICR_CMDRENDC_Pos
 (6U)

	)

11009 
	#SDIO_ICR_CMDRENDC_Msk
 (0x1U << 
SDIO_ICR_CMDRENDC_Pos
è

	)

11010 
	#SDIO_ICR_CMDRENDC
 
SDIO_ICR_CMDRENDC_Msk


	)

11011 
	#SDIO_ICR_CMDSENTC_Pos
 (7U)

	)

11012 
	#SDIO_ICR_CMDSENTC_Msk
 (0x1U << 
SDIO_ICR_CMDSENTC_Pos
è

	)

11013 
	#SDIO_ICR_CMDSENTC
 
SDIO_ICR_CMDSENTC_Msk


	)

11014 
	#SDIO_ICR_DATAENDC_Pos
 (8U)

	)

11015 
	#SDIO_ICR_DATAENDC_Msk
 (0x1U << 
SDIO_ICR_DATAENDC_Pos
è

	)

11016 
	#SDIO_ICR_DATAENDC
 
SDIO_ICR_DATAENDC_Msk


	)

11017 
	#SDIO_ICR_STBITERRC_Pos
 (9U)

	)

11018 
	#SDIO_ICR_STBITERRC_Msk
 (0x1U << 
SDIO_ICR_STBITERRC_Pos
è

	)

11019 
	#SDIO_ICR_STBITERRC
 
SDIO_ICR_STBITERRC_Msk


	)

11020 
	#SDIO_ICR_DBCKENDC_Pos
 (10U)

	)

11021 
	#SDIO_ICR_DBCKENDC_Msk
 (0x1U << 
SDIO_ICR_DBCKENDC_Pos
è

	)

11022 
	#SDIO_ICR_DBCKENDC
 
SDIO_ICR_DBCKENDC_Msk


	)

11023 
	#SDIO_ICR_SDIOITC_Pos
 (22U)

	)

11024 
	#SDIO_ICR_SDIOITC_Msk
 (0x1U << 
SDIO_ICR_SDIOITC_Pos
è

	)

11025 
	#SDIO_ICR_SDIOITC
 
SDIO_ICR_SDIOITC_Msk


	)

11026 
	#SDIO_ICR_CEATAENDC_Pos
 (23U)

	)

11027 
	#SDIO_ICR_CEATAENDC_Msk
 (0x1U << 
SDIO_ICR_CEATAENDC_Pos
è

	)

11028 
	#SDIO_ICR_CEATAENDC
 
SDIO_ICR_CEATAENDC_Msk


	)

11031 
	#SDIO_MASK_CCRCFAILIE_Pos
 (0U)

	)

11032 
	#SDIO_MASK_CCRCFAILIE_Msk
 (0x1U << 
SDIO_MASK_CCRCFAILIE_Pos
è

	)

11033 
	#SDIO_MASK_CCRCFAILIE
 
SDIO_MASK_CCRCFAILIE_Msk


	)

11034 
	#SDIO_MASK_DCRCFAILIE_Pos
 (1U)

	)

11035 
	#SDIO_MASK_DCRCFAILIE_Msk
 (0x1U << 
SDIO_MASK_DCRCFAILIE_Pos
è

	)

11036 
	#SDIO_MASK_DCRCFAILIE
 
SDIO_MASK_DCRCFAILIE_Msk


	)

11037 
	#SDIO_MASK_CTIMEOUTIE_Pos
 (2U)

	)

11038 
	#SDIO_MASK_CTIMEOUTIE_Msk
 (0x1U << 
SDIO_MASK_CTIMEOUTIE_Pos
è

	)

11039 
	#SDIO_MASK_CTIMEOUTIE
 
SDIO_MASK_CTIMEOUTIE_Msk


	)

11040 
	#SDIO_MASK_DTIMEOUTIE_Pos
 (3U)

	)

11041 
	#SDIO_MASK_DTIMEOUTIE_Msk
 (0x1U << 
SDIO_MASK_DTIMEOUTIE_Pos
è

	)

11042 
	#SDIO_MASK_DTIMEOUTIE
 
SDIO_MASK_DTIMEOUTIE_Msk


	)

11043 
	#SDIO_MASK_TXUNDERRIE_Pos
 (4U)

	)

11044 
	#SDIO_MASK_TXUNDERRIE_Msk
 (0x1U << 
SDIO_MASK_TXUNDERRIE_Pos
è

	)

11045 
	#SDIO_MASK_TXUNDERRIE
 
SDIO_MASK_TXUNDERRIE_Msk


	)

11046 
	#SDIO_MASK_RXOVERRIE_Pos
 (5U)

	)

11047 
	#SDIO_MASK_RXOVERRIE_Msk
 (0x1U << 
SDIO_MASK_RXOVERRIE_Pos
è

	)

11048 
	#SDIO_MASK_RXOVERRIE
 
SDIO_MASK_RXOVERRIE_Msk


	)

11049 
	#SDIO_MASK_CMDRENDIE_Pos
 (6U)

	)

11050 
	#SDIO_MASK_CMDRENDIE_Msk
 (0x1U << 
SDIO_MASK_CMDRENDIE_Pos
è

	)

11051 
	#SDIO_MASK_CMDRENDIE
 
SDIO_MASK_CMDRENDIE_Msk


	)

11052 
	#SDIO_MASK_CMDSENTIE_Pos
 (7U)

	)

11053 
	#SDIO_MASK_CMDSENTIE_Msk
 (0x1U << 
SDIO_MASK_CMDSENTIE_Pos
è

	)

11054 
	#SDIO_MASK_CMDSENTIE
 
SDIO_MASK_CMDSENTIE_Msk


	)

11055 
	#SDIO_MASK_DATAENDIE_Pos
 (8U)

	)

11056 
	#SDIO_MASK_DATAENDIE_Msk
 (0x1U << 
SDIO_MASK_DATAENDIE_Pos
è

	)

11057 
	#SDIO_MASK_DATAENDIE
 
SDIO_MASK_DATAENDIE_Msk


	)

11058 
	#SDIO_MASK_STBITERRIE_Pos
 (9U)

	)

11059 
	#SDIO_MASK_STBITERRIE_Msk
 (0x1U << 
SDIO_MASK_STBITERRIE_Pos
è

	)

11060 
	#SDIO_MASK_STBITERRIE
 
SDIO_MASK_STBITERRIE_Msk


	)

11061 
	#SDIO_MASK_DBCKENDIE_Pos
 (10U)

	)

11062 
	#SDIO_MASK_DBCKENDIE_Msk
 (0x1U << 
SDIO_MASK_DBCKENDIE_Pos
è

	)

11063 
	#SDIO_MASK_DBCKENDIE
 
SDIO_MASK_DBCKENDIE_Msk


	)

11064 
	#SDIO_MASK_CMDACTIE_Pos
 (11U)

	)

11065 
	#SDIO_MASK_CMDACTIE_Msk
 (0x1U << 
SDIO_MASK_CMDACTIE_Pos
è

	)

11066 
	#SDIO_MASK_CMDACTIE
 
SDIO_MASK_CMDACTIE_Msk


	)

11067 
	#SDIO_MASK_TXACTIE_Pos
 (12U)

	)

11068 
	#SDIO_MASK_TXACTIE_Msk
 (0x1U << 
SDIO_MASK_TXACTIE_Pos
è

	)

11069 
	#SDIO_MASK_TXACTIE
 
SDIO_MASK_TXACTIE_Msk


	)

11070 
	#SDIO_MASK_RXACTIE_Pos
 (13U)

	)

11071 
	#SDIO_MASK_RXACTIE_Msk
 (0x1U << 
SDIO_MASK_RXACTIE_Pos
è

	)

11072 
	#SDIO_MASK_RXACTIE
 
SDIO_MASK_RXACTIE_Msk


	)

11073 
	#SDIO_MASK_TXFIFOHEIE_Pos
 (14U)

	)

11074 
	#SDIO_MASK_TXFIFOHEIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOHEIE_Pos
è

	)

11075 
	#SDIO_MASK_TXFIFOHEIE
 
SDIO_MASK_TXFIFOHEIE_Msk


	)

11076 
	#SDIO_MASK_RXFIFOHFIE_Pos
 (15U)

	)

11077 
	#SDIO_MASK_RXFIFOHFIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOHFIE_Pos
è

	)

11078 
	#SDIO_MASK_RXFIFOHFIE
 
SDIO_MASK_RXFIFOHFIE_Msk


	)

11079 
	#SDIO_MASK_TXFIFOFIE_Pos
 (16U)

	)

11080 
	#SDIO_MASK_TXFIFOFIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOFIE_Pos
è

	)

11081 
	#SDIO_MASK_TXFIFOFIE
 
SDIO_MASK_TXFIFOFIE_Msk


	)

11082 
	#SDIO_MASK_RXFIFOFIE_Pos
 (17U)

	)

11083 
	#SDIO_MASK_RXFIFOFIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOFIE_Pos
è

	)

11084 
	#SDIO_MASK_RXFIFOFIE
 
SDIO_MASK_RXFIFOFIE_Msk


	)

11085 
	#SDIO_MASK_TXFIFOEIE_Pos
 (18U)

	)

11086 
	#SDIO_MASK_TXFIFOEIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOEIE_Pos
è

	)

11087 
	#SDIO_MASK_TXFIFOEIE
 
SDIO_MASK_TXFIFOEIE_Msk


	)

11088 
	#SDIO_MASK_RXFIFOEIE_Pos
 (19U)

	)

11089 
	#SDIO_MASK_RXFIFOEIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOEIE_Pos
è

	)

11090 
	#SDIO_MASK_RXFIFOEIE
 
SDIO_MASK_RXFIFOEIE_Msk


	)

11091 
	#SDIO_MASK_TXDAVLIE_Pos
 (20U)

	)

11092 
	#SDIO_MASK_TXDAVLIE_Msk
 (0x1U << 
SDIO_MASK_TXDAVLIE_Pos
è

	)

11093 
	#SDIO_MASK_TXDAVLIE
 
SDIO_MASK_TXDAVLIE_Msk


	)

11094 
	#SDIO_MASK_RXDAVLIE_Pos
 (21U)

	)

11095 
	#SDIO_MASK_RXDAVLIE_Msk
 (0x1U << 
SDIO_MASK_RXDAVLIE_Pos
è

	)

11096 
	#SDIO_MASK_RXDAVLIE
 
SDIO_MASK_RXDAVLIE_Msk


	)

11097 
	#SDIO_MASK_SDIOITIE_Pos
 (22U)

	)

11098 
	#SDIO_MASK_SDIOITIE_Msk
 (0x1U << 
SDIO_MASK_SDIOITIE_Pos
è

	)

11099 
	#SDIO_MASK_SDIOITIE
 
SDIO_MASK_SDIOITIE_Msk


	)

11100 
	#SDIO_MASK_CEATAENDIE_Pos
 (23U)

	)

11101 
	#SDIO_MASK_CEATAENDIE_Msk
 (0x1U << 
SDIO_MASK_CEATAENDIE_Pos
è

	)

11102 
	#SDIO_MASK_CEATAENDIE
 
SDIO_MASK_CEATAENDIE_Msk


	)

11105 
	#SDIO_FIFOCNT_FIFOCOUNT_Pos
 (0U)

	)

11106 
	#SDIO_FIFOCNT_FIFOCOUNT_Msk
 (0xFFFFFFU << 
SDIO_FIFOCNT_FIFOCOUNT_Pos
è

	)

11107 
	#SDIO_FIFOCNT_FIFOCOUNT
 
SDIO_FIFOCNT_FIFOCOUNT_Msk


	)

11110 
	#SDIO_FIFO_FIFODATA_Pos
 (0U)

	)

11111 
	#SDIO_FIFO_FIFODATA_Msk
 (0xFFFFFFFFU << 
SDIO_FIFO_FIFODATA_Pos
è

	)

11112 
	#SDIO_FIFO_FIFODATA
 
SDIO_FIFO_FIFODATA_Msk


	)

11119 
	#SPI_I2S_FULLDUPLEX_SUPPORT


	)

11122 
	#SPI_CR1_CPHA_Pos
 (0U)

	)

11123 
	#SPI_CR1_CPHA_Msk
 (0x1U << 
SPI_CR1_CPHA_Pos
è

	)

11124 
	#SPI_CR1_CPHA
 
SPI_CR1_CPHA_Msk


	)

11125 
	#SPI_CR1_CPOL_Pos
 (1U)

	)

11126 
	#SPI_CR1_CPOL_Msk
 (0x1U << 
SPI_CR1_CPOL_Pos
è

	)

11127 
	#SPI_CR1_CPOL
 
SPI_CR1_CPOL_Msk


	)

11128 
	#SPI_CR1_MSTR_Pos
 (2U)

	)

11129 
	#SPI_CR1_MSTR_Msk
 (0x1U << 
SPI_CR1_MSTR_Pos
è

	)

11130 
	#SPI_CR1_MSTR
 
SPI_CR1_MSTR_Msk


	)

11132 
	#SPI_CR1_BR_Pos
 (3U)

	)

11133 
	#SPI_CR1_BR_Msk
 (0x7U << 
SPI_CR1_BR_Pos
è

	)

11134 
	#SPI_CR1_BR
 
SPI_CR1_BR_Msk


	)

11135 
	#SPI_CR1_BR_0
 (0x1U << 
SPI_CR1_BR_Pos
è

	)

11136 
	#SPI_CR1_BR_1
 (0x2U << 
SPI_CR1_BR_Pos
è

	)

11137 
	#SPI_CR1_BR_2
 (0x4U << 
SPI_CR1_BR_Pos
è

	)

11139 
	#SPI_CR1_SPE_Pos
 (6U)

	)

11140 
	#SPI_CR1_SPE_Msk
 (0x1U << 
SPI_CR1_SPE_Pos
è

	)

11141 
	#SPI_CR1_SPE
 
SPI_CR1_SPE_Msk


	)

11142 
	#SPI_CR1_LSBFIRST_Pos
 (7U)

	)

11143 
	#SPI_CR1_LSBFIRST_Msk
 (0x1U << 
SPI_CR1_LSBFIRST_Pos
è

	)

11144 
	#SPI_CR1_LSBFIRST
 
SPI_CR1_LSBFIRST_Msk


	)

11145 
	#SPI_CR1_SSI_Pos
 (8U)

	)

11146 
	#SPI_CR1_SSI_Msk
 (0x1U << 
SPI_CR1_SSI_Pos
è

	)

11147 
	#SPI_CR1_SSI
 
SPI_CR1_SSI_Msk


	)

11148 
	#SPI_CR1_SSM_Pos
 (9U)

	)

11149 
	#SPI_CR1_SSM_Msk
 (0x1U << 
SPI_CR1_SSM_Pos
è

	)

11150 
	#SPI_CR1_SSM
 
SPI_CR1_SSM_Msk


	)

11151 
	#SPI_CR1_RXONLY_Pos
 (10U)

	)

11152 
	#SPI_CR1_RXONLY_Msk
 (0x1U << 
SPI_CR1_RXONLY_Pos
è

	)

11153 
	#SPI_CR1_RXONLY
 
SPI_CR1_RXONLY_Msk


	)

11154 
	#SPI_CR1_DFF_Pos
 (11U)

	)

11155 
	#SPI_CR1_DFF_Msk
 (0x1U << 
SPI_CR1_DFF_Pos
è

	)

11156 
	#SPI_CR1_DFF
 
SPI_CR1_DFF_Msk


	)

11157 
	#SPI_CR1_CRCNEXT_Pos
 (12U)

	)

11158 
	#SPI_CR1_CRCNEXT_Msk
 (0x1U << 
SPI_CR1_CRCNEXT_Pos
è

	)

11159 
	#SPI_CR1_CRCNEXT
 
SPI_CR1_CRCNEXT_Msk


	)

11160 
	#SPI_CR1_CRCEN_Pos
 (13U)

	)

11161 
	#SPI_CR1_CRCEN_Msk
 (0x1U << 
SPI_CR1_CRCEN_Pos
è

	)

11162 
	#SPI_CR1_CRCEN
 
SPI_CR1_CRCEN_Msk


	)

11163 
	#SPI_CR1_BIDIOE_Pos
 (14U)

	)

11164 
	#SPI_CR1_BIDIOE_Msk
 (0x1U << 
SPI_CR1_BIDIOE_Pos
è

	)

11165 
	#SPI_CR1_BIDIOE
 
SPI_CR1_BIDIOE_Msk


	)

11166 
	#SPI_CR1_BIDIMODE_Pos
 (15U)

	)

11167 
	#SPI_CR1_BIDIMODE_Msk
 (0x1U << 
SPI_CR1_BIDIMODE_Pos
è

	)

11168 
	#SPI_CR1_BIDIMODE
 
SPI_CR1_BIDIMODE_Msk


	)

11171 
	#SPI_CR2_RXDMAEN_Pos
 (0U)

	)

11172 
	#SPI_CR2_RXDMAEN_Msk
 (0x1U << 
SPI_CR2_RXDMAEN_Pos
è

	)

11173 
	#SPI_CR2_RXDMAEN
 
SPI_CR2_RXDMAEN_Msk


	)

11174 
	#SPI_CR2_TXDMAEN_Pos
 (1U)

	)

11175 
	#SPI_CR2_TXDMAEN_Msk
 (0x1U << 
SPI_CR2_TXDMAEN_Pos
è

	)

11176 
	#SPI_CR2_TXDMAEN
 
SPI_CR2_TXDMAEN_Msk


	)

11177 
	#SPI_CR2_SSOE_Pos
 (2U)

	)

11178 
	#SPI_CR2_SSOE_Msk
 (0x1U << 
SPI_CR2_SSOE_Pos
è

	)

11179 
	#SPI_CR2_SSOE
 
SPI_CR2_SSOE_Msk


	)

11180 
	#SPI_CR2_FRF_Pos
 (4U)

	)

11181 
	#SPI_CR2_FRF_Msk
 (0x1U << 
SPI_CR2_FRF_Pos
è

	)

11182 
	#SPI_CR2_FRF
 
SPI_CR2_FRF_Msk


	)

11183 
	#SPI_CR2_ERRIE_Pos
 (5U)

	)

11184 
	#SPI_CR2_ERRIE_Msk
 (0x1U << 
SPI_CR2_ERRIE_Pos
è

	)

11185 
	#SPI_CR2_ERRIE
 
SPI_CR2_ERRIE_Msk


	)

11186 
	#SPI_CR2_RXNEIE_Pos
 (6U)

	)

11187 
	#SPI_CR2_RXNEIE_Msk
 (0x1U << 
SPI_CR2_RXNEIE_Pos
è

	)

11188 
	#SPI_CR2_RXNEIE
 
SPI_CR2_RXNEIE_Msk


	)

11189 
	#SPI_CR2_TXEIE_Pos
 (7U)

	)

11190 
	#SPI_CR2_TXEIE_Msk
 (0x1U << 
SPI_CR2_TXEIE_Pos
è

	)

11191 
	#SPI_CR2_TXEIE
 
SPI_CR2_TXEIE_Msk


	)

11194 
	#SPI_SR_RXNE_Pos
 (0U)

	)

11195 
	#SPI_SR_RXNE_Msk
 (0x1U << 
SPI_SR_RXNE_Pos
è

	)

11196 
	#SPI_SR_RXNE
 
SPI_SR_RXNE_Msk


	)

11197 
	#SPI_SR_TXE_Pos
 (1U)

	)

11198 
	#SPI_SR_TXE_Msk
 (0x1U << 
SPI_SR_TXE_Pos
è

	)

11199 
	#SPI_SR_TXE
 
SPI_SR_TXE_Msk


	)

11200 
	#SPI_SR_CHSIDE_Pos
 (2U)

	)

11201 
	#SPI_SR_CHSIDE_Msk
 (0x1U << 
SPI_SR_CHSIDE_Pos
è

	)

11202 
	#SPI_SR_CHSIDE
 
SPI_SR_CHSIDE_Msk


	)

11203 
	#SPI_SR_UDR_Pos
 (3U)

	)

11204 
	#SPI_SR_UDR_Msk
 (0x1U << 
SPI_SR_UDR_Pos
è

	)

11205 
	#SPI_SR_UDR
 
SPI_SR_UDR_Msk


	)

11206 
	#SPI_SR_CRCERR_Pos
 (4U)

	)

11207 
	#SPI_SR_CRCERR_Msk
 (0x1U << 
SPI_SR_CRCERR_Pos
è

	)

11208 
	#SPI_SR_CRCERR
 
SPI_SR_CRCERR_Msk


	)

11209 
	#SPI_SR_MODF_Pos
 (5U)

	)

11210 
	#SPI_SR_MODF_Msk
 (0x1U << 
SPI_SR_MODF_Pos
è

	)

11211 
	#SPI_SR_MODF
 
SPI_SR_MODF_Msk


	)

11212 
	#SPI_SR_OVR_Pos
 (6U)

	)

11213 
	#SPI_SR_OVR_Msk
 (0x1U << 
SPI_SR_OVR_Pos
è

	)

11214 
	#SPI_SR_OVR
 
SPI_SR_OVR_Msk


	)

11215 
	#SPI_SR_BSY_Pos
 (7U)

	)

11216 
	#SPI_SR_BSY_Msk
 (0x1U << 
SPI_SR_BSY_Pos
è

	)

11217 
	#SPI_SR_BSY
 
SPI_SR_BSY_Msk


	)

11218 
	#SPI_SR_FRE_Pos
 (8U)

	)

11219 
	#SPI_SR_FRE_Msk
 (0x1U << 
SPI_SR_FRE_Pos
è

	)

11220 
	#SPI_SR_FRE
 
SPI_SR_FRE_Msk


	)

11223 
	#SPI_DR_DR_Pos
 (0U)

	)

11224 
	#SPI_DR_DR_Msk
 (0xFFFFU << 
SPI_DR_DR_Pos
è

	)

11225 
	#SPI_DR_DR
 
SPI_DR_DR_Msk


	)

11228 
	#SPI_CRCPR_CRCPOLY_Pos
 (0U)

	)

11229 
	#SPI_CRCPR_CRCPOLY_Msk
 (0xFFFFU << 
SPI_CRCPR_CRCPOLY_Pos
è

	)

11230 
	#SPI_CRCPR_CRCPOLY
 
SPI_CRCPR_CRCPOLY_Msk


	)

11233 
	#SPI_RXCRCR_RXCRC_Pos
 (0U)

	)

11234 
	#SPI_RXCRCR_RXCRC_Msk
 (0xFFFFU << 
SPI_RXCRCR_RXCRC_Pos
è

	)

11235 
	#SPI_RXCRCR_RXCRC
 
SPI_RXCRCR_RXCRC_Msk


	)

11238 
	#SPI_TXCRCR_TXCRC_Pos
 (0U)

	)

11239 
	#SPI_TXCRCR_TXCRC_Msk
 (0xFFFFU << 
SPI_TXCRCR_TXCRC_Pos
è

	)

11240 
	#SPI_TXCRCR_TXCRC
 
SPI_TXCRCR_TXCRC_Msk


	)

11243 
	#SPI_I2SCFGR_CHLEN_Pos
 (0U)

	)

11244 
	#SPI_I2SCFGR_CHLEN_Msk
 (0x1U << 
SPI_I2SCFGR_CHLEN_Pos
è

	)

11245 
	#SPI_I2SCFGR_CHLEN
 
SPI_I2SCFGR_CHLEN_Msk


	)

11247 
	#SPI_I2SCFGR_DATLEN_Pos
 (1U)

	)

11248 
	#SPI_I2SCFGR_DATLEN_Msk
 (0x3U << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

11249 
	#SPI_I2SCFGR_DATLEN
 
SPI_I2SCFGR_DATLEN_Msk


	)

11250 
	#SPI_I2SCFGR_DATLEN_0
 (0x1U << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

11251 
	#SPI_I2SCFGR_DATLEN_1
 (0x2U << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

11253 
	#SPI_I2SCFGR_CKPOL_Pos
 (3U)

	)

11254 
	#SPI_I2SCFGR_CKPOL_Msk
 (0x1U << 
SPI_I2SCFGR_CKPOL_Pos
è

	)

11255 
	#SPI_I2SCFGR_CKPOL
 
SPI_I2SCFGR_CKPOL_Msk


	)

11257 
	#SPI_I2SCFGR_I2SSTD_Pos
 (4U)

	)

11258 
	#SPI_I2SCFGR_I2SSTD_Msk
 (0x3U << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

11259 
	#SPI_I2SCFGR_I2SSTD
 
SPI_I2SCFGR_I2SSTD_Msk


	)

11260 
	#SPI_I2SCFGR_I2SSTD_0
 (0x1U << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

11261 
	#SPI_I2SCFGR_I2SSTD_1
 (0x2U << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

11263 
	#SPI_I2SCFGR_PCMSYNC_Pos
 (7U)

	)

11264 
	#SPI_I2SCFGR_PCMSYNC_Msk
 (0x1U << 
SPI_I2SCFGR_PCMSYNC_Pos
è

	)

11265 
	#SPI_I2SCFGR_PCMSYNC
 
SPI_I2SCFGR_PCMSYNC_Msk


	)

11267 
	#SPI_I2SCFGR_I2SCFG_Pos
 (8U)

	)

11268 
	#SPI_I2SCFGR_I2SCFG_Msk
 (0x3U << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

11269 
	#SPI_I2SCFGR_I2SCFG
 
SPI_I2SCFGR_I2SCFG_Msk


	)

11270 
	#SPI_I2SCFGR_I2SCFG_0
 (0x1U << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

11271 
	#SPI_I2SCFGR_I2SCFG_1
 (0x2U << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

11273 
	#SPI_I2SCFGR_I2SE_Pos
 (10U)

	)

11274 
	#SPI_I2SCFGR_I2SE_Msk
 (0x1U << 
SPI_I2SCFGR_I2SE_Pos
è

	)

11275 
	#SPI_I2SCFGR_I2SE
 
SPI_I2SCFGR_I2SE_Msk


	)

11276 
	#SPI_I2SCFGR_I2SMOD_Pos
 (11U)

	)

11277 
	#SPI_I2SCFGR_I2SMOD_Msk
 (0x1U << 
SPI_I2SCFGR_I2SMOD_Pos
è

	)

11278 
	#SPI_I2SCFGR_I2SMOD
 
SPI_I2SCFGR_I2SMOD_Msk


	)

11281 
	#SPI_I2SPR_I2SDIV_Pos
 (0U)

	)

11282 
	#SPI_I2SPR_I2SDIV_Msk
 (0xFFU << 
SPI_I2SPR_I2SDIV_Pos
è

	)

11283 
	#SPI_I2SPR_I2SDIV
 
SPI_I2SPR_I2SDIV_Msk


	)

11284 
	#SPI_I2SPR_ODD_Pos
 (8U)

	)

11285 
	#SPI_I2SPR_ODD_Msk
 (0x1U << 
SPI_I2SPR_ODD_Pos
è

	)

11286 
	#SPI_I2SPR_ODD
 
SPI_I2SPR_ODD_Msk


	)

11287 
	#SPI_I2SPR_MCKOE_Pos
 (9U)

	)

11288 
	#SPI_I2SPR_MCKOE_Msk
 (0x1U << 
SPI_I2SPR_MCKOE_Pos
è

	)

11289 
	#SPI_I2SPR_MCKOE
 
SPI_I2SPR_MCKOE_Msk


	)

11297 
	#SYSCFG_MEMRMP_MEM_MODE_Pos
 (0U)

	)

11298 
	#SYSCFG_MEMRMP_MEM_MODE_Msk
 (0x3U << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

11299 
	#SYSCFG_MEMRMP_MEM_MODE
 
SYSCFG_MEMRMP_MEM_MODE_Msk


	)

11300 
	#SYSCFG_MEMRMP_MEM_MODE_0
 (0x1U << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

11301 
	#SYSCFG_MEMRMP_MEM_MODE_1
 (0x2U << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

11303 
	#SYSCFG_PMC_MII_RMII_SEL_Pos
 (23U)

	)

11304 
	#SYSCFG_PMC_MII_RMII_SEL_Msk
 (0x1U << 
SYSCFG_PMC_MII_RMII_SEL_Pos
è

	)

11305 
	#SYSCFG_PMC_MII_RMII_SEL
 
SYSCFG_PMC_MII_RMII_SEL_Msk


	)

11307 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

11310 
	#SYSCFG_EXTICR1_EXTI0_Pos
 (0U)

	)

11311 
	#SYSCFG_EXTICR1_EXTI0_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI0_Pos
è

	)

11312 
	#SYSCFG_EXTICR1_EXTI0
 
SYSCFG_EXTICR1_EXTI0_Msk


	)

11313 
	#SYSCFG_EXTICR1_EXTI1_Pos
 (4U)

	)

11314 
	#SYSCFG_EXTICR1_EXTI1_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI1_Pos
è

	)

11315 
	#SYSCFG_EXTICR1_EXTI1
 
SYSCFG_EXTICR1_EXTI1_Msk


	)

11316 
	#SYSCFG_EXTICR1_EXTI2_Pos
 (8U)

	)

11317 
	#SYSCFG_EXTICR1_EXTI2_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI2_Pos
è

	)

11318 
	#SYSCFG_EXTICR1_EXTI2
 
SYSCFG_EXTICR1_EXTI2_Msk


	)

11319 
	#SYSCFG_EXTICR1_EXTI3_Pos
 (12U)

	)

11320 
	#SYSCFG_EXTICR1_EXTI3_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI3_Pos
è

	)

11321 
	#SYSCFG_EXTICR1_EXTI3
 
SYSCFG_EXTICR1_EXTI3_Msk


	)

11325 
	#SYSCFG_EXTICR1_EXTI0_PA
 0x0000U

	)

11326 
	#SYSCFG_EXTICR1_EXTI0_PB
 0x0001U

	)

11327 
	#SYSCFG_EXTICR1_EXTI0_PC
 0x0002U

	)

11328 
	#SYSCFG_EXTICR1_EXTI0_PD
 0x0003U

	)

11329 
	#SYSCFG_EXTICR1_EXTI0_PE
 0x0004U

	)

11330 
	#SYSCFG_EXTICR1_EXTI0_PF
 0x0005U

	)

11331 
	#SYSCFG_EXTICR1_EXTI0_PG
 0x0006U

	)

11332 
	#SYSCFG_EXTICR1_EXTI0_PH
 0x0007U

	)

11333 
	#SYSCFG_EXTICR1_EXTI0_PI
 0x0008U

	)

11338 
	#SYSCFG_EXTICR1_EXTI1_PA
 0x0000U

	)

11339 
	#SYSCFG_EXTICR1_EXTI1_PB
 0x0010U

	)

11340 
	#SYSCFG_EXTICR1_EXTI1_PC
 0x0020U

	)

11341 
	#SYSCFG_EXTICR1_EXTI1_PD
 0x0030U

	)

11342 
	#SYSCFG_EXTICR1_EXTI1_PE
 0x0040U

	)

11343 
	#SYSCFG_EXTICR1_EXTI1_PF
 0x0050U

	)

11344 
	#SYSCFG_EXTICR1_EXTI1_PG
 0x0060U

	)

11345 
	#SYSCFG_EXTICR1_EXTI1_PH
 0x0070U

	)

11346 
	#SYSCFG_EXTICR1_EXTI1_PI
 0x0080U

	)

11351 
	#SYSCFG_EXTICR1_EXTI2_PA
 0x0000U

	)

11352 
	#SYSCFG_EXTICR1_EXTI2_PB
 0x0100U

	)

11353 
	#SYSCFG_EXTICR1_EXTI2_PC
 0x0200U

	)

11354 
	#SYSCFG_EXTICR1_EXTI2_PD
 0x0300U

	)

11355 
	#SYSCFG_EXTICR1_EXTI2_PE
 0x0400U

	)

11356 
	#SYSCFG_EXTICR1_EXTI2_PF
 0x0500U

	)

11357 
	#SYSCFG_EXTICR1_EXTI2_PG
 0x0600U

	)

11358 
	#SYSCFG_EXTICR1_EXTI2_PH
 0x0700U

	)

11359 
	#SYSCFG_EXTICR1_EXTI2_PI
 0x0800U

	)

11364 
	#SYSCFG_EXTICR1_EXTI3_PA
 0x0000U

	)

11365 
	#SYSCFG_EXTICR1_EXTI3_PB
 0x1000U

	)

11366 
	#SYSCFG_EXTICR1_EXTI3_PC
 0x2000U

	)

11367 
	#SYSCFG_EXTICR1_EXTI3_PD
 0x3000U

	)

11368 
	#SYSCFG_EXTICR1_EXTI3_PE
 0x4000U

	)

11369 
	#SYSCFG_EXTICR1_EXTI3_PF
 0x5000U

	)

11370 
	#SYSCFG_EXTICR1_EXTI3_PG
 0x6000U

	)

11371 
	#SYSCFG_EXTICR1_EXTI3_PH
 0x7000U

	)

11372 
	#SYSCFG_EXTICR1_EXTI3_PI
 0x8000U

	)

11375 
	#SYSCFG_EXTICR2_EXTI4_Pos
 (0U)

	)

11376 
	#SYSCFG_EXTICR2_EXTI4_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI4_Pos
è

	)

11377 
	#SYSCFG_EXTICR2_EXTI4
 
SYSCFG_EXTICR2_EXTI4_Msk


	)

11378 
	#SYSCFG_EXTICR2_EXTI5_Pos
 (4U)

	)

11379 
	#SYSCFG_EXTICR2_EXTI5_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI5_Pos
è

	)

11380 
	#SYSCFG_EXTICR2_EXTI5
 
SYSCFG_EXTICR2_EXTI5_Msk


	)

11381 
	#SYSCFG_EXTICR2_EXTI6_Pos
 (8U)

	)

11382 
	#SYSCFG_EXTICR2_EXTI6_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI6_Pos
è

	)

11383 
	#SYSCFG_EXTICR2_EXTI6
 
SYSCFG_EXTICR2_EXTI6_Msk


	)

11384 
	#SYSCFG_EXTICR2_EXTI7_Pos
 (12U)

	)

11385 
	#SYSCFG_EXTICR2_EXTI7_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI7_Pos
è

	)

11386 
	#SYSCFG_EXTICR2_EXTI7
 
SYSCFG_EXTICR2_EXTI7_Msk


	)

11391 
	#SYSCFG_EXTICR2_EXTI4_PA
 0x0000U

	)

11392 
	#SYSCFG_EXTICR2_EXTI4_PB
 0x0001U

	)

11393 
	#SYSCFG_EXTICR2_EXTI4_PC
 0x0002U

	)

11394 
	#SYSCFG_EXTICR2_EXTI4_PD
 0x0003U

	)

11395 
	#SYSCFG_EXTICR2_EXTI4_PE
 0x0004U

	)

11396 
	#SYSCFG_EXTICR2_EXTI4_PF
 0x0005U

	)

11397 
	#SYSCFG_EXTICR2_EXTI4_PG
 0x0006U

	)

11398 
	#SYSCFG_EXTICR2_EXTI4_PH
 0x0007U

	)

11399 
	#SYSCFG_EXTICR2_EXTI4_PI
 0x0008U

	)

11404 
	#SYSCFG_EXTICR2_EXTI5_PA
 0x0000U

	)

11405 
	#SYSCFG_EXTICR2_EXTI5_PB
 0x0010U

	)

11406 
	#SYSCFG_EXTICR2_EXTI5_PC
 0x0020U

	)

11407 
	#SYSCFG_EXTICR2_EXTI5_PD
 0x0030U

	)

11408 
	#SYSCFG_EXTICR2_EXTI5_PE
 0x0040U

	)

11409 
	#SYSCFG_EXTICR2_EXTI5_PF
 0x0050U

	)

11410 
	#SYSCFG_EXTICR2_EXTI5_PG
 0x0060U

	)

11411 
	#SYSCFG_EXTICR2_EXTI5_PH
 0x0070U

	)

11412 
	#SYSCFG_EXTICR2_EXTI5_PI
 0x0080U

	)

11417 
	#SYSCFG_EXTICR2_EXTI6_PA
 0x0000U

	)

11418 
	#SYSCFG_EXTICR2_EXTI6_PB
 0x0100U

	)

11419 
	#SYSCFG_EXTICR2_EXTI6_PC
 0x0200U

	)

11420 
	#SYSCFG_EXTICR2_EXTI6_PD
 0x0300U

	)

11421 
	#SYSCFG_EXTICR2_EXTI6_PE
 0x0400U

	)

11422 
	#SYSCFG_EXTICR2_EXTI6_PF
 0x0500U

	)

11423 
	#SYSCFG_EXTICR2_EXTI6_PG
 0x0600U

	)

11424 
	#SYSCFG_EXTICR2_EXTI6_PH
 0x0700U

	)

11425 
	#SYSCFG_EXTICR2_EXTI6_PI
 0x0800U

	)

11430 
	#SYSCFG_EXTICR2_EXTI7_PA
 0x0000U

	)

11431 
	#SYSCFG_EXTICR2_EXTI7_PB
 0x1000U

	)

11432 
	#SYSCFG_EXTICR2_EXTI7_PC
 0x2000U

	)

11433 
	#SYSCFG_EXTICR2_EXTI7_PD
 0x3000U

	)

11434 
	#SYSCFG_EXTICR2_EXTI7_PE
 0x4000U

	)

11435 
	#SYSCFG_EXTICR2_EXTI7_PF
 0x5000U

	)

11436 
	#SYSCFG_EXTICR2_EXTI7_PG
 0x6000U

	)

11437 
	#SYSCFG_EXTICR2_EXTI7_PH
 0x7000U

	)

11438 
	#SYSCFG_EXTICR2_EXTI7_PI
 0x8000U

	)

11441 
	#SYSCFG_EXTICR3_EXTI8_Pos
 (0U)

	)

11442 
	#SYSCFG_EXTICR3_EXTI8_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI8_Pos
è

	)

11443 
	#SYSCFG_EXTICR3_EXTI8
 
SYSCFG_EXTICR3_EXTI8_Msk


	)

11444 
	#SYSCFG_EXTICR3_EXTI9_Pos
 (4U)

	)

11445 
	#SYSCFG_EXTICR3_EXTI9_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI9_Pos
è

	)

11446 
	#SYSCFG_EXTICR3_EXTI9
 
SYSCFG_EXTICR3_EXTI9_Msk


	)

11447 
	#SYSCFG_EXTICR3_EXTI10_Pos
 (8U)

	)

11448 
	#SYSCFG_EXTICR3_EXTI10_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI10_Pos
è

	)

11449 
	#SYSCFG_EXTICR3_EXTI10
 
SYSCFG_EXTICR3_EXTI10_Msk


	)

11450 
	#SYSCFG_EXTICR3_EXTI11_Pos
 (12U)

	)

11451 
	#SYSCFG_EXTICR3_EXTI11_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI11_Pos
è

	)

11452 
	#SYSCFG_EXTICR3_EXTI11
 
SYSCFG_EXTICR3_EXTI11_Msk


	)

11457 
	#SYSCFG_EXTICR3_EXTI8_PA
 0x0000U

	)

11458 
	#SYSCFG_EXTICR3_EXTI8_PB
 0x0001U

	)

11459 
	#SYSCFG_EXTICR3_EXTI8_PC
 0x0002U

	)

11460 
	#SYSCFG_EXTICR3_EXTI8_PD
 0x0003U

	)

11461 
	#SYSCFG_EXTICR3_EXTI8_PE
 0x0004U

	)

11462 
	#SYSCFG_EXTICR3_EXTI8_PF
 0x0005U

	)

11463 
	#SYSCFG_EXTICR3_EXTI8_PG
 0x0006U

	)

11464 
	#SYSCFG_EXTICR3_EXTI8_PH
 0x0007U

	)

11465 
	#SYSCFG_EXTICR3_EXTI8_PI
 0x0008U

	)

11470 
	#SYSCFG_EXTICR3_EXTI9_PA
 0x0000U

	)

11471 
	#SYSCFG_EXTICR3_EXTI9_PB
 0x0010U

	)

11472 
	#SYSCFG_EXTICR3_EXTI9_PC
 0x0020U

	)

11473 
	#SYSCFG_EXTICR3_EXTI9_PD
 0x0030U

	)

11474 
	#SYSCFG_EXTICR3_EXTI9_PE
 0x0040U

	)

11475 
	#SYSCFG_EXTICR3_EXTI9_PF
 0x0050U

	)

11476 
	#SYSCFG_EXTICR3_EXTI9_PG
 0x0060U

	)

11477 
	#SYSCFG_EXTICR3_EXTI9_PH
 0x0070U

	)

11478 
	#SYSCFG_EXTICR3_EXTI9_PI
 0x0080U

	)

11483 
	#SYSCFG_EXTICR3_EXTI10_PA
 0x0000U

	)

11484 
	#SYSCFG_EXTICR3_EXTI10_PB
 0x0100U

	)

11485 
	#SYSCFG_EXTICR3_EXTI10_PC
 0x0200U

	)

11486 
	#SYSCFG_EXTICR3_EXTI10_PD
 0x0300U

	)

11487 
	#SYSCFG_EXTICR3_EXTI10_PE
 0x0400U

	)

11488 
	#SYSCFG_EXTICR3_EXTI10_PF
 0x0500U

	)

11489 
	#SYSCFG_EXTICR3_EXTI10_PG
 0x0600U

	)

11490 
	#SYSCFG_EXTICR3_EXTI10_PH
 0x0700U

	)

11491 
	#SYSCFG_EXTICR3_EXTI10_PI
 0x0800U

	)

11496 
	#SYSCFG_EXTICR3_EXTI11_PA
 0x0000U

	)

11497 
	#SYSCFG_EXTICR3_EXTI11_PB
 0x1000U

	)

11498 
	#SYSCFG_EXTICR3_EXTI11_PC
 0x2000U

	)

11499 
	#SYSCFG_EXTICR3_EXTI11_PD
 0x3000U

	)

11500 
	#SYSCFG_EXTICR3_EXTI11_PE
 0x4000U

	)

11501 
	#SYSCFG_EXTICR3_EXTI11_PF
 0x5000U

	)

11502 
	#SYSCFG_EXTICR3_EXTI11_PG
 0x6000U

	)

11503 
	#SYSCFG_EXTICR3_EXTI11_PH
 0x7000U

	)

11504 
	#SYSCFG_EXTICR3_EXTI11_PI
 0x8000U

	)

11507 
	#SYSCFG_EXTICR4_EXTI12_Pos
 (0U)

	)

11508 
	#SYSCFG_EXTICR4_EXTI12_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI12_Pos
è

	)

11509 
	#SYSCFG_EXTICR4_EXTI12
 
SYSCFG_EXTICR4_EXTI12_Msk


	)

11510 
	#SYSCFG_EXTICR4_EXTI13_Pos
 (4U)

	)

11511 
	#SYSCFG_EXTICR4_EXTI13_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI13_Pos
è

	)

11512 
	#SYSCFG_EXTICR4_EXTI13
 
SYSCFG_EXTICR4_EXTI13_Msk


	)

11513 
	#SYSCFG_EXTICR4_EXTI14_Pos
 (8U)

	)

11514 
	#SYSCFG_EXTICR4_EXTI14_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI14_Pos
è

	)

11515 
	#SYSCFG_EXTICR4_EXTI14
 
SYSCFG_EXTICR4_EXTI14_Msk


	)

11516 
	#SYSCFG_EXTICR4_EXTI15_Pos
 (12U)

	)

11517 
	#SYSCFG_EXTICR4_EXTI15_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI15_Pos
è

	)

11518 
	#SYSCFG_EXTICR4_EXTI15
 
SYSCFG_EXTICR4_EXTI15_Msk


	)

11523 
	#SYSCFG_EXTICR4_EXTI12_PA
 0x0000U

	)

11524 
	#SYSCFG_EXTICR4_EXTI12_PB
 0x0001U

	)

11525 
	#SYSCFG_EXTICR4_EXTI12_PC
 0x0002U

	)

11526 
	#SYSCFG_EXTICR4_EXTI12_PD
 0x0003U

	)

11527 
	#SYSCFG_EXTICR4_EXTI12_PE
 0x0004U

	)

11528 
	#SYSCFG_EXTICR4_EXTI12_PF
 0x0005U

	)

11529 
	#SYSCFG_EXTICR4_EXTI12_PG
 0x0006U

	)

11530 
	#SYSCFG_EXTICR4_EXTI12_PH
 0x0007U

	)

11535 
	#SYSCFG_EXTICR4_EXTI13_PA
 0x0000U

	)

11536 
	#SYSCFG_EXTICR4_EXTI13_PB
 0x0010U

	)

11537 
	#SYSCFG_EXTICR4_EXTI13_PC
 0x0020U

	)

11538 
	#SYSCFG_EXTICR4_EXTI13_PD
 0x0030U

	)

11539 
	#SYSCFG_EXTICR4_EXTI13_PE
 0x0040U

	)

11540 
	#SYSCFG_EXTICR4_EXTI13_PF
 0x0050U

	)

11541 
	#SYSCFG_EXTICR4_EXTI13_PG
 0x0060U

	)

11542 
	#SYSCFG_EXTICR4_EXTI13_PH
 0x0070U

	)

11547 
	#SYSCFG_EXTICR4_EXTI14_PA
 0x0000U

	)

11548 
	#SYSCFG_EXTICR4_EXTI14_PB
 0x0100U

	)

11549 
	#SYSCFG_EXTICR4_EXTI14_PC
 0x0200U

	)

11550 
	#SYSCFG_EXTICR4_EXTI14_PD
 0x0300U

	)

11551 
	#SYSCFG_EXTICR4_EXTI14_PE
 0x0400U

	)

11552 
	#SYSCFG_EXTICR4_EXTI14_PF
 0x0500U

	)

11553 
	#SYSCFG_EXTICR4_EXTI14_PG
 0x0600U

	)

11554 
	#SYSCFG_EXTICR4_EXTI14_PH
 0x0700U

	)

11559 
	#SYSCFG_EXTICR4_EXTI15_PA
 0x0000U

	)

11560 
	#SYSCFG_EXTICR4_EXTI15_PB
 0x1000U

	)

11561 
	#SYSCFG_EXTICR4_EXTI15_PC
 0x2000U

	)

11562 
	#SYSCFG_EXTICR4_EXTI15_PD
 0x3000U

	)

11563 
	#SYSCFG_EXTICR4_EXTI15_PE
 0x4000U

	)

11564 
	#SYSCFG_EXTICR4_EXTI15_PF
 0x5000U

	)

11565 
	#SYSCFG_EXTICR4_EXTI15_PG
 0x6000U

	)

11566 
	#SYSCFG_EXTICR4_EXTI15_PH
 0x7000U

	)

11569 
	#SYSCFG_CMPCR_CMP_PD_Pos
 (0U)

	)

11570 
	#SYSCFG_CMPCR_CMP_PD_Msk
 (0x1U << 
SYSCFG_CMPCR_CMP_PD_Pos
è

	)

11571 
	#SYSCFG_CMPCR_CMP_PD
 
SYSCFG_CMPCR_CMP_PD_Msk


	)

11572 
	#SYSCFG_CMPCR_READY_Pos
 (8U)

	)

11573 
	#SYSCFG_CMPCR_READY_Msk
 (0x1U << 
SYSCFG_CMPCR_READY_Pos
è

	)

11574 
	#SYSCFG_CMPCR_READY
 
SYSCFG_CMPCR_READY_Msk


	)

11582 
	#TIM_CR1_CEN_Pos
 (0U)

	)

11583 
	#TIM_CR1_CEN_Msk
 (0x1U << 
TIM_CR1_CEN_Pos
è

	)

11584 
	#TIM_CR1_CEN
 
TIM_CR1_CEN_Msk


	)

11585 
	#TIM_CR1_UDIS_Pos
 (1U)

	)

11586 
	#TIM_CR1_UDIS_Msk
 (0x1U << 
TIM_CR1_UDIS_Pos
è

	)

11587 
	#TIM_CR1_UDIS
 
TIM_CR1_UDIS_Msk


	)

11588 
	#TIM_CR1_URS_Pos
 (2U)

	)

11589 
	#TIM_CR1_URS_Msk
 (0x1U << 
TIM_CR1_URS_Pos
è

	)

11590 
	#TIM_CR1_URS
 
TIM_CR1_URS_Msk


	)

11591 
	#TIM_CR1_OPM_Pos
 (3U)

	)

11592 
	#TIM_CR1_OPM_Msk
 (0x1U << 
TIM_CR1_OPM_Pos
è

	)

11593 
	#TIM_CR1_OPM
 
TIM_CR1_OPM_Msk


	)

11594 
	#TIM_CR1_DIR_Pos
 (4U)

	)

11595 
	#TIM_CR1_DIR_Msk
 (0x1U << 
TIM_CR1_DIR_Pos
è

	)

11596 
	#TIM_CR1_DIR
 
TIM_CR1_DIR_Msk


	)

11598 
	#TIM_CR1_CMS_Pos
 (5U)

	)

11599 
	#TIM_CR1_CMS_Msk
 (0x3U << 
TIM_CR1_CMS_Pos
è

	)

11600 
	#TIM_CR1_CMS
 
TIM_CR1_CMS_Msk


	)

11601 
	#TIM_CR1_CMS_0
 (0x1U << 
TIM_CR1_CMS_Pos
è

	)

11602 
	#TIM_CR1_CMS_1
 (0x2U << 
TIM_CR1_CMS_Pos
è

	)

11604 
	#TIM_CR1_ARPE_Pos
 (7U)

	)

11605 
	#TIM_CR1_ARPE_Msk
 (0x1U << 
TIM_CR1_ARPE_Pos
è

	)

11606 
	#TIM_CR1_ARPE
 
TIM_CR1_ARPE_Msk


	)

11608 
	#TIM_CR1_CKD_Pos
 (8U)

	)

11609 
	#TIM_CR1_CKD_Msk
 (0x3U << 
TIM_CR1_CKD_Pos
è

	)

11610 
	#TIM_CR1_CKD
 
TIM_CR1_CKD_Msk


	)

11611 
	#TIM_CR1_CKD_0
 (0x1U << 
TIM_CR1_CKD_Pos
è

	)

11612 
	#TIM_CR1_CKD_1
 (0x2U << 
TIM_CR1_CKD_Pos
è

	)

11615 
	#TIM_CR2_CCPC_Pos
 (0U)

	)

11616 
	#TIM_CR2_CCPC_Msk
 (0x1U << 
TIM_CR2_CCPC_Pos
è

	)

11617 
	#TIM_CR2_CCPC
 
TIM_CR2_CCPC_Msk


	)

11618 
	#TIM_CR2_CCUS_Pos
 (2U)

	)

11619 
	#TIM_CR2_CCUS_Msk
 (0x1U << 
TIM_CR2_CCUS_Pos
è

	)

11620 
	#TIM_CR2_CCUS
 
TIM_CR2_CCUS_Msk


	)

11621 
	#TIM_CR2_CCDS_Pos
 (3U)

	)

11622 
	#TIM_CR2_CCDS_Msk
 (0x1U << 
TIM_CR2_CCDS_Pos
è

	)

11623 
	#TIM_CR2_CCDS
 
TIM_CR2_CCDS_Msk


	)

11625 
	#TIM_CR2_MMS_Pos
 (4U)

	)

11626 
	#TIM_CR2_MMS_Msk
 (0x7U << 
TIM_CR2_MMS_Pos
è

	)

11627 
	#TIM_CR2_MMS
 
TIM_CR2_MMS_Msk


	)

11628 
	#TIM_CR2_MMS_0
 (0x1U << 
TIM_CR2_MMS_Pos
è

	)

11629 
	#TIM_CR2_MMS_1
 (0x2U << 
TIM_CR2_MMS_Pos
è

	)

11630 
	#TIM_CR2_MMS_2
 (0x4U << 
TIM_CR2_MMS_Pos
è

	)

11632 
	#TIM_CR2_TI1S_Pos
 (7U)

	)

11633 
	#TIM_CR2_TI1S_Msk
 (0x1U << 
TIM_CR2_TI1S_Pos
è

	)

11634 
	#TIM_CR2_TI1S
 
TIM_CR2_TI1S_Msk


	)

11635 
	#TIM_CR2_OIS1_Pos
 (8U)

	)

11636 
	#TIM_CR2_OIS1_Msk
 (0x1U << 
TIM_CR2_OIS1_Pos
è

	)

11637 
	#TIM_CR2_OIS1
 
TIM_CR2_OIS1_Msk


	)

11638 
	#TIM_CR2_OIS1N_Pos
 (9U)

	)

11639 
	#TIM_CR2_OIS1N_Msk
 (0x1U << 
TIM_CR2_OIS1N_Pos
è

	)

11640 
	#TIM_CR2_OIS1N
 
TIM_CR2_OIS1N_Msk


	)

11641 
	#TIM_CR2_OIS2_Pos
 (10U)

	)

11642 
	#TIM_CR2_OIS2_Msk
 (0x1U << 
TIM_CR2_OIS2_Pos
è

	)

11643 
	#TIM_CR2_OIS2
 
TIM_CR2_OIS2_Msk


	)

11644 
	#TIM_CR2_OIS2N_Pos
 (11U)

	)

11645 
	#TIM_CR2_OIS2N_Msk
 (0x1U << 
TIM_CR2_OIS2N_Pos
è

	)

11646 
	#TIM_CR2_OIS2N
 
TIM_CR2_OIS2N_Msk


	)

11647 
	#TIM_CR2_OIS3_Pos
 (12U)

	)

11648 
	#TIM_CR2_OIS3_Msk
 (0x1U << 
TIM_CR2_OIS3_Pos
è

	)

11649 
	#TIM_CR2_OIS3
 
TIM_CR2_OIS3_Msk


	)

11650 
	#TIM_CR2_OIS3N_Pos
 (13U)

	)

11651 
	#TIM_CR2_OIS3N_Msk
 (0x1U << 
TIM_CR2_OIS3N_Pos
è

	)

11652 
	#TIM_CR2_OIS3N
 
TIM_CR2_OIS3N_Msk


	)

11653 
	#TIM_CR2_OIS4_Pos
 (14U)

	)

11654 
	#TIM_CR2_OIS4_Msk
 (0x1U << 
TIM_CR2_OIS4_Pos
è

	)

11655 
	#TIM_CR2_OIS4
 
TIM_CR2_OIS4_Msk


	)

11658 
	#TIM_SMCR_SMS_Pos
 (0U)

	)

11659 
	#TIM_SMCR_SMS_Msk
 (0x7U << 
TIM_SMCR_SMS_Pos
è

	)

11660 
	#TIM_SMCR_SMS
 
TIM_SMCR_SMS_Msk


	)

11661 
	#TIM_SMCR_SMS_0
 (0x1U << 
TIM_SMCR_SMS_Pos
è

	)

11662 
	#TIM_SMCR_SMS_1
 (0x2U << 
TIM_SMCR_SMS_Pos
è

	)

11663 
	#TIM_SMCR_SMS_2
 (0x4U << 
TIM_SMCR_SMS_Pos
è

	)

11665 
	#TIM_SMCR_TS_Pos
 (4U)

	)

11666 
	#TIM_SMCR_TS_Msk
 (0x7U << 
TIM_SMCR_TS_Pos
è

	)

11667 
	#TIM_SMCR_TS
 
TIM_SMCR_TS_Msk


	)

11668 
	#TIM_SMCR_TS_0
 (0x1U << 
TIM_SMCR_TS_Pos
è

	)

11669 
	#TIM_SMCR_TS_1
 (0x2U << 
TIM_SMCR_TS_Pos
è

	)

11670 
	#TIM_SMCR_TS_2
 (0x4U << 
TIM_SMCR_TS_Pos
è

	)

11672 
	#TIM_SMCR_MSM_Pos
 (7U)

	)

11673 
	#TIM_SMCR_MSM_Msk
 (0x1U << 
TIM_SMCR_MSM_Pos
è

	)

11674 
	#TIM_SMCR_MSM
 
TIM_SMCR_MSM_Msk


	)

11676 
	#TIM_SMCR_ETF_Pos
 (8U)

	)

11677 
	#TIM_SMCR_ETF_Msk
 (0xFU << 
TIM_SMCR_ETF_Pos
è

	)

11678 
	#TIM_SMCR_ETF
 
TIM_SMCR_ETF_Msk


	)

11679 
	#TIM_SMCR_ETF_0
 (0x1U << 
TIM_SMCR_ETF_Pos
è

	)

11680 
	#TIM_SMCR_ETF_1
 (0x2U << 
TIM_SMCR_ETF_Pos
è

	)

11681 
	#TIM_SMCR_ETF_2
 (0x4U << 
TIM_SMCR_ETF_Pos
è

	)

11682 
	#TIM_SMCR_ETF_3
 (0x8U << 
TIM_SMCR_ETF_Pos
è

	)

11684 
	#TIM_SMCR_ETPS_Pos
 (12U)

	)

11685 
	#TIM_SMCR_ETPS_Msk
 (0x3U << 
TIM_SMCR_ETPS_Pos
è

	)

11686 
	#TIM_SMCR_ETPS
 
TIM_SMCR_ETPS_Msk


	)

11687 
	#TIM_SMCR_ETPS_0
 (0x1U << 
TIM_SMCR_ETPS_Pos
è

	)

11688 
	#TIM_SMCR_ETPS_1
 (0x2U << 
TIM_SMCR_ETPS_Pos
è

	)

11690 
	#TIM_SMCR_ECE_Pos
 (14U)

	)

11691 
	#TIM_SMCR_ECE_Msk
 (0x1U << 
TIM_SMCR_ECE_Pos
è

	)

11692 
	#TIM_SMCR_ECE
 
TIM_SMCR_ECE_Msk


	)

11693 
	#TIM_SMCR_ETP_Pos
 (15U)

	)

11694 
	#TIM_SMCR_ETP_Msk
 (0x1U << 
TIM_SMCR_ETP_Pos
è

	)

11695 
	#TIM_SMCR_ETP
 
TIM_SMCR_ETP_Msk


	)

11698 
	#TIM_DIER_UIE_Pos
 (0U)

	)

11699 
	#TIM_DIER_UIE_Msk
 (0x1U << 
TIM_DIER_UIE_Pos
è

	)

11700 
	#TIM_DIER_UIE
 
TIM_DIER_UIE_Msk


	)

11701 
	#TIM_DIER_CC1IE_Pos
 (1U)

	)

11702 
	#TIM_DIER_CC1IE_Msk
 (0x1U << 
TIM_DIER_CC1IE_Pos
è

	)

11703 
	#TIM_DIER_CC1IE
 
TIM_DIER_CC1IE_Msk


	)

11704 
	#TIM_DIER_CC2IE_Pos
 (2U)

	)

11705 
	#TIM_DIER_CC2IE_Msk
 (0x1U << 
TIM_DIER_CC2IE_Pos
è

	)

11706 
	#TIM_DIER_CC2IE
 
TIM_DIER_CC2IE_Msk


	)

11707 
	#TIM_DIER_CC3IE_Pos
 (3U)

	)

11708 
	#TIM_DIER_CC3IE_Msk
 (0x1U << 
TIM_DIER_CC3IE_Pos
è

	)

11709 
	#TIM_DIER_CC3IE
 
TIM_DIER_CC3IE_Msk


	)

11710 
	#TIM_DIER_CC4IE_Pos
 (4U)

	)

11711 
	#TIM_DIER_CC4IE_Msk
 (0x1U << 
TIM_DIER_CC4IE_Pos
è

	)

11712 
	#TIM_DIER_CC4IE
 
TIM_DIER_CC4IE_Msk


	)

11713 
	#TIM_DIER_COMIE_Pos
 (5U)

	)

11714 
	#TIM_DIER_COMIE_Msk
 (0x1U << 
TIM_DIER_COMIE_Pos
è

	)

11715 
	#TIM_DIER_COMIE
 
TIM_DIER_COMIE_Msk


	)

11716 
	#TIM_DIER_TIE_Pos
 (6U)

	)

11717 
	#TIM_DIER_TIE_Msk
 (0x1U << 
TIM_DIER_TIE_Pos
è

	)

11718 
	#TIM_DIER_TIE
 
TIM_DIER_TIE_Msk


	)

11719 
	#TIM_DIER_BIE_Pos
 (7U)

	)

11720 
	#TIM_DIER_BIE_Msk
 (0x1U << 
TIM_DIER_BIE_Pos
è

	)

11721 
	#TIM_DIER_BIE
 
TIM_DIER_BIE_Msk


	)

11722 
	#TIM_DIER_UDE_Pos
 (8U)

	)

11723 
	#TIM_DIER_UDE_Msk
 (0x1U << 
TIM_DIER_UDE_Pos
è

	)

11724 
	#TIM_DIER_UDE
 
TIM_DIER_UDE_Msk


	)

11725 
	#TIM_DIER_CC1DE_Pos
 (9U)

	)

11726 
	#TIM_DIER_CC1DE_Msk
 (0x1U << 
TIM_DIER_CC1DE_Pos
è

	)

11727 
	#TIM_DIER_CC1DE
 
TIM_DIER_CC1DE_Msk


	)

11728 
	#TIM_DIER_CC2DE_Pos
 (10U)

	)

11729 
	#TIM_DIER_CC2DE_Msk
 (0x1U << 
TIM_DIER_CC2DE_Pos
è

	)

11730 
	#TIM_DIER_CC2DE
 
TIM_DIER_CC2DE_Msk


	)

11731 
	#TIM_DIER_CC3DE_Pos
 (11U)

	)

11732 
	#TIM_DIER_CC3DE_Msk
 (0x1U << 
TIM_DIER_CC3DE_Pos
è

	)

11733 
	#TIM_DIER_CC3DE
 
TIM_DIER_CC3DE_Msk


	)

11734 
	#TIM_DIER_CC4DE_Pos
 (12U)

	)

11735 
	#TIM_DIER_CC4DE_Msk
 (0x1U << 
TIM_DIER_CC4DE_Pos
è

	)

11736 
	#TIM_DIER_CC4DE
 
TIM_DIER_CC4DE_Msk


	)

11737 
	#TIM_DIER_COMDE_Pos
 (13U)

	)

11738 
	#TIM_DIER_COMDE_Msk
 (0x1U << 
TIM_DIER_COMDE_Pos
è

	)

11739 
	#TIM_DIER_COMDE
 
TIM_DIER_COMDE_Msk


	)

11740 
	#TIM_DIER_TDE_Pos
 (14U)

	)

11741 
	#TIM_DIER_TDE_Msk
 (0x1U << 
TIM_DIER_TDE_Pos
è

	)

11742 
	#TIM_DIER_TDE
 
TIM_DIER_TDE_Msk


	)

11745 
	#TIM_SR_UIF_Pos
 (0U)

	)

11746 
	#TIM_SR_UIF_Msk
 (0x1U << 
TIM_SR_UIF_Pos
è

	)

11747 
	#TIM_SR_UIF
 
TIM_SR_UIF_Msk


	)

11748 
	#TIM_SR_CC1IF_Pos
 (1U)

	)

11749 
	#TIM_SR_CC1IF_Msk
 (0x1U << 
TIM_SR_CC1IF_Pos
è

	)

11750 
	#TIM_SR_CC1IF
 
TIM_SR_CC1IF_Msk


	)

11751 
	#TIM_SR_CC2IF_Pos
 (2U)

	)

11752 
	#TIM_SR_CC2IF_Msk
 (0x1U << 
TIM_SR_CC2IF_Pos
è

	)

11753 
	#TIM_SR_CC2IF
 
TIM_SR_CC2IF_Msk


	)

11754 
	#TIM_SR_CC3IF_Pos
 (3U)

	)

11755 
	#TIM_SR_CC3IF_Msk
 (0x1U << 
TIM_SR_CC3IF_Pos
è

	)

11756 
	#TIM_SR_CC3IF
 
TIM_SR_CC3IF_Msk


	)

11757 
	#TIM_SR_CC4IF_Pos
 (4U)

	)

11758 
	#TIM_SR_CC4IF_Msk
 (0x1U << 
TIM_SR_CC4IF_Pos
è

	)

11759 
	#TIM_SR_CC4IF
 
TIM_SR_CC4IF_Msk


	)

11760 
	#TIM_SR_COMIF_Pos
 (5U)

	)

11761 
	#TIM_SR_COMIF_Msk
 (0x1U << 
TIM_SR_COMIF_Pos
è

	)

11762 
	#TIM_SR_COMIF
 
TIM_SR_COMIF_Msk


	)

11763 
	#TIM_SR_TIF_Pos
 (6U)

	)

11764 
	#TIM_SR_TIF_Msk
 (0x1U << 
TIM_SR_TIF_Pos
è

	)

11765 
	#TIM_SR_TIF
 
TIM_SR_TIF_Msk


	)

11766 
	#TIM_SR_BIF_Pos
 (7U)

	)

11767 
	#TIM_SR_BIF_Msk
 (0x1U << 
TIM_SR_BIF_Pos
è

	)

11768 
	#TIM_SR_BIF
 
TIM_SR_BIF_Msk


	)

11769 
	#TIM_SR_CC1OF_Pos
 (9U)

	)

11770 
	#TIM_SR_CC1OF_Msk
 (0x1U << 
TIM_SR_CC1OF_Pos
è

	)

11771 
	#TIM_SR_CC1OF
 
TIM_SR_CC1OF_Msk


	)

11772 
	#TIM_SR_CC2OF_Pos
 (10U)

	)

11773 
	#TIM_SR_CC2OF_Msk
 (0x1U << 
TIM_SR_CC2OF_Pos
è

	)

11774 
	#TIM_SR_CC2OF
 
TIM_SR_CC2OF_Msk


	)

11775 
	#TIM_SR_CC3OF_Pos
 (11U)

	)

11776 
	#TIM_SR_CC3OF_Msk
 (0x1U << 
TIM_SR_CC3OF_Pos
è

	)

11777 
	#TIM_SR_CC3OF
 
TIM_SR_CC3OF_Msk


	)

11778 
	#TIM_SR_CC4OF_Pos
 (12U)

	)

11779 
	#TIM_SR_CC4OF_Msk
 (0x1U << 
TIM_SR_CC4OF_Pos
è

	)

11780 
	#TIM_SR_CC4OF
 
TIM_SR_CC4OF_Msk


	)

11783 
	#TIM_EGR_UG_Pos
 (0U)

	)

11784 
	#TIM_EGR_UG_Msk
 (0x1U << 
TIM_EGR_UG_Pos
è

	)

11785 
	#TIM_EGR_UG
 
TIM_EGR_UG_Msk


	)

11786 
	#TIM_EGR_CC1G_Pos
 (1U)

	)

11787 
	#TIM_EGR_CC1G_Msk
 (0x1U << 
TIM_EGR_CC1G_Pos
è

	)

11788 
	#TIM_EGR_CC1G
 
TIM_EGR_CC1G_Msk


	)

11789 
	#TIM_EGR_CC2G_Pos
 (2U)

	)

11790 
	#TIM_EGR_CC2G_Msk
 (0x1U << 
TIM_EGR_CC2G_Pos
è

	)

11791 
	#TIM_EGR_CC2G
 
TIM_EGR_CC2G_Msk


	)

11792 
	#TIM_EGR_CC3G_Pos
 (3U)

	)

11793 
	#TIM_EGR_CC3G_Msk
 (0x1U << 
TIM_EGR_CC3G_Pos
è

	)

11794 
	#TIM_EGR_CC3G
 
TIM_EGR_CC3G_Msk


	)

11795 
	#TIM_EGR_CC4G_Pos
 (4U)

	)

11796 
	#TIM_EGR_CC4G_Msk
 (0x1U << 
TIM_EGR_CC4G_Pos
è

	)

11797 
	#TIM_EGR_CC4G
 
TIM_EGR_CC4G_Msk


	)

11798 
	#TIM_EGR_COMG_Pos
 (5U)

	)

11799 
	#TIM_EGR_COMG_Msk
 (0x1U << 
TIM_EGR_COMG_Pos
è

	)

11800 
	#TIM_EGR_COMG
 
TIM_EGR_COMG_Msk


	)

11801 
	#TIM_EGR_TG_Pos
 (6U)

	)

11802 
	#TIM_EGR_TG_Msk
 (0x1U << 
TIM_EGR_TG_Pos
è

	)

11803 
	#TIM_EGR_TG
 
TIM_EGR_TG_Msk


	)

11804 
	#TIM_EGR_BG_Pos
 (7U)

	)

11805 
	#TIM_EGR_BG_Msk
 (0x1U << 
TIM_EGR_BG_Pos
è

	)

11806 
	#TIM_EGR_BG
 
TIM_EGR_BG_Msk


	)

11809 
	#TIM_CCMR1_CC1S_Pos
 (0U)

	)

11810 
	#TIM_CCMR1_CC1S_Msk
 (0x3U << 
TIM_CCMR1_CC1S_Pos
è

	)

11811 
	#TIM_CCMR1_CC1S
 
TIM_CCMR1_CC1S_Msk


	)

11812 
	#TIM_CCMR1_CC1S_0
 (0x1U << 
TIM_CCMR1_CC1S_Pos
è

	)

11813 
	#TIM_CCMR1_CC1S_1
 (0x2U << 
TIM_CCMR1_CC1S_Pos
è

	)

11815 
	#TIM_CCMR1_OC1FE_Pos
 (2U)

	)

11816 
	#TIM_CCMR1_OC1FE_Msk
 (0x1U << 
TIM_CCMR1_OC1FE_Pos
è

	)

11817 
	#TIM_CCMR1_OC1FE
 
TIM_CCMR1_OC1FE_Msk


	)

11818 
	#TIM_CCMR1_OC1PE_Pos
 (3U)

	)

11819 
	#TIM_CCMR1_OC1PE_Msk
 (0x1U << 
TIM_CCMR1_OC1PE_Pos
è

	)

11820 
	#TIM_CCMR1_OC1PE
 
TIM_CCMR1_OC1PE_Msk


	)

11822 
	#TIM_CCMR1_OC1M_Pos
 (4U)

	)

11823 
	#TIM_CCMR1_OC1M_Msk
 (0x7U << 
TIM_CCMR1_OC1M_Pos
è

	)

11824 
	#TIM_CCMR1_OC1M
 
TIM_CCMR1_OC1M_Msk


	)

11825 
	#TIM_CCMR1_OC1M_0
 (0x1U << 
TIM_CCMR1_OC1M_Pos
è

	)

11826 
	#TIM_CCMR1_OC1M_1
 (0x2U << 
TIM_CCMR1_OC1M_Pos
è

	)

11827 
	#TIM_CCMR1_OC1M_2
 (0x4U << 
TIM_CCMR1_OC1M_Pos
è

	)

11829 
	#TIM_CCMR1_OC1CE_Pos
 (7U)

	)

11830 
	#TIM_CCMR1_OC1CE_Msk
 (0x1U << 
TIM_CCMR1_OC1CE_Pos
è

	)

11831 
	#TIM_CCMR1_OC1CE
 
TIM_CCMR1_OC1CE_Msk


	)

11833 
	#TIM_CCMR1_CC2S_Pos
 (8U)

	)

11834 
	#TIM_CCMR1_CC2S_Msk
 (0x3U << 
TIM_CCMR1_CC2S_Pos
è

	)

11835 
	#TIM_CCMR1_CC2S
 
TIM_CCMR1_CC2S_Msk


	)

11836 
	#TIM_CCMR1_CC2S_0
 (0x1U << 
TIM_CCMR1_CC2S_Pos
è

	)

11837 
	#TIM_CCMR1_CC2S_1
 (0x2U << 
TIM_CCMR1_CC2S_Pos
è

	)

11839 
	#TIM_CCMR1_OC2FE_Pos
 (10U)

	)

11840 
	#TIM_CCMR1_OC2FE_Msk
 (0x1U << 
TIM_CCMR1_OC2FE_Pos
è

	)

11841 
	#TIM_CCMR1_OC2FE
 
TIM_CCMR1_OC2FE_Msk


	)

11842 
	#TIM_CCMR1_OC2PE_Pos
 (11U)

	)

11843 
	#TIM_CCMR1_OC2PE_Msk
 (0x1U << 
TIM_CCMR1_OC2PE_Pos
è

	)

11844 
	#TIM_CCMR1_OC2PE
 
TIM_CCMR1_OC2PE_Msk


	)

11846 
	#TIM_CCMR1_OC2M_Pos
 (12U)

	)

11847 
	#TIM_CCMR1_OC2M_Msk
 (0x7U << 
TIM_CCMR1_OC2M_Pos
è

	)

11848 
	#TIM_CCMR1_OC2M
 
TIM_CCMR1_OC2M_Msk


	)

11849 
	#TIM_CCMR1_OC2M_0
 (0x1U << 
TIM_CCMR1_OC2M_Pos
è

	)

11850 
	#TIM_CCMR1_OC2M_1
 (0x2U << 
TIM_CCMR1_OC2M_Pos
è

	)

11851 
	#TIM_CCMR1_OC2M_2
 (0x4U << 
TIM_CCMR1_OC2M_Pos
è

	)

11853 
	#TIM_CCMR1_OC2CE_Pos
 (15U)

	)

11854 
	#TIM_CCMR1_OC2CE_Msk
 (0x1U << 
TIM_CCMR1_OC2CE_Pos
è

	)

11855 
	#TIM_CCMR1_OC2CE
 
TIM_CCMR1_OC2CE_Msk


	)

11859 
	#TIM_CCMR1_IC1PSC_Pos
 (2U)

	)

11860 
	#TIM_CCMR1_IC1PSC_Msk
 (0x3U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

11861 
	#TIM_CCMR1_IC1PSC
 
TIM_CCMR1_IC1PSC_Msk


	)

11862 
	#TIM_CCMR1_IC1PSC_0
 (0x1U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

11863 
	#TIM_CCMR1_IC1PSC_1
 (0x2U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

11865 
	#TIM_CCMR1_IC1F_Pos
 (4U)

	)

11866 
	#TIM_CCMR1_IC1F_Msk
 (0xFU << 
TIM_CCMR1_IC1F_Pos
è

	)

11867 
	#TIM_CCMR1_IC1F
 
TIM_CCMR1_IC1F_Msk


	)

11868 
	#TIM_CCMR1_IC1F_0
 (0x1U << 
TIM_CCMR1_IC1F_Pos
è

	)

11869 
	#TIM_CCMR1_IC1F_1
 (0x2U << 
TIM_CCMR1_IC1F_Pos
è

	)

11870 
	#TIM_CCMR1_IC1F_2
 (0x4U << 
TIM_CCMR1_IC1F_Pos
è

	)

11871 
	#TIM_CCMR1_IC1F_3
 (0x8U << 
TIM_CCMR1_IC1F_Pos
è

	)

11873 
	#TIM_CCMR1_IC2PSC_Pos
 (10U)

	)

11874 
	#TIM_CCMR1_IC2PSC_Msk
 (0x3U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

11875 
	#TIM_CCMR1_IC2PSC
 
TIM_CCMR1_IC2PSC_Msk


	)

11876 
	#TIM_CCMR1_IC2PSC_0
 (0x1U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

11877 
	#TIM_CCMR1_IC2PSC_1
 (0x2U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

11879 
	#TIM_CCMR1_IC2F_Pos
 (12U)

	)

11880 
	#TIM_CCMR1_IC2F_Msk
 (0xFU << 
TIM_CCMR1_IC2F_Pos
è

	)

11881 
	#TIM_CCMR1_IC2F
 
TIM_CCMR1_IC2F_Msk


	)

11882 
	#TIM_CCMR1_IC2F_0
 (0x1U << 
TIM_CCMR1_IC2F_Pos
è

	)

11883 
	#TIM_CCMR1_IC2F_1
 (0x2U << 
TIM_CCMR1_IC2F_Pos
è

	)

11884 
	#TIM_CCMR1_IC2F_2
 (0x4U << 
TIM_CCMR1_IC2F_Pos
è

	)

11885 
	#TIM_CCMR1_IC2F_3
 (0x8U << 
TIM_CCMR1_IC2F_Pos
è

	)

11888 
	#TIM_CCMR2_CC3S_Pos
 (0U)

	)

11889 
	#TIM_CCMR2_CC3S_Msk
 (0x3U << 
TIM_CCMR2_CC3S_Pos
è

	)

11890 
	#TIM_CCMR2_CC3S
 
TIM_CCMR2_CC3S_Msk


	)

11891 
	#TIM_CCMR2_CC3S_0
 (0x1U << 
TIM_CCMR2_CC3S_Pos
è

	)

11892 
	#TIM_CCMR2_CC3S_1
 (0x2U << 
TIM_CCMR2_CC3S_Pos
è

	)

11894 
	#TIM_CCMR2_OC3FE_Pos
 (2U)

	)

11895 
	#TIM_CCMR2_OC3FE_Msk
 (0x1U << 
TIM_CCMR2_OC3FE_Pos
è

	)

11896 
	#TIM_CCMR2_OC3FE
 
TIM_CCMR2_OC3FE_Msk


	)

11897 
	#TIM_CCMR2_OC3PE_Pos
 (3U)

	)

11898 
	#TIM_CCMR2_OC3PE_Msk
 (0x1U << 
TIM_CCMR2_OC3PE_Pos
è

	)

11899 
	#TIM_CCMR2_OC3PE
 
TIM_CCMR2_OC3PE_Msk


	)

11901 
	#TIM_CCMR2_OC3M_Pos
 (4U)

	)

11902 
	#TIM_CCMR2_OC3M_Msk
 (0x7U << 
TIM_CCMR2_OC3M_Pos
è

	)

11903 
	#TIM_CCMR2_OC3M
 
TIM_CCMR2_OC3M_Msk


	)

11904 
	#TIM_CCMR2_OC3M_0
 (0x1U << 
TIM_CCMR2_OC3M_Pos
è

	)

11905 
	#TIM_CCMR2_OC3M_1
 (0x2U << 
TIM_CCMR2_OC3M_Pos
è

	)

11906 
	#TIM_CCMR2_OC3M_2
 (0x4U << 
TIM_CCMR2_OC3M_Pos
è

	)

11908 
	#TIM_CCMR2_OC3CE_Pos
 (7U)

	)

11909 
	#TIM_CCMR2_OC3CE_Msk
 (0x1U << 
TIM_CCMR2_OC3CE_Pos
è

	)

11910 
	#TIM_CCMR2_OC3CE
 
TIM_CCMR2_OC3CE_Msk


	)

11912 
	#TIM_CCMR2_CC4S_Pos
 (8U)

	)

11913 
	#TIM_CCMR2_CC4S_Msk
 (0x3U << 
TIM_CCMR2_CC4S_Pos
è

	)

11914 
	#TIM_CCMR2_CC4S
 
TIM_CCMR2_CC4S_Msk


	)

11915 
	#TIM_CCMR2_CC4S_0
 (0x1U << 
TIM_CCMR2_CC4S_Pos
è

	)

11916 
	#TIM_CCMR2_CC4S_1
 (0x2U << 
TIM_CCMR2_CC4S_Pos
è

	)

11918 
	#TIM_CCMR2_OC4FE_Pos
 (10U)

	)

11919 
	#TIM_CCMR2_OC4FE_Msk
 (0x1U << 
TIM_CCMR2_OC4FE_Pos
è

	)

11920 
	#TIM_CCMR2_OC4FE
 
TIM_CCMR2_OC4FE_Msk


	)

11921 
	#TIM_CCMR2_OC4PE_Pos
 (11U)

	)

11922 
	#TIM_CCMR2_OC4PE_Msk
 (0x1U << 
TIM_CCMR2_OC4PE_Pos
è

	)

11923 
	#TIM_CCMR2_OC4PE
 
TIM_CCMR2_OC4PE_Msk


	)

11925 
	#TIM_CCMR2_OC4M_Pos
 (12U)

	)

11926 
	#TIM_CCMR2_OC4M_Msk
 (0x7U << 
TIM_CCMR2_OC4M_Pos
è

	)

11927 
	#TIM_CCMR2_OC4M
 
TIM_CCMR2_OC4M_Msk


	)

11928 
	#TIM_CCMR2_OC4M_0
 (0x1U << 
TIM_CCMR2_OC4M_Pos
è

	)

11929 
	#TIM_CCMR2_OC4M_1
 (0x2U << 
TIM_CCMR2_OC4M_Pos
è

	)

11930 
	#TIM_CCMR2_OC4M_2
 (0x4U << 
TIM_CCMR2_OC4M_Pos
è

	)

11932 
	#TIM_CCMR2_OC4CE_Pos
 (15U)

	)

11933 
	#TIM_CCMR2_OC4CE_Msk
 (0x1U << 
TIM_CCMR2_OC4CE_Pos
è

	)

11934 
	#TIM_CCMR2_OC4CE
 
TIM_CCMR2_OC4CE_Msk


	)

11938 
	#TIM_CCMR2_IC3PSC_Pos
 (2U)

	)

11939 
	#TIM_CCMR2_IC3PSC_Msk
 (0x3U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

11940 
	#TIM_CCMR2_IC3PSC
 
TIM_CCMR2_IC3PSC_Msk


	)

11941 
	#TIM_CCMR2_IC3PSC_0
 (0x1U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

11942 
	#TIM_CCMR2_IC3PSC_1
 (0x2U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

11944 
	#TIM_CCMR2_IC3F_Pos
 (4U)

	)

11945 
	#TIM_CCMR2_IC3F_Msk
 (0xFU << 
TIM_CCMR2_IC3F_Pos
è

	)

11946 
	#TIM_CCMR2_IC3F
 
TIM_CCMR2_IC3F_Msk


	)

11947 
	#TIM_CCMR2_IC3F_0
 (0x1U << 
TIM_CCMR2_IC3F_Pos
è

	)

11948 
	#TIM_CCMR2_IC3F_1
 (0x2U << 
TIM_CCMR2_IC3F_Pos
è

	)

11949 
	#TIM_CCMR2_IC3F_2
 (0x4U << 
TIM_CCMR2_IC3F_Pos
è

	)

11950 
	#TIM_CCMR2_IC3F_3
 (0x8U << 
TIM_CCMR2_IC3F_Pos
è

	)

11952 
	#TIM_CCMR2_IC4PSC_Pos
 (10U)

	)

11953 
	#TIM_CCMR2_IC4PSC_Msk
 (0x3U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

11954 
	#TIM_CCMR2_IC4PSC
 
TIM_CCMR2_IC4PSC_Msk


	)

11955 
	#TIM_CCMR2_IC4PSC_0
 (0x1U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

11956 
	#TIM_CCMR2_IC4PSC_1
 (0x2U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

11958 
	#TIM_CCMR2_IC4F_Pos
 (12U)

	)

11959 
	#TIM_CCMR2_IC4F_Msk
 (0xFU << 
TIM_CCMR2_IC4F_Pos
è

	)

11960 
	#TIM_CCMR2_IC4F
 
TIM_CCMR2_IC4F_Msk


	)

11961 
	#TIM_CCMR2_IC4F_0
 (0x1U << 
TIM_CCMR2_IC4F_Pos
è

	)

11962 
	#TIM_CCMR2_IC4F_1
 (0x2U << 
TIM_CCMR2_IC4F_Pos
è

	)

11963 
	#TIM_CCMR2_IC4F_2
 (0x4U << 
TIM_CCMR2_IC4F_Pos
è

	)

11964 
	#TIM_CCMR2_IC4F_3
 (0x8U << 
TIM_CCMR2_IC4F_Pos
è

	)

11967 
	#TIM_CCER_CC1E_Pos
 (0U)

	)

11968 
	#TIM_CCER_CC1E_Msk
 (0x1U << 
TIM_CCER_CC1E_Pos
è

	)

11969 
	#TIM_CCER_CC1E
 
TIM_CCER_CC1E_Msk


	)

11970 
	#TIM_CCER_CC1P_Pos
 (1U)

	)

11971 
	#TIM_CCER_CC1P_Msk
 (0x1U << 
TIM_CCER_CC1P_Pos
è

	)

11972 
	#TIM_CCER_CC1P
 
TIM_CCER_CC1P_Msk


	)

11973 
	#TIM_CCER_CC1NE_Pos
 (2U)

	)

11974 
	#TIM_CCER_CC1NE_Msk
 (0x1U << 
TIM_CCER_CC1NE_Pos
è

	)

11975 
	#TIM_CCER_CC1NE
 
TIM_CCER_CC1NE_Msk


	)

11976 
	#TIM_CCER_CC1NP_Pos
 (3U)

	)

11977 
	#TIM_CCER_CC1NP_Msk
 (0x1U << 
TIM_CCER_CC1NP_Pos
è

	)

11978 
	#TIM_CCER_CC1NP
 
TIM_CCER_CC1NP_Msk


	)

11979 
	#TIM_CCER_CC2E_Pos
 (4U)

	)

11980 
	#TIM_CCER_CC2E_Msk
 (0x1U << 
TIM_CCER_CC2E_Pos
è

	)

11981 
	#TIM_CCER_CC2E
 
TIM_CCER_CC2E_Msk


	)

11982 
	#TIM_CCER_CC2P_Pos
 (5U)

	)

11983 
	#TIM_CCER_CC2P_Msk
 (0x1U << 
TIM_CCER_CC2P_Pos
è

	)

11984 
	#TIM_CCER_CC2P
 
TIM_CCER_CC2P_Msk


	)

11985 
	#TIM_CCER_CC2NE_Pos
 (6U)

	)

11986 
	#TIM_CCER_CC2NE_Msk
 (0x1U << 
TIM_CCER_CC2NE_Pos
è

	)

11987 
	#TIM_CCER_CC2NE
 
TIM_CCER_CC2NE_Msk


	)

11988 
	#TIM_CCER_CC2NP_Pos
 (7U)

	)

11989 
	#TIM_CCER_CC2NP_Msk
 (0x1U << 
TIM_CCER_CC2NP_Pos
è

	)

11990 
	#TIM_CCER_CC2NP
 
TIM_CCER_CC2NP_Msk


	)

11991 
	#TIM_CCER_CC3E_Pos
 (8U)

	)

11992 
	#TIM_CCER_CC3E_Msk
 (0x1U << 
TIM_CCER_CC3E_Pos
è

	)

11993 
	#TIM_CCER_CC3E
 
TIM_CCER_CC3E_Msk


	)

11994 
	#TIM_CCER_CC3P_Pos
 (9U)

	)

11995 
	#TIM_CCER_CC3P_Msk
 (0x1U << 
TIM_CCER_CC3P_Pos
è

	)

11996 
	#TIM_CCER_CC3P
 
TIM_CCER_CC3P_Msk


	)

11997 
	#TIM_CCER_CC3NE_Pos
 (10U)

	)

11998 
	#TIM_CCER_CC3NE_Msk
 (0x1U << 
TIM_CCER_CC3NE_Pos
è

	)

11999 
	#TIM_CCER_CC3NE
 
TIM_CCER_CC3NE_Msk


	)

12000 
	#TIM_CCER_CC3NP_Pos
 (11U)

	)

12001 
	#TIM_CCER_CC3NP_Msk
 (0x1U << 
TIM_CCER_CC3NP_Pos
è

	)

12002 
	#TIM_CCER_CC3NP
 
TIM_CCER_CC3NP_Msk


	)

12003 
	#TIM_CCER_CC4E_Pos
 (12U)

	)

12004 
	#TIM_CCER_CC4E_Msk
 (0x1U << 
TIM_CCER_CC4E_Pos
è

	)

12005 
	#TIM_CCER_CC4E
 
TIM_CCER_CC4E_Msk


	)

12006 
	#TIM_CCER_CC4P_Pos
 (13U)

	)

12007 
	#TIM_CCER_CC4P_Msk
 (0x1U << 
TIM_CCER_CC4P_Pos
è

	)

12008 
	#TIM_CCER_CC4P
 
TIM_CCER_CC4P_Msk


	)

12009 
	#TIM_CCER_CC4NP_Pos
 (15U)

	)

12010 
	#TIM_CCER_CC4NP_Msk
 (0x1U << 
TIM_CCER_CC4NP_Pos
è

	)

12011 
	#TIM_CCER_CC4NP
 
TIM_CCER_CC4NP_Msk


	)

12014 
	#TIM_CNT_CNT_Pos
 (0U)

	)

12015 
	#TIM_CNT_CNT_Msk
 (0xFFFFFFFFU << 
TIM_CNT_CNT_Pos
è

	)

12016 
	#TIM_CNT_CNT
 
TIM_CNT_CNT_Msk


	)

12019 
	#TIM_PSC_PSC_Pos
 (0U)

	)

12020 
	#TIM_PSC_PSC_Msk
 (0xFFFFU << 
TIM_PSC_PSC_Pos
è

	)

12021 
	#TIM_PSC_PSC
 
TIM_PSC_PSC_Msk


	)

12024 
	#TIM_ARR_ARR_Pos
 (0U)

	)

12025 
	#TIM_ARR_ARR_Msk
 (0xFFFFFFFFU << 
TIM_ARR_ARR_Pos
è

	)

12026 
	#TIM_ARR_ARR
 
TIM_ARR_ARR_Msk


	)

12029 
	#TIM_RCR_REP_Pos
 (0U)

	)

12030 
	#TIM_RCR_REP_Msk
 (0xFFU << 
TIM_RCR_REP_Pos
è

	)

12031 
	#TIM_RCR_REP
 
TIM_RCR_REP_Msk


	)

12034 
	#TIM_CCR1_CCR1_Pos
 (0U)

	)

12035 
	#TIM_CCR1_CCR1_Msk
 (0xFFFFU << 
TIM_CCR1_CCR1_Pos
è

	)

12036 
	#TIM_CCR1_CCR1
 
TIM_CCR1_CCR1_Msk


	)

12039 
	#TIM_CCR2_CCR2_Pos
 (0U)

	)

12040 
	#TIM_CCR2_CCR2_Msk
 (0xFFFFU << 
TIM_CCR2_CCR2_Pos
è

	)

12041 
	#TIM_CCR2_CCR2
 
TIM_CCR2_CCR2_Msk


	)

12044 
	#TIM_CCR3_CCR3_Pos
 (0U)

	)

12045 
	#TIM_CCR3_CCR3_Msk
 (0xFFFFU << 
TIM_CCR3_CCR3_Pos
è

	)

12046 
	#TIM_CCR3_CCR3
 
TIM_CCR3_CCR3_Msk


	)

12049 
	#TIM_CCR4_CCR4_Pos
 (0U)

	)

12050 
	#TIM_CCR4_CCR4_Msk
 (0xFFFFU << 
TIM_CCR4_CCR4_Pos
è

	)

12051 
	#TIM_CCR4_CCR4
 
TIM_CCR4_CCR4_Msk


	)

12054 
	#TIM_BDTR_DTG_Pos
 (0U)

	)

12055 
	#TIM_BDTR_DTG_Msk
 (0xFFU << 
TIM_BDTR_DTG_Pos
è

	)

12056 
	#TIM_BDTR_DTG
 
TIM_BDTR_DTG_Msk


	)

12057 
	#TIM_BDTR_DTG_0
 (0x01U << 
TIM_BDTR_DTG_Pos
è

	)

12058 
	#TIM_BDTR_DTG_1
 (0x02U << 
TIM_BDTR_DTG_Pos
è

	)

12059 
	#TIM_BDTR_DTG_2
 (0x04U << 
TIM_BDTR_DTG_Pos
è

	)

12060 
	#TIM_BDTR_DTG_3
 (0x08U << 
TIM_BDTR_DTG_Pos
è

	)

12061 
	#TIM_BDTR_DTG_4
 (0x10U << 
TIM_BDTR_DTG_Pos
è

	)

12062 
	#TIM_BDTR_DTG_5
 (0x20U << 
TIM_BDTR_DTG_Pos
è

	)

12063 
	#TIM_BDTR_DTG_6
 (0x40U << 
TIM_BDTR_DTG_Pos
è

	)

12064 
	#TIM_BDTR_DTG_7
 (0x80U << 
TIM_BDTR_DTG_Pos
è

	)

12066 
	#TIM_BDTR_LOCK_Pos
 (8U)

	)

12067 
	#TIM_BDTR_LOCK_Msk
 (0x3U << 
TIM_BDTR_LOCK_Pos
è

	)

12068 
	#TIM_BDTR_LOCK
 
TIM_BDTR_LOCK_Msk


	)

12069 
	#TIM_BDTR_LOCK_0
 (0x1U << 
TIM_BDTR_LOCK_Pos
è

	)

12070 
	#TIM_BDTR_LOCK_1
 (0x2U << 
TIM_BDTR_LOCK_Pos
è

	)

12072 
	#TIM_BDTR_OSSI_Pos
 (10U)

	)

12073 
	#TIM_BDTR_OSSI_Msk
 (0x1U << 
TIM_BDTR_OSSI_Pos
è

	)

12074 
	#TIM_BDTR_OSSI
 
TIM_BDTR_OSSI_Msk


	)

12075 
	#TIM_BDTR_OSSR_Pos
 (11U)

	)

12076 
	#TIM_BDTR_OSSR_Msk
 (0x1U << 
TIM_BDTR_OSSR_Pos
è

	)

12077 
	#TIM_BDTR_OSSR
 
TIM_BDTR_OSSR_Msk


	)

12078 
	#TIM_BDTR_BKE_Pos
 (12U)

	)

12079 
	#TIM_BDTR_BKE_Msk
 (0x1U << 
TIM_BDTR_BKE_Pos
è

	)

12080 
	#TIM_BDTR_BKE
 
TIM_BDTR_BKE_Msk


	)

12081 
	#TIM_BDTR_BKP_Pos
 (13U)

	)

12082 
	#TIM_BDTR_BKP_Msk
 (0x1U << 
TIM_BDTR_BKP_Pos
è

	)

12083 
	#TIM_BDTR_BKP
 
TIM_BDTR_BKP_Msk


	)

12084 
	#TIM_BDTR_AOE_Pos
 (14U)

	)

12085 
	#TIM_BDTR_AOE_Msk
 (0x1U << 
TIM_BDTR_AOE_Pos
è

	)

12086 
	#TIM_BDTR_AOE
 
TIM_BDTR_AOE_Msk


	)

12087 
	#TIM_BDTR_MOE_Pos
 (15U)

	)

12088 
	#TIM_BDTR_MOE_Msk
 (0x1U << 
TIM_BDTR_MOE_Pos
è

	)

12089 
	#TIM_BDTR_MOE
 
TIM_BDTR_MOE_Msk


	)

12092 
	#TIM_DCR_DBA_Pos
 (0U)

	)

12093 
	#TIM_DCR_DBA_Msk
 (0x1FU << 
TIM_DCR_DBA_Pos
è

	)

12094 
	#TIM_DCR_DBA
 
TIM_DCR_DBA_Msk


	)

12095 
	#TIM_DCR_DBA_0
 (0x01U << 
TIM_DCR_DBA_Pos
è

	)

12096 
	#TIM_DCR_DBA_1
 (0x02U << 
TIM_DCR_DBA_Pos
è

	)

12097 
	#TIM_DCR_DBA_2
 (0x04U << 
TIM_DCR_DBA_Pos
è

	)

12098 
	#TIM_DCR_DBA_3
 (0x08U << 
TIM_DCR_DBA_Pos
è

	)

12099 
	#TIM_DCR_DBA_4
 (0x10U << 
TIM_DCR_DBA_Pos
è

	)

12101 
	#TIM_DCR_DBL_Pos
 (8U)

	)

12102 
	#TIM_DCR_DBL_Msk
 (0x1FU << 
TIM_DCR_DBL_Pos
è

	)

12103 
	#TIM_DCR_DBL
 
TIM_DCR_DBL_Msk


	)

12104 
	#TIM_DCR_DBL_0
 (0x01U << 
TIM_DCR_DBL_Pos
è

	)

12105 
	#TIM_DCR_DBL_1
 (0x02U << 
TIM_DCR_DBL_Pos
è

	)

12106 
	#TIM_DCR_DBL_2
 (0x04U << 
TIM_DCR_DBL_Pos
è

	)

12107 
	#TIM_DCR_DBL_3
 (0x08U << 
TIM_DCR_DBL_Pos
è

	)

12108 
	#TIM_DCR_DBL_4
 (0x10U << 
TIM_DCR_DBL_Pos
è

	)

12111 
	#TIM_DMAR_DMAB_Pos
 (0U)

	)

12112 
	#TIM_DMAR_DMAB_Msk
 (0xFFFFU << 
TIM_DMAR_DMAB_Pos
è

	)

12113 
	#TIM_DMAR_DMAB
 
TIM_DMAR_DMAB_Msk


	)

12116 
	#TIM_OR_TI1_RMP_Pos
 (0U)

	)

12117 
	#TIM_OR_TI1_RMP_Msk
 (0x3U << 
TIM_OR_TI1_RMP_Pos
è

	)

12118 
	#TIM_OR_TI1_RMP
 
TIM_OR_TI1_RMP_Msk


	)

12119 
	#TIM_OR_TI1_RMP_0
 (0x1U << 
TIM_OR_TI1_RMP_Pos
è

	)

12120 
	#TIM_OR_TI1_RMP_1
 (0x2U << 
TIM_OR_TI1_RMP_Pos
è

	)

12122 
	#TIM_OR_TI4_RMP_Pos
 (6U)

	)

12123 
	#TIM_OR_TI4_RMP_Msk
 (0x3U << 
TIM_OR_TI4_RMP_Pos
è

	)

12124 
	#TIM_OR_TI4_RMP
 
TIM_OR_TI4_RMP_Msk


	)

12125 
	#TIM_OR_TI4_RMP_0
 (0x1U << 
TIM_OR_TI4_RMP_Pos
è

	)

12126 
	#TIM_OR_TI4_RMP_1
 (0x2U << 
TIM_OR_TI4_RMP_Pos
è

	)

12127 
	#TIM_OR_ITR1_RMP_Pos
 (10U)

	)

12128 
	#TIM_OR_ITR1_RMP_Msk
 (0x3U << 
TIM_OR_ITR1_RMP_Pos
è

	)

12129 
	#TIM_OR_ITR1_RMP
 
TIM_OR_ITR1_RMP_Msk


	)

12130 
	#TIM_OR_ITR1_RMP_0
 (0x1U << 
TIM_OR_ITR1_RMP_Pos
è

	)

12131 
	#TIM_OR_ITR1_RMP_1
 (0x2U << 
TIM_OR_ITR1_RMP_Pos
è

	)

12140 
	#USART_SR_PE_Pos
 (0U)

	)

12141 
	#USART_SR_PE_Msk
 (0x1U << 
USART_SR_PE_Pos
è

	)

12142 
	#USART_SR_PE
 
USART_SR_PE_Msk


	)

12143 
	#USART_SR_FE_Pos
 (1U)

	)

12144 
	#USART_SR_FE_Msk
 (0x1U << 
USART_SR_FE_Pos
è

	)

12145 
	#USART_SR_FE
 
USART_SR_FE_Msk


	)

12146 
	#USART_SR_NE_Pos
 (2U)

	)

12147 
	#USART_SR_NE_Msk
 (0x1U << 
USART_SR_NE_Pos
è

	)

12148 
	#USART_SR_NE
 
USART_SR_NE_Msk


	)

12149 
	#USART_SR_ORE_Pos
 (3U)

	)

12150 
	#USART_SR_ORE_Msk
 (0x1U << 
USART_SR_ORE_Pos
è

	)

12151 
	#USART_SR_ORE
 
USART_SR_ORE_Msk


	)

12152 
	#USART_SR_IDLE_Pos
 (4U)

	)

12153 
	#USART_SR_IDLE_Msk
 (0x1U << 
USART_SR_IDLE_Pos
è

	)

12154 
	#USART_SR_IDLE
 
USART_SR_IDLE_Msk


	)

12155 
	#USART_SR_RXNE_Pos
 (5U)

	)

12156 
	#USART_SR_RXNE_Msk
 (0x1U << 
USART_SR_RXNE_Pos
è

	)

12157 
	#USART_SR_RXNE
 
USART_SR_RXNE_Msk


	)

12158 
	#USART_SR_TC_Pos
 (6U)

	)

12159 
	#USART_SR_TC_Msk
 (0x1U << 
USART_SR_TC_Pos
è

	)

12160 
	#USART_SR_TC
 
USART_SR_TC_Msk


	)

12161 
	#USART_SR_TXE_Pos
 (7U)

	)

12162 
	#USART_SR_TXE_Msk
 (0x1U << 
USART_SR_TXE_Pos
è

	)

12163 
	#USART_SR_TXE
 
USART_SR_TXE_Msk


	)

12164 
	#USART_SR_LBD_Pos
 (8U)

	)

12165 
	#USART_SR_LBD_Msk
 (0x1U << 
USART_SR_LBD_Pos
è

	)

12166 
	#USART_SR_LBD
 
USART_SR_LBD_Msk


	)

12167 
	#USART_SR_CTS_Pos
 (9U)

	)

12168 
	#USART_SR_CTS_Msk
 (0x1U << 
USART_SR_CTS_Pos
è

	)

12169 
	#USART_SR_CTS
 
USART_SR_CTS_Msk


	)

12172 
	#USART_DR_DR_Pos
 (0U)

	)

12173 
	#USART_DR_DR_Msk
 (0x1FFU << 
USART_DR_DR_Pos
è

	)

12174 
	#USART_DR_DR
 
USART_DR_DR_Msk


	)

12177 
	#USART_BRR_DIV_F¿ùiÚ_Pos
 (0U)

	)

12178 
	#USART_BRR_DIV_F¿ùiÚ_Msk
 (0xFU << 
USART_BRR_DIV_F¿ùiÚ_Pos
è

	)

12179 
	#USART_BRR_DIV_F¿ùiÚ
 
USART_BRR_DIV_F¿ùiÚ_Msk


	)

12180 
	#USART_BRR_DIV_Mªtis§_Pos
 (4U)

	)

12181 
	#USART_BRR_DIV_Mªtis§_Msk
 (0xFFFU << 
USART_BRR_DIV_Mªtis§_Pos
è

	)

12182 
	#USART_BRR_DIV_Mªtis§
 
USART_BRR_DIV_Mªtis§_Msk


	)

12185 
	#USART_CR1_SBK_Pos
 (0U)

	)

12186 
	#USART_CR1_SBK_Msk
 (0x1U << 
USART_CR1_SBK_Pos
è

	)

12187 
	#USART_CR1_SBK
 
USART_CR1_SBK_Msk


	)

12188 
	#USART_CR1_RWU_Pos
 (1U)

	)

12189 
	#USART_CR1_RWU_Msk
 (0x1U << 
USART_CR1_RWU_Pos
è

	)

12190 
	#USART_CR1_RWU
 
USART_CR1_RWU_Msk


	)

12191 
	#USART_CR1_RE_Pos
 (2U)

	)

12192 
	#USART_CR1_RE_Msk
 (0x1U << 
USART_CR1_RE_Pos
è

	)

12193 
	#USART_CR1_RE
 
USART_CR1_RE_Msk


	)

12194 
	#USART_CR1_TE_Pos
 (3U)

	)

12195 
	#USART_CR1_TE_Msk
 (0x1U << 
USART_CR1_TE_Pos
è

	)

12196 
	#USART_CR1_TE
 
USART_CR1_TE_Msk


	)

12197 
	#USART_CR1_IDLEIE_Pos
 (4U)

	)

12198 
	#USART_CR1_IDLEIE_Msk
 (0x1U << 
USART_CR1_IDLEIE_Pos
è

	)

12199 
	#USART_CR1_IDLEIE
 
USART_CR1_IDLEIE_Msk


	)

12200 
	#USART_CR1_RXNEIE_Pos
 (5U)

	)

12201 
	#USART_CR1_RXNEIE_Msk
 (0x1U << 
USART_CR1_RXNEIE_Pos
è

	)

12202 
	#USART_CR1_RXNEIE
 
USART_CR1_RXNEIE_Msk


	)

12203 
	#USART_CR1_TCIE_Pos
 (6U)

	)

12204 
	#USART_CR1_TCIE_Msk
 (0x1U << 
USART_CR1_TCIE_Pos
è

	)

12205 
	#USART_CR1_TCIE
 
USART_CR1_TCIE_Msk


	)

12206 
	#USART_CR1_TXEIE_Pos
 (7U)

	)

12207 
	#USART_CR1_TXEIE_Msk
 (0x1U << 
USART_CR1_TXEIE_Pos
è

	)

12208 
	#USART_CR1_TXEIE
 
USART_CR1_TXEIE_Msk


	)

12209 
	#USART_CR1_PEIE_Pos
 (8U)

	)

12210 
	#USART_CR1_PEIE_Msk
 (0x1U << 
USART_CR1_PEIE_Pos
è

	)

12211 
	#USART_CR1_PEIE
 
USART_CR1_PEIE_Msk


	)

12212 
	#USART_CR1_PS_Pos
 (9U)

	)

12213 
	#USART_CR1_PS_Msk
 (0x1U << 
USART_CR1_PS_Pos
è

	)

12214 
	#USART_CR1_PS
 
USART_CR1_PS_Msk


	)

12215 
	#USART_CR1_PCE_Pos
 (10U)

	)

12216 
	#USART_CR1_PCE_Msk
 (0x1U << 
USART_CR1_PCE_Pos
è

	)

12217 
	#USART_CR1_PCE
 
USART_CR1_PCE_Msk


	)

12218 
	#USART_CR1_WAKE_Pos
 (11U)

	)

12219 
	#USART_CR1_WAKE_Msk
 (0x1U << 
USART_CR1_WAKE_Pos
è

	)

12220 
	#USART_CR1_WAKE
 
USART_CR1_WAKE_Msk


	)

12221 
	#USART_CR1_M_Pos
 (12U)

	)

12222 
	#USART_CR1_M_Msk
 (0x1U << 
USART_CR1_M_Pos
è

	)

12223 
	#USART_CR1_M
 
USART_CR1_M_Msk


	)

12224 
	#USART_CR1_UE_Pos
 (13U)

	)

12225 
	#USART_CR1_UE_Msk
 (0x1U << 
USART_CR1_UE_Pos
è

	)

12226 
	#USART_CR1_UE
 
USART_CR1_UE_Msk


	)

12227 
	#USART_CR1_OVER8_Pos
 (15U)

	)

12228 
	#USART_CR1_OVER8_Msk
 (0x1U << 
USART_CR1_OVER8_Pos
è

	)

12229 
	#USART_CR1_OVER8
 
USART_CR1_OVER8_Msk


	)

12232 
	#USART_CR2_ADD_Pos
 (0U)

	)

12233 
	#USART_CR2_ADD_Msk
 (0xFU << 
USART_CR2_ADD_Pos
è

	)

12234 
	#USART_CR2_ADD
 
USART_CR2_ADD_Msk


	)

12235 
	#USART_CR2_LBDL_Pos
 (5U)

	)

12236 
	#USART_CR2_LBDL_Msk
 (0x1U << 
USART_CR2_LBDL_Pos
è

	)

12237 
	#USART_CR2_LBDL
 
USART_CR2_LBDL_Msk


	)

12238 
	#USART_CR2_LBDIE_Pos
 (6U)

	)

12239 
	#USART_CR2_LBDIE_Msk
 (0x1U << 
USART_CR2_LBDIE_Pos
è

	)

12240 
	#USART_CR2_LBDIE
 
USART_CR2_LBDIE_Msk


	)

12241 
	#USART_CR2_LBCL_Pos
 (8U)

	)

12242 
	#USART_CR2_LBCL_Msk
 (0x1U << 
USART_CR2_LBCL_Pos
è

	)

12243 
	#USART_CR2_LBCL
 
USART_CR2_LBCL_Msk


	)

12244 
	#USART_CR2_CPHA_Pos
 (9U)

	)

12245 
	#USART_CR2_CPHA_Msk
 (0x1U << 
USART_CR2_CPHA_Pos
è

	)

12246 
	#USART_CR2_CPHA
 
USART_CR2_CPHA_Msk


	)

12247 
	#USART_CR2_CPOL_Pos
 (10U)

	)

12248 
	#USART_CR2_CPOL_Msk
 (0x1U << 
USART_CR2_CPOL_Pos
è

	)

12249 
	#USART_CR2_CPOL
 
USART_CR2_CPOL_Msk


	)

12250 
	#USART_CR2_CLKEN_Pos
 (11U)

	)

12251 
	#USART_CR2_CLKEN_Msk
 (0x1U << 
USART_CR2_CLKEN_Pos
è

	)

12252 
	#USART_CR2_CLKEN
 
USART_CR2_CLKEN_Msk


	)

12254 
	#USART_CR2_STOP_Pos
 (12U)

	)

12255 
	#USART_CR2_STOP_Msk
 (0x3U << 
USART_CR2_STOP_Pos
è

	)

12256 
	#USART_CR2_STOP
 
USART_CR2_STOP_Msk


	)

12257 
	#USART_CR2_STOP_0
 (0x1U << 
USART_CR2_STOP_Pos
è

	)

12258 
	#USART_CR2_STOP_1
 (0x2U << 
USART_CR2_STOP_Pos
è

	)

12260 
	#USART_CR2_LINEN_Pos
 (14U)

	)

12261 
	#USART_CR2_LINEN_Msk
 (0x1U << 
USART_CR2_LINEN_Pos
è

	)

12262 
	#USART_CR2_LINEN
 
USART_CR2_LINEN_Msk


	)

12265 
	#USART_CR3_EIE_Pos
 (0U)

	)

12266 
	#USART_CR3_EIE_Msk
 (0x1U << 
USART_CR3_EIE_Pos
è

	)

12267 
	#USART_CR3_EIE
 
USART_CR3_EIE_Msk


	)

12268 
	#USART_CR3_IREN_Pos
 (1U)

	)

12269 
	#USART_CR3_IREN_Msk
 (0x1U << 
USART_CR3_IREN_Pos
è

	)

12270 
	#USART_CR3_IREN
 
USART_CR3_IREN_Msk


	)

12271 
	#USART_CR3_IRLP_Pos
 (2U)

	)

12272 
	#USART_CR3_IRLP_Msk
 (0x1U << 
USART_CR3_IRLP_Pos
è

	)

12273 
	#USART_CR3_IRLP
 
USART_CR3_IRLP_Msk


	)

12274 
	#USART_CR3_HDSEL_Pos
 (3U)

	)

12275 
	#USART_CR3_HDSEL_Msk
 (0x1U << 
USART_CR3_HDSEL_Pos
è

	)

12276 
	#USART_CR3_HDSEL
 
USART_CR3_HDSEL_Msk


	)

12277 
	#USART_CR3_NACK_Pos
 (4U)

	)

12278 
	#USART_CR3_NACK_Msk
 (0x1U << 
USART_CR3_NACK_Pos
è

	)

12279 
	#USART_CR3_NACK
 
USART_CR3_NACK_Msk


	)

12280 
	#USART_CR3_SCEN_Pos
 (5U)

	)

12281 
	#USART_CR3_SCEN_Msk
 (0x1U << 
USART_CR3_SCEN_Pos
è

	)

12282 
	#USART_CR3_SCEN
 
USART_CR3_SCEN_Msk


	)

12283 
	#USART_CR3_DMAR_Pos
 (6U)

	)

12284 
	#USART_CR3_DMAR_Msk
 (0x1U << 
USART_CR3_DMAR_Pos
è

	)

12285 
	#USART_CR3_DMAR
 
USART_CR3_DMAR_Msk


	)

12286 
	#USART_CR3_DMAT_Pos
 (7U)

	)

12287 
	#USART_CR3_DMAT_Msk
 (0x1U << 
USART_CR3_DMAT_Pos
è

	)

12288 
	#USART_CR3_DMAT
 
USART_CR3_DMAT_Msk


	)

12289 
	#USART_CR3_RTSE_Pos
 (8U)

	)

12290 
	#USART_CR3_RTSE_Msk
 (0x1U << 
USART_CR3_RTSE_Pos
è

	)

12291 
	#USART_CR3_RTSE
 
USART_CR3_RTSE_Msk


	)

12292 
	#USART_CR3_CTSE_Pos
 (9U)

	)

12293 
	#USART_CR3_CTSE_Msk
 (0x1U << 
USART_CR3_CTSE_Pos
è

	)

12294 
	#USART_CR3_CTSE
 
USART_CR3_CTSE_Msk


	)

12295 
	#USART_CR3_CTSIE_Pos
 (10U)

	)

12296 
	#USART_CR3_CTSIE_Msk
 (0x1U << 
USART_CR3_CTSIE_Pos
è

	)

12297 
	#USART_CR3_CTSIE
 
USART_CR3_CTSIE_Msk


	)

12298 
	#USART_CR3_ONEBIT_Pos
 (11U)

	)

12299 
	#USART_CR3_ONEBIT_Msk
 (0x1U << 
USART_CR3_ONEBIT_Pos
è

	)

12300 
	#USART_CR3_ONEBIT
 
USART_CR3_ONEBIT_Msk


	)

12303 
	#USART_GTPR_PSC_Pos
 (0U)

	)

12304 
	#USART_GTPR_PSC_Msk
 (0xFFU << 
USART_GTPR_PSC_Pos
è

	)

12305 
	#USART_GTPR_PSC
 
USART_GTPR_PSC_Msk


	)

12306 
	#USART_GTPR_PSC_0
 (0x01U << 
USART_GTPR_PSC_Pos
è

	)

12307 
	#USART_GTPR_PSC_1
 (0x02U << 
USART_GTPR_PSC_Pos
è

	)

12308 
	#USART_GTPR_PSC_2
 (0x04U << 
USART_GTPR_PSC_Pos
è

	)

12309 
	#USART_GTPR_PSC_3
 (0x08U << 
USART_GTPR_PSC_Pos
è

	)

12310 
	#USART_GTPR_PSC_4
 (0x10U << 
USART_GTPR_PSC_Pos
è

	)

12311 
	#USART_GTPR_PSC_5
 (0x20U << 
USART_GTPR_PSC_Pos
è

	)

12312 
	#USART_GTPR_PSC_6
 (0x40U << 
USART_GTPR_PSC_Pos
è

	)

12313 
	#USART_GTPR_PSC_7
 (0x80U << 
USART_GTPR_PSC_Pos
è

	)

12315 
	#USART_GTPR_GT_Pos
 (8U)

	)

12316 
	#USART_GTPR_GT_Msk
 (0xFFU << 
USART_GTPR_GT_Pos
è

	)

12317 
	#USART_GTPR_GT
 
USART_GTPR_GT_Msk


	)

12325 
	#WWDG_CR_T_Pos
 (0U)

	)

12326 
	#WWDG_CR_T_Msk
 (0x7FU << 
WWDG_CR_T_Pos
è

	)

12327 
	#WWDG_CR_T
 
WWDG_CR_T_Msk


	)

12328 
	#WWDG_CR_T_0
 (0x01U << 
WWDG_CR_T_Pos
è

	)

12329 
	#WWDG_CR_T_1
 (0x02U << 
WWDG_CR_T_Pos
è

	)

12330 
	#WWDG_CR_T_2
 (0x04U << 
WWDG_CR_T_Pos
è

	)

12331 
	#WWDG_CR_T_3
 (0x08U << 
WWDG_CR_T_Pos
è

	)

12332 
	#WWDG_CR_T_4
 (0x10U << 
WWDG_CR_T_Pos
è

	)

12333 
	#WWDG_CR_T_5
 (0x20U << 
WWDG_CR_T_Pos
è

	)

12334 
	#WWDG_CR_T_6
 (0x40U << 
WWDG_CR_T_Pos
è

	)

12336 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

12337 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

12338 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

12339 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

12340 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

12341 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

12342 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

12344 
	#WWDG_CR_WDGA_Pos
 (7U)

	)

12345 
	#WWDG_CR_WDGA_Msk
 (0x1U << 
WWDG_CR_WDGA_Pos
è

	)

12346 
	#WWDG_CR_WDGA
 
WWDG_CR_WDGA_Msk


	)

12349 
	#WWDG_CFR_W_Pos
 (0U)

	)

12350 
	#WWDG_CFR_W_Msk
 (0x7FU << 
WWDG_CFR_W_Pos
è

	)

12351 
	#WWDG_CFR_W
 
WWDG_CFR_W_Msk


	)

12352 
	#WWDG_CFR_W_0
 (0x01U << 
WWDG_CFR_W_Pos
è

	)

12353 
	#WWDG_CFR_W_1
 (0x02U << 
WWDG_CFR_W_Pos
è

	)

12354 
	#WWDG_CFR_W_2
 (0x04U << 
WWDG_CFR_W_Pos
è

	)

12355 
	#WWDG_CFR_W_3
 (0x08U << 
WWDG_CFR_W_Pos
è

	)

12356 
	#WWDG_CFR_W_4
 (0x10U << 
WWDG_CFR_W_Pos
è

	)

12357 
	#WWDG_CFR_W_5
 (0x20U << 
WWDG_CFR_W_Pos
è

	)

12358 
	#WWDG_CFR_W_6
 (0x40U << 
WWDG_CFR_W_Pos
è

	)

12360 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

12361 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

12362 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

12363 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

12364 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

12365 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

12366 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

12368 
	#WWDG_CFR_WDGTB_Pos
 (7U)

	)

12369 
	#WWDG_CFR_WDGTB_Msk
 (0x3U << 
WWDG_CFR_WDGTB_Pos
è

	)

12370 
	#WWDG_CFR_WDGTB
 
WWDG_CFR_WDGTB_Msk


	)

12371 
	#WWDG_CFR_WDGTB_0
 (0x1U << 
WWDG_CFR_WDGTB_Pos
è

	)

12372 
	#WWDG_CFR_WDGTB_1
 (0x2U << 
WWDG_CFR_WDGTB_Pos
è

	)

12374 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

12375 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

12377 
	#WWDG_CFR_EWI_Pos
 (9U)

	)

12378 
	#WWDG_CFR_EWI_Msk
 (0x1U << 
WWDG_CFR_EWI_Pos
è

	)

12379 
	#WWDG_CFR_EWI
 
WWDG_CFR_EWI_Msk


	)

12382 
	#WWDG_SR_EWIF_Pos
 (0U)

	)

12383 
	#WWDG_SR_EWIF_Msk
 (0x1U << 
WWDG_SR_EWIF_Pos
è

	)

12384 
	#WWDG_SR_EWIF
 
WWDG_SR_EWIF_Msk


	)

12393 
	#DBGMCU_IDCODE_DEV_ID_Pos
 (0U)

	)

12394 
	#DBGMCU_IDCODE_DEV_ID_Msk
 (0xFFFU << 
DBGMCU_IDCODE_DEV_ID_Pos
è

	)

12395 
	#DBGMCU_IDCODE_DEV_ID
 
DBGMCU_IDCODE_DEV_ID_Msk


	)

12396 
	#DBGMCU_IDCODE_REV_ID_Pos
 (16U)

	)

12397 
	#DBGMCU_IDCODE_REV_ID_Msk
 (0xFFFFU << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

12398 
	#DBGMCU_IDCODE_REV_ID
 
DBGMCU_IDCODE_REV_ID_Msk


	)

12401 
	#DBGMCU_CR_DBG_SLEEP_Pos
 (0U)

	)

12402 
	#DBGMCU_CR_DBG_SLEEP_Msk
 (0x1U << 
DBGMCU_CR_DBG_SLEEP_Pos
è

	)

12403 
	#DBGMCU_CR_DBG_SLEEP
 
DBGMCU_CR_DBG_SLEEP_Msk


	)

12404 
	#DBGMCU_CR_DBG_STOP_Pos
 (1U)

	)

12405 
	#DBGMCU_CR_DBG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_STOP_Pos
è

	)

12406 
	#DBGMCU_CR_DBG_STOP
 
DBGMCU_CR_DBG_STOP_Msk


	)

12407 
	#DBGMCU_CR_DBG_STANDBY_Pos
 (2U)

	)

12408 
	#DBGMCU_CR_DBG_STANDBY_Msk
 (0x1U << 
DBGMCU_CR_DBG_STANDBY_Pos
è

	)

12409 
	#DBGMCU_CR_DBG_STANDBY
 
DBGMCU_CR_DBG_STANDBY_Msk


	)

12410 
	#DBGMCU_CR_TRACE_IOEN_Pos
 (5U)

	)

12411 
	#DBGMCU_CR_TRACE_IOEN_Msk
 (0x1U << 
DBGMCU_CR_TRACE_IOEN_Pos
è

	)

12412 
	#DBGMCU_CR_TRACE_IOEN
 
DBGMCU_CR_TRACE_IOEN_Msk


	)

12414 
	#DBGMCU_CR_TRACE_MODE_Pos
 (6U)

	)

12415 
	#DBGMCU_CR_TRACE_MODE_Msk
 (0x3U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

12416 
	#DBGMCU_CR_TRACE_MODE
 
DBGMCU_CR_TRACE_MODE_Msk


	)

12417 
	#DBGMCU_CR_TRACE_MODE_0
 (0x1U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

12418 
	#DBGMCU_CR_TRACE_MODE_1
 (0x2U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

12421 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
 (0U)

	)

12422 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
è

	)

12423 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk


	)

12424 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos
 (1U)

	)

12425 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos
è

	)

12426 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk


	)

12427 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos
 (2U)

	)

12428 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos
è

	)

12429 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 
DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk


	)

12430 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos
 (3U)

	)

12431 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos
è

	)

12432 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 
DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk


	)

12433 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos
 (4U)

	)

12434 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos
è

	)

12435 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk


	)

12436 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos
 (5U)

	)

12437 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos
è

	)

12438 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 
DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk


	)

12439 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos
 (6U)

	)

12440 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos
è

	)

12441 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 
DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk


	)

12442 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos
 (7U)

	)

12443 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos
è

	)

12444 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 
DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk


	)

12445 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos
 (8U)

	)

12446 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos
è

	)

12447 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk


	)

12448 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
 (10U)

	)

12449 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
è

	)

12450 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk


	)

12451 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
 (11U)

	)

12452 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
è

	)

12453 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk


	)

12454 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
 (12U)

	)

12455 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
è

	)

12456 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk


	)

12457 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
 (21U)

	)

12458 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
è

	)

12459 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk


	)

12460 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos
 (22U)

	)

12461 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos
è

	)

12462 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk


	)

12463 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos
 (23U)

	)

12464 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos
è

	)

12465 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk


	)

12466 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos
 (25U)

	)

12467 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos
è

	)

12468 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 
DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk


	)

12469 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos
 (26U)

	)

12470 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos
è

	)

12471 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 
DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk


	)

12473 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

12476 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
 (0U)

	)

12477 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
è

	)

12478 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk


	)

12479 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos
 (1U)

	)

12480 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos
è

	)

12481 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP
 
DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk


	)

12482 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos
 (16U)

	)

12483 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos
è

	)

12484 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP
 
DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk


	)

12485 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos
 (17U)

	)

12486 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos
è

	)

12487 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP
 
DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk


	)

12488 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos
 (18U)

	)

12489 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos
è

	)

12490 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP
 
DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk


	)

12498 
	#USB_OTG_GOTGCTL_SRQSCS_Pos
 (0U)

	)

12499 
	#USB_OTG_GOTGCTL_SRQSCS_Msk
 (0x1U << 
USB_OTG_GOTGCTL_SRQSCS_Pos
è

	)

12500 
	#USB_OTG_GOTGCTL_SRQSCS
 
USB_OTG_GOTGCTL_SRQSCS_Msk


	)

12501 
	#USB_OTG_GOTGCTL_SRQ_Pos
 (1U)

	)

12502 
	#USB_OTG_GOTGCTL_SRQ_Msk
 (0x1U << 
USB_OTG_GOTGCTL_SRQ_Pos
è

	)

12503 
	#USB_OTG_GOTGCTL_SRQ
 
USB_OTG_GOTGCTL_SRQ_Msk


	)

12504 
	#USB_OTG_GOTGCTL_HNGSCS_Pos
 (8U)

	)

12505 
	#USB_OTG_GOTGCTL_HNGSCS_Msk
 (0x1U << 
USB_OTG_GOTGCTL_HNGSCS_Pos
è

	)

12506 
	#USB_OTG_GOTGCTL_HNGSCS
 
USB_OTG_GOTGCTL_HNGSCS_Msk


	)

12507 
	#USB_OTG_GOTGCTL_HNPRQ_Pos
 (9U)

	)

12508 
	#USB_OTG_GOTGCTL_HNPRQ_Msk
 (0x1U << 
USB_OTG_GOTGCTL_HNPRQ_Pos
è

	)

12509 
	#USB_OTG_GOTGCTL_HNPRQ
 
USB_OTG_GOTGCTL_HNPRQ_Msk


	)

12510 
	#USB_OTG_GOTGCTL_HSHNPEN_Pos
 (10U)

	)

12511 
	#USB_OTG_GOTGCTL_HSHNPEN_Msk
 (0x1U << 
USB_OTG_GOTGCTL_HSHNPEN_Pos
è

	)

12512 
	#USB_OTG_GOTGCTL_HSHNPEN
 
USB_OTG_GOTGCTL_HSHNPEN_Msk


	)

12513 
	#USB_OTG_GOTGCTL_DHNPEN_Pos
 (11U)

	)

12514 
	#USB_OTG_GOTGCTL_DHNPEN_Msk
 (0x1U << 
USB_OTG_GOTGCTL_DHNPEN_Pos
è

	)

12515 
	#USB_OTG_GOTGCTL_DHNPEN
 
USB_OTG_GOTGCTL_DHNPEN_Msk


	)

12516 
	#USB_OTG_GOTGCTL_CIDSTS_Pos
 (16U)

	)

12517 
	#USB_OTG_GOTGCTL_CIDSTS_Msk
 (0x1U << 
USB_OTG_GOTGCTL_CIDSTS_Pos
è

	)

12518 
	#USB_OTG_GOTGCTL_CIDSTS
 
USB_OTG_GOTGCTL_CIDSTS_Msk


	)

12519 
	#USB_OTG_GOTGCTL_DBCT_Pos
 (17U)

	)

12520 
	#USB_OTG_GOTGCTL_DBCT_Msk
 (0x1U << 
USB_OTG_GOTGCTL_DBCT_Pos
è

	)

12521 
	#USB_OTG_GOTGCTL_DBCT
 
USB_OTG_GOTGCTL_DBCT_Msk


	)

12522 
	#USB_OTG_GOTGCTL_ASVLD_Pos
 (18U)

	)

12523 
	#USB_OTG_GOTGCTL_ASVLD_Msk
 (0x1U << 
USB_OTG_GOTGCTL_ASVLD_Pos
è

	)

12524 
	#USB_OTG_GOTGCTL_ASVLD
 
USB_OTG_GOTGCTL_ASVLD_Msk


	)

12525 
	#USB_OTG_GOTGCTL_BSVLD_Pos
 (19U)

	)

12526 
	#USB_OTG_GOTGCTL_BSVLD_Msk
 (0x1U << 
USB_OTG_GOTGCTL_BSVLD_Pos
è

	)

12527 
	#USB_OTG_GOTGCTL_BSVLD
 
USB_OTG_GOTGCTL_BSVLD_Msk


	)

12531 
	#USB_OTG_HCFG_FSLSPCS_Pos
 (0U)

	)

12532 
	#USB_OTG_HCFG_FSLSPCS_Msk
 (0x3U << 
USB_OTG_HCFG_FSLSPCS_Pos
è

	)

12533 
	#USB_OTG_HCFG_FSLSPCS
 
USB_OTG_HCFG_FSLSPCS_Msk


	)

12534 
	#USB_OTG_HCFG_FSLSPCS_0
 (0x1U << 
USB_OTG_HCFG_FSLSPCS_Pos
è

	)

12535 
	#USB_OTG_HCFG_FSLSPCS_1
 (0x2U << 
USB_OTG_HCFG_FSLSPCS_Pos
è

	)

12536 
	#USB_OTG_HCFG_FSLSS_Pos
 (2U)

	)

12537 
	#USB_OTG_HCFG_FSLSS_Msk
 (0x1U << 
USB_OTG_HCFG_FSLSS_Pos
è

	)

12538 
	#USB_OTG_HCFG_FSLSS
 
USB_OTG_HCFG_FSLSS_Msk


	)

12542 
	#USB_OTG_DCFG_DSPD_Pos
 (0U)

	)

12543 
	#USB_OTG_DCFG_DSPD_Msk
 (0x3U << 
USB_OTG_DCFG_DSPD_Pos
è

	)

12544 
	#USB_OTG_DCFG_DSPD
 
USB_OTG_DCFG_DSPD_Msk


	)

12545 
	#USB_OTG_DCFG_DSPD_0
 (0x1U << 
USB_OTG_DCFG_DSPD_Pos
è

	)

12546 
	#USB_OTG_DCFG_DSPD_1
 (0x2U << 
USB_OTG_DCFG_DSPD_Pos
è

	)

12547 
	#USB_OTG_DCFG_NZLSOHSK_Pos
 (2U)

	)

12548 
	#USB_OTG_DCFG_NZLSOHSK_Msk
 (0x1U << 
USB_OTG_DCFG_NZLSOHSK_Pos
è

	)

12549 
	#USB_OTG_DCFG_NZLSOHSK
 
USB_OTG_DCFG_NZLSOHSK_Msk


	)

12551 
	#USB_OTG_DCFG_DAD_Pos
 (4U)

	)

12552 
	#USB_OTG_DCFG_DAD_Msk
 (0x7FU << 
USB_OTG_DCFG_DAD_Pos
è

	)

12553 
	#USB_OTG_DCFG_DAD
 
USB_OTG_DCFG_DAD_Msk


	)

12554 
	#USB_OTG_DCFG_DAD_0
 (0x01U << 
USB_OTG_DCFG_DAD_Pos
è

	)

12555 
	#USB_OTG_DCFG_DAD_1
 (0x02U << 
USB_OTG_DCFG_DAD_Pos
è

	)

12556 
	#USB_OTG_DCFG_DAD_2
 (0x04U << 
USB_OTG_DCFG_DAD_Pos
è

	)

12557 
	#USB_OTG_DCFG_DAD_3
 (0x08U << 
USB_OTG_DCFG_DAD_Pos
è

	)

12558 
	#USB_OTG_DCFG_DAD_4
 (0x10U << 
USB_OTG_DCFG_DAD_Pos
è

	)

12559 
	#USB_OTG_DCFG_DAD_5
 (0x20U << 
USB_OTG_DCFG_DAD_Pos
è

	)

12560 
	#USB_OTG_DCFG_DAD_6
 (0x40U << 
USB_OTG_DCFG_DAD_Pos
è

	)

12562 
	#USB_OTG_DCFG_PFIVL_Pos
 (11U)

	)

12563 
	#USB_OTG_DCFG_PFIVL_Msk
 (0x3U << 
USB_OTG_DCFG_PFIVL_Pos
è

	)

12564 
	#USB_OTG_DCFG_PFIVL
 
USB_OTG_DCFG_PFIVL_Msk


	)

12565 
	#USB_OTG_DCFG_PFIVL_0
 (0x1U << 
USB_OTG_DCFG_PFIVL_Pos
è

	)

12566 
	#USB_OTG_DCFG_PFIVL_1
 (0x2U << 
USB_OTG_DCFG_PFIVL_Pos
è

	)

12568 
	#USB_OTG_DCFG_PERSCHIVL_Pos
 (24U)

	)

12569 
	#USB_OTG_DCFG_PERSCHIVL_Msk
 (0x3U << 
USB_OTG_DCFG_PERSCHIVL_Pos
è

	)

12570 
	#USB_OTG_DCFG_PERSCHIVL
 
USB_OTG_DCFG_PERSCHIVL_Msk


	)

12571 
	#USB_OTG_DCFG_PERSCHIVL_0
 (0x1U << 
USB_OTG_DCFG_PERSCHIVL_Pos
è

	)

12572 
	#USB_OTG_DCFG_PERSCHIVL_1
 (0x2U << 
USB_OTG_DCFG_PERSCHIVL_Pos
è

	)

12575 
	#USB_OTG_PCGCR_STPPCLK_Pos
 (0U)

	)

12576 
	#USB_OTG_PCGCR_STPPCLK_Msk
 (0x1U << 
USB_OTG_PCGCR_STPPCLK_Pos
è

	)

12577 
	#USB_OTG_PCGCR_STPPCLK
 
USB_OTG_PCGCR_STPPCLK_Msk


	)

12578 
	#USB_OTG_PCGCR_GATEHCLK_Pos
 (1U)

	)

12579 
	#USB_OTG_PCGCR_GATEHCLK_Msk
 (0x1U << 
USB_OTG_PCGCR_GATEHCLK_Pos
è

	)

12580 
	#USB_OTG_PCGCR_GATEHCLK
 
USB_OTG_PCGCR_GATEHCLK_Msk


	)

12581 
	#USB_OTG_PCGCR_PHYSUSP_Pos
 (4U)

	)

12582 
	#USB_OTG_PCGCR_PHYSUSP_Msk
 (0x1U << 
USB_OTG_PCGCR_PHYSUSP_Pos
è

	)

12583 
	#USB_OTG_PCGCR_PHYSUSP
 
USB_OTG_PCGCR_PHYSUSP_Msk


	)

12586 
	#USB_OTG_GOTGINT_SEDET_Pos
 (2U)

	)

12587 
	#USB_OTG_GOTGINT_SEDET_Msk
 (0x1U << 
USB_OTG_GOTGINT_SEDET_Pos
è

	)

12588 
	#USB_OTG_GOTGINT_SEDET
 
USB_OTG_GOTGINT_SEDET_Msk


	)

12589 
	#USB_OTG_GOTGINT_SRSSCHG_Pos
 (8U)

	)

12590 
	#USB_OTG_GOTGINT_SRSSCHG_Msk
 (0x1U << 
USB_OTG_GOTGINT_SRSSCHG_Pos
è

	)

12591 
	#USB_OTG_GOTGINT_SRSSCHG
 
USB_OTG_GOTGINT_SRSSCHG_Msk


	)

12592 
	#USB_OTG_GOTGINT_HNSSCHG_Pos
 (9U)

	)

12593 
	#USB_OTG_GOTGINT_HNSSCHG_Msk
 (0x1U << 
USB_OTG_GOTGINT_HNSSCHG_Pos
è

	)

12594 
	#USB_OTG_GOTGINT_HNSSCHG
 
USB_OTG_GOTGINT_HNSSCHG_Msk


	)

12595 
	#USB_OTG_GOTGINT_HNGDET_Pos
 (17U)

	)

12596 
	#USB_OTG_GOTGINT_HNGDET_Msk
 (0x1U << 
USB_OTG_GOTGINT_HNGDET_Pos
è

	)

12597 
	#USB_OTG_GOTGINT_HNGDET
 
USB_OTG_GOTGINT_HNGDET_Msk


	)

12598 
	#USB_OTG_GOTGINT_ADTOCHG_Pos
 (18U)

	)

12599 
	#USB_OTG_GOTGINT_ADTOCHG_Msk
 (0x1U << 
USB_OTG_GOTGINT_ADTOCHG_Pos
è

	)

12600 
	#USB_OTG_GOTGINT_ADTOCHG
 
USB_OTG_GOTGINT_ADTOCHG_Msk


	)

12601 
	#USB_OTG_GOTGINT_DBCDNE_Pos
 (19U)

	)

12602 
	#USB_OTG_GOTGINT_DBCDNE_Msk
 (0x1U << 
USB_OTG_GOTGINT_DBCDNE_Pos
è

	)

12603 
	#USB_OTG_GOTGINT_DBCDNE
 
USB_OTG_GOTGINT_DBCDNE_Msk


	)

12606 
	#USB_OTG_DCTL_RWUSIG_Pos
 (0U)

	)

12607 
	#USB_OTG_DCTL_RWUSIG_Msk
 (0x1U << 
USB_OTG_DCTL_RWUSIG_Pos
è

	)

12608 
	#USB_OTG_DCTL_RWUSIG
 
USB_OTG_DCTL_RWUSIG_Msk


	)

12609 
	#USB_OTG_DCTL_SDIS_Pos
 (1U)

	)

12610 
	#USB_OTG_DCTL_SDIS_Msk
 (0x1U << 
USB_OTG_DCTL_SDIS_Pos
è

	)

12611 
	#USB_OTG_DCTL_SDIS
 
USB_OTG_DCTL_SDIS_Msk


	)

12612 
	#USB_OTG_DCTL_GINSTS_Pos
 (2U)

	)

12613 
	#USB_OTG_DCTL_GINSTS_Msk
 (0x1U << 
USB_OTG_DCTL_GINSTS_Pos
è

	)

12614 
	#USB_OTG_DCTL_GINSTS
 
USB_OTG_DCTL_GINSTS_Msk


	)

12615 
	#USB_OTG_DCTL_GONSTS_Pos
 (3U)

	)

12616 
	#USB_OTG_DCTL_GONSTS_Msk
 (0x1U << 
USB_OTG_DCTL_GONSTS_Pos
è

	)

12617 
	#USB_OTG_DCTL_GONSTS
 
USB_OTG_DCTL_GONSTS_Msk


	)

12619 
	#USB_OTG_DCTL_TCTL_Pos
 (4U)

	)

12620 
	#USB_OTG_DCTL_TCTL_Msk
 (0x7U << 
USB_OTG_DCTL_TCTL_Pos
è

	)

12621 
	#USB_OTG_DCTL_TCTL
 
USB_OTG_DCTL_TCTL_Msk


	)

12622 
	#USB_OTG_DCTL_TCTL_0
 (0x1U << 
USB_OTG_DCTL_TCTL_Pos
è

	)

12623 
	#USB_OTG_DCTL_TCTL_1
 (0x2U << 
USB_OTG_DCTL_TCTL_Pos
è

	)

12624 
	#USB_OTG_DCTL_TCTL_2
 (0x4U << 
USB_OTG_DCTL_TCTL_Pos
è

	)

12625 
	#USB_OTG_DCTL_SGINAK_Pos
 (7U)

	)

12626 
	#USB_OTG_DCTL_SGINAK_Msk
 (0x1U << 
USB_OTG_DCTL_SGINAK_Pos
è

	)

12627 
	#USB_OTG_DCTL_SGINAK
 
USB_OTG_DCTL_SGINAK_Msk


	)

12628 
	#USB_OTG_DCTL_CGINAK_Pos
 (8U)

	)

12629 
	#USB_OTG_DCTL_CGINAK_Msk
 (0x1U << 
USB_OTG_DCTL_CGINAK_Pos
è

	)

12630 
	#USB_OTG_DCTL_CGINAK
 
USB_OTG_DCTL_CGINAK_Msk


	)

12631 
	#USB_OTG_DCTL_SGONAK_Pos
 (9U)

	)

12632 
	#USB_OTG_DCTL_SGONAK_Msk
 (0x1U << 
USB_OTG_DCTL_SGONAK_Pos
è

	)

12633 
	#USB_OTG_DCTL_SGONAK
 
USB_OTG_DCTL_SGONAK_Msk


	)

12634 
	#USB_OTG_DCTL_CGONAK_Pos
 (10U)

	)

12635 
	#USB_OTG_DCTL_CGONAK_Msk
 (0x1U << 
USB_OTG_DCTL_CGONAK_Pos
è

	)

12636 
	#USB_OTG_DCTL_CGONAK
 
USB_OTG_DCTL_CGONAK_Msk


	)

12637 
	#USB_OTG_DCTL_POPRGDNE_Pos
 (11U)

	)

12638 
	#USB_OTG_DCTL_POPRGDNE_Msk
 (0x1U << 
USB_OTG_DCTL_POPRGDNE_Pos
è

	)

12639 
	#USB_OTG_DCTL_POPRGDNE
 
USB_OTG_DCTL_POPRGDNE_Msk


	)

12642 
	#USB_OTG_HFIR_FRIVL_Pos
 (0U)

	)

12643 
	#USB_OTG_HFIR_FRIVL_Msk
 (0xFFFFU << 
USB_OTG_HFIR_FRIVL_Pos
è

	)

12644 
	#USB_OTG_HFIR_FRIVL
 
USB_OTG_HFIR_FRIVL_Msk


	)

12647 
	#USB_OTG_HFNUM_FRNUM_Pos
 (0U)

	)

12648 
	#USB_OTG_HFNUM_FRNUM_Msk
 (0xFFFFU << 
USB_OTG_HFNUM_FRNUM_Pos
è

	)

12649 
	#USB_OTG_HFNUM_FRNUM
 
USB_OTG_HFNUM_FRNUM_Msk


	)

12650 
	#USB_OTG_HFNUM_FTREM_Pos
 (16U)

	)

12651 
	#USB_OTG_HFNUM_FTREM_Msk
 (0xFFFFU << 
USB_OTG_HFNUM_FTREM_Pos
è

	)

12652 
	#USB_OTG_HFNUM_FTREM
 
USB_OTG_HFNUM_FTREM_Msk


	)

12655 
	#USB_OTG_DSTS_SUSPSTS_Pos
 (0U)

	)

12656 
	#USB_OTG_DSTS_SUSPSTS_Msk
 (0x1U << 
USB_OTG_DSTS_SUSPSTS_Pos
è

	)

12657 
	#USB_OTG_DSTS_SUSPSTS
 
USB_OTG_DSTS_SUSPSTS_Msk


	)

12659 
	#USB_OTG_DSTS_ENUMSPD_Pos
 (1U)

	)

12660 
	#USB_OTG_DSTS_ENUMSPD_Msk
 (0x3U << 
USB_OTG_DSTS_ENUMSPD_Pos
è

	)

12661 
	#USB_OTG_DSTS_ENUMSPD
 
USB_OTG_DSTS_ENUMSPD_Msk


	)

12662 
	#USB_OTG_DSTS_ENUMSPD_0
 (0x1U << 
USB_OTG_DSTS_ENUMSPD_Pos
è

	)

12663 
	#USB_OTG_DSTS_ENUMSPD_1
 (0x2U << 
USB_OTG_DSTS_ENUMSPD_Pos
è

	)

12664 
	#USB_OTG_DSTS_EERR_Pos
 (3U)

	)

12665 
	#USB_OTG_DSTS_EERR_Msk
 (0x1U << 
USB_OTG_DSTS_EERR_Pos
è

	)

12666 
	#USB_OTG_DSTS_EERR
 
USB_OTG_DSTS_EERR_Msk


	)

12667 
	#USB_OTG_DSTS_FNSOF_Pos
 (8U)

	)

12668 
	#USB_OTG_DSTS_FNSOF_Msk
 (0x3FFFU << 
USB_OTG_DSTS_FNSOF_Pos
è

	)

12669 
	#USB_OTG_DSTS_FNSOF
 
USB_OTG_DSTS_FNSOF_Msk


	)

12672 
	#USB_OTG_GAHBCFG_GINT_Pos
 (0U)

	)

12673 
	#USB_OTG_GAHBCFG_GINT_Msk
 (0x1U << 
USB_OTG_GAHBCFG_GINT_Pos
è

	)

12674 
	#USB_OTG_GAHBCFG_GINT
 
USB_OTG_GAHBCFG_GINT_Msk


	)

12675 
	#USB_OTG_GAHBCFG_HBSTLEN_Pos
 (1U)

	)

12676 
	#USB_OTG_GAHBCFG_HBSTLEN_Msk
 (0xFU << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

12677 
	#USB_OTG_GAHBCFG_HBSTLEN
 
USB_OTG_GAHBCFG_HBSTLEN_Msk


	)

12678 
	#USB_OTG_GAHBCFG_HBSTLEN_0
 (0x0U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

12679 
	#USB_OTG_GAHBCFG_HBSTLEN_1
 (0x1U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

12680 
	#USB_OTG_GAHBCFG_HBSTLEN_2
 (0x3U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

12681 
	#USB_OTG_GAHBCFG_HBSTLEN_3
 (0x5U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

12682 
	#USB_OTG_GAHBCFG_HBSTLEN_4
 (0x7U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

12683 
	#USB_OTG_GAHBCFG_DMAEN_Pos
 (5U)

	)

12684 
	#USB_OTG_GAHBCFG_DMAEN_Msk
 (0x1U << 
USB_OTG_GAHBCFG_DMAEN_Pos
è

	)

12685 
	#USB_OTG_GAHBCFG_DMAEN
 
USB_OTG_GAHBCFG_DMAEN_Msk


	)

12686 
	#USB_OTG_GAHBCFG_TXFELVL_Pos
 (7U)

	)

12687 
	#USB_OTG_GAHBCFG_TXFELVL_Msk
 (0x1U << 
USB_OTG_GAHBCFG_TXFELVL_Pos
è

	)

12688 
	#USB_OTG_GAHBCFG_TXFELVL
 
USB_OTG_GAHBCFG_TXFELVL_Msk


	)

12689 
	#USB_OTG_GAHBCFG_PTXFELVL_Pos
 (8U)

	)

12690 
	#USB_OTG_GAHBCFG_PTXFELVL_Msk
 (0x1U << 
USB_OTG_GAHBCFG_PTXFELVL_Pos
è

	)

12691 
	#USB_OTG_GAHBCFG_PTXFELVL
 
USB_OTG_GAHBCFG_PTXFELVL_Msk


	)

12695 
	#USB_OTG_GUSBCFG_TOCAL_Pos
 (0U)

	)

12696 
	#USB_OTG_GUSBCFG_TOCAL_Msk
 (0x7U << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

12697 
	#USB_OTG_GUSBCFG_TOCAL
 
USB_OTG_GUSBCFG_TOCAL_Msk


	)

12698 
	#USB_OTG_GUSBCFG_TOCAL_0
 (0x1U << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

12699 
	#USB_OTG_GUSBCFG_TOCAL_1
 (0x2U << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

12700 
	#USB_OTG_GUSBCFG_TOCAL_2
 (0x4U << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

12701 
	#USB_OTG_GUSBCFG_PHYSEL_Pos
 (6U)

	)

12702 
	#USB_OTG_GUSBCFG_PHYSEL_Msk
 (0x1U << 
USB_OTG_GUSBCFG_PHYSEL_Pos
è

	)

12703 
	#USB_OTG_GUSBCFG_PHYSEL
 
USB_OTG_GUSBCFG_PHYSEL_Msk


	)

12704 
	#USB_OTG_GUSBCFG_SRPCAP_Pos
 (8U)

	)

12705 
	#USB_OTG_GUSBCFG_SRPCAP_Msk
 (0x1U << 
USB_OTG_GUSBCFG_SRPCAP_Pos
è

	)

12706 
	#USB_OTG_GUSBCFG_SRPCAP
 
USB_OTG_GUSBCFG_SRPCAP_Msk


	)

12707 
	#USB_OTG_GUSBCFG_HNPCAP_Pos
 (9U)

	)

12708 
	#USB_OTG_GUSBCFG_HNPCAP_Msk
 (0x1U << 
USB_OTG_GUSBCFG_HNPCAP_Pos
è

	)

12709 
	#USB_OTG_GUSBCFG_HNPCAP
 
USB_OTG_GUSBCFG_HNPCAP_Msk


	)

12710 
	#USB_OTG_GUSBCFG_TRDT_Pos
 (10U)

	)

12711 
	#USB_OTG_GUSBCFG_TRDT_Msk
 (0xFU << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

12712 
	#USB_OTG_GUSBCFG_TRDT
 
USB_OTG_GUSBCFG_TRDT_Msk


	)

12713 
	#USB_OTG_GUSBCFG_TRDT_0
 (0x1U << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

12714 
	#USB_OTG_GUSBCFG_TRDT_1
 (0x2U << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

12715 
	#USB_OTG_GUSBCFG_TRDT_2
 (0x4U << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

12716 
	#USB_OTG_GUSBCFG_TRDT_3
 (0x8U << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

12717 
	#USB_OTG_GUSBCFG_PHYLPCS_Pos
 (15U)

	)

12718 
	#USB_OTG_GUSBCFG_PHYLPCS_Msk
 (0x1U << 
USB_OTG_GUSBCFG_PHYLPCS_Pos
è

	)

12719 
	#USB_OTG_GUSBCFG_PHYLPCS
 
USB_OTG_GUSBCFG_PHYLPCS_Msk


	)

12720 
	#USB_OTG_GUSBCFG_ULPIFSLS_Pos
 (17U)

	)

12721 
	#USB_OTG_GUSBCFG_ULPIFSLS_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIFSLS_Pos
è

	)

12722 
	#USB_OTG_GUSBCFG_ULPIFSLS
 
USB_OTG_GUSBCFG_ULPIFSLS_Msk


	)

12723 
	#USB_OTG_GUSBCFG_ULPIAR_Pos
 (18U)

	)

12724 
	#USB_OTG_GUSBCFG_ULPIAR_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIAR_Pos
è

	)

12725 
	#USB_OTG_GUSBCFG_ULPIAR
 
USB_OTG_GUSBCFG_ULPIAR_Msk


	)

12726 
	#USB_OTG_GUSBCFG_ULPICSM_Pos
 (19U)

	)

12727 
	#USB_OTG_GUSBCFG_ULPICSM_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPICSM_Pos
è

	)

12728 
	#USB_OTG_GUSBCFG_ULPICSM
 
USB_OTG_GUSBCFG_ULPICSM_Msk


	)

12729 
	#USB_OTG_GUSBCFG_ULPIEVBUSD_Pos
 (20U)

	)

12730 
	#USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIEVBUSD_Pos
è

	)

12731 
	#USB_OTG_GUSBCFG_ULPIEVBUSD
 
USB_OTG_GUSBCFG_ULPIEVBUSD_Msk


	)

12732 
	#USB_OTG_GUSBCFG_ULPIEVBUSI_Pos
 (21U)

	)

12733 
	#USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIEVBUSI_Pos
è

	)

12734 
	#USB_OTG_GUSBCFG_ULPIEVBUSI
 
USB_OTG_GUSBCFG_ULPIEVBUSI_Msk


	)

12735 
	#USB_OTG_GUSBCFG_TSDPS_Pos
 (22U)

	)

12736 
	#USB_OTG_GUSBCFG_TSDPS_Msk
 (0x1U << 
USB_OTG_GUSBCFG_TSDPS_Pos
è

	)

12737 
	#USB_OTG_GUSBCFG_TSDPS
 
USB_OTG_GUSBCFG_TSDPS_Msk


	)

12738 
	#USB_OTG_GUSBCFG_PCCI_Pos
 (23U)

	)

12739 
	#USB_OTG_GUSBCFG_PCCI_Msk
 (0x1U << 
USB_OTG_GUSBCFG_PCCI_Pos
è

	)

12740 
	#USB_OTG_GUSBCFG_PCCI
 
USB_OTG_GUSBCFG_PCCI_Msk


	)

12741 
	#USB_OTG_GUSBCFG_PTCI_Pos
 (24U)

	)

12742 
	#USB_OTG_GUSBCFG_PTCI_Msk
 (0x1U << 
USB_OTG_GUSBCFG_PTCI_Pos
è

	)

12743 
	#USB_OTG_GUSBCFG_PTCI
 
USB_OTG_GUSBCFG_PTCI_Msk


	)

12744 
	#USB_OTG_GUSBCFG_ULPIIPD_Pos
 (25U)

	)

12745 
	#USB_OTG_GUSBCFG_ULPIIPD_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIIPD_Pos
è

	)

12746 
	#USB_OTG_GUSBCFG_ULPIIPD
 
USB_OTG_GUSBCFG_ULPIIPD_Msk


	)

12747 
	#USB_OTG_GUSBCFG_FHMOD_Pos
 (29U)

	)

12748 
	#USB_OTG_GUSBCFG_FHMOD_Msk
 (0x1U << 
USB_OTG_GUSBCFG_FHMOD_Pos
è

	)

12749 
	#USB_OTG_GUSBCFG_FHMOD
 
USB_OTG_GUSBCFG_FHMOD_Msk


	)

12750 
	#USB_OTG_GUSBCFG_FDMOD_Pos
 (30U)

	)

12751 
	#USB_OTG_GUSBCFG_FDMOD_Msk
 (0x1U << 
USB_OTG_GUSBCFG_FDMOD_Pos
è

	)

12752 
	#USB_OTG_GUSBCFG_FDMOD
 
USB_OTG_GUSBCFG_FDMOD_Msk


	)

12753 
	#USB_OTG_GUSBCFG_CTXPKT_Pos
 (31U)

	)

12754 
	#USB_OTG_GUSBCFG_CTXPKT_Msk
 (0x1U << 
USB_OTG_GUSBCFG_CTXPKT_Pos
è

	)

12755 
	#USB_OTG_GUSBCFG_CTXPKT
 
USB_OTG_GUSBCFG_CTXPKT_Msk


	)

12758 
	#USB_OTG_GRSTCTL_CSRST_Pos
 (0U)

	)

12759 
	#USB_OTG_GRSTCTL_CSRST_Msk
 (0x1U << 
USB_OTG_GRSTCTL_CSRST_Pos
è

	)

12760 
	#USB_OTG_GRSTCTL_CSRST
 
USB_OTG_GRSTCTL_CSRST_Msk


	)

12761 
	#USB_OTG_GRSTCTL_HSRST_Pos
 (1U)

	)

12762 
	#USB_OTG_GRSTCTL_HSRST_Msk
 (0x1U << 
USB_OTG_GRSTCTL_HSRST_Pos
è

	)

12763 
	#USB_OTG_GRSTCTL_HSRST
 
USB_OTG_GRSTCTL_HSRST_Msk


	)

12764 
	#USB_OTG_GRSTCTL_FCRST_Pos
 (2U)

	)

12765 
	#USB_OTG_GRSTCTL_FCRST_Msk
 (0x1U << 
USB_OTG_GRSTCTL_FCRST_Pos
è

	)

12766 
	#USB_OTG_GRSTCTL_FCRST
 
USB_OTG_GRSTCTL_FCRST_Msk


	)

12767 
	#USB_OTG_GRSTCTL_RXFFLSH_Pos
 (4U)

	)

12768 
	#USB_OTG_GRSTCTL_RXFFLSH_Msk
 (0x1U << 
USB_OTG_GRSTCTL_RXFFLSH_Pos
è

	)

12769 
	#USB_OTG_GRSTCTL_RXFFLSH
 
USB_OTG_GRSTCTL_RXFFLSH_Msk


	)

12770 
	#USB_OTG_GRSTCTL_TXFFLSH_Pos
 (5U)

	)

12771 
	#USB_OTG_GRSTCTL_TXFFLSH_Msk
 (0x1U << 
USB_OTG_GRSTCTL_TXFFLSH_Pos
è

	)

12772 
	#USB_OTG_GRSTCTL_TXFFLSH
 
USB_OTG_GRSTCTL_TXFFLSH_Msk


	)

12775 
	#USB_OTG_GRSTCTL_TXFNUM_Pos
 (6U)

	)

12776 
	#USB_OTG_GRSTCTL_TXFNUM_Msk
 (0x1FU << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

12777 
	#USB_OTG_GRSTCTL_TXFNUM
 
USB_OTG_GRSTCTL_TXFNUM_Msk


	)

12778 
	#USB_OTG_GRSTCTL_TXFNUM_0
 (0x01U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

12779 
	#USB_OTG_GRSTCTL_TXFNUM_1
 (0x02U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

12780 
	#USB_OTG_GRSTCTL_TXFNUM_2
 (0x04U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

12781 
	#USB_OTG_GRSTCTL_TXFNUM_3
 (0x08U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

12782 
	#USB_OTG_GRSTCTL_TXFNUM_4
 (0x10U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

12783 
	#USB_OTG_GRSTCTL_DMAREQ_Pos
 (30U)

	)

12784 
	#USB_OTG_GRSTCTL_DMAREQ_Msk
 (0x1U << 
USB_OTG_GRSTCTL_DMAREQ_Pos
è

	)

12785 
	#USB_OTG_GRSTCTL_DMAREQ
 
USB_OTG_GRSTCTL_DMAREQ_Msk


	)

12786 
	#USB_OTG_GRSTCTL_AHBIDL_Pos
 (31U)

	)

12787 
	#USB_OTG_GRSTCTL_AHBIDL_Msk
 (0x1U << 
USB_OTG_GRSTCTL_AHBIDL_Pos
è

	)

12788 
	#USB_OTG_GRSTCTL_AHBIDL
 
USB_OTG_GRSTCTL_AHBIDL_Msk


	)

12791 
	#USB_OTG_DIEPMSK_XFRCM_Pos
 (0U)

	)

12792 
	#USB_OTG_DIEPMSK_XFRCM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_XFRCM_Pos
è

	)

12793 
	#USB_OTG_DIEPMSK_XFRCM
 
USB_OTG_DIEPMSK_XFRCM_Msk


	)

12794 
	#USB_OTG_DIEPMSK_EPDM_Pos
 (1U)

	)

12795 
	#USB_OTG_DIEPMSK_EPDM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_EPDM_Pos
è

	)

12796 
	#USB_OTG_DIEPMSK_EPDM
 
USB_OTG_DIEPMSK_EPDM_Msk


	)

12797 
	#USB_OTG_DIEPMSK_TOM_Pos
 (3U)

	)

12798 
	#USB_OTG_DIEPMSK_TOM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_TOM_Pos
è

	)

12799 
	#USB_OTG_DIEPMSK_TOM
 
USB_OTG_DIEPMSK_TOM_Msk


	)

12800 
	#USB_OTG_DIEPMSK_ITTXFEMSK_Pos
 (4U)

	)

12801 
	#USB_OTG_DIEPMSK_ITTXFEMSK_Msk
 (0x1U << 
USB_OTG_DIEPMSK_ITTXFEMSK_Pos
è

	)

12802 
	#USB_OTG_DIEPMSK_ITTXFEMSK
 
USB_OTG_DIEPMSK_ITTXFEMSK_Msk


	)

12803 
	#USB_OTG_DIEPMSK_INEPNMM_Pos
 (5U)

	)

12804 
	#USB_OTG_DIEPMSK_INEPNMM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_INEPNMM_Pos
è

	)

12805 
	#USB_OTG_DIEPMSK_INEPNMM
 
USB_OTG_DIEPMSK_INEPNMM_Msk


	)

12806 
	#USB_OTG_DIEPMSK_INEPNEM_Pos
 (6U)

	)

12807 
	#USB_OTG_DIEPMSK_INEPNEM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_INEPNEM_Pos
è

	)

12808 
	#USB_OTG_DIEPMSK_INEPNEM
 
USB_OTG_DIEPMSK_INEPNEM_Msk


	)

12809 
	#USB_OTG_DIEPMSK_TXFURM_Pos
 (8U)

	)

12810 
	#USB_OTG_DIEPMSK_TXFURM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_TXFURM_Pos
è

	)

12811 
	#USB_OTG_DIEPMSK_TXFURM
 
USB_OTG_DIEPMSK_TXFURM_Msk


	)

12812 
	#USB_OTG_DIEPMSK_BIM_Pos
 (9U)

	)

12813 
	#USB_OTG_DIEPMSK_BIM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_BIM_Pos
è

	)

12814 
	#USB_OTG_DIEPMSK_BIM
 
USB_OTG_DIEPMSK_BIM_Msk


	)

12817 
	#USB_OTG_HPTXSTS_PTXFSAVL_Pos
 (0U)

	)

12818 
	#USB_OTG_HPTXSTS_PTXFSAVL_Msk
 (0xFFFFU << 
USB_OTG_HPTXSTS_PTXFSAVL_Pos
è

	)

12819 
	#USB_OTG_HPTXSTS_PTXFSAVL
 
USB_OTG_HPTXSTS_PTXFSAVL_Msk


	)

12820 
	#USB_OTG_HPTXSTS_PTXQSAV_Pos
 (16U)

	)

12821 
	#USB_OTG_HPTXSTS_PTXQSAV_Msk
 (0xFFU << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

12822 
	#USB_OTG_HPTXSTS_PTXQSAV
 
USB_OTG_HPTXSTS_PTXQSAV_Msk


	)

12823 
	#USB_OTG_HPTXSTS_PTXQSAV_0
 (0x01U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

12824 
	#USB_OTG_HPTXSTS_PTXQSAV_1
 (0x02U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

12825 
	#USB_OTG_HPTXSTS_PTXQSAV_2
 (0x04U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

12826 
	#USB_OTG_HPTXSTS_PTXQSAV_3
 (0x08U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

12827 
	#USB_OTG_HPTXSTS_PTXQSAV_4
 (0x10U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

12828 
	#USB_OTG_HPTXSTS_PTXQSAV_5
 (0x20U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

12829 
	#USB_OTG_HPTXSTS_PTXQSAV_6
 (0x40U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

12830 
	#USB_OTG_HPTXSTS_PTXQSAV_7
 (0x80U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

12832 
	#USB_OTG_HPTXSTS_PTXQTOP_Pos
 (24U)

	)

12833 
	#USB_OTG_HPTXSTS_PTXQTOP_Msk
 (0xFFU << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

12834 
	#USB_OTG_HPTXSTS_PTXQTOP
 
USB_OTG_HPTXSTS_PTXQTOP_Msk


	)

12835 
	#USB_OTG_HPTXSTS_PTXQTOP_0
 (0x01U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

12836 
	#USB_OTG_HPTXSTS_PTXQTOP_1
 (0x02U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

12837 
	#USB_OTG_HPTXSTS_PTXQTOP_2
 (0x04U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

12838 
	#USB_OTG_HPTXSTS_PTXQTOP_3
 (0x08U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

12839 
	#USB_OTG_HPTXSTS_PTXQTOP_4
 (0x10U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

12840 
	#USB_OTG_HPTXSTS_PTXQTOP_5
 (0x20U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

12841 
	#USB_OTG_HPTXSTS_PTXQTOP_6
 (0x40U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

12842 
	#USB_OTG_HPTXSTS_PTXQTOP_7
 (0x80U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

12845 
	#USB_OTG_HAINT_HAINT_Pos
 (0U)

	)

12846 
	#USB_OTG_HAINT_HAINT_Msk
 (0xFFFFU << 
USB_OTG_HAINT_HAINT_Pos
è

	)

12847 
	#USB_OTG_HAINT_HAINT
 
USB_OTG_HAINT_HAINT_Msk


	)

12850 
	#USB_OTG_DOEPMSK_XFRCM_Pos
 (0U)

	)

12851 
	#USB_OTG_DOEPMSK_XFRCM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_XFRCM_Pos
è

	)

12852 
	#USB_OTG_DOEPMSK_XFRCM
 
USB_OTG_DOEPMSK_XFRCM_Msk


	)

12853 
	#USB_OTG_DOEPMSK_EPDM_Pos
 (1U)

	)

12854 
	#USB_OTG_DOEPMSK_EPDM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_EPDM_Pos
è

	)

12855 
	#USB_OTG_DOEPMSK_EPDM
 
USB_OTG_DOEPMSK_EPDM_Msk


	)

12856 
	#USB_OTG_DOEPMSK_STUPM_Pos
 (3U)

	)

12857 
	#USB_OTG_DOEPMSK_STUPM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_STUPM_Pos
è

	)

12858 
	#USB_OTG_DOEPMSK_STUPM
 
USB_OTG_DOEPMSK_STUPM_Msk


	)

12859 
	#USB_OTG_DOEPMSK_OTEPDM_Pos
 (4U)

	)

12860 
	#USB_OTG_DOEPMSK_OTEPDM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_OTEPDM_Pos
è

	)

12861 
	#USB_OTG_DOEPMSK_OTEPDM
 
USB_OTG_DOEPMSK_OTEPDM_Msk


	)

12862 
	#USB_OTG_DOEPMSK_B2BSTUP_Pos
 (6U)

	)

12863 
	#USB_OTG_DOEPMSK_B2BSTUP_Msk
 (0x1U << 
USB_OTG_DOEPMSK_B2BSTUP_Pos
è

	)

12864 
	#USB_OTG_DOEPMSK_B2BSTUP
 
USB_OTG_DOEPMSK_B2BSTUP_Msk


	)

12865 
	#USB_OTG_DOEPMSK_OPEM_Pos
 (8U)

	)

12866 
	#USB_OTG_DOEPMSK_OPEM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_OPEM_Pos
è

	)

12867 
	#USB_OTG_DOEPMSK_OPEM
 
USB_OTG_DOEPMSK_OPEM_Msk


	)

12868 
	#USB_OTG_DOEPMSK_BOIM_Pos
 (9U)

	)

12869 
	#USB_OTG_DOEPMSK_BOIM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_BOIM_Pos
è

	)

12870 
	#USB_OTG_DOEPMSK_BOIM
 
USB_OTG_DOEPMSK_BOIM_Msk


	)

12873 
	#USB_OTG_GINTSTS_CMOD_Pos
 (0U)

	)

12874 
	#USB_OTG_GINTSTS_CMOD_Msk
 (0x1U << 
USB_OTG_GINTSTS_CMOD_Pos
è

	)

12875 
	#USB_OTG_GINTSTS_CMOD
 
USB_OTG_GINTSTS_CMOD_Msk


	)

12876 
	#USB_OTG_GINTSTS_MMIS_Pos
 (1U)

	)

12877 
	#USB_OTG_GINTSTS_MMIS_Msk
 (0x1U << 
USB_OTG_GINTSTS_MMIS_Pos
è

	)

12878 
	#USB_OTG_GINTSTS_MMIS
 
USB_OTG_GINTSTS_MMIS_Msk


	)

12879 
	#USB_OTG_GINTSTS_OTGINT_Pos
 (2U)

	)

12880 
	#USB_OTG_GINTSTS_OTGINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_OTGINT_Pos
è

	)

12881 
	#USB_OTG_GINTSTS_OTGINT
 
USB_OTG_GINTSTS_OTGINT_Msk


	)

12882 
	#USB_OTG_GINTSTS_SOF_Pos
 (3U)

	)

12883 
	#USB_OTG_GINTSTS_SOF_Msk
 (0x1U << 
USB_OTG_GINTSTS_SOF_Pos
è

	)

12884 
	#USB_OTG_GINTSTS_SOF
 
USB_OTG_GINTSTS_SOF_Msk


	)

12885 
	#USB_OTG_GINTSTS_RXFLVL_Pos
 (4U)

	)

12886 
	#USB_OTG_GINTSTS_RXFLVL_Msk
 (0x1U << 
USB_OTG_GINTSTS_RXFLVL_Pos
è

	)

12887 
	#USB_OTG_GINTSTS_RXFLVL
 
USB_OTG_GINTSTS_RXFLVL_Msk


	)

12888 
	#USB_OTG_GINTSTS_NPTXFE_Pos
 (5U)

	)

12889 
	#USB_OTG_GINTSTS_NPTXFE_Msk
 (0x1U << 
USB_OTG_GINTSTS_NPTXFE_Pos
è

	)

12890 
	#USB_OTG_GINTSTS_NPTXFE
 
USB_OTG_GINTSTS_NPTXFE_Msk


	)

12891 
	#USB_OTG_GINTSTS_GINAKEFF_Pos
 (6U)

	)

12892 
	#USB_OTG_GINTSTS_GINAKEFF_Msk
 (0x1U << 
USB_OTG_GINTSTS_GINAKEFF_Pos
è

	)

12893 
	#USB_OTG_GINTSTS_GINAKEFF
 
USB_OTG_GINTSTS_GINAKEFF_Msk


	)

12894 
	#USB_OTG_GINTSTS_BOUTNAKEFF_Pos
 (7U)

	)

12895 
	#USB_OTG_GINTSTS_BOUTNAKEFF_Msk
 (0x1U << 
USB_OTG_GINTSTS_BOUTNAKEFF_Pos
è

	)

12896 
	#USB_OTG_GINTSTS_BOUTNAKEFF
 
USB_OTG_GINTSTS_BOUTNAKEFF_Msk


	)

12897 
	#USB_OTG_GINTSTS_ESUSP_Pos
 (10U)

	)

12898 
	#USB_OTG_GINTSTS_ESUSP_Msk
 (0x1U << 
USB_OTG_GINTSTS_ESUSP_Pos
è

	)

12899 
	#USB_OTG_GINTSTS_ESUSP
 
USB_OTG_GINTSTS_ESUSP_Msk


	)

12900 
	#USB_OTG_GINTSTS_USBSUSP_Pos
 (11U)

	)

12901 
	#USB_OTG_GINTSTS_USBSUSP_Msk
 (0x1U << 
USB_OTG_GINTSTS_USBSUSP_Pos
è

	)

12902 
	#USB_OTG_GINTSTS_USBSUSP
 
USB_OTG_GINTSTS_USBSUSP_Msk


	)

12903 
	#USB_OTG_GINTSTS_USBRST_Pos
 (12U)

	)

12904 
	#USB_OTG_GINTSTS_USBRST_Msk
 (0x1U << 
USB_OTG_GINTSTS_USBRST_Pos
è

	)

12905 
	#USB_OTG_GINTSTS_USBRST
 
USB_OTG_GINTSTS_USBRST_Msk


	)

12906 
	#USB_OTG_GINTSTS_ENUMDNE_Pos
 (13U)

	)

12907 
	#USB_OTG_GINTSTS_ENUMDNE_Msk
 (0x1U << 
USB_OTG_GINTSTS_ENUMDNE_Pos
è

	)

12908 
	#USB_OTG_GINTSTS_ENUMDNE
 
USB_OTG_GINTSTS_ENUMDNE_Msk


	)

12909 
	#USB_OTG_GINTSTS_ISOODRP_Pos
 (14U)

	)

12910 
	#USB_OTG_GINTSTS_ISOODRP_Msk
 (0x1U << 
USB_OTG_GINTSTS_ISOODRP_Pos
è

	)

12911 
	#USB_OTG_GINTSTS_ISOODRP
 
USB_OTG_GINTSTS_ISOODRP_Msk


	)

12912 
	#USB_OTG_GINTSTS_EOPF_Pos
 (15U)

	)

12913 
	#USB_OTG_GINTSTS_EOPF_Msk
 (0x1U << 
USB_OTG_GINTSTS_EOPF_Pos
è

	)

12914 
	#USB_OTG_GINTSTS_EOPF
 
USB_OTG_GINTSTS_EOPF_Msk


	)

12915 
	#USB_OTG_GINTSTS_IEPINT_Pos
 (18U)

	)

12916 
	#USB_OTG_GINTSTS_IEPINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_IEPINT_Pos
è

	)

12917 
	#USB_OTG_GINTSTS_IEPINT
 
USB_OTG_GINTSTS_IEPINT_Msk


	)

12918 
	#USB_OTG_GINTSTS_OEPINT_Pos
 (19U)

	)

12919 
	#USB_OTG_GINTSTS_OEPINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_OEPINT_Pos
è

	)

12920 
	#USB_OTG_GINTSTS_OEPINT
 
USB_OTG_GINTSTS_OEPINT_Msk


	)

12921 
	#USB_OTG_GINTSTS_IISOIXFR_Pos
 (20U)

	)

12922 
	#USB_OTG_GINTSTS_IISOIXFR_Msk
 (0x1U << 
USB_OTG_GINTSTS_IISOIXFR_Pos
è

	)

12923 
	#USB_OTG_GINTSTS_IISOIXFR
 
USB_OTG_GINTSTS_IISOIXFR_Msk


	)

12924 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos
 (21U)

	)

12925 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
 (0x1U << 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos
è

	)

12926 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk


	)

12927 
	#USB_OTG_GINTSTS_DATAFSUSP_Pos
 (22U)

	)

12928 
	#USB_OTG_GINTSTS_DATAFSUSP_Msk
 (0x1U << 
USB_OTG_GINTSTS_DATAFSUSP_Pos
è

	)

12929 
	#USB_OTG_GINTSTS_DATAFSUSP
 
USB_OTG_GINTSTS_DATAFSUSP_Msk


	)

12930 
	#USB_OTG_GINTSTS_HPRTINT_Pos
 (24U)

	)

12931 
	#USB_OTG_GINTSTS_HPRTINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_HPRTINT_Pos
è

	)

12932 
	#USB_OTG_GINTSTS_HPRTINT
 
USB_OTG_GINTSTS_HPRTINT_Msk


	)

12933 
	#USB_OTG_GINTSTS_HCINT_Pos
 (25U)

	)

12934 
	#USB_OTG_GINTSTS_HCINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_HCINT_Pos
è

	)

12935 
	#USB_OTG_GINTSTS_HCINT
 
USB_OTG_GINTSTS_HCINT_Msk


	)

12936 
	#USB_OTG_GINTSTS_PTXFE_Pos
 (26U)

	)

12937 
	#USB_OTG_GINTSTS_PTXFE_Msk
 (0x1U << 
USB_OTG_GINTSTS_PTXFE_Pos
è

	)

12938 
	#USB_OTG_GINTSTS_PTXFE
 
USB_OTG_GINTSTS_PTXFE_Msk


	)

12939 
	#USB_OTG_GINTSTS_CIDSCHG_Pos
 (28U)

	)

12940 
	#USB_OTG_GINTSTS_CIDSCHG_Msk
 (0x1U << 
USB_OTG_GINTSTS_CIDSCHG_Pos
è

	)

12941 
	#USB_OTG_GINTSTS_CIDSCHG
 
USB_OTG_GINTSTS_CIDSCHG_Msk


	)

12942 
	#USB_OTG_GINTSTS_DISCINT_Pos
 (29U)

	)

12943 
	#USB_OTG_GINTSTS_DISCINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_DISCINT_Pos
è

	)

12944 
	#USB_OTG_GINTSTS_DISCINT
 
USB_OTG_GINTSTS_DISCINT_Msk


	)

12945 
	#USB_OTG_GINTSTS_SRQINT_Pos
 (30U)

	)

12946 
	#USB_OTG_GINTSTS_SRQINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_SRQINT_Pos
è

	)

12947 
	#USB_OTG_GINTSTS_SRQINT
 
USB_OTG_GINTSTS_SRQINT_Msk


	)

12948 
	#USB_OTG_GINTSTS_WKUINT_Pos
 (31U)

	)

12949 
	#USB_OTG_GINTSTS_WKUINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_WKUINT_Pos
è

	)

12950 
	#USB_OTG_GINTSTS_WKUINT
 
USB_OTG_GINTSTS_WKUINT_Msk


	)

12953 
	#USB_OTG_GINTMSK_MMISM_Pos
 (1U)

	)

12954 
	#USB_OTG_GINTMSK_MMISM_Msk
 (0x1U << 
USB_OTG_GINTMSK_MMISM_Pos
è

	)

12955 
	#USB_OTG_GINTMSK_MMISM
 
USB_OTG_GINTMSK_MMISM_Msk


	)

12956 
	#USB_OTG_GINTMSK_OTGINT_Pos
 (2U)

	)

12957 
	#USB_OTG_GINTMSK_OTGINT_Msk
 (0x1U << 
USB_OTG_GINTMSK_OTGINT_Pos
è

	)

12958 
	#USB_OTG_GINTMSK_OTGINT
 
USB_OTG_GINTMSK_OTGINT_Msk


	)

12959 
	#USB_OTG_GINTMSK_SOFM_Pos
 (3U)

	)

12960 
	#USB_OTG_GINTMSK_SOFM_Msk
 (0x1U << 
USB_OTG_GINTMSK_SOFM_Pos
è

	)

12961 
	#USB_OTG_GINTMSK_SOFM
 
USB_OTG_GINTMSK_SOFM_Msk


	)

12962 
	#USB_OTG_GINTMSK_RXFLVLM_Pos
 (4U)

	)

12963 
	#USB_OTG_GINTMSK_RXFLVLM_Msk
 (0x1U << 
USB_OTG_GINTMSK_RXFLVLM_Pos
è

	)

12964 
	#USB_OTG_GINTMSK_RXFLVLM
 
USB_OTG_GINTMSK_RXFLVLM_Msk


	)

12965 
	#USB_OTG_GINTMSK_NPTXFEM_Pos
 (5U)

	)

12966 
	#USB_OTG_GINTMSK_NPTXFEM_Msk
 (0x1U << 
USB_OTG_GINTMSK_NPTXFEM_Pos
è

	)

12967 
	#USB_OTG_GINTMSK_NPTXFEM
 
USB_OTG_GINTMSK_NPTXFEM_Msk


	)

12968 
	#USB_OTG_GINTMSK_GINAKEFFM_Pos
 (6U)

	)

12969 
	#USB_OTG_GINTMSK_GINAKEFFM_Msk
 (0x1U << 
USB_OTG_GINTMSK_GINAKEFFM_Pos
è

	)

12970 
	#USB_OTG_GINTMSK_GINAKEFFM
 
USB_OTG_GINTMSK_GINAKEFFM_Msk


	)

12971 
	#USB_OTG_GINTMSK_GONAKEFFM_Pos
 (7U)

	)

12972 
	#USB_OTG_GINTMSK_GONAKEFFM_Msk
 (0x1U << 
USB_OTG_GINTMSK_GONAKEFFM_Pos
è

	)

12973 
	#USB_OTG_GINTMSK_GONAKEFFM
 
USB_OTG_GINTMSK_GONAKEFFM_Msk


	)

12974 
	#USB_OTG_GINTMSK_ESUSPM_Pos
 (10U)

	)

12975 
	#USB_OTG_GINTMSK_ESUSPM_Msk
 (0x1U << 
USB_OTG_GINTMSK_ESUSPM_Pos
è

	)

12976 
	#USB_OTG_GINTMSK_ESUSPM
 
USB_OTG_GINTMSK_ESUSPM_Msk


	)

12977 
	#USB_OTG_GINTMSK_USBSUSPM_Pos
 (11U)

	)

12978 
	#USB_OTG_GINTMSK_USBSUSPM_Msk
 (0x1U << 
USB_OTG_GINTMSK_USBSUSPM_Pos
è

	)

12979 
	#USB_OTG_GINTMSK_USBSUSPM
 
USB_OTG_GINTMSK_USBSUSPM_Msk


	)

12980 
	#USB_OTG_GINTMSK_USBRST_Pos
 (12U)

	)

12981 
	#USB_OTG_GINTMSK_USBRST_Msk
 (0x1U << 
USB_OTG_GINTMSK_USBRST_Pos
è

	)

12982 
	#USB_OTG_GINTMSK_USBRST
 
USB_OTG_GINTMSK_USBRST_Msk


	)

12983 
	#USB_OTG_GINTMSK_ENUMDNEM_Pos
 (13U)

	)

12984 
	#USB_OTG_GINTMSK_ENUMDNEM_Msk
 (0x1U << 
USB_OTG_GINTMSK_ENUMDNEM_Pos
è

	)

12985 
	#USB_OTG_GINTMSK_ENUMDNEM
 
USB_OTG_GINTMSK_ENUMDNEM_Msk


	)

12986 
	#USB_OTG_GINTMSK_ISOODRPM_Pos
 (14U)

	)

12987 
	#USB_OTG_GINTMSK_ISOODRPM_Msk
 (0x1U << 
USB_OTG_GINTMSK_ISOODRPM_Pos
è

	)

12988 
	#USB_OTG_GINTMSK_ISOODRPM
 
USB_OTG_GINTMSK_ISOODRPM_Msk


	)

12989 
	#USB_OTG_GINTMSK_EOPFM_Pos
 (15U)

	)

12990 
	#USB_OTG_GINTMSK_EOPFM_Msk
 (0x1U << 
USB_OTG_GINTMSK_EOPFM_Pos
è

	)

12991 
	#USB_OTG_GINTMSK_EOPFM
 
USB_OTG_GINTMSK_EOPFM_Msk


	)

12992 
	#USB_OTG_GINTMSK_EPMISM_Pos
 (17U)

	)

12993 
	#USB_OTG_GINTMSK_EPMISM_Msk
 (0x1U << 
USB_OTG_GINTMSK_EPMISM_Pos
è

	)

12994 
	#USB_OTG_GINTMSK_EPMISM
 
USB_OTG_GINTMSK_EPMISM_Msk


	)

12995 
	#USB_OTG_GINTMSK_IEPINT_Pos
 (18U)

	)

12996 
	#USB_OTG_GINTMSK_IEPINT_Msk
 (0x1U << 
USB_OTG_GINTMSK_IEPINT_Pos
è

	)

12997 
	#USB_OTG_GINTMSK_IEPINT
 
USB_OTG_GINTMSK_IEPINT_Msk


	)

12998 
	#USB_OTG_GINTMSK_OEPINT_Pos
 (19U)

	)

12999 
	#USB_OTG_GINTMSK_OEPINT_Msk
 (0x1U << 
USB_OTG_GINTMSK_OEPINT_Pos
è

	)

13000 
	#USB_OTG_GINTMSK_OEPINT
 
USB_OTG_GINTMSK_OEPINT_Msk


	)

13001 
	#USB_OTG_GINTMSK_IISOIXFRM_Pos
 (20U)

	)

13002 
	#USB_OTG_GINTMSK_IISOIXFRM_Msk
 (0x1U << 
USB_OTG_GINTMSK_IISOIXFRM_Pos
è

	)

13003 
	#USB_OTG_GINTMSK_IISOIXFRM
 
USB_OTG_GINTMSK_IISOIXFRM_Msk


	)

13004 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos
 (21U)

	)

13005 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
 (0x1U << 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos
è

	)

13006 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk


	)

13007 
	#USB_OTG_GINTMSK_FSUSPM_Pos
 (22U)

	)

13008 
	#USB_OTG_GINTMSK_FSUSPM_Msk
 (0x1U << 
USB_OTG_GINTMSK_FSUSPM_Pos
è

	)

13009 
	#USB_OTG_GINTMSK_FSUSPM
 
USB_OTG_GINTMSK_FSUSPM_Msk


	)

13010 
	#USB_OTG_GINTMSK_PRTIM_Pos
 (24U)

	)

13011 
	#USB_OTG_GINTMSK_PRTIM_Msk
 (0x1U << 
USB_OTG_GINTMSK_PRTIM_Pos
è

	)

13012 
	#USB_OTG_GINTMSK_PRTIM
 
USB_OTG_GINTMSK_PRTIM_Msk


	)

13013 
	#USB_OTG_GINTMSK_HCIM_Pos
 (25U)

	)

13014 
	#USB_OTG_GINTMSK_HCIM_Msk
 (0x1U << 
USB_OTG_GINTMSK_HCIM_Pos
è

	)

13015 
	#USB_OTG_GINTMSK_HCIM
 
USB_OTG_GINTMSK_HCIM_Msk


	)

13016 
	#USB_OTG_GINTMSK_PTXFEM_Pos
 (26U)

	)

13017 
	#USB_OTG_GINTMSK_PTXFEM_Msk
 (0x1U << 
USB_OTG_GINTMSK_PTXFEM_Pos
è

	)

13018 
	#USB_OTG_GINTMSK_PTXFEM
 
USB_OTG_GINTMSK_PTXFEM_Msk


	)

13019 
	#USB_OTG_GINTMSK_CIDSCHGM_Pos
 (28U)

	)

13020 
	#USB_OTG_GINTMSK_CIDSCHGM_Msk
 (0x1U << 
USB_OTG_GINTMSK_CIDSCHGM_Pos
è

	)

13021 
	#USB_OTG_GINTMSK_CIDSCHGM
 
USB_OTG_GINTMSK_CIDSCHGM_Msk


	)

13022 
	#USB_OTG_GINTMSK_DISCINT_Pos
 (29U)

	)

13023 
	#USB_OTG_GINTMSK_DISCINT_Msk
 (0x1U << 
USB_OTG_GINTMSK_DISCINT_Pos
è

	)

13024 
	#USB_OTG_GINTMSK_DISCINT
 
USB_OTG_GINTMSK_DISCINT_Msk


	)

13025 
	#USB_OTG_GINTMSK_SRQIM_Pos
 (30U)

	)

13026 
	#USB_OTG_GINTMSK_SRQIM_Msk
 (0x1U << 
USB_OTG_GINTMSK_SRQIM_Pos
è

	)

13027 
	#USB_OTG_GINTMSK_SRQIM
 
USB_OTG_GINTMSK_SRQIM_Msk


	)

13028 
	#USB_OTG_GINTMSK_WUIM_Pos
 (31U)

	)

13029 
	#USB_OTG_GINTMSK_WUIM_Msk
 (0x1U << 
USB_OTG_GINTMSK_WUIM_Pos
è

	)

13030 
	#USB_OTG_GINTMSK_WUIM
 
USB_OTG_GINTMSK_WUIM_Msk


	)

13033 
	#USB_OTG_DAINT_IEPINT_Pos
 (0U)

	)

13034 
	#USB_OTG_DAINT_IEPINT_Msk
 (0xFFFFU << 
USB_OTG_DAINT_IEPINT_Pos
è

	)

13035 
	#USB_OTG_DAINT_IEPINT
 
USB_OTG_DAINT_IEPINT_Msk


	)

13036 
	#USB_OTG_DAINT_OEPINT_Pos
 (16U)

	)

13037 
	#USB_OTG_DAINT_OEPINT_Msk
 (0xFFFFU << 
USB_OTG_DAINT_OEPINT_Pos
è

	)

13038 
	#USB_OTG_DAINT_OEPINT
 
USB_OTG_DAINT_OEPINT_Msk


	)

13041 
	#USB_OTG_HAINTMSK_HAINTM_Pos
 (0U)

	)

13042 
	#USB_OTG_HAINTMSK_HAINTM_Msk
 (0xFFFFU << 
USB_OTG_HAINTMSK_HAINTM_Pos
è

	)

13043 
	#USB_OTG_HAINTMSK_HAINTM
 
USB_OTG_HAINTMSK_HAINTM_Msk


	)

13046 
	#USB_OTG_GRXSTSP_EPNUM_Pos
 (0U)

	)

13047 
	#USB_OTG_GRXSTSP_EPNUM_Msk
 (0xFU << 
USB_OTG_GRXSTSP_EPNUM_Pos
è

	)

13048 
	#USB_OTG_GRXSTSP_EPNUM
 
USB_OTG_GRXSTSP_EPNUM_Msk


	)

13049 
	#USB_OTG_GRXSTSP_BCNT_Pos
 (4U)

	)

13050 
	#USB_OTG_GRXSTSP_BCNT_Msk
 (0x7FFU << 
USB_OTG_GRXSTSP_BCNT_Pos
è

	)

13051 
	#USB_OTG_GRXSTSP_BCNT
 
USB_OTG_GRXSTSP_BCNT_Msk


	)

13052 
	#USB_OTG_GRXSTSP_DPID_Pos
 (15U)

	)

13053 
	#USB_OTG_GRXSTSP_DPID_Msk
 (0x3U << 
USB_OTG_GRXSTSP_DPID_Pos
è

	)

13054 
	#USB_OTG_GRXSTSP_DPID
 
USB_OTG_GRXSTSP_DPID_Msk


	)

13055 
	#USB_OTG_GRXSTSP_PKTSTS_Pos
 (17U)

	)

13056 
	#USB_OTG_GRXSTSP_PKTSTS_Msk
 (0xFU << 
USB_OTG_GRXSTSP_PKTSTS_Pos
è

	)

13057 
	#USB_OTG_GRXSTSP_PKTSTS
 
USB_OTG_GRXSTSP_PKTSTS_Msk


	)

13060 
	#USB_OTG_DAINTMSK_IEPM_Pos
 (0U)

	)

13061 
	#USB_OTG_DAINTMSK_IEPM_Msk
 (0xFFFFU << 
USB_OTG_DAINTMSK_IEPM_Pos
è

	)

13062 
	#USB_OTG_DAINTMSK_IEPM
 
USB_OTG_DAINTMSK_IEPM_Msk


	)

13063 
	#USB_OTG_DAINTMSK_OEPM_Pos
 (16U)

	)

13064 
	#USB_OTG_DAINTMSK_OEPM_Msk
 (0xFFFFU << 
USB_OTG_DAINTMSK_OEPM_Pos
è

	)

13065 
	#USB_OTG_DAINTMSK_OEPM
 
USB_OTG_DAINTMSK_OEPM_Msk


	)

13069 
	#USB_OTG_CHNUM_Pos
 (0U)

	)

13070 
	#USB_OTG_CHNUM_Msk
 (0xFU << 
USB_OTG_CHNUM_Pos
è

	)

13071 
	#USB_OTG_CHNUM
 
USB_OTG_CHNUM_Msk


	)

13072 
	#USB_OTG_CHNUM_0
 (0x1U << 
USB_OTG_CHNUM_Pos
è

	)

13073 
	#USB_OTG_CHNUM_1
 (0x2U << 
USB_OTG_CHNUM_Pos
è

	)

13074 
	#USB_OTG_CHNUM_2
 (0x4U << 
USB_OTG_CHNUM_Pos
è

	)

13075 
	#USB_OTG_CHNUM_3
 (0x8U << 
USB_OTG_CHNUM_Pos
è

	)

13076 
	#USB_OTG_BCNT_Pos
 (4U)

	)

13077 
	#USB_OTG_BCNT_Msk
 (0x7FFU << 
USB_OTG_BCNT_Pos
è

	)

13078 
	#USB_OTG_BCNT
 
USB_OTG_BCNT_Msk


	)

13080 
	#USB_OTG_DPID_Pos
 (15U)

	)

13081 
	#USB_OTG_DPID_Msk
 (0x3U << 
USB_OTG_DPID_Pos
è

	)

13082 
	#USB_OTG_DPID
 
USB_OTG_DPID_Msk


	)

13083 
	#USB_OTG_DPID_0
 (0x1U << 
USB_OTG_DPID_Pos
è

	)

13084 
	#USB_OTG_DPID_1
 (0x2U << 
USB_OTG_DPID_Pos
è

	)

13086 
	#USB_OTG_PKTSTS_Pos
 (17U)

	)

13087 
	#USB_OTG_PKTSTS_Msk
 (0xFU << 
USB_OTG_PKTSTS_Pos
è

	)

13088 
	#USB_OTG_PKTSTS
 
USB_OTG_PKTSTS_Msk


	)

13089 
	#USB_OTG_PKTSTS_0
 (0x1U << 
USB_OTG_PKTSTS_Pos
è

	)

13090 
	#USB_OTG_PKTSTS_1
 (0x2U << 
USB_OTG_PKTSTS_Pos
è

	)

13091 
	#USB_OTG_PKTSTS_2
 (0x4U << 
USB_OTG_PKTSTS_Pos
è

	)

13092 
	#USB_OTG_PKTSTS_3
 (0x8U << 
USB_OTG_PKTSTS_Pos
è

	)

13094 
	#USB_OTG_EPNUM_Pos
 (0U)

	)

13095 
	#USB_OTG_EPNUM_Msk
 (0xFU << 
USB_OTG_EPNUM_Pos
è

	)

13096 
	#USB_OTG_EPNUM
 
USB_OTG_EPNUM_Msk


	)

13097 
	#USB_OTG_EPNUM_0
 (0x1U << 
USB_OTG_EPNUM_Pos
è

	)

13098 
	#USB_OTG_EPNUM_1
 (0x2U << 
USB_OTG_EPNUM_Pos
è

	)

13099 
	#USB_OTG_EPNUM_2
 (0x4U << 
USB_OTG_EPNUM_Pos
è

	)

13100 
	#USB_OTG_EPNUM_3
 (0x8U << 
USB_OTG_EPNUM_Pos
è

	)

13102 
	#USB_OTG_FRMNUM_Pos
 (21U)

	)

13103 
	#USB_OTG_FRMNUM_Msk
 (0xFU << 
USB_OTG_FRMNUM_Pos
è

	)

13104 
	#USB_OTG_FRMNUM
 
USB_OTG_FRMNUM_Msk


	)

13105 
	#USB_OTG_FRMNUM_0
 (0x1U << 
USB_OTG_FRMNUM_Pos
è

	)

13106 
	#USB_OTG_FRMNUM_1
 (0x2U << 
USB_OTG_FRMNUM_Pos
è

	)

13107 
	#USB_OTG_FRMNUM_2
 (0x4U << 
USB_OTG_FRMNUM_Pos
è

	)

13108 
	#USB_OTG_FRMNUM_3
 (0x8U << 
USB_OTG_FRMNUM_Pos
è

	)

13112 
	#USB_OTG_CHNUM_Pos
 (0U)

	)

13113 
	#USB_OTG_CHNUM_Msk
 (0xFU << 
USB_OTG_CHNUM_Pos
è

	)

13114 
	#USB_OTG_CHNUM
 
USB_OTG_CHNUM_Msk


	)

13115 
	#USB_OTG_CHNUM_0
 (0x1U << 
USB_OTG_CHNUM_Pos
è

	)

13116 
	#USB_OTG_CHNUM_1
 (0x2U << 
USB_OTG_CHNUM_Pos
è

	)

13117 
	#USB_OTG_CHNUM_2
 (0x4U << 
USB_OTG_CHNUM_Pos
è

	)

13118 
	#USB_OTG_CHNUM_3
 (0x8U << 
USB_OTG_CHNUM_Pos
è

	)

13119 
	#USB_OTG_BCNT_Pos
 (4U)

	)

13120 
	#USB_OTG_BCNT_Msk
 (0x7FFU << 
USB_OTG_BCNT_Pos
è

	)

13121 
	#USB_OTG_BCNT
 
USB_OTG_BCNT_Msk


	)

13123 
	#USB_OTG_DPID_Pos
 (15U)

	)

13124 
	#USB_OTG_DPID_Msk
 (0x3U << 
USB_OTG_DPID_Pos
è

	)

13125 
	#USB_OTG_DPID
 
USB_OTG_DPID_Msk


	)

13126 
	#USB_OTG_DPID_0
 (0x1U << 
USB_OTG_DPID_Pos
è

	)

13127 
	#USB_OTG_DPID_1
 (0x2U << 
USB_OTG_DPID_Pos
è

	)

13129 
	#USB_OTG_PKTSTS_Pos
 (17U)

	)

13130 
	#USB_OTG_PKTSTS_Msk
 (0xFU << 
USB_OTG_PKTSTS_Pos
è

	)

13131 
	#USB_OTG_PKTSTS
 
USB_OTG_PKTSTS_Msk


	)

13132 
	#USB_OTG_PKTSTS_0
 (0x1U << 
USB_OTG_PKTSTS_Pos
è

	)

13133 
	#USB_OTG_PKTSTS_1
 (0x2U << 
USB_OTG_PKTSTS_Pos
è

	)

13134 
	#USB_OTG_PKTSTS_2
 (0x4U << 
USB_OTG_PKTSTS_Pos
è

	)

13135 
	#USB_OTG_PKTSTS_3
 (0x8U << 
USB_OTG_PKTSTS_Pos
è

	)

13137 
	#USB_OTG_EPNUM_Pos
 (0U)

	)

13138 
	#USB_OTG_EPNUM_Msk
 (0xFU << 
USB_OTG_EPNUM_Pos
è

	)

13139 
	#USB_OTG_EPNUM
 
USB_OTG_EPNUM_Msk


	)

13140 
	#USB_OTG_EPNUM_0
 (0x1U << 
USB_OTG_EPNUM_Pos
è

	)

13141 
	#USB_OTG_EPNUM_1
 (0x2U << 
USB_OTG_EPNUM_Pos
è

	)

13142 
	#USB_OTG_EPNUM_2
 (0x4U << 
USB_OTG_EPNUM_Pos
è

	)

13143 
	#USB_OTG_EPNUM_3
 (0x8U << 
USB_OTG_EPNUM_Pos
è

	)

13145 
	#USB_OTG_FRMNUM_Pos
 (21U)

	)

13146 
	#USB_OTG_FRMNUM_Msk
 (0xFU << 
USB_OTG_FRMNUM_Pos
è

	)

13147 
	#USB_OTG_FRMNUM
 
USB_OTG_FRMNUM_Msk


	)

13148 
	#USB_OTG_FRMNUM_0
 (0x1U << 
USB_OTG_FRMNUM_Pos
è

	)

13149 
	#USB_OTG_FRMNUM_1
 (0x2U << 
USB_OTG_FRMNUM_Pos
è

	)

13150 
	#USB_OTG_FRMNUM_2
 (0x4U << 
USB_OTG_FRMNUM_Pos
è

	)

13151 
	#USB_OTG_FRMNUM_3
 (0x8U << 
USB_OTG_FRMNUM_Pos
è

	)

13154 
	#USB_OTG_GRXFSIZ_RXFD_Pos
 (0U)

	)

13155 
	#USB_OTG_GRXFSIZ_RXFD_Msk
 (0xFFFFU << 
USB_OTG_GRXFSIZ_RXFD_Pos
è

	)

13156 
	#USB_OTG_GRXFSIZ_RXFD
 
USB_OTG_GRXFSIZ_RXFD_Msk


	)

13159 
	#USB_OTG_DVBUSDIS_VBUSDT_Pos
 (0U)

	)

13160 
	#USB_OTG_DVBUSDIS_VBUSDT_Msk
 (0xFFFFU << 
USB_OTG_DVBUSDIS_VBUSDT_Pos
è

	)

13161 
	#USB_OTG_DVBUSDIS_VBUSDT
 
USB_OTG_DVBUSDIS_VBUSDT_Msk


	)

13164 
	#USB_OTG_NPTXFSA_Pos
 (0U)

	)

13165 
	#USB_OTG_NPTXFSA_Msk
 (0xFFFFU << 
USB_OTG_NPTXFSA_Pos
è

	)

13166 
	#USB_OTG_NPTXFSA
 
USB_OTG_NPTXFSA_Msk


	)

13167 
	#USB_OTG_NPTXFD_Pos
 (16U)

	)

13168 
	#USB_OTG_NPTXFD_Msk
 (0xFFFFU << 
USB_OTG_NPTXFD_Pos
è

	)

13169 
	#USB_OTG_NPTXFD
 
USB_OTG_NPTXFD_Msk


	)

13170 
	#USB_OTG_TX0FSA_Pos
 (0U)

	)

13171 
	#USB_OTG_TX0FSA_Msk
 (0xFFFFU << 
USB_OTG_TX0FSA_Pos
è

	)

13172 
	#USB_OTG_TX0FSA
 
USB_OTG_TX0FSA_Msk


	)

13173 
	#USB_OTG_TX0FD_Pos
 (16U)

	)

13174 
	#USB_OTG_TX0FD_Msk
 (0xFFFFU << 
USB_OTG_TX0FD_Pos
è

	)

13175 
	#USB_OTG_TX0FD
 
USB_OTG_TX0FD_Msk


	)

13178 
	#USB_OTG_DVBUSPULSE_DVBUSP_Pos
 (0U)

	)

13179 
	#USB_OTG_DVBUSPULSE_DVBUSP_Msk
 (0xFFFU << 
USB_OTG_DVBUSPULSE_DVBUSP_Pos
è

	)

13180 
	#USB_OTG_DVBUSPULSE_DVBUSP
 
USB_OTG_DVBUSPULSE_DVBUSP_Msk


	)

13183 
	#USB_OTG_GNPTXSTS_NPTXFSAV_Pos
 (0U)

	)

13184 
	#USB_OTG_GNPTXSTS_NPTXFSAV_Msk
 (0xFFFFU << 
USB_OTG_GNPTXSTS_NPTXFSAV_Pos
è

	)

13185 
	#USB_OTG_GNPTXSTS_NPTXFSAV
 
USB_OTG_GNPTXSTS_NPTXFSAV_Msk


	)

13187 
	#USB_OTG_GNPTXSTS_NPTQXSAV_Pos
 (16U)

	)

13188 
	#USB_OTG_GNPTXSTS_NPTQXSAV_Msk
 (0xFFU << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

13189 
	#USB_OTG_GNPTXSTS_NPTQXSAV
 
USB_OTG_GNPTXSTS_NPTQXSAV_Msk


	)

13190 
	#USB_OTG_GNPTXSTS_NPTQXSAV_0
 (0x01U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

13191 
	#USB_OTG_GNPTXSTS_NPTQXSAV_1
 (0x02U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

13192 
	#USB_OTG_GNPTXSTS_NPTQXSAV_2
 (0x04U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

13193 
	#USB_OTG_GNPTXSTS_NPTQXSAV_3
 (0x08U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

13194 
	#USB_OTG_GNPTXSTS_NPTQXSAV_4
 (0x10U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

13195 
	#USB_OTG_GNPTXSTS_NPTQXSAV_5
 (0x20U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

13196 
	#USB_OTG_GNPTXSTS_NPTQXSAV_6
 (0x40U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

13197 
	#USB_OTG_GNPTXSTS_NPTQXSAV_7
 (0x80U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

13199 
	#USB_OTG_GNPTXSTS_NPTXQTOP_Pos
 (24U)

	)

13200 
	#USB_OTG_GNPTXSTS_NPTXQTOP_Msk
 (0x7FU << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

13201 
	#USB_OTG_GNPTXSTS_NPTXQTOP
 
USB_OTG_GNPTXSTS_NPTXQTOP_Msk


	)

13202 
	#USB_OTG_GNPTXSTS_NPTXQTOP_0
 (0x01U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

13203 
	#USB_OTG_GNPTXSTS_NPTXQTOP_1
 (0x02U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

13204 
	#USB_OTG_GNPTXSTS_NPTXQTOP_2
 (0x04U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

13205 
	#USB_OTG_GNPTXSTS_NPTXQTOP_3
 (0x08U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

13206 
	#USB_OTG_GNPTXSTS_NPTXQTOP_4
 (0x10U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

13207 
	#USB_OTG_GNPTXSTS_NPTXQTOP_5
 (0x20U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

13208 
	#USB_OTG_GNPTXSTS_NPTXQTOP_6
 (0x40U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

13211 
	#USB_OTG_DTHRCTL_NONISOTHREN_Pos
 (0U)

	)

13212 
	#USB_OTG_DTHRCTL_NONISOTHREN_Msk
 (0x1U << 
USB_OTG_DTHRCTL_NONISOTHREN_Pos
è

	)

13213 
	#USB_OTG_DTHRCTL_NONISOTHREN
 
USB_OTG_DTHRCTL_NONISOTHREN_Msk


	)

13214 
	#USB_OTG_DTHRCTL_ISOTHREN_Pos
 (1U)

	)

13215 
	#USB_OTG_DTHRCTL_ISOTHREN_Msk
 (0x1U << 
USB_OTG_DTHRCTL_ISOTHREN_Pos
è

	)

13216 
	#USB_OTG_DTHRCTL_ISOTHREN
 
USB_OTG_DTHRCTL_ISOTHREN_Msk


	)

13218 
	#USB_OTG_DTHRCTL_TXTHRLEN_Pos
 (2U)

	)

13219 
	#USB_OTG_DTHRCTL_TXTHRLEN_Msk
 (0x1FFU << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13220 
	#USB_OTG_DTHRCTL_TXTHRLEN
 
USB_OTG_DTHRCTL_TXTHRLEN_Msk


	)

13221 
	#USB_OTG_DTHRCTL_TXTHRLEN_0
 (0x001U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13222 
	#USB_OTG_DTHRCTL_TXTHRLEN_1
 (0x002U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13223 
	#USB_OTG_DTHRCTL_TXTHRLEN_2
 (0x004U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13224 
	#USB_OTG_DTHRCTL_TXTHRLEN_3
 (0x008U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13225 
	#USB_OTG_DTHRCTL_TXTHRLEN_4
 (0x010U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13226 
	#USB_OTG_DTHRCTL_TXTHRLEN_5
 (0x020U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13227 
	#USB_OTG_DTHRCTL_TXTHRLEN_6
 (0x040U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13228 
	#USB_OTG_DTHRCTL_TXTHRLEN_7
 (0x080U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13229 
	#USB_OTG_DTHRCTL_TXTHRLEN_8
 (0x100U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

13230 
	#USB_OTG_DTHRCTL_RXTHREN_Pos
 (16U)

	)

13231 
	#USB_OTG_DTHRCTL_RXTHREN_Msk
 (0x1U << 
USB_OTG_DTHRCTL_RXTHREN_Pos
è

	)

13232 
	#USB_OTG_DTHRCTL_RXTHREN
 
USB_OTG_DTHRCTL_RXTHREN_Msk


	)

13234 
	#USB_OTG_DTHRCTL_RXTHRLEN_Pos
 (17U)

	)

13235 
	#USB_OTG_DTHRCTL_RXTHRLEN_Msk
 (0x1FFU << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13236 
	#USB_OTG_DTHRCTL_RXTHRLEN
 
USB_OTG_DTHRCTL_RXTHRLEN_Msk


	)

13237 
	#USB_OTG_DTHRCTL_RXTHRLEN_0
 (0x001U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13238 
	#USB_OTG_DTHRCTL_RXTHRLEN_1
 (0x002U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13239 
	#USB_OTG_DTHRCTL_RXTHRLEN_2
 (0x004U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13240 
	#USB_OTG_DTHRCTL_RXTHRLEN_3
 (0x008U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13241 
	#USB_OTG_DTHRCTL_RXTHRLEN_4
 (0x010U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13242 
	#USB_OTG_DTHRCTL_RXTHRLEN_5
 (0x020U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13243 
	#USB_OTG_DTHRCTL_RXTHRLEN_6
 (0x040U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13244 
	#USB_OTG_DTHRCTL_RXTHRLEN_7
 (0x080U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13245 
	#USB_OTG_DTHRCTL_RXTHRLEN_8
 (0x100U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

13246 
	#USB_OTG_DTHRCTL_ARPEN_Pos
 (27U)

	)

13247 
	#USB_OTG_DTHRCTL_ARPEN_Msk
 (0x1U << 
USB_OTG_DTHRCTL_ARPEN_Pos
è

	)

13248 
	#USB_OTG_DTHRCTL_ARPEN
 
USB_OTG_DTHRCTL_ARPEN_Msk


	)

13251 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos
 (0U)

	)

13252 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
 (0xFFFFU << 
USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos
è

	)

13253 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM
 
USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk


	)

13256 
	#USB_OTG_DEACHINT_IEP1INT_Pos
 (1U)

	)

13257 
	#USB_OTG_DEACHINT_IEP1INT_Msk
 (0x1U << 
USB_OTG_DEACHINT_IEP1INT_Pos
è

	)

13258 
	#USB_OTG_DEACHINT_IEP1INT
 
USB_OTG_DEACHINT_IEP1INT_Msk


	)

13259 
	#USB_OTG_DEACHINT_OEP1INT_Pos
 (17U)

	)

13260 
	#USB_OTG_DEACHINT_OEP1INT_Msk
 (0x1U << 
USB_OTG_DEACHINT_OEP1INT_Pos
è

	)

13261 
	#USB_OTG_DEACHINT_OEP1INT
 
USB_OTG_DEACHINT_OEP1INT_Msk


	)

13264 
	#USB_OTG_GCCFG_PWRDWN_Pos
 (16U)

	)

13265 
	#USB_OTG_GCCFG_PWRDWN_Msk
 (0x1U << 
USB_OTG_GCCFG_PWRDWN_Pos
è

	)

13266 
	#USB_OTG_GCCFG_PWRDWN
 
USB_OTG_GCCFG_PWRDWN_Msk


	)

13267 
	#USB_OTG_GCCFG_I2CPADEN_Pos
 (17U)

	)

13268 
	#USB_OTG_GCCFG_I2CPADEN_Msk
 (0x1U << 
USB_OTG_GCCFG_I2CPADEN_Pos
è

	)

13269 
	#USB_OTG_GCCFG_I2CPADEN
 
USB_OTG_GCCFG_I2CPADEN_Msk


	)

13270 
	#USB_OTG_GCCFG_VBUSASEN_Pos
 (18U)

	)

13271 
	#USB_OTG_GCCFG_VBUSASEN_Msk
 (0x1U << 
USB_OTG_GCCFG_VBUSASEN_Pos
è

	)

13272 
	#USB_OTG_GCCFG_VBUSASEN
 
USB_OTG_GCCFG_VBUSASEN_Msk


	)

13273 
	#USB_OTG_GCCFG_VBUSBSEN_Pos
 (19U)

	)

13274 
	#USB_OTG_GCCFG_VBUSBSEN_Msk
 (0x1U << 
USB_OTG_GCCFG_VBUSBSEN_Pos
è

	)

13275 
	#USB_OTG_GCCFG_VBUSBSEN
 
USB_OTG_GCCFG_VBUSBSEN_Msk


	)

13276 
	#USB_OTG_GCCFG_SOFOUTEN_Pos
 (20U)

	)

13277 
	#USB_OTG_GCCFG_SOFOUTEN_Msk
 (0x1U << 
USB_OTG_GCCFG_SOFOUTEN_Pos
è

	)

13278 
	#USB_OTG_GCCFG_SOFOUTEN
 
USB_OTG_GCCFG_SOFOUTEN_Msk


	)

13279 
	#USB_OTG_GCCFG_NOVBUSSENS_Pos
 (21U)

	)

13280 
	#USB_OTG_GCCFG_NOVBUSSENS_Msk
 (0x1U << 
USB_OTG_GCCFG_NOVBUSSENS_Pos
è

	)

13281 
	#USB_OTG_GCCFG_NOVBUSSENS
 
USB_OTG_GCCFG_NOVBUSSENS_Msk


	)

13284 
	#USB_OTG_DEACHINTMSK_IEP1INTM_Pos
 (1U)

	)

13285 
	#USB_OTG_DEACHINTMSK_IEP1INTM_Msk
 (0x1U << 
USB_OTG_DEACHINTMSK_IEP1INTM_Pos
è

	)

13286 
	#USB_OTG_DEACHINTMSK_IEP1INTM
 
USB_OTG_DEACHINTMSK_IEP1INTM_Msk


	)

13287 
	#USB_OTG_DEACHINTMSK_OEP1INTM_Pos
 (17U)

	)

13288 
	#USB_OTG_DEACHINTMSK_OEP1INTM_Msk
 (0x1U << 
USB_OTG_DEACHINTMSK_OEP1INTM_Pos
è

	)

13289 
	#USB_OTG_DEACHINTMSK_OEP1INTM
 
USB_OTG_DEACHINTMSK_OEP1INTM_Msk


	)

13292 
	#USB_OTG_CID_PRODUCT_ID_Pos
 (0U)

	)

13293 
	#USB_OTG_CID_PRODUCT_ID_Msk
 (0xFFFFFFFFU << 
USB_OTG_CID_PRODUCT_ID_Pos
è

	)

13294 
	#USB_OTG_CID_PRODUCT_ID
 
USB_OTG_CID_PRODUCT_ID_Msk


	)

13297 
	#USB_OTG_DIEPEACHMSK1_XFRCM_Pos
 (0U)

	)

13298 
	#USB_OTG_DIEPEACHMSK1_XFRCM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_XFRCM_Pos
è

	)

13299 
	#USB_OTG_DIEPEACHMSK1_XFRCM
 
USB_OTG_DIEPEACHMSK1_XFRCM_Msk


	)

13300 
	#USB_OTG_DIEPEACHMSK1_EPDM_Pos
 (1U)

	)

13301 
	#USB_OTG_DIEPEACHMSK1_EPDM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_EPDM_Pos
è

	)

13302 
	#USB_OTG_DIEPEACHMSK1_EPDM
 
USB_OTG_DIEPEACHMSK1_EPDM_Msk


	)

13303 
	#USB_OTG_DIEPEACHMSK1_TOM_Pos
 (3U)

	)

13304 
	#USB_OTG_DIEPEACHMSK1_TOM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_TOM_Pos
è

	)

13305 
	#USB_OTG_DIEPEACHMSK1_TOM
 
USB_OTG_DIEPEACHMSK1_TOM_Msk


	)

13306 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos
 (4U)

	)

13307 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos
è

	)

13308 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK
 
USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk


	)

13309 
	#USB_OTG_DIEPEACHMSK1_INEPNMM_Pos
 (5U)

	)

13310 
	#USB_OTG_DIEPEACHMSK1_INEPNMM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_INEPNMM_Pos
è

	)

13311 
	#USB_OTG_DIEPEACHMSK1_INEPNMM
 
USB_OTG_DIEPEACHMSK1_INEPNMM_Msk


	)

13312 
	#USB_OTG_DIEPEACHMSK1_INEPNEM_Pos
 (6U)

	)

13313 
	#USB_OTG_DIEPEACHMSK1_INEPNEM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_INEPNEM_Pos
è

	)

13314 
	#USB_OTG_DIEPEACHMSK1_INEPNEM
 
USB_OTG_DIEPEACHMSK1_INEPNEM_Msk


	)

13315 
	#USB_OTG_DIEPEACHMSK1_TXFURM_Pos
 (8U)

	)

13316 
	#USB_OTG_DIEPEACHMSK1_TXFURM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_TXFURM_Pos
è

	)

13317 
	#USB_OTG_DIEPEACHMSK1_TXFURM
 
USB_OTG_DIEPEACHMSK1_TXFURM_Msk


	)

13318 
	#USB_OTG_DIEPEACHMSK1_BIM_Pos
 (9U)

	)

13319 
	#USB_OTG_DIEPEACHMSK1_BIM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_BIM_Pos
è

	)

13320 
	#USB_OTG_DIEPEACHMSK1_BIM
 
USB_OTG_DIEPEACHMSK1_BIM_Msk


	)

13321 
	#USB_OTG_DIEPEACHMSK1_NAKM_Pos
 (13U)

	)

13322 
	#USB_OTG_DIEPEACHMSK1_NAKM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_NAKM_Pos
è

	)

13323 
	#USB_OTG_DIEPEACHMSK1_NAKM
 
USB_OTG_DIEPEACHMSK1_NAKM_Msk


	)

13326 
	#USB_OTG_HPRT_PCSTS_Pos
 (0U)

	)

13327 
	#USB_OTG_HPRT_PCSTS_Msk
 (0x1U << 
USB_OTG_HPRT_PCSTS_Pos
è

	)

13328 
	#USB_OTG_HPRT_PCSTS
 
USB_OTG_HPRT_PCSTS_Msk


	)

13329 
	#USB_OTG_HPRT_PCDET_Pos
 (1U)

	)

13330 
	#USB_OTG_HPRT_PCDET_Msk
 (0x1U << 
USB_OTG_HPRT_PCDET_Pos
è

	)

13331 
	#USB_OTG_HPRT_PCDET
 
USB_OTG_HPRT_PCDET_Msk


	)

13332 
	#USB_OTG_HPRT_PENA_Pos
 (2U)

	)

13333 
	#USB_OTG_HPRT_PENA_Msk
 (0x1U << 
USB_OTG_HPRT_PENA_Pos
è

	)

13334 
	#USB_OTG_HPRT_PENA
 
USB_OTG_HPRT_PENA_Msk


	)

13335 
	#USB_OTG_HPRT_PENCHNG_Pos
 (3U)

	)

13336 
	#USB_OTG_HPRT_PENCHNG_Msk
 (0x1U << 
USB_OTG_HPRT_PENCHNG_Pos
è

	)

13337 
	#USB_OTG_HPRT_PENCHNG
 
USB_OTG_HPRT_PENCHNG_Msk


	)

13338 
	#USB_OTG_HPRT_POCA_Pos
 (4U)

	)

13339 
	#USB_OTG_HPRT_POCA_Msk
 (0x1U << 
USB_OTG_HPRT_POCA_Pos
è

	)

13340 
	#USB_OTG_HPRT_POCA
 
USB_OTG_HPRT_POCA_Msk


	)

13341 
	#USB_OTG_HPRT_POCCHNG_Pos
 (5U)

	)

13342 
	#USB_OTG_HPRT_POCCHNG_Msk
 (0x1U << 
USB_OTG_HPRT_POCCHNG_Pos
è

	)

13343 
	#USB_OTG_HPRT_POCCHNG
 
USB_OTG_HPRT_POCCHNG_Msk


	)

13344 
	#USB_OTG_HPRT_PRES_Pos
 (6U)

	)

13345 
	#USB_OTG_HPRT_PRES_Msk
 (0x1U << 
USB_OTG_HPRT_PRES_Pos
è

	)

13346 
	#USB_OTG_HPRT_PRES
 
USB_OTG_HPRT_PRES_Msk


	)

13347 
	#USB_OTG_HPRT_PSUSP_Pos
 (7U)

	)

13348 
	#USB_OTG_HPRT_PSUSP_Msk
 (0x1U << 
USB_OTG_HPRT_PSUSP_Pos
è

	)

13349 
	#USB_OTG_HPRT_PSUSP
 
USB_OTG_HPRT_PSUSP_Msk


	)

13350 
	#USB_OTG_HPRT_PRST_Pos
 (8U)

	)

13351 
	#USB_OTG_HPRT_PRST_Msk
 (0x1U << 
USB_OTG_HPRT_PRST_Pos
è

	)

13352 
	#USB_OTG_HPRT_PRST
 
USB_OTG_HPRT_PRST_Msk


	)

13354 
	#USB_OTG_HPRT_PLSTS_Pos
 (10U)

	)

13355 
	#USB_OTG_HPRT_PLSTS_Msk
 (0x3U << 
USB_OTG_HPRT_PLSTS_Pos
è

	)

13356 
	#USB_OTG_HPRT_PLSTS
 
USB_OTG_HPRT_PLSTS_Msk


	)

13357 
	#USB_OTG_HPRT_PLSTS_0
 (0x1U << 
USB_OTG_HPRT_PLSTS_Pos
è

	)

13358 
	#USB_OTG_HPRT_PLSTS_1
 (0x2U << 
USB_OTG_HPRT_PLSTS_Pos
è

	)

13359 
	#USB_OTG_HPRT_PPWR_Pos
 (12U)

	)

13360 
	#USB_OTG_HPRT_PPWR_Msk
 (0x1U << 
USB_OTG_HPRT_PPWR_Pos
è

	)

13361 
	#USB_OTG_HPRT_PPWR
 
USB_OTG_HPRT_PPWR_Msk


	)

13363 
	#USB_OTG_HPRT_PTCTL_Pos
 (13U)

	)

13364 
	#USB_OTG_HPRT_PTCTL_Msk
 (0xFU << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

13365 
	#USB_OTG_HPRT_PTCTL
 
USB_OTG_HPRT_PTCTL_Msk


	)

13366 
	#USB_OTG_HPRT_PTCTL_0
 (0x1U << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

13367 
	#USB_OTG_HPRT_PTCTL_1
 (0x2U << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

13368 
	#USB_OTG_HPRT_PTCTL_2
 (0x4U << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

13369 
	#USB_OTG_HPRT_PTCTL_3
 (0x8U << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

13371 
	#USB_OTG_HPRT_PSPD_Pos
 (17U)

	)

13372 
	#USB_OTG_HPRT_PSPD_Msk
 (0x3U << 
USB_OTG_HPRT_PSPD_Pos
è

	)

13373 
	#USB_OTG_HPRT_PSPD
 
USB_OTG_HPRT_PSPD_Msk


	)

13374 
	#USB_OTG_HPRT_PSPD_0
 (0x1U << 
USB_OTG_HPRT_PSPD_Pos
è

	)

13375 
	#USB_OTG_HPRT_PSPD_1
 (0x2U << 
USB_OTG_HPRT_PSPD_Pos
è

	)

13378 
	#USB_OTG_DOEPEACHMSK1_XFRCM_Pos
 (0U)

	)

13379 
	#USB_OTG_DOEPEACHMSK1_XFRCM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_XFRCM_Pos
è

	)

13380 
	#USB_OTG_DOEPEACHMSK1_XFRCM
 
USB_OTG_DOEPEACHMSK1_XFRCM_Msk


	)

13381 
	#USB_OTG_DOEPEACHMSK1_EPDM_Pos
 (1U)

	)

13382 
	#USB_OTG_DOEPEACHMSK1_EPDM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_EPDM_Pos
è

	)

13383 
	#USB_OTG_DOEPEACHMSK1_EPDM
 
USB_OTG_DOEPEACHMSK1_EPDM_Msk


	)

13384 
	#USB_OTG_DOEPEACHMSK1_TOM_Pos
 (3U)

	)

13385 
	#USB_OTG_DOEPEACHMSK1_TOM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_TOM_Pos
è

	)

13386 
	#USB_OTG_DOEPEACHMSK1_TOM
 
USB_OTG_DOEPEACHMSK1_TOM_Msk


	)

13387 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos
 (4U)

	)

13388 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos
è

	)

13389 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK
 
USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk


	)

13390 
	#USB_OTG_DOEPEACHMSK1_INEPNMM_Pos
 (5U)

	)

13391 
	#USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_INEPNMM_Pos
è

	)

13392 
	#USB_OTG_DOEPEACHMSK1_INEPNMM
 
USB_OTG_DOEPEACHMSK1_INEPNMM_Msk


	)

13393 
	#USB_OTG_DOEPEACHMSK1_INEPNEM_Pos
 (6U)

	)

13394 
	#USB_OTG_DOEPEACHMSK1_INEPNEM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_INEPNEM_Pos
è

	)

13395 
	#USB_OTG_DOEPEACHMSK1_INEPNEM
 
USB_OTG_DOEPEACHMSK1_INEPNEM_Msk


	)

13396 
	#USB_OTG_DOEPEACHMSK1_TXFURM_Pos
 (8U)

	)

13397 
	#USB_OTG_DOEPEACHMSK1_TXFURM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_TXFURM_Pos
è

	)

13398 
	#USB_OTG_DOEPEACHMSK1_TXFURM
 
USB_OTG_DOEPEACHMSK1_TXFURM_Msk


	)

13399 
	#USB_OTG_DOEPEACHMSK1_BIM_Pos
 (9U)

	)

13400 
	#USB_OTG_DOEPEACHMSK1_BIM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_BIM_Pos
è

	)

13401 
	#USB_OTG_DOEPEACHMSK1_BIM
 
USB_OTG_DOEPEACHMSK1_BIM_Msk


	)

13402 
	#USB_OTG_DOEPEACHMSK1_BERRM_Pos
 (12U)

	)

13403 
	#USB_OTG_DOEPEACHMSK1_BERRM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_BERRM_Pos
è

	)

13404 
	#USB_OTG_DOEPEACHMSK1_BERRM
 
USB_OTG_DOEPEACHMSK1_BERRM_Msk


	)

13405 
	#USB_OTG_DOEPEACHMSK1_NAKM_Pos
 (13U)

	)

13406 
	#USB_OTG_DOEPEACHMSK1_NAKM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_NAKM_Pos
è

	)

13407 
	#USB_OTG_DOEPEACHMSK1_NAKM
 
USB_OTG_DOEPEACHMSK1_NAKM_Msk


	)

13408 
	#USB_OTG_DOEPEACHMSK1_NYETM_Pos
 (14U)

	)

13409 
	#USB_OTG_DOEPEACHMSK1_NYETM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_NYETM_Pos
è

	)

13410 
	#USB_OTG_DOEPEACHMSK1_NYETM
 
USB_OTG_DOEPEACHMSK1_NYETM_Msk


	)

13413 
	#USB_OTG_HPTXFSIZ_PTXSA_Pos
 (0U)

	)

13414 
	#USB_OTG_HPTXFSIZ_PTXSA_Msk
 (0xFFFFU << 
USB_OTG_HPTXFSIZ_PTXSA_Pos
è

	)

13415 
	#USB_OTG_HPTXFSIZ_PTXSA
 
USB_OTG_HPTXFSIZ_PTXSA_Msk


	)

13416 
	#USB_OTG_HPTXFSIZ_PTXFD_Pos
 (16U)

	)

13417 
	#USB_OTG_HPTXFSIZ_PTXFD_Msk
 (0xFFFFU << 
USB_OTG_HPTXFSIZ_PTXFD_Pos
è

	)

13418 
	#USB_OTG_HPTXFSIZ_PTXFD
 
USB_OTG_HPTXFSIZ_PTXFD_Msk


	)

13421 
	#USB_OTG_DIEPCTL_MPSIZ_Pos
 (0U)

	)

13422 
	#USB_OTG_DIEPCTL_MPSIZ_Msk
 (0x7FFU << 
USB_OTG_DIEPCTL_MPSIZ_Pos
è

	)

13423 
	#USB_OTG_DIEPCTL_MPSIZ
 
USB_OTG_DIEPCTL_MPSIZ_Msk


	)

13424 
	#USB_OTG_DIEPCTL_USBAEP_Pos
 (15U)

	)

13425 
	#USB_OTG_DIEPCTL_USBAEP_Msk
 (0x1U << 
USB_OTG_DIEPCTL_USBAEP_Pos
è

	)

13426 
	#USB_OTG_DIEPCTL_USBAEP
 
USB_OTG_DIEPCTL_USBAEP_Msk


	)

13427 
	#USB_OTG_DIEPCTL_EONUM_DPID_Pos
 (16U)

	)

13428 
	#USB_OTG_DIEPCTL_EONUM_DPID_Msk
 (0x1U << 
USB_OTG_DIEPCTL_EONUM_DPID_Pos
è

	)

13429 
	#USB_OTG_DIEPCTL_EONUM_DPID
 
USB_OTG_DIEPCTL_EONUM_DPID_Msk


	)

13430 
	#USB_OTG_DIEPCTL_NAKSTS_Pos
 (17U)

	)

13431 
	#USB_OTG_DIEPCTL_NAKSTS_Msk
 (0x1U << 
USB_OTG_DIEPCTL_NAKSTS_Pos
è

	)

13432 
	#USB_OTG_DIEPCTL_NAKSTS
 
USB_OTG_DIEPCTL_NAKSTS_Msk


	)

13434 
	#USB_OTG_DIEPCTL_EPTYP_Pos
 (18U)

	)

13435 
	#USB_OTG_DIEPCTL_EPTYP_Msk
 (0x3U << 
USB_OTG_DIEPCTL_EPTYP_Pos
è

	)

13436 
	#USB_OTG_DIEPCTL_EPTYP
 
USB_OTG_DIEPCTL_EPTYP_Msk


	)

13437 
	#USB_OTG_DIEPCTL_EPTYP_0
 (0x1U << 
USB_OTG_DIEPCTL_EPTYP_Pos
è

	)

13438 
	#USB_OTG_DIEPCTL_EPTYP_1
 (0x2U << 
USB_OTG_DIEPCTL_EPTYP_Pos
è

	)

13439 
	#USB_OTG_DIEPCTL_STALL_Pos
 (21U)

	)

13440 
	#USB_OTG_DIEPCTL_STALL_Msk
 (0x1U << 
USB_OTG_DIEPCTL_STALL_Pos
è

	)

13441 
	#USB_OTG_DIEPCTL_STALL
 
USB_OTG_DIEPCTL_STALL_Msk


	)

13443 
	#USB_OTG_DIEPCTL_TXFNUM_Pos
 (22U)

	)

13444 
	#USB_OTG_DIEPCTL_TXFNUM_Msk
 (0xFU << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

13445 
	#USB_OTG_DIEPCTL_TXFNUM
 
USB_OTG_DIEPCTL_TXFNUM_Msk


	)

13446 
	#USB_OTG_DIEPCTL_TXFNUM_0
 (0x1U << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

13447 
	#USB_OTG_DIEPCTL_TXFNUM_1
 (0x2U << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

13448 
	#USB_OTG_DIEPCTL_TXFNUM_2
 (0x4U << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

13449 
	#USB_OTG_DIEPCTL_TXFNUM_3
 (0x8U << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

13450 
	#USB_OTG_DIEPCTL_CNAK_Pos
 (26U)

	)

13451 
	#USB_OTG_DIEPCTL_CNAK_Msk
 (0x1U << 
USB_OTG_DIEPCTL_CNAK_Pos
è

	)

13452 
	#USB_OTG_DIEPCTL_CNAK
 
USB_OTG_DIEPCTL_CNAK_Msk


	)

13453 
	#USB_OTG_DIEPCTL_SNAK_Pos
 (27U)

	)

13454 
	#USB_OTG_DIEPCTL_SNAK_Msk
 (0x1U << 
USB_OTG_DIEPCTL_SNAK_Pos
è

	)

13455 
	#USB_OTG_DIEPCTL_SNAK
 
USB_OTG_DIEPCTL_SNAK_Msk


	)

13456 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos
 (28U)

	)

13457 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
 (0x1U << 
USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos
è

	)

13458 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM
 
USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk


	)

13459 
	#USB_OTG_DIEPCTL_SODDFRM_Pos
 (29U)

	)

13460 
	#USB_OTG_DIEPCTL_SODDFRM_Msk
 (0x1U << 
USB_OTG_DIEPCTL_SODDFRM_Pos
è

	)

13461 
	#USB_OTG_DIEPCTL_SODDFRM
 
USB_OTG_DIEPCTL_SODDFRM_Msk


	)

13462 
	#USB_OTG_DIEPCTL_EPDIS_Pos
 (30U)

	)

13463 
	#USB_OTG_DIEPCTL_EPDIS_Msk
 (0x1U << 
USB_OTG_DIEPCTL_EPDIS_Pos
è

	)

13464 
	#USB_OTG_DIEPCTL_EPDIS
 
USB_OTG_DIEPCTL_EPDIS_Msk


	)

13465 
	#USB_OTG_DIEPCTL_EPENA_Pos
 (31U)

	)

13466 
	#USB_OTG_DIEPCTL_EPENA_Msk
 (0x1U << 
USB_OTG_DIEPCTL_EPENA_Pos
è

	)

13467 
	#USB_OTG_DIEPCTL_EPENA
 
USB_OTG_DIEPCTL_EPENA_Msk


	)

13470 
	#USB_OTG_HCCHAR_MPSIZ_Pos
 (0U)

	)

13471 
	#USB_OTG_HCCHAR_MPSIZ_Msk
 (0x7FFU << 
USB_OTG_HCCHAR_MPSIZ_Pos
è

	)

13472 
	#USB_OTG_HCCHAR_MPSIZ
 
USB_OTG_HCCHAR_MPSIZ_Msk


	)

13474 
	#USB_OTG_HCCHAR_EPNUM_Pos
 (11U)

	)

13475 
	#USB_OTG_HCCHAR_EPNUM_Msk
 (0xFU << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

13476 
	#USB_OTG_HCCHAR_EPNUM
 
USB_OTG_HCCHAR_EPNUM_Msk


	)

13477 
	#USB_OTG_HCCHAR_EPNUM_0
 (0x1U << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

13478 
	#USB_OTG_HCCHAR_EPNUM_1
 (0x2U << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

13479 
	#USB_OTG_HCCHAR_EPNUM_2
 (0x4U << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

13480 
	#USB_OTG_HCCHAR_EPNUM_3
 (0x8U << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

13481 
	#USB_OTG_HCCHAR_EPDIR_Pos
 (15U)

	)

13482 
	#USB_OTG_HCCHAR_EPDIR_Msk
 (0x1U << 
USB_OTG_HCCHAR_EPDIR_Pos
è

	)

13483 
	#USB_OTG_HCCHAR_EPDIR
 
USB_OTG_HCCHAR_EPDIR_Msk


	)

13484 
	#USB_OTG_HCCHAR_LSDEV_Pos
 (17U)

	)

13485 
	#USB_OTG_HCCHAR_LSDEV_Msk
 (0x1U << 
USB_OTG_HCCHAR_LSDEV_Pos
è

	)

13486 
	#USB_OTG_HCCHAR_LSDEV
 
USB_OTG_HCCHAR_LSDEV_Msk


	)

13488 
	#USB_OTG_HCCHAR_EPTYP_Pos
 (18U)

	)

13489 
	#USB_OTG_HCCHAR_EPTYP_Msk
 (0x3U << 
USB_OTG_HCCHAR_EPTYP_Pos
è

	)

13490 
	#USB_OTG_HCCHAR_EPTYP
 
USB_OTG_HCCHAR_EPTYP_Msk


	)

13491 
	#USB_OTG_HCCHAR_EPTYP_0
 (0x1U << 
USB_OTG_HCCHAR_EPTYP_Pos
è

	)

13492 
	#USB_OTG_HCCHAR_EPTYP_1
 (0x2U << 
USB_OTG_HCCHAR_EPTYP_Pos
è

	)

13494 
	#USB_OTG_HCCHAR_MC_Pos
 (20U)

	)

13495 
	#USB_OTG_HCCHAR_MC_Msk
 (0x3U << 
USB_OTG_HCCHAR_MC_Pos
è

	)

13496 
	#USB_OTG_HCCHAR_MC
 
USB_OTG_HCCHAR_MC_Msk


	)

13497 
	#USB_OTG_HCCHAR_MC_0
 (0x1U << 
USB_OTG_HCCHAR_MC_Pos
è

	)

13498 
	#USB_OTG_HCCHAR_MC_1
 (0x2U << 
USB_OTG_HCCHAR_MC_Pos
è

	)

13500 
	#USB_OTG_HCCHAR_DAD_Pos
 (22U)

	)

13501 
	#USB_OTG_HCCHAR_DAD_Msk
 (0x7FU << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

13502 
	#USB_OTG_HCCHAR_DAD
 
USB_OTG_HCCHAR_DAD_Msk


	)

13503 
	#USB_OTG_HCCHAR_DAD_0
 (0x01U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

13504 
	#USB_OTG_HCCHAR_DAD_1
 (0x02U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

13505 
	#USB_OTG_HCCHAR_DAD_2
 (0x04U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

13506 
	#USB_OTG_HCCHAR_DAD_3
 (0x08U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

13507 
	#USB_OTG_HCCHAR_DAD_4
 (0x10U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

13508 
	#USB_OTG_HCCHAR_DAD_5
 (0x20U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

13509 
	#USB_OTG_HCCHAR_DAD_6
 (0x40U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

13510 
	#USB_OTG_HCCHAR_ODDFRM_Pos
 (29U)

	)

13511 
	#USB_OTG_HCCHAR_ODDFRM_Msk
 (0x1U << 
USB_OTG_HCCHAR_ODDFRM_Pos
è

	)

13512 
	#USB_OTG_HCCHAR_ODDFRM
 
USB_OTG_HCCHAR_ODDFRM_Msk


	)

13513 
	#USB_OTG_HCCHAR_CHDIS_Pos
 (30U)

	)

13514 
	#USB_OTG_HCCHAR_CHDIS_Msk
 (0x1U << 
USB_OTG_HCCHAR_CHDIS_Pos
è

	)

13515 
	#USB_OTG_HCCHAR_CHDIS
 
USB_OTG_HCCHAR_CHDIS_Msk


	)

13516 
	#USB_OTG_HCCHAR_CHENA_Pos
 (31U)

	)

13517 
	#USB_OTG_HCCHAR_CHENA_Msk
 (0x1U << 
USB_OTG_HCCHAR_CHENA_Pos
è

	)

13518 
	#USB_OTG_HCCHAR_CHENA
 
USB_OTG_HCCHAR_CHENA_Msk


	)

13522 
	#USB_OTG_HCSPLT_PRTADDR_Pos
 (0U)

	)

13523 
	#USB_OTG_HCSPLT_PRTADDR_Msk
 (0x7FU << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

13524 
	#USB_OTG_HCSPLT_PRTADDR
 
USB_OTG_HCSPLT_PRTADDR_Msk


	)

13525 
	#USB_OTG_HCSPLT_PRTADDR_0
 (0x01U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

13526 
	#USB_OTG_HCSPLT_PRTADDR_1
 (0x02U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

13527 
	#USB_OTG_HCSPLT_PRTADDR_2
 (0x04U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

13528 
	#USB_OTG_HCSPLT_PRTADDR_3
 (0x08U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

13529 
	#USB_OTG_HCSPLT_PRTADDR_4
 (0x10U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

13530 
	#USB_OTG_HCSPLT_PRTADDR_5
 (0x20U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

13531 
	#USB_OTG_HCSPLT_PRTADDR_6
 (0x40U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

13533 
	#USB_OTG_HCSPLT_HUBADDR_Pos
 (7U)

	)

13534 
	#USB_OTG_HCSPLT_HUBADDR_Msk
 (0x7FU << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

13535 
	#USB_OTG_HCSPLT_HUBADDR
 
USB_OTG_HCSPLT_HUBADDR_Msk


	)

13536 
	#USB_OTG_HCSPLT_HUBADDR_0
 (0x01U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

13537 
	#USB_OTG_HCSPLT_HUBADDR_1
 (0x02U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

13538 
	#USB_OTG_HCSPLT_HUBADDR_2
 (0x04U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

13539 
	#USB_OTG_HCSPLT_HUBADDR_3
 (0x08U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

13540 
	#USB_OTG_HCSPLT_HUBADDR_4
 (0x10U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

13541 
	#USB_OTG_HCSPLT_HUBADDR_5
 (0x20U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

13542 
	#USB_OTG_HCSPLT_HUBADDR_6
 (0x40U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

13544 
	#USB_OTG_HCSPLT_XACTPOS_Pos
 (14U)

	)

13545 
	#USB_OTG_HCSPLT_XACTPOS_Msk
 (0x3U << 
USB_OTG_HCSPLT_XACTPOS_Pos
è

	)

13546 
	#USB_OTG_HCSPLT_XACTPOS
 
USB_OTG_HCSPLT_XACTPOS_Msk


	)

13547 
	#USB_OTG_HCSPLT_XACTPOS_0
 (0x1U << 
USB_OTG_HCSPLT_XACTPOS_Pos
è

	)

13548 
	#USB_OTG_HCSPLT_XACTPOS_1
 (0x2U << 
USB_OTG_HCSPLT_XACTPOS_Pos
è

	)

13549 
	#USB_OTG_HCSPLT_COMPLSPLT_Pos
 (16U)

	)

13550 
	#USB_OTG_HCSPLT_COMPLSPLT_Msk
 (0x1U << 
USB_OTG_HCSPLT_COMPLSPLT_Pos
è

	)

13551 
	#USB_OTG_HCSPLT_COMPLSPLT
 
USB_OTG_HCSPLT_COMPLSPLT_Msk


	)

13552 
	#USB_OTG_HCSPLT_SPLITEN_Pos
 (31U)

	)

13553 
	#USB_OTG_HCSPLT_SPLITEN_Msk
 (0x1U << 
USB_OTG_HCSPLT_SPLITEN_Pos
è

	)

13554 
	#USB_OTG_HCSPLT_SPLITEN
 
USB_OTG_HCSPLT_SPLITEN_Msk


	)

13557 
	#USB_OTG_HCINT_XFRC_Pos
 (0U)

	)

13558 
	#USB_OTG_HCINT_XFRC_Msk
 (0x1U << 
USB_OTG_HCINT_XFRC_Pos
è

	)

13559 
	#USB_OTG_HCINT_XFRC
 
USB_OTG_HCINT_XFRC_Msk


	)

13560 
	#USB_OTG_HCINT_CHH_Pos
 (1U)

	)

13561 
	#USB_OTG_HCINT_CHH_Msk
 (0x1U << 
USB_OTG_HCINT_CHH_Pos
è

	)

13562 
	#USB_OTG_HCINT_CHH
 
USB_OTG_HCINT_CHH_Msk


	)

13563 
	#USB_OTG_HCINT_AHBERR_Pos
 (2U)

	)

13564 
	#USB_OTG_HCINT_AHBERR_Msk
 (0x1U << 
USB_OTG_HCINT_AHBERR_Pos
è

	)

13565 
	#USB_OTG_HCINT_AHBERR
 
USB_OTG_HCINT_AHBERR_Msk


	)

13566 
	#USB_OTG_HCINT_STALL_Pos
 (3U)

	)

13567 
	#USB_OTG_HCINT_STALL_Msk
 (0x1U << 
USB_OTG_HCINT_STALL_Pos
è

	)

13568 
	#USB_OTG_HCINT_STALL
 
USB_OTG_HCINT_STALL_Msk


	)

13569 
	#USB_OTG_HCINT_NAK_Pos
 (4U)

	)

13570 
	#USB_OTG_HCINT_NAK_Msk
 (0x1U << 
USB_OTG_HCINT_NAK_Pos
è

	)

13571 
	#USB_OTG_HCINT_NAK
 
USB_OTG_HCINT_NAK_Msk


	)

13572 
	#USB_OTG_HCINT_ACK_Pos
 (5U)

	)

13573 
	#USB_OTG_HCINT_ACK_Msk
 (0x1U << 
USB_OTG_HCINT_ACK_Pos
è

	)

13574 
	#USB_OTG_HCINT_ACK
 
USB_OTG_HCINT_ACK_Msk


	)

13575 
	#USB_OTG_HCINT_NYET_Pos
 (6U)

	)

13576 
	#USB_OTG_HCINT_NYET_Msk
 (0x1U << 
USB_OTG_HCINT_NYET_Pos
è

	)

13577 
	#USB_OTG_HCINT_NYET
 
USB_OTG_HCINT_NYET_Msk


	)

13578 
	#USB_OTG_HCINT_TXERR_Pos
 (7U)

	)

13579 
	#USB_OTG_HCINT_TXERR_Msk
 (0x1U << 
USB_OTG_HCINT_TXERR_Pos
è

	)

13580 
	#USB_OTG_HCINT_TXERR
 
USB_OTG_HCINT_TXERR_Msk


	)

13581 
	#USB_OTG_HCINT_BBERR_Pos
 (8U)

	)

13582 
	#USB_OTG_HCINT_BBERR_Msk
 (0x1U << 
USB_OTG_HCINT_BBERR_Pos
è

	)

13583 
	#USB_OTG_HCINT_BBERR
 
USB_OTG_HCINT_BBERR_Msk


	)

13584 
	#USB_OTG_HCINT_FRMOR_Pos
 (9U)

	)

13585 
	#USB_OTG_HCINT_FRMOR_Msk
 (0x1U << 
USB_OTG_HCINT_FRMOR_Pos
è

	)

13586 
	#USB_OTG_HCINT_FRMOR
 
USB_OTG_HCINT_FRMOR_Msk


	)

13587 
	#USB_OTG_HCINT_DTERR_Pos
 (10U)

	)

13588 
	#USB_OTG_HCINT_DTERR_Msk
 (0x1U << 
USB_OTG_HCINT_DTERR_Pos
è

	)

13589 
	#USB_OTG_HCINT_DTERR
 
USB_OTG_HCINT_DTERR_Msk


	)

13592 
	#USB_OTG_DIEPINT_XFRC_Pos
 (0U)

	)

13593 
	#USB_OTG_DIEPINT_XFRC_Msk
 (0x1U << 
USB_OTG_DIEPINT_XFRC_Pos
è

	)

13594 
	#USB_OTG_DIEPINT_XFRC
 
USB_OTG_DIEPINT_XFRC_Msk


	)

13595 
	#USB_OTG_DIEPINT_EPDISD_Pos
 (1U)

	)

13596 
	#USB_OTG_DIEPINT_EPDISD_Msk
 (0x1U << 
USB_OTG_DIEPINT_EPDISD_Pos
è

	)

13597 
	#USB_OTG_DIEPINT_EPDISD
 
USB_OTG_DIEPINT_EPDISD_Msk


	)

13598 
	#USB_OTG_DIEPINT_TOC_Pos
 (3U)

	)

13599 
	#USB_OTG_DIEPINT_TOC_Msk
 (0x1U << 
USB_OTG_DIEPINT_TOC_Pos
è

	)

13600 
	#USB_OTG_DIEPINT_TOC
 
USB_OTG_DIEPINT_TOC_Msk


	)

13601 
	#USB_OTG_DIEPINT_ITTXFE_Pos
 (4U)

	)

13602 
	#USB_OTG_DIEPINT_ITTXFE_Msk
 (0x1U << 
USB_OTG_DIEPINT_ITTXFE_Pos
è

	)

13603 
	#USB_OTG_DIEPINT_ITTXFE
 
USB_OTG_DIEPINT_ITTXFE_Msk


	)

13604 
	#USB_OTG_DIEPINT_INEPNE_Pos
 (6U)

	)

13605 
	#USB_OTG_DIEPINT_INEPNE_Msk
 (0x1U << 
USB_OTG_DIEPINT_INEPNE_Pos
è

	)

13606 
	#USB_OTG_DIEPINT_INEPNE
 
USB_OTG_DIEPINT_INEPNE_Msk


	)

13607 
	#USB_OTG_DIEPINT_TXFE_Pos
 (7U)

	)

13608 
	#USB_OTG_DIEPINT_TXFE_Msk
 (0x1U << 
USB_OTG_DIEPINT_TXFE_Pos
è

	)

13609 
	#USB_OTG_DIEPINT_TXFE
 
USB_OTG_DIEPINT_TXFE_Msk


	)

13610 
	#USB_OTG_DIEPINT_TXFIFOUDRN_Pos
 (8U)

	)

13611 
	#USB_OTG_DIEPINT_TXFIFOUDRN_Msk
 (0x1U << 
USB_OTG_DIEPINT_TXFIFOUDRN_Pos
è

	)

13612 
	#USB_OTG_DIEPINT_TXFIFOUDRN
 
USB_OTG_DIEPINT_TXFIFOUDRN_Msk


	)

13613 
	#USB_OTG_DIEPINT_BNA_Pos
 (9U)

	)

13614 
	#USB_OTG_DIEPINT_BNA_Msk
 (0x1U << 
USB_OTG_DIEPINT_BNA_Pos
è

	)

13615 
	#USB_OTG_DIEPINT_BNA
 
USB_OTG_DIEPINT_BNA_Msk


	)

13616 
	#USB_OTG_DIEPINT_PKTDRPSTS_Pos
 (11U)

	)

13617 
	#USB_OTG_DIEPINT_PKTDRPSTS_Msk
 (0x1U << 
USB_OTG_DIEPINT_PKTDRPSTS_Pos
è

	)

13618 
	#USB_OTG_DIEPINT_PKTDRPSTS
 
USB_OTG_DIEPINT_PKTDRPSTS_Msk


	)

13619 
	#USB_OTG_DIEPINT_BERR_Pos
 (12U)

	)

13620 
	#USB_OTG_DIEPINT_BERR_Msk
 (0x1U << 
USB_OTG_DIEPINT_BERR_Pos
è

	)

13621 
	#USB_OTG_DIEPINT_BERR
 
USB_OTG_DIEPINT_BERR_Msk


	)

13622 
	#USB_OTG_DIEPINT_NAK_Pos
 (13U)

	)

13623 
	#USB_OTG_DIEPINT_NAK_Msk
 (0x1U << 
USB_OTG_DIEPINT_NAK_Pos
è

	)

13624 
	#USB_OTG_DIEPINT_NAK
 
USB_OTG_DIEPINT_NAK_Msk


	)

13627 
	#USB_OTG_HCINTMSK_XFRCM_Pos
 (0U)

	)

13628 
	#USB_OTG_HCINTMSK_XFRCM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_XFRCM_Pos
è

	)

13629 
	#USB_OTG_HCINTMSK_XFRCM
 
USB_OTG_HCINTMSK_XFRCM_Msk


	)

13630 
	#USB_OTG_HCINTMSK_CHHM_Pos
 (1U)

	)

13631 
	#USB_OTG_HCINTMSK_CHHM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_CHHM_Pos
è

	)

13632 
	#USB_OTG_HCINTMSK_CHHM
 
USB_OTG_HCINTMSK_CHHM_Msk


	)

13633 
	#USB_OTG_HCINTMSK_AHBERR_Pos
 (2U)

	)

13634 
	#USB_OTG_HCINTMSK_AHBERR_Msk
 (0x1U << 
USB_OTG_HCINTMSK_AHBERR_Pos
è

	)

13635 
	#USB_OTG_HCINTMSK_AHBERR
 
USB_OTG_HCINTMSK_AHBERR_Msk


	)

13636 
	#USB_OTG_HCINTMSK_STALLM_Pos
 (3U)

	)

13637 
	#USB_OTG_HCINTMSK_STALLM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_STALLM_Pos
è

	)

13638 
	#USB_OTG_HCINTMSK_STALLM
 
USB_OTG_HCINTMSK_STALLM_Msk


	)

13639 
	#USB_OTG_HCINTMSK_NAKM_Pos
 (4U)

	)

13640 
	#USB_OTG_HCINTMSK_NAKM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_NAKM_Pos
è

	)

13641 
	#USB_OTG_HCINTMSK_NAKM
 
USB_OTG_HCINTMSK_NAKM_Msk


	)

13642 
	#USB_OTG_HCINTMSK_ACKM_Pos
 (5U)

	)

13643 
	#USB_OTG_HCINTMSK_ACKM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_ACKM_Pos
è

	)

13644 
	#USB_OTG_HCINTMSK_ACKM
 
USB_OTG_HCINTMSK_ACKM_Msk


	)

13645 
	#USB_OTG_HCINTMSK_NYET_Pos
 (6U)

	)

13646 
	#USB_OTG_HCINTMSK_NYET_Msk
 (0x1U << 
USB_OTG_HCINTMSK_NYET_Pos
è

	)

13647 
	#USB_OTG_HCINTMSK_NYET
 
USB_OTG_HCINTMSK_NYET_Msk


	)

13648 
	#USB_OTG_HCINTMSK_TXERRM_Pos
 (7U)

	)

13649 
	#USB_OTG_HCINTMSK_TXERRM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_TXERRM_Pos
è

	)

13650 
	#USB_OTG_HCINTMSK_TXERRM
 
USB_OTG_HCINTMSK_TXERRM_Msk


	)

13651 
	#USB_OTG_HCINTMSK_BBERRM_Pos
 (8U)

	)

13652 
	#USB_OTG_HCINTMSK_BBERRM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_BBERRM_Pos
è

	)

13653 
	#USB_OTG_HCINTMSK_BBERRM
 
USB_OTG_HCINTMSK_BBERRM_Msk


	)

13654 
	#USB_OTG_HCINTMSK_FRMORM_Pos
 (9U)

	)

13655 
	#USB_OTG_HCINTMSK_FRMORM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_FRMORM_Pos
è

	)

13656 
	#USB_OTG_HCINTMSK_FRMORM
 
USB_OTG_HCINTMSK_FRMORM_Msk


	)

13657 
	#USB_OTG_HCINTMSK_DTERRM_Pos
 (10U)

	)

13658 
	#USB_OTG_HCINTMSK_DTERRM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_DTERRM_Pos
è

	)

13659 
	#USB_OTG_HCINTMSK_DTERRM
 
USB_OTG_HCINTMSK_DTERRM_Msk


	)

13663 
	#USB_OTG_DIEPTSIZ_XFRSIZ_Pos
 (0U)

	)

13664 
	#USB_OTG_DIEPTSIZ_XFRSIZ_Msk
 (0x7FFFFU << 
USB_OTG_DIEPTSIZ_XFRSIZ_Pos
è

	)

13665 
	#USB_OTG_DIEPTSIZ_XFRSIZ
 
USB_OTG_DIEPTSIZ_XFRSIZ_Msk


	)

13666 
	#USB_OTG_DIEPTSIZ_PKTCNT_Pos
 (19U)

	)

13667 
	#USB_OTG_DIEPTSIZ_PKTCNT_Msk
 (0x3FFU << 
USB_OTG_DIEPTSIZ_PKTCNT_Pos
è

	)

13668 
	#USB_OTG_DIEPTSIZ_PKTCNT
 
USB_OTG_DIEPTSIZ_PKTCNT_Msk


	)

13669 
	#USB_OTG_DIEPTSIZ_MULCNT_Pos
 (29U)

	)

13670 
	#USB_OTG_DIEPTSIZ_MULCNT_Msk
 (0x3U << 
USB_OTG_DIEPTSIZ_MULCNT_Pos
è

	)

13671 
	#USB_OTG_DIEPTSIZ_MULCNT
 
USB_OTG_DIEPTSIZ_MULCNT_Msk


	)

13673 
	#USB_OTG_HCTSIZ_XFRSIZ_Pos
 (0U)

	)

13674 
	#USB_OTG_HCTSIZ_XFRSIZ_Msk
 (0x7FFFFU << 
USB_OTG_HCTSIZ_XFRSIZ_Pos
è

	)

13675 
	#USB_OTG_HCTSIZ_XFRSIZ
 
USB_OTG_HCTSIZ_XFRSIZ_Msk


	)

13676 
	#USB_OTG_HCTSIZ_PKTCNT_Pos
 (19U)

	)

13677 
	#USB_OTG_HCTSIZ_PKTCNT_Msk
 (0x3FFU << 
USB_OTG_HCTSIZ_PKTCNT_Pos
è

	)

13678 
	#USB_OTG_HCTSIZ_PKTCNT
 
USB_OTG_HCTSIZ_PKTCNT_Msk


	)

13679 
	#USB_OTG_HCTSIZ_DOPING_Pos
 (31U)

	)

13680 
	#USB_OTG_HCTSIZ_DOPING_Msk
 (0x1U << 
USB_OTG_HCTSIZ_DOPING_Pos
è

	)

13681 
	#USB_OTG_HCTSIZ_DOPING
 
USB_OTG_HCTSIZ_DOPING_Msk


	)

13682 
	#USB_OTG_HCTSIZ_DPID_Pos
 (29U)

	)

13683 
	#USB_OTG_HCTSIZ_DPID_Msk
 (0x3U << 
USB_OTG_HCTSIZ_DPID_Pos
è

	)

13684 
	#USB_OTG_HCTSIZ_DPID
 
USB_OTG_HCTSIZ_DPID_Msk


	)

13685 
	#USB_OTG_HCTSIZ_DPID_0
 (0x1U << 
USB_OTG_HCTSIZ_DPID_Pos
è

	)

13686 
	#USB_OTG_HCTSIZ_DPID_1
 (0x2U << 
USB_OTG_HCTSIZ_DPID_Pos
è

	)

13689 
	#USB_OTG_DIEPDMA_DMAADDR_Pos
 (0U)

	)

13690 
	#USB_OTG_DIEPDMA_DMAADDR_Msk
 (0xFFFFFFFFU << 
USB_OTG_DIEPDMA_DMAADDR_Pos
è

	)

13691 
	#USB_OTG_DIEPDMA_DMAADDR
 
USB_OTG_DIEPDMA_DMAADDR_Msk


	)

13694 
	#USB_OTG_HCDMA_DMAADDR_Pos
 (0U)

	)

13695 
	#USB_OTG_HCDMA_DMAADDR_Msk
 (0xFFFFFFFFU << 
USB_OTG_HCDMA_DMAADDR_Pos
è

	)

13696 
	#USB_OTG_HCDMA_DMAADDR
 
USB_OTG_HCDMA_DMAADDR_Msk


	)

13699 
	#USB_OTG_DTXFSTS_INEPTFSAV_Pos
 (0U)

	)

13700 
	#USB_OTG_DTXFSTS_INEPTFSAV_Msk
 (0xFFFFU << 
USB_OTG_DTXFSTS_INEPTFSAV_Pos
è

	)

13701 
	#USB_OTG_DTXFSTS_INEPTFSAV
 
USB_OTG_DTXFSTS_INEPTFSAV_Msk


	)

13704 
	#USB_OTG_DIEPTXF_INEPTXSA_Pos
 (0U)

	)

13705 
	#USB_OTG_DIEPTXF_INEPTXSA_Msk
 (0xFFFFU << 
USB_OTG_DIEPTXF_INEPTXSA_Pos
è

	)

13706 
	#USB_OTG_DIEPTXF_INEPTXSA
 
USB_OTG_DIEPTXF_INEPTXSA_Msk


	)

13707 
	#USB_OTG_DIEPTXF_INEPTXFD_Pos
 (16U)

	)

13708 
	#USB_OTG_DIEPTXF_INEPTXFD_Msk
 (0xFFFFU << 
USB_OTG_DIEPTXF_INEPTXFD_Pos
è

	)

13709 
	#USB_OTG_DIEPTXF_INEPTXFD
 
USB_OTG_DIEPTXF_INEPTXFD_Msk


	)

13713 
	#USB_OTG_DOEPCTL_MPSIZ_Pos
 (0U)

	)

13714 
	#USB_OTG_DOEPCTL_MPSIZ_Msk
 (0x7FFU << 
USB_OTG_DOEPCTL_MPSIZ_Pos
è

	)

13715 
	#USB_OTG_DOEPCTL_MPSIZ
 
USB_OTG_DOEPCTL_MPSIZ_Msk


	)

13716 
	#USB_OTG_DOEPCTL_USBAEP_Pos
 (15U)

	)

13717 
	#USB_OTG_DOEPCTL_USBAEP_Msk
 (0x1U << 
USB_OTG_DOEPCTL_USBAEP_Pos
è

	)

13718 
	#USB_OTG_DOEPCTL_USBAEP
 
USB_OTG_DOEPCTL_USBAEP_Msk


	)

13719 
	#USB_OTG_DOEPCTL_NAKSTS_Pos
 (17U)

	)

13720 
	#USB_OTG_DOEPCTL_NAKSTS_Msk
 (0x1U << 
USB_OTG_DOEPCTL_NAKSTS_Pos
è

	)

13721 
	#USB_OTG_DOEPCTL_NAKSTS
 
USB_OTG_DOEPCTL_NAKSTS_Msk


	)

13722 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos
 (28U)

	)

13723 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
 (0x1U << 
USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos
è

	)

13724 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM
 
USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk


	)

13725 
	#USB_OTG_DOEPCTL_SODDFRM_Pos
 (29U)

	)

13726 
	#USB_OTG_DOEPCTL_SODDFRM_Msk
 (0x1U << 
USB_OTG_DOEPCTL_SODDFRM_Pos
è

	)

13727 
	#USB_OTG_DOEPCTL_SODDFRM
 
USB_OTG_DOEPCTL_SODDFRM_Msk


	)

13728 
	#USB_OTG_DOEPCTL_EPTYP_Pos
 (18U)

	)

13729 
	#USB_OTG_DOEPCTL_EPTYP_Msk
 (0x3U << 
USB_OTG_DOEPCTL_EPTYP_Pos
è

	)

13730 
	#USB_OTG_DOEPCTL_EPTYP
 
USB_OTG_DOEPCTL_EPTYP_Msk


	)

13731 
	#USB_OTG_DOEPCTL_EPTYP_0
 (0x1U << 
USB_OTG_DOEPCTL_EPTYP_Pos
è

	)

13732 
	#USB_OTG_DOEPCTL_EPTYP_1
 (0x2U << 
USB_OTG_DOEPCTL_EPTYP_Pos
è

	)

13733 
	#USB_OTG_DOEPCTL_SNPM_Pos
 (20U)

	)

13734 
	#USB_OTG_DOEPCTL_SNPM_Msk
 (0x1U << 
USB_OTG_DOEPCTL_SNPM_Pos
è

	)

13735 
	#USB_OTG_DOEPCTL_SNPM
 
USB_OTG_DOEPCTL_SNPM_Msk


	)

13736 
	#USB_OTG_DOEPCTL_STALL_Pos
 (21U)

	)

13737 
	#USB_OTG_DOEPCTL_STALL_Msk
 (0x1U << 
USB_OTG_DOEPCTL_STALL_Pos
è

	)

13738 
	#USB_OTG_DOEPCTL_STALL
 
USB_OTG_DOEPCTL_STALL_Msk


	)

13739 
	#USB_OTG_DOEPCTL_CNAK_Pos
 (26U)

	)

13740 
	#USB_OTG_DOEPCTL_CNAK_Msk
 (0x1U << 
USB_OTG_DOEPCTL_CNAK_Pos
è

	)

13741 
	#USB_OTG_DOEPCTL_CNAK
 
USB_OTG_DOEPCTL_CNAK_Msk


	)

13742 
	#USB_OTG_DOEPCTL_SNAK_Pos
 (27U)

	)

13743 
	#USB_OTG_DOEPCTL_SNAK_Msk
 (0x1U << 
USB_OTG_DOEPCTL_SNAK_Pos
è

	)

13744 
	#USB_OTG_DOEPCTL_SNAK
 
USB_OTG_DOEPCTL_SNAK_Msk


	)

13745 
	#USB_OTG_DOEPCTL_EPDIS_Pos
 (30U)

	)

13746 
	#USB_OTG_DOEPCTL_EPDIS_Msk
 (0x1U << 
USB_OTG_DOEPCTL_EPDIS_Pos
è

	)

13747 
	#USB_OTG_DOEPCTL_EPDIS
 
USB_OTG_DOEPCTL_EPDIS_Msk


	)

13748 
	#USB_OTG_DOEPCTL_EPENA_Pos
 (31U)

	)

13749 
	#USB_OTG_DOEPCTL_EPENA_Msk
 (0x1U << 
USB_OTG_DOEPCTL_EPENA_Pos
è

	)

13750 
	#USB_OTG_DOEPCTL_EPENA
 
USB_OTG_DOEPCTL_EPENA_Msk


	)

13753 
	#USB_OTG_DOEPINT_XFRC_Pos
 (0U)

	)

13754 
	#USB_OTG_DOEPINT_XFRC_Msk
 (0x1U << 
USB_OTG_DOEPINT_XFRC_Pos
è

	)

13755 
	#USB_OTG_DOEPINT_XFRC
 
USB_OTG_DOEPINT_XFRC_Msk


	)

13756 
	#USB_OTG_DOEPINT_EPDISD_Pos
 (1U)

	)

13757 
	#USB_OTG_DOEPINT_EPDISD_Msk
 (0x1U << 
USB_OTG_DOEPINT_EPDISD_Pos
è

	)

13758 
	#USB_OTG_DOEPINT_EPDISD
 
USB_OTG_DOEPINT_EPDISD_Msk


	)

13759 
	#USB_OTG_DOEPINT_STUP_Pos
 (3U)

	)

13760 
	#USB_OTG_DOEPINT_STUP_Msk
 (0x1U << 
USB_OTG_DOEPINT_STUP_Pos
è

	)

13761 
	#USB_OTG_DOEPINT_STUP
 
USB_OTG_DOEPINT_STUP_Msk


	)

13762 
	#USB_OTG_DOEPINT_OTEPDIS_Pos
 (4U)

	)

13763 
	#USB_OTG_DOEPINT_OTEPDIS_Msk
 (0x1U << 
USB_OTG_DOEPINT_OTEPDIS_Pos
è

	)

13764 
	#USB_OTG_DOEPINT_OTEPDIS
 
USB_OTG_DOEPINT_OTEPDIS_Msk


	)

13765 
	#USB_OTG_DOEPINT_B2BSTUP_Pos
 (6U)

	)

13766 
	#USB_OTG_DOEPINT_B2BSTUP_Msk
 (0x1U << 
USB_OTG_DOEPINT_B2BSTUP_Pos
è

	)

13767 
	#USB_OTG_DOEPINT_B2BSTUP
 
USB_OTG_DOEPINT_B2BSTUP_Msk


	)

13768 
	#USB_OTG_DOEPINT_NYET_Pos
 (14U)

	)

13769 
	#USB_OTG_DOEPINT_NYET_Msk
 (0x1U << 
USB_OTG_DOEPINT_NYET_Pos
è

	)

13770 
	#USB_OTG_DOEPINT_NYET
 
USB_OTG_DOEPINT_NYET_Msk


	)

13774 
	#USB_OTG_DOEPTSIZ_XFRSIZ_Pos
 (0U)

	)

13775 
	#USB_OTG_DOEPTSIZ_XFRSIZ_Msk
 (0x7FFFFU << 
USB_OTG_DOEPTSIZ_XFRSIZ_Pos
è

	)

13776 
	#USB_OTG_DOEPTSIZ_XFRSIZ
 
USB_OTG_DOEPTSIZ_XFRSIZ_Msk


	)

13777 
	#USB_OTG_DOEPTSIZ_PKTCNT_Pos
 (19U)

	)

13778 
	#USB_OTG_DOEPTSIZ_PKTCNT_Msk
 (0x3FFU << 
USB_OTG_DOEPTSIZ_PKTCNT_Pos
è

	)

13779 
	#USB_OTG_DOEPTSIZ_PKTCNT
 
USB_OTG_DOEPTSIZ_PKTCNT_Msk


	)

13781 
	#USB_OTG_DOEPTSIZ_STUPCNT_Pos
 (29U)

	)

13782 
	#USB_OTG_DOEPTSIZ_STUPCNT_Msk
 (0x3U << 
USB_OTG_DOEPTSIZ_STUPCNT_Pos
è

	)

13783 
	#USB_OTG_DOEPTSIZ_STUPCNT
 
USB_OTG_DOEPTSIZ_STUPCNT_Msk


	)

13784 
	#USB_OTG_DOEPTSIZ_STUPCNT_0
 (0x1U << 
USB_OTG_DOEPTSIZ_STUPCNT_Pos
è

	)

13785 
	#USB_OTG_DOEPTSIZ_STUPCNT_1
 (0x2U << 
USB_OTG_DOEPTSIZ_STUPCNT_Pos
è

	)

13788 
	#USB_OTG_PCGCCTL_STOPCLK_Pos
 (0U)

	)

13789 
	#USB_OTG_PCGCCTL_STOPCLK_Msk
 (0x1U << 
USB_OTG_PCGCCTL_STOPCLK_Pos
è

	)

13790 
	#USB_OTG_PCGCCTL_STOPCLK
 
USB_OTG_PCGCCTL_STOPCLK_Msk


	)

13791 
	#USB_OTG_PCGCCTL_GATECLK_Pos
 (1U)

	)

13792 
	#USB_OTG_PCGCCTL_GATECLK_Msk
 (0x1U << 
USB_OTG_PCGCCTL_GATECLK_Pos
è

	)

13793 
	#USB_OTG_PCGCCTL_GATECLK
 
USB_OTG_PCGCCTL_GATECLK_Msk


	)

13794 
	#USB_OTG_PCGCCTL_PHYSUSP_Pos
 (4U)

	)

13795 
	#USB_OTG_PCGCCTL_PHYSUSP_Msk
 (0x1U << 
USB_OTG_PCGCCTL_PHYSUSP_Pos
è

	)

13796 
	#USB_OTG_PCGCCTL_PHYSUSP
 
USB_OTG_PCGCCTL_PHYSUSP_Msk


	)

13811 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
ADC1
) || \

13812 ((
INSTANCE
è=ð
ADC2
) || \

13813 ((
INSTANCE
è=ð
ADC3
))

	)

13815 
	#IS_ADC_MULTIMODE_MASTER_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

13817 
	#IS_ADC_COMMON_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC123_COMMON
)

	)

13820 
	#IS_CAN_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
CAN1
) || \

13821 ((
INSTANCE
è=ð
CAN2
))

	)

13823 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CRC
)

	)

13826 
	#IS_DAC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
DAC1
)

	)

13830 
	#IS_DMA_STREAM_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_SŒ—m0
) || \

13831 ((
INSTANCE
è=ð
DMA1_SŒ—m1
) || \

13832 ((
INSTANCE
è=ð
DMA1_SŒ—m2
) || \

13833 ((
INSTANCE
è=ð
DMA1_SŒ—m3
) || \

13834 ((
INSTANCE
è=ð
DMA1_SŒ—m4
) || \

13835 ((
INSTANCE
è=ð
DMA1_SŒ—m5
) || \

13836 ((
INSTANCE
è=ð
DMA1_SŒ—m6
) || \

13837 ((
INSTANCE
è=ð
DMA1_SŒ—m7
) || \

13838 ((
INSTANCE
è=ð
DMA2_SŒ—m0
) || \

13839 ((
INSTANCE
è=ð
DMA2_SŒ—m1
) || \

13840 ((
INSTANCE
è=ð
DMA2_SŒ—m2
) || \

13841 ((
INSTANCE
è=ð
DMA2_SŒ—m3
) || \

13842 ((
INSTANCE
è=ð
DMA2_SŒ—m4
) || \

13843 ((
INSTANCE
è=ð
DMA2_SŒ—m5
) || \

13844 ((
INSTANCE
è=ð
DMA2_SŒ—m6
) || \

13845 ((
INSTANCE
è=ð
DMA2_SŒ—m7
))

	)

13848 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
) || \

13849 ((
INSTANCE
è=ð
GPIOB
) || \

13850 ((
INSTANCE
è=ð
GPIOC
) || \

13851 ((
INSTANCE
è=ð
GPIOD
) || \

13852 ((
INSTANCE
è=ð
GPIOE
) || \

13853 ((
INSTANCE
è=ð
GPIOF
) || \

13854 ((
INSTANCE
è=ð
GPIOG
) || \

13855 ((
INSTANCE
è=ð
GPIOH
) || \

13856 ((
INSTANCE
è=ð
GPIOI
))

	)

13859 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2C1
) || \

13860 ((
INSTANCE
è=ð
I2C2
) || \

13861 ((
INSTANCE
è=ð
I2C3
))

	)

13864 
	#IS_SMBUS_ALL_INSTANCE
 
IS_I2C_ALL_INSTANCE


	)

13868 
	#IS_I2S_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI2
) || \

13869 ((
INSTANCE
è=ð
SPI3
))

	)

13872 
	#IS_I2S_EXT_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2S2ext
)|| \

13873 ((
INSTANCE
è=ð
I2S3ext
))

	)

13875 
	#IS_I2S_ALL_INSTANCE_EXT
 
IS_I2S_EXT_ALL_INSTANCE


	)

13878 
	#IS_RNG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RNG
)

	)

13881 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RTC
)

	)

13885 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI1
) || \

13886 ((
INSTANCE
è=ð
SPI2
) || \

13887 ((
INSTANCE
è=ð
SPI3
))

	)

13891 
	#IS_TIM_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13892 ((
INSTANCE
è=ð
TIM2
) || \

13893 ((
INSTANCE
è=ð
TIM3
) || \

13894 ((
INSTANCE
è=ð
TIM4
) || \

13895 ((
INSTANCE
è=ð
TIM5
) || \

13896 ((
INSTANCE
è=ð
TIM6
) || \

13897 ((
INSTANCE
è=ð
TIM7
) || \

13898 ((
INSTANCE
è=ð
TIM8
) || \

13899 ((
INSTANCE
è=ð
TIM9
) || \

13900 ((
INSTANCE
è=ð
TIM10
)|| \

13901 ((
INSTANCE
è=ð
TIM11
)|| \

13902 ((
INSTANCE
è=ð
TIM12
)|| \

13903 ((
INSTANCE
è=ð
TIM13
)|| \

13904 ((
INSTANCE
è=ð
TIM14
))

	)

13907 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13908 ((
INSTANCE
è=ð
TIM2
) || \

13909 ((
INSTANCE
è=ð
TIM3
) || \

13910 ((
INSTANCE
è=ð
TIM4
) || \

13911 ((
INSTANCE
è=ð
TIM5
) || \

13912 ((
INSTANCE
è=ð
TIM8
) || \

13913 ((
INSTANCE
è=ð
TIM9
) || \

13914 ((
INSTANCE
è=ð
TIM10
) || \

13915 ((
INSTANCE
è=ð
TIM11
) || \

13916 ((
INSTANCE
è=ð
TIM12
) || \

13917 ((
INSTANCE
è=ð
TIM13
) || \

13918 ((
INSTANCE
è=ð
TIM14
))

	)

13921 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13922 ((
INSTANCE
è=ð
TIM2
) || \

13923 ((
INSTANCE
è=ð
TIM3
) || \

13924 ((
INSTANCE
è=ð
TIM4
) || \

13925 ((
INSTANCE
è=ð
TIM5
) || \

13926 ((
INSTANCE
è=ð
TIM8
) || \

13927 ((
INSTANCE
è=ð
TIM9
) || \

13928 ((
INSTANCE
è=ð
TIM12
))

	)

13931 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13932 ((
INSTANCE
è=ð
TIM2
) || \

13933 ((
INSTANCE
è=ð
TIM3
) || \

13934 ((
INSTANCE
è=ð
TIM4
) || \

13935 ((
INSTANCE
è=ð
TIM5
) || \

13936 ((
INSTANCE
è=ð
TIM8
))

	)

13939 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13940 ((
INSTANCE
è=ð
TIM2
) || \

13941 ((
INSTANCE
è=ð
TIM3
) || \

13942 ((
INSTANCE
è=ð
TIM4
) || \

13943 ((
INSTANCE
è=ð
TIM5
) || \

13944 ((
INSTANCE
è=ð
TIM8
))

	)

13947 
	#IS_TIM_ADVANCED_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13948 ((
INSTANCE
è=ð
TIM8
))

	)

13951 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13952 ((
INSTANCE
è=ð
TIM2
) || \

13953 ((
INSTANCE
è=ð
TIM3
) || \

13954 ((
INSTANCE
è=ð
TIM4
) || \

13955 ((
INSTANCE
è=ð
TIM5
) || \

13956 ((
INSTANCE
è=ð
TIM8
))

	)

13959 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13960 ((
INSTANCE
è=ð
TIM2
) || \

13961 ((
INSTANCE
è=ð
TIM3
) || \

13962 ((
INSTANCE
è=ð
TIM4
) || \

13963 ((
INSTANCE
è=ð
TIM5
) || \

13964 ((
INSTANCE
è=ð
TIM6
) || \

13965 ((
INSTANCE
è=ð
TIM7
) || \

13966 ((
INSTANCE
è=ð
TIM8
))

	)

13969 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13970 ((
INSTANCE
è=ð
TIM2
) || \

13971 ((
INSTANCE
è=ð
TIM3
) || \

13972 ((
INSTANCE
è=ð
TIM4
) || \

13973 ((
INSTANCE
è=ð
TIM5
) || \

13974 ((
INSTANCE
è=ð
TIM8
))

	)

13977 
	#IS_TIM_CCDMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13978 ((
INSTANCE
è=ð
TIM2
) || \

13979 ((
INSTANCE
è=ð
TIM3
) || \

13980 ((
INSTANCE
è=ð
TIM4
) || \

13981 ((
INSTANCE
è=ð
TIM5
) || \

13982 ((
INSTANCE
è=ð
TIM8
))

	)

13985 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13986 ((
INSTANCE
è=ð
TIM2
) || \

13987 ((
INSTANCE
è=ð
TIM3
) || \

13988 ((
INSTANCE
è=ð
TIM4
) || \

13989 ((
INSTANCE
è=ð
TIM5
) || \

13990 ((
INSTANCE
è=ð
TIM8
))

	)

13993 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13994 ((
INSTANCE
è=ð
TIM2
) || \

13995 ((
INSTANCE
è=ð
TIM3
) || \

13996 ((
INSTANCE
è=ð
TIM4
) || \

13997 ((
INSTANCE
è=ð
TIM5
) || \

13998 ((
INSTANCE
è=ð
TIM6
) || \

13999 ((
INSTANCE
è=ð
TIM7
) || \

14000 ((
INSTANCE
è=ð
TIM8
))

	)

14003 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14004 ((
INSTANCE
è=ð
TIM2
) || \

14005 ((
INSTANCE
è=ð
TIM3
) || \

14006 ((
INSTANCE
è=ð
TIM4
) || \

14007 ((
INSTANCE
è=ð
TIM5
) || \

14008 ((
INSTANCE
è=ð
TIM8
) || \

14009 ((
INSTANCE
è=ð
TIM9
) || \

14010 ((
INSTANCE
è=ð
TIM12
))

	)

14013 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
)(((INSTANCEè=ð
TIM2
) || \

14014 ((
INSTANCE
è=ð
TIM5
))

	)

14017 
	#IS_TIM_ETR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14018 ((
INSTANCE
è=ð
TIM2
) || \

14019 ((
INSTANCE
è=ð
TIM3
) || \

14020 ((
INSTANCE
è=ð
TIM4
) || \

14021 ((
INSTANCE
è=ð
TIM5
) || \

14022 ((
INSTANCE
è=ð
TIM8
))

	)

14025 
	#IS_TIM_REMAP_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
) || \

14026 ((
INSTANCE
è=ð
TIM5
) || \

14027 ((
INSTANCE
è=ð
TIM11
))

	)

14030 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

14031 ((((
INSTANCE
è=ð
TIM1
) && \

14032 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14033 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

14034 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

14035 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

14037 (((
INSTANCE
è=ð
TIM2
) && \

14038 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14039 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

14040 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

14041 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

14043 (((
INSTANCE
è=ð
TIM3
) && \

14044 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14045 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

14046 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

14047 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

14049 (((
INSTANCE
è=ð
TIM4
) && \

14050 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14051 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

14052 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

14053 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

14055 (((
INSTANCE
è=ð
TIM5
) && \

14056 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14057 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

14058 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

14059 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

14061 (((
INSTANCE
è=ð
TIM8
) && \

14062 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14063 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

14064 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

14065 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

14067 (((
INSTANCE
è=ð
TIM9
) && \

14068 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14069 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))) \

14071 (((
INSTANCE
è=ð
TIM10
) && \

14072 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

14074 (((
INSTANCE
è=ð
TIM11
) && \

14075 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

14077 (((
INSTANCE
è=ð
TIM12
) && \

14078 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14079 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))) \

14081 (((
INSTANCE
è=ð
TIM13
) && \

14082 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

14084 (((
INSTANCE
è=ð
TIM14
) && \

14085 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))))

	)

14088 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

14089 ((((
INSTANCE
è=ð
TIM1
) && \

14090 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14091 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

14092 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))) \

14094 (((
INSTANCE
è=ð
TIM8
) && \

14095 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

14096 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

14097 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))))

	)

14100 
	#IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14101 ((
INSTANCE
è=ð
TIM2
) || \

14102 ((
INSTANCE
è=ð
TIM3
) || \

14103 ((
INSTANCE
è=ð
TIM4
) || \

14104 ((
INSTANCE
è=ð
TIM5
) || \

14105 ((
INSTANCE
è=ð
TIM8
))

	)

14108 
	#IS_TIM_CLOCK_DIVISION_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14109 ((
INSTANCE
è=ð
TIM2
) || \

14110 ((
INSTANCE
è=ð
TIM3
) || \

14111 ((
INSTANCE
è=ð
TIM4
) || \

14112 ((
INSTANCE
è=ð
TIM5
) || \

14113 ((
INSTANCE
è=ð
TIM8
) || \

14114 ((
INSTANCE
è=ð
TIM9
) || \

14115 ((
INSTANCE
è=ð
TIM10
)|| \

14116 ((
INSTANCE
è=ð
TIM11
)|| \

14117 ((
INSTANCE
è=ð
TIM12
)|| \

14118 ((
INSTANCE
è=ð
TIM13
)|| \

14119 ((
INSTANCE
è=ð
TIM14
))

	)

14122 
	#IS_TIM_COMMUTATION_EVENT_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
)|| \

14123 ((
INSTANCE
è=ð
TIM8
))

	)

14127 
	#IS_TIM_OCXREF_CLEAR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14128 ((
INSTANCE
è=ð
TIM2
) || \

14129 ((
INSTANCE
è=ð
TIM3
) || \

14130 ((
INSTANCE
è=ð
TIM4
) || \

14131 ((
INSTANCE
è=ð
TIM5
) || \

14132 ((
INSTANCE
è=ð
TIM8
))

	)

14135 
	#IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14136 ((
INSTANCE
è=ð
TIM2
) || \

14137 ((
INSTANCE
è=ð
TIM3
) || \

14138 ((
INSTANCE
è=ð
TIM4
) || \

14139 ((
INSTANCE
è=ð
TIM5
) || \

14140 ((
INSTANCE
è=ð
TIM8
) || \

14141 ((
INSTANCE
è=ð
TIM9
) || \

14142 ((
INSTANCE
è=ð
TIM12
))

	)

14145 
	#IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14146 ((
INSTANCE
è=ð
TIM2
) || \

14147 ((
INSTANCE
è=ð
TIM3
) || \

14148 ((
INSTANCE
è=ð
TIM4
) || \

14149 ((
INSTANCE
è=ð
TIM5
) || \

14150 ((
INSTANCE
è=ð
TIM8
))

	)

14153 
	#IS_TIM_REPETITION_COUNTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14154 ((
INSTANCE
è=ð
TIM8
))

	)

14157 
	#IS_TIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14158 ((
INSTANCE
è=ð
TIM2
) || \

14159 ((
INSTANCE
è=ð
TIM3
) || \

14160 ((
INSTANCE
è=ð
TIM4
) || \

14161 ((
INSTANCE
è=ð
TIM5
) || \

14162 ((
INSTANCE
è=ð
TIM8
) || \

14163 ((
INSTANCE
è=ð
TIM9
) || \

14164 ((
INSTANCE
è=ð
TIM12
))

	)

14166 
	#IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14167 ((
INSTANCE
è=ð
TIM2
) || \

14168 ((
INSTANCE
è=ð
TIM3
) || \

14169 ((
INSTANCE
è=ð
TIM4
) || \

14170 ((
INSTANCE
è=ð
TIM5
) || \

14171 ((
INSTANCE
è=ð
TIM8
))

	)

14173 
	#IS_TIM_BREAK_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

14174 ((
INSTANCE
è=ð
TIM8
))

	)

14177 
	#IS_USART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

14178 ((
INSTANCE
è=ð
USART2
) || \

14179 ((
INSTANCE
è=ð
USART3
) || \

14180 ((
INSTANCE
è=ð
USART6
))

	)

14183 
	#IS_UART_HALFDUPLEX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

14184 ((
INSTANCE
è=ð
USART2
) || \

14185 ((
INSTANCE
è=ð
USART3
) || \

14186 ((
INSTANCE
è=ð
UART4
) || \

14187 ((
INSTANCE
è=ð
UART5
) || \

14188 ((
INSTANCE
è=ð
USART6
))

	)

14191 
	#IS_UART_INSTANCE
 
IS_UART_HALFDUPLEX_INSTANCE


	)

14194 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

14195 ((
INSTANCE
è=ð
USART2
) || \

14196 ((
INSTANCE
è=ð
USART3
) || \

14197 ((
INSTANCE
è=ð
USART6
))

	)

14199 
	#IS_UART_LIN_INSTANCE
 
IS_UART_HALFDUPLEX_INSTANCE


	)

14202 
	#IS_SMARTCARD_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

14203 ((
INSTANCE
è=ð
USART2
) || \

14204 ((
INSTANCE
è=ð
USART3
) || \

14205 ((
INSTANCE
è=ð
USART6
))

	)

14208 
	#IS_IRDA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

14209 ((
INSTANCE
è=ð
USART2
) || \

14210 ((
INSTANCE
è=ð
USART3
) || \

14211 ((
INSTANCE
è=ð
UART4
) || \

14212 ((
INSTANCE
è=ð
UART5
) || \

14213 ((
INSTANCE
è=ð
USART6
))

	)

14217 
	#IS_PCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
) || \

14218 ((
INSTANCE
è=ð
USB_OTG_HS
))

	)

14221 
	#IS_HCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
) || \

14222 ((
INSTANCE
è=ð
USB_OTG_HS
))

	)

14225 
	#IS_SDIO_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
SDIO
)

	)

14228 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
IWDG
)

	)

14231 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
WWDG
)

	)

14234 
	#USB_OTG_FS_HOST_MAX_CHANNEL_NBR
 8U

	)

14235 
	#USB_OTG_FS_MAX_IN_ENDPOINTS
 4U

	)

14236 
	#USB_OTG_FS_MAX_OUT_ENDPOINTS
 4U

	)

14237 
	#USB_OTG_FS_TOTAL_FIFO_SIZE
 1280U

	)

14242 
	#RCC_PLLCFGR_RST_VALUE
 0x24003010U

	)

14243 
	#RCC_PLLI2SCFGR_RST_VALUE
 0x20003000U

	)

14245 
	#RCC_MAX_FREQUENCY
 168000000U

	)

14246 
	#RCC_MAX_FREQUENCY_SCALE1
 
RCC_MAX_FREQUENCY


	)

14247 
	#RCC_MAX_FREQUENCY_SCALE2
 144000000U

	)

14248 
	#RCC_PLLVCO_OUTPUT_MIN
 100000000U

	)

14249 
	#RCC_PLLVCO_INPUT_MIN
 950000U

	)

14250 
	#RCC_PLLVCO_INPUT_MAX
 2100000U

	)

14251 
	#RCC_PLLVCO_OUTPUT_MAX
 432000000U

	)

14253 
	#RCC_PLLN_MIN_VALUE
 50U

	)

14254 
	#RCC_PLLN_MAX_VALUE
 432U

	)

14256 
	#FLASH_SCALE1_LATENCY1_FREQ
 30000000U

	)

14257 
	#FLASH_SCALE1_LATENCY2_FREQ
 60000000U

	)

14258 
	#FLASH_SCALE1_LATENCY3_FREQ
 90000000U

	)

14259 
	#FLASH_SCALE1_LATENCY4_FREQ
 120000000U

	)

14260 
	#FLASH_SCALE1_LATENCY5_FREQ
 150000000U

	)

14262 
	#FLASH_SCALE2_LATENCY1_FREQ
 30000000U

	)

14263 
	#FLASH_SCALE2_LATENCY2_FREQ
 60000000U

	)

14264 
	#FLASH_SCALE2_LATENCY3_FREQ
 90000000U

	)

14265 
	#FLASH_SCALE2_LATENCY4_FREQ
 12000000U

	)

14267 
	#USB_OTG_HS_HOST_MAX_CHANNEL_NBR
 12U

	)

14268 
	#USB_OTG_HS_MAX_IN_ENDPOINTS
 6U

	)

14269 
	#USB_OTG_HS_MAX_OUT_ENDPOINTS
 6U

	)

14270 
	#USB_OTG_HS_TOTAL_FIFO_SIZE
 4096U

	)

14279 
	#FMC_IRQn
 
FSMC_IRQn


	)

14282 
	#FMC_IRQHªdËr
 
FSMC_IRQHªdËr


	)

14296 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h

56 #iâdeà
__STM32F4xx_H


57 
	#__STM32F4xx_H


	)

59 #ifdeà
__ýlu¥lus


70 #ià!
defšed
 (
STM32F4
)

71 
	#STM32F4


	)

77 #ià!
defšed
 (
STM32F405xx
è&& !defšed (
STM32F415xx
è&& !defšed (
STM32F407xx
è&& !defšed (
STM32F417xx
) && \

78 !
defšed
 (
STM32F427xx
è&& !defšed (
STM32F437xx
è&& !defšed (
STM32F429xx
è&& !defšed (
STM32F439xx
) && \

79 !
defšed
 (
STM32F401xC
è&& !defšed (
STM32F401xE
è&& !defšed (
STM32F410Tx
è&& !defšed (
STM32F410Cx
) && \

80 !
defšed
 (
STM32F410Rx
è&& !defšed (
STM32F411xE
è&& !defšed (
STM32F446xx
è&& !defšed (
STM32F469xx
) && \

81 !
defšed
 (
STM32F479xx
è&& !defšed (
STM32F412Cx
è&& !defšed (
STM32F412Rx
è&& !defšed (
STM32F412Vx
) && \

82 !
defšed
 (
STM32F412Zx
è&& !defšed (
STM32F413xx
è&& !
	$defšed
 (
STM32F423xx
)

117 #ià!
	`defšed
 (
USE_HAL_DRIVER
)

129 
	#__STM32F4xx_CMSIS_VERSION_MAIN
 (0x02Uè

	)

130 
	#__STM32F4xx_CMSIS_VERSION_SUB1
 (0x06Uè

	)

131 
	#__STM32F4xx_CMSIS_VERSION_SUB2
 (0x01Uè

	)

132 
	#__STM32F4xx_CMSIS_VERSION_RC
 (0x00Uè

	)

133 
	#__STM32F4xx_CMSIS_VERSION
 ((
__STM32F4xx_CMSIS_VERSION_MAIN
 << 24)\

134 |(
__STM32F4xx_CMSIS_VERSION_SUB1
 << 16)\

135 |(
__STM32F4xx_CMSIS_VERSION_SUB2
 << 8 )\

136 |(
__STM32F4xx_CMSIS_VERSION
))

	)

146 #ià
	`defšed
(
STM32F405xx
)

147 
	~"¡m32f405xx.h
"

148 #–ià
	`defšed
(
STM32F415xx
)

149 
	~"¡m32f415xx.h
"

150 #–ià
	`defšed
(
STM32F407xx
)

151 
	~"¡m32f407xx.h
"

152 #–ià
	`defšed
(
STM32F417xx
)

153 
	~"¡m32f417xx.h
"

154 #–ià
	`defšed
(
STM32F427xx
)

155 
	~"¡m32f427xx.h
"

156 #–ià
	`defšed
(
STM32F437xx
)

157 
	~"¡m32f437xx.h
"

158 #–ià
	`defšed
(
STM32F429xx
)

159 
	~"¡m32f429xx.h
"

160 #–ià
	`defšed
(
STM32F439xx
)

161 
	~"¡m32f439xx.h
"

162 #–ià
	`defšed
(
STM32F401xC
)

163 
	~"¡m32f401xc.h
"

164 #–ià
	`defšed
(
STM32F401xE
)

165 
	~"¡m32f401xe.h
"

166 #–ià
	`defšed
(
STM32F410Tx
)

167 
	~"¡m32f410tx.h
"

168 #–ià
	`defšed
(
STM32F410Cx
)

169 
	~"¡m32f410cx.h
"

170 #–ià
	`defšed
(
STM32F410Rx
)

171 
	~"¡m32f410rx.h
"

172 #–ià
	`defšed
(
STM32F411xE
)

173 
	~"¡m32f411xe.h
"

174 #–ià
	`defšed
(
STM32F446xx
)

175 
	~"¡m32f446xx.h
"

176 #–ià
	`defšed
(
STM32F469xx
)

177 
	~"¡m32f469xx.h
"

178 #–ià
	`defšed
(
STM32F479xx
)

179 
	~"¡m32f479xx.h
"

180 #–ià
	`defšed
(
STM32F412Cx
)

181 
	~"¡m32f412cx.h
"

182 #–ià
	`defšed
(
STM32F412Zx
)

183 
	~"¡m32f412zx.h
"

184 #–ià
	`defšed
(
STM32F412Rx
)

185 
	~"¡m32f412rx.h
"

186 #–ià
	`defšed
(
STM32F412Vx
)

187 
	~"¡m32f412vx.h
"

188 #–ià
	`defšed
(
STM32F413xx
)

189 
	~"¡m32f413xx.h
"

190 #–ià
	`defšed
(
STM32F423xx
)

191 
	~"¡m32f423xx.h
"

205 
RESET
 = 0U,

206 
SET
 = !
RESET


207 } 
	tFÏgStus
, 
	tITStus
;

211 
DISABLE
 = 0U,

212 
ENABLE
 = !
DISABLE


213 } 
	tFunùiÚ®S‹
;

214 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

218 
ERROR
 = 0U,

219 
SUCCESS
 = !
ERROR


220 } 
	tE¼ÜStus
;

230 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

232 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

234 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

236 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

238 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

240 
	#READ_REG
(
REG
è((REG))

	)

242 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

244 
	#POSITION_VAL
(
VAL
è(
	`__CLZ
(
	`__RBIT
(VAL)))

	)

251 #ià
	`defšed
 (
USE_HAL_DRIVER
)

252 
	~"¡m32f4xx_h®.h
"

255 #ifdeà
__ýlu¥lus


256 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h

49 #iâdeà
__SYSTEM_STM32F4XX_H


50 
	#__SYSTEM_STM32F4XX_H


	)

52 #ifdeà
__ýlu¥lus


76 
ušt32_t
 
Sy¡emCÜeClock
;

78 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16];

79 cÚ¡ 
ušt8_t
 
APBP»scTabË
[8];

105 
Sy¡emIn™
();

106 
Sy¡emCÜeClockUpd©e
();

111 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\arm_common_tables.h

41 #iâdeà
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"¬m_m©h.h
"

46 cÚ¡ 
ušt16_t
 
¬mB™RevTabË
[1024];

47 cÚ¡ 
q15_t
 
¬mRecTabËQ15
[64];

48 cÚ¡ 
q31_t
 
¬mRecTabËQ31
[64];

51 cÚ¡ 
æßt32_t
 
twiddËCÛf_16
[32];

52 cÚ¡ 
æßt32_t
 
twiddËCÛf_32
[64];

53 cÚ¡ 
æßt32_t
 
twiddËCÛf_64
[128];

54 cÚ¡ 
æßt32_t
 
twiddËCÛf_128
[256];

55 cÚ¡ 
æßt32_t
 
twiddËCÛf_256
[512];

56 cÚ¡ 
æßt32_t
 
twiddËCÛf_512
[1024];

57 cÚ¡ 
æßt32_t
 
twiddËCÛf_1024
[2048];

58 cÚ¡ 
æßt32_t
 
twiddËCÛf_2048
[4096];

59 cÚ¡ 
æßt32_t
 
twiddËCÛf_4096
[8192];

60 
	#twiddËCÛf
 
twiddËCÛf_4096


	)

61 cÚ¡ 
q31_t
 
twiddËCÛf_16_q31
[24];

62 cÚ¡ 
q31_t
 
twiddËCÛf_32_q31
[48];

63 cÚ¡ 
q31_t
 
twiddËCÛf_64_q31
[96];

64 cÚ¡ 
q31_t
 
twiddËCÛf_128_q31
[192];

65 cÚ¡ 
q31_t
 
twiddËCÛf_256_q31
[384];

66 cÚ¡ 
q31_t
 
twiddËCÛf_512_q31
[768];

67 cÚ¡ 
q31_t
 
twiddËCÛf_1024_q31
[1536];

68 cÚ¡ 
q31_t
 
twiddËCÛf_2048_q31
[3072];

69 cÚ¡ 
q31_t
 
twiddËCÛf_4096_q31
[6144];

70 cÚ¡ 
q15_t
 
twiddËCÛf_16_q15
[24];

71 cÚ¡ 
q15_t
 
twiddËCÛf_32_q15
[48];

72 cÚ¡ 
q15_t
 
twiddËCÛf_64_q15
[96];

73 cÚ¡ 
q15_t
 
twiddËCÛf_128_q15
[192];

74 cÚ¡ 
q15_t
 
twiddËCÛf_256_q15
[384];

75 cÚ¡ 
q15_t
 
twiddËCÛf_512_q15
[768];

76 cÚ¡ 
q15_t
 
twiddËCÛf_1024_q15
[1536];

77 cÚ¡ 
q15_t
 
twiddËCÛf_2048_q15
[3072];

78 cÚ¡ 
q15_t
 
twiddËCÛf_4096_q15
[6144];

79 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_32
[32];

80 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_64
[64];

81 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_128
[128];

82 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_256
[256];

83 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_512
[512];

84 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_1024
[1024];

85 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_2048
[2048];

86 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_4096
[4096];

90 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
ušt16_t
)20 )

	)

91 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
ušt16_t
)48 )

	)

92 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

93 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
ušt16_t
)208 )

	)

94 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
ušt16_t
)440 )

	)

95 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
ušt16_t
)448 )

	)

96 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
ušt16_t
)1800)

	)

97 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
ušt16_t
)3808)

	)

98 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

100 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

101 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

102 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

103 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

104 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

105 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

106 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

107 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

108 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

111 
	#ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
 ((
ušt16_t
)12 )

	)

112 
	#ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
 ((
ušt16_t
)24 )

	)

113 
	#ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

114 
	#ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
 ((
ušt16_t
)112 )

	)

115 
	#ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
 ((
ušt16_t
)240 )

	)

116 
	#ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
 ((
ušt16_t
)480 )

	)

117 
	#ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 ((
ušt16_t
)992 )

	)

118 
	#ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 ((
ušt16_t
)1984)

	)

119 
	#ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

121 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_16
[
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
];

122 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_32
[
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
];

123 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_64
[
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
];

124 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_128
[
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
];

125 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_256
[
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
];

126 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_512
[
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
];

127 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_1024
[
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
];

128 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_2048
[
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
];

129 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_4096
[
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
];

132 cÚ¡ 
æßt32_t
 
sšTabË_f32
[
FAST_MATH_TABLE_SIZE
 + 1];

133 cÚ¡ 
q31_t
 
sšTabË_q31
[
FAST_MATH_TABLE_SIZE
 + 1];

134 cÚ¡ 
q15_t
 
sšTabË_q15
[
FAST_MATH_TABLE_SIZE
 + 1];

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\arm_const_structs.h

43 #iâdeà
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"¬m_m©h.h
"

47 
	~"¬m_commÚ_bËs.h
"

49 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën16
;

50 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën32
;

51 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën64
;

52 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën128
;

53 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën256
;

54 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën512
;

55 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën1024
;

56 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën2048
;

57 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën4096
;

59 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën16
;

60 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën32
;

61 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën64
;

62 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën128
;

63 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën256
;

64 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën512
;

65 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën1024
;

66 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën2048
;

67 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën4096
;

69 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën16
;

70 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën32
;

71 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën64
;

72 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën128
;

73 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën256
;

74 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën512
;

75 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën1024
;

76 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën2048
;

77 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën4096
;

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\arm_math.h

288 #iâdeà
_ARM_MATH_H


289 
	#_ARM_MATH_H


	)

292 #ià
defšed
 ( 
__GNUC__
 )

293 #´agm¨
GCC
 
dŸgno¡ic
 
push


294 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

295 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

296 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

299 
	#__CMSIS_GENERIC


	)

301 #ià
defšed
(
ARM_MATH_CM7
)

302 
	~"cÜe_cm7.h
"

303 #–ià
defšed
 (
ARM_MATH_CM4
)

304 
	~"cÜe_cm4.h
"

305 #–ià
defšed
 (
ARM_MATH_CM3
)

306 
	~"cÜe_cm3.h
"

307 #–ià
defšed
 (
ARM_MATH_CM0
)

308 
	~"cÜe_cm0.h
"

309 
	#ARM_MATH_CM0_FAMILY


	)

310 #–ià
defšed
 (
ARM_MATH_CM0PLUS
)

311 
	~"cÜe_cm0¶us.h
"

312 
	#ARM_MATH_CM0_FAMILY


	)

317 #undeà
__CMSIS_GENERIC


318 
	~"¡ršg.h
"

319 
	~"m©h.h
"

320 #ifdeà 
__ýlu¥lus


330 
	#DELTA_Q31
 (0x100)

	)

331 
	#DELTA_Q15
 0x5

	)

332 
	#INDEX_MASK
 0x0000003F

	)

333 #iâdeà
PI


334 
	#PI
 3.14159265358979f

	)

341 
	#FAST_MATH_TABLE_SIZE
 512

	)

342 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

343 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

344 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

345 
	#TABLE_SIZE
 256

	)

346 
	#TABLE_SPACING_Q31
 0x400000

	)

347 
	#TABLE_SPACING_Q15
 0x80

	)

354 
	#INPUT_SPACING
 0xB60B61

	)

359 #iâdeà
UNALIGNED_SUPPORT_DISABLE


360 
	#ALIGN4


	)

362 #ià
defšed
 (
__GNUC__
)

363 
	#ALIGN4
 
	`__©Œibu‹__
((
	`®igÃd
(4)))

	)

365 
	#ALIGN4
 
	`__®ign
(4)

	)

375 
ARM_MATH_SUCCESS
 = 0,

376 
ARM_MATH_ARGUMENT_ERROR
 = -1,

377 
ARM_MATH_LENGTH_ERROR
 = -2,

378 
ARM_MATH_SIZE_MISMATCH
 = -3,

379 
ARM_MATH_NANINF
 = -4,

380 
ARM_MATH_SINGULAR
 = -5,

381 
ARM_MATH_TEST_FAILURE
 = -6

382 } 
	t¬m_¡©us
;

387 
št8_t
 
	tq7_t
;

392 
št16_t
 
	tq15_t
;

397 
št32_t
 
	tq31_t
;

402 
št64_t
 
	tq63_t
;

407 
	tæßt32_t
;

412 
	tæßt64_t
;

417 #ià
defšed
 
__CC_ARM


418 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

419 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

421 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

422 
	#__SIMD32_TYPE
 
št32_t


	)

423 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

425 #–ià
defšed
 
__GNUC__


426 
	#__SIMD32_TYPE
 
št32_t


	)

427 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

429 #–ià
defšed
 
__ICCARM__


430 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

431 
	#CMSIS_UNUSED


	)

433 #–ià
defšed
 
__CSMC__


434 
	#__SIMD32_TYPE
 
št32_t


	)

435 
	#CMSIS_UNUSED


	)

437 #–ià
defšed
 
__TASKING__


438 
	#__SIMD32_TYPE
 
__uÇligÃd
 
št32_t


	)

439 
	#CMSIS_UNUSED


	)

442 #”rÜ 
Unknown
 
compž”


445 
	#__SIMD32
(
addr
è(*(
__SIMD32_TYPE
 **è& (addr))

	)

446 
	#__SIMD32_CONST
(
addr
è((
__SIMD32_TYPE
 *)×ddr))

	)

447 
	#_SIMD32_OFFSET
(
addr
è(*(
__SIMD32_TYPE
 *è×ddr))

	)

448 
	#__SIMD64
(
addr
è(*(
št64_t
 **è& (addr))

	)

450 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

454 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

455 (((
št32_t
)(
ARG2
è<< 
ARG3
è& (št32_t)0xFFFF0000è)

	)

456 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1) << 0) & (int32_t)0xFFFF0000) | \

457 (((
št32_t
)(
ARG2
è>> 
ARG3
è& (št32_t)0x0000FFFFè)

	)

465 #iâdeà
ARM_MATH_BIG_ENDIAN


467 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

468 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

469 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

470 (((
št32_t
)(
v3
è<< 24è& (št32_t)0xFF000000è)

	)

473 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

474 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

475 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

476 (((
št32_t
)(
v0
è<< 24è& (št32_t)0xFF000000è)

	)

484 
__INLINE
 
q31_t
 
þ_q63_to_q31
(

485 
q63_t
 
x
)

487  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

488 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

494 
__INLINE
 
q15_t
 
þ_q63_to_q15
(

495 
q63_t
 
x
)

497  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

498 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

504 
__INLINE
 
q7_t
 
þ_q31_to_q7
(

505 
q31_t
 
x
)

507  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

508 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

514 
__INLINE
 
q15_t
 
þ_q31_to_q15
(

515 
q31_t
 
x
)

517  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

518 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

525 
__INLINE
 
q63_t
 
muÉ32x64
(

526 
q63_t
 
x
,

527 
q31_t
 
y
)

529  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

530 (((
q63_t
è(
x
 >> 32è* 
y
)));

539 #ià
defšed
 (
ARM_MATH_CM0_FAMILY
è&& ((defšed (
__ICCARM__
)) )

540 
__INLINE
 
ušt32_t
 
__CLZ
(

541 
q31_t
 
d©a
);

543 
__INLINE
 
ušt32_t
 
__CLZ
(

544 
q31_t
 
d©a
)

546 
ušt32_t
 
couÁ
 = 0;

547 
ušt32_t
 
mask
 = 0x80000000;

549 (
d©a
 & 
mask
) == 0)

551 
couÁ
 += 1u;

552 
mask
 = mask >> 1u;

555  (
couÁ
);

563 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

564 
q31_t
 
š
,

565 
q31_t
 * 
d¡
,

566 
q31_t
 * 
pRecTabË
)

568 
q31_t
 
out
;

569 
ušt32_t
 
‹mpV®
;

570 
ušt32_t
 
šdex
, 
i
;

571 
ušt32_t
 
signB™s
;

573 if(
š
 > 0)

575 
signB™s
 = ((
ušt32_t
è(
__CLZ
Ð
š
) - 1));

579 
signB™s
 = ((
ušt32_t
è(
__CLZ
(-
š
) - 1));

583 
š
 = (š << 
signB™s
);

586 
šdex
 = (
ušt32_t
)(
š
 >> 24);

587 
šdex
 = (šdex & 
INDEX_MASK
);

590 
out
 = 
pRecTabË
[
šdex
];

594 
i
 = 0u; i < 2u; i++)

596 
‹mpV®
 = (
ušt32_t
è(((
q63_t
è
š
 * 
out
) >> 31);

597 
‹mpV®
 = 0x7FFFFFFFu -empVal;

600 
out
 = 
þ_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30);

604 *
d¡
 = 
out
;

607  (
signB™s
 + 1u);

614 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

615 
q15_t
 
š
,

616 
q15_t
 * 
d¡
,

617 
q15_t
 * 
pRecTabË
)

619 
q15_t
 
out
 = 0;

620 
ušt32_t
 
‹mpV®
 = 0;

621 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

622 
ušt32_t
 
signB™s
 = 0;

624 if(
š
 > 0)

626 
signB™s
 = ((
ušt32_t
)(
__CLZ
Ð
š
) - 17));

630 
signB™s
 = ((
ušt32_t
)(
__CLZ
(-
š
) - 17));

634 
š
 = (š << 
signB™s
);

637 
šdex
 = (
ušt32_t
)(
š
 >> 8);

638 
šdex
 = (šdex & 
INDEX_MASK
);

641 
out
 = 
pRecTabË
[
šdex
];

645 
i
 = 0u; i < 2u; i++)

647 
‹mpV®
 = (
ušt32_t
è(((
q31_t
è
š
 * 
out
) >> 15);

648 
‹mpV®
 = 0x7FFFu -empVal;

650 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

655 *
d¡
 = 
out
;

658  (
signB™s
 + 1);

665 #ià
defšed
(
ARM_MATH_CM0_FAMILY
)

666 
__INLINE
 
q31_t
 
__SSAT
(

667 
q31_t
 
x
,

668 
ušt32_t
 
y
)

670 
št32_t
 
posMax
, 
ÃgMš
;

671 
ušt32_t
 
i
;

673 
posMax
 = 1;

674 
i
 = 0; i < (
y
 - 1); i++)

676 
posMax
 =…osMax * 2;

679 if(
x
 > 0)

681 
posMax
 = (posMax - 1);

683 if(
x
 > 
posMax
)

685 
x
 = 
posMax
;

690 
ÃgMš
 = -
posMax
;

692 if(
x
 < 
ÃgMš
)

694 
x
 = 
ÃgMš
;

697  (
x
);

705 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

710 
__INLINE
 
ušt32_t
 
__QADD8
(

711 
ušt32_t
 
x
,

712 
ušt32_t
 
y
)

714 
q31_t
 
r
, 
s
, 
t
, 
u
;

716 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è+ (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

717 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è+ (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

718 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è+ (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

719 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è+ (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

721  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

728 
__INLINE
 
ušt32_t
 
__QSUB8
(

729 
ušt32_t
 
x
,

730 
ušt32_t
 
y
)

732 
q31_t
 
r
, 
s
, 
t
, 
u
;

734 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è- (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

735 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è- (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

736 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è- (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

737 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è- (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

739  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

746 
__INLINE
 
ušt32_t
 
__QADD16
(

747 
ušt32_t
 
x
,

748 
ušt32_t
 
y
)

751 
q31_t
 
r
 = 0, 
s
 = 0;

753 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

754 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

756  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

763 
__INLINE
 
ušt32_t
 
__SHADD16
(

764 
ušt32_t
 
x
,

765 
ušt32_t
 
y
)

767 
q31_t
 
r
, 
s
;

769 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

770 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

772  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

779 
__INLINE
 
ušt32_t
 
__QSUB16
(

780 
ušt32_t
 
x
,

781 
ušt32_t
 
y
)

783 
q31_t
 
r
, 
s
;

785 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

786 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

788  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

795 
__INLINE
 
ušt32_t
 
__SHSUB16
(

796 
ušt32_t
 
x
,

797 
ušt32_t
 
y
)

799 
q31_t
 
r
, 
s
;

801 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

802 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

804  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

811 
__INLINE
 
ušt32_t
 
__QASX
(

812 
ušt32_t
 
x
,

813 
ušt32_t
 
y
)

815 
q31_t
 
r
, 
s
;

817 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

818 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

820  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

827 
__INLINE
 
ušt32_t
 
__SHASX
(

828 
ušt32_t
 
x
,

829 
ušt32_t
 
y
)

831 
q31_t
 
r
, 
s
;

833 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

834 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

836  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

843 
__INLINE
 
ušt32_t
 
__QSAX
(

844 
ušt32_t
 
x
,

845 
ušt32_t
 
y
)

847 
q31_t
 
r
, 
s
;

849 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

850 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

852  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

859 
__INLINE
 
ušt32_t
 
__SHSAX
(

860 
ušt32_t
 
x
,

861 
ušt32_t
 
y
)

863 
q31_t
 
r
, 
s
;

865 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

866 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

868  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

875 
__INLINE
 
ušt32_t
 
__SMUSDX
(

876 
ušt32_t
 
x
,

877 
ušt32_t
 
y
)

879  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

880 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

886 
__INLINE
 
ušt32_t
 
__SMUADX
(

887 
ušt32_t
 
x
,

888 
ušt32_t
 
y
)

890  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

891 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

898 
__INLINE
 
št32_t
 
__QADD
(

899 
št32_t
 
x
,

900 
št32_t
 
y
)

902  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 + (
q31_t
)
y
)));

909 
__INLINE
 
št32_t
 
__QSUB
(

910 
št32_t
 
x
,

911 
št32_t
 
y
)

913  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 - (
q31_t
)
y
)));

920 
__INLINE
 
ušt32_t
 
__SMLAD
(

921 
ušt32_t
 
x
,

922 
ušt32_t
 
y
,

923 
ušt32_t
 
sum
)

925  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

926 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

927 Ð((
q31_t
)
sum
 ) ) ));

934 
__INLINE
 
ušt32_t
 
__SMLADX
(

935 
ušt32_t
 
x
,

936 
ušt32_t
 
y
,

937 
ušt32_t
 
sum
)

939  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

940 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

941 Ð((
q31_t
)
sum
 ) ) ));

948 
__INLINE
 
ušt32_t
 
__SMLSDX
(

949 
ušt32_t
 
x
,

950 
ušt32_t
 
y
,

951 
ušt32_t
 
sum
)

953  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

954 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

955 Ð((
q31_t
)
sum
 ) ) ));

962 
__INLINE
 
ušt64_t
 
__SMLALD
(

963 
ušt32_t
 
x
,

964 
ušt32_t
 
y
,

965 
ušt64_t
 
sum
)

968  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

969 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

970 Ð((
q63_t
)
sum
 ) ) ));

977 
__INLINE
 
ušt64_t
 
__SMLALDX
(

978 
ušt32_t
 
x
,

979 
ušt32_t
 
y
,

980 
ušt64_t
 
sum
)

983  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

984 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

985 Ð((
q63_t
)
sum
 ) ) ));

992 
__INLINE
 
ušt32_t
 
__SMUAD
(

993 
ušt32_t
 
x
,

994 
ušt32_t
 
y
)

996  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

997 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1004 
__INLINE
 
ušt32_t
 
__SMUSD
(

1005 
ušt32_t
 
x
,

1006 
ušt32_t
 
y
)

1008  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) -

1009 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1016 
__INLINE
 
ušt32_t
 
__SXTB16
(

1017 
ušt32_t
 
x
)

1019  ((
ušt32_t
)(((((
q31_t
)
x
 << 24) >> 24) & (q31_t)0x0000FFFF) |

1020 ((((
q31_t
)
x
 << 8) >> 8) & (q31_t)0xFFFF0000) ));

1031 
ušt16_t
 
numT­s
;

1032 
q7_t
 *
pS‹
;

1033 
q7_t
 *
pCÛffs
;

1034 } 
	t¬m_fœ_š¡ªû_q7
;

1041 
ušt16_t
 
numT­s
;

1042 
q15_t
 *
pS‹
;

1043 
q15_t
 *
pCÛffs
;

1044 } 
	t¬m_fœ_š¡ªû_q15
;

1051 
ušt16_t
 
numT­s
;

1052 
q31_t
 *
pS‹
;

1053 
q31_t
 *
pCÛffs
;

1054 } 
	t¬m_fœ_š¡ªû_q31
;

1061 
ušt16_t
 
numT­s
;

1062 
æßt32_t
 *
pS‹
;

1063 
æßt32_t
 *
pCÛffs
;

1064 } 
	t¬m_fœ_š¡ªû_f32
;

1074 
¬m_fœ_q7
(

1075 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1076 
q7_t
 * 
pSrc
,

1077 
q7_t
 * 
pD¡
,

1078 
ušt32_t
 
blockSize
);

1089 
¬m_fœ_š™_q7
(

1090 
¬m_fœ_š¡ªû_q7
 * 
S
,

1091 
ušt16_t
 
numT­s
,

1092 
q7_t
 * 
pCÛffs
,

1093 
q7_t
 * 
pS‹
,

1094 
ušt32_t
 
blockSize
);

1104 
¬m_fœ_q15
(

1105 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1106 
q15_t
 * 
pSrc
,

1107 
q15_t
 * 
pD¡
,

1108 
ušt32_t
 
blockSize
);

1118 
¬m_fœ_ç¡_q15
(

1119 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1120 
q15_t
 * 
pSrc
,

1121 
q15_t
 * 
pD¡
,

1122 
ušt32_t
 
blockSize
);

1135 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1136 
¬m_fœ_š¡ªû_q15
 * 
S
,

1137 
ušt16_t
 
numT­s
,

1138 
q15_t
 * 
pCÛffs
,

1139 
q15_t
 * 
pS‹
,

1140 
ušt32_t
 
blockSize
);

1150 
¬m_fœ_q31
(

1151 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1152 
q31_t
 * 
pSrc
,

1153 
q31_t
 * 
pD¡
,

1154 
ušt32_t
 
blockSize
);

1164 
¬m_fœ_ç¡_q31
(

1165 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1166 
q31_t
 * 
pSrc
,

1167 
q31_t
 * 
pD¡
,

1168 
ušt32_t
 
blockSize
);

1179 
¬m_fœ_š™_q31
(

1180 
¬m_fœ_š¡ªû_q31
 * 
S
,

1181 
ušt16_t
 
numT­s
,

1182 
q31_t
 * 
pCÛffs
,

1183 
q31_t
 * 
pS‹
,

1184 
ušt32_t
 
blockSize
);

1194 
¬m_fœ_f32
(

1195 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1196 
æßt32_t
 * 
pSrc
,

1197 
æßt32_t
 * 
pD¡
,

1198 
ušt32_t
 
blockSize
);

1209 
¬m_fœ_š™_f32
(

1210 
¬m_fœ_š¡ªû_f32
 * 
S
,

1211 
ušt16_t
 
numT­s
,

1212 
æßt32_t
 * 
pCÛffs
,

1213 
æßt32_t
 * 
pS‹
,

1214 
ušt32_t
 
blockSize
);

1222 
št8_t
 
numSges
;

1223 
q15_t
 *
pS‹
;

1224 
q15_t
 *
pCÛffs
;

1225 
št8_t
 
po¡Shiá
;

1226 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1233 
ušt32_t
 
numSges
;

1234 
q31_t
 *
pS‹
;

1235 
q31_t
 *
pCÛffs
;

1236 
ušt8_t
 
po¡Shiá
;

1237 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1244 
ušt32_t
 
numSges
;

1245 
æßt32_t
 *
pS‹
;

1246 
æßt32_t
 *
pCÛffs
;

1247 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1257 
¬m_biquad_ÿsÿde_df1_q15
(

1258 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1259 
q15_t
 * 
pSrc
,

1260 
q15_t
 * 
pD¡
,

1261 
ušt32_t
 
blockSize
);

1272 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1273 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1274 
ušt8_t
 
numSges
,

1275 
q15_t
 * 
pCÛffs
,

1276 
q15_t
 * 
pS‹
,

1277 
št8_t
 
po¡Shiá
);

1287 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1288 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1289 
q15_t
 * 
pSrc
,

1290 
q15_t
 * 
pD¡
,

1291 
ušt32_t
 
blockSize
);

1301 
¬m_biquad_ÿsÿde_df1_q31
(

1302 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1303 
q31_t
 * 
pSrc
,

1304 
q31_t
 * 
pD¡
,

1305 
ušt32_t
 
blockSize
);

1315 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1316 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1317 
q31_t
 * 
pSrc
,

1318 
q31_t
 * 
pD¡
,

1319 
ušt32_t
 
blockSize
);

1330 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1331 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1332 
ušt8_t
 
numSges
,

1333 
q31_t
 * 
pCÛffs
,

1334 
q31_t
 * 
pS‹
,

1335 
št8_t
 
po¡Shiá
);

1345 
¬m_biquad_ÿsÿde_df1_f32
(

1346 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1347 
æßt32_t
 * 
pSrc
,

1348 
æßt32_t
 * 
pD¡
,

1349 
ušt32_t
 
blockSize
);

1359 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1360 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1361 
ušt8_t
 
numSges
,

1362 
æßt32_t
 * 
pCÛffs
,

1363 
æßt32_t
 * 
pS‹
);

1371 
ušt16_t
 
numRows
;

1372 
ušt16_t
 
numCÞs
;

1373 
æßt32_t
 *
pD©a
;

1374 } 
	t¬m_m©rix_š¡ªû_f32
;

1382 
ušt16_t
 
numRows
;

1383 
ušt16_t
 
numCÞs
;

1384 
æßt64_t
 *
pD©a
;

1385 } 
	t¬m_m©rix_š¡ªû_f64
;

1392 
ušt16_t
 
numRows
;

1393 
ušt16_t
 
numCÞs
;

1394 
q15_t
 *
pD©a
;

1395 } 
	t¬m_m©rix_š¡ªû_q15
;

1402 
ušt16_t
 
numRows
;

1403 
ušt16_t
 
numCÞs
;

1404 
q31_t
 *
pD©a
;

1405 } 
	t¬m_m©rix_š¡ªû_q31
;

1416 
¬m_¡©us
 
¬m_m©_add_f32
(

1417 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1418 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1419 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1430 
¬m_¡©us
 
¬m_m©_add_q15
(

1431 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1432 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1433 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1444 
¬m_¡©us
 
¬m_m©_add_q31
(

1445 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1446 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1447 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1458 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_f32
(

1459 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1460 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1461 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1472 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q15
(

1473 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1474 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1475 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1476 
q15_t
 * 
pSü©ch
);

1487 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q31
(

1488 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1489 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1490 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1500 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1501 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1502 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1512 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1513 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1514 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1524 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1525 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1526 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1537 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1538 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1539 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1540 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1552 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1553 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1554 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1555 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1556 
q15_t
 * 
pS‹
);

1568 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1569 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1570 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1571 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1572 
q15_t
 * 
pS‹
);

1583 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1584 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1585 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1586 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1597 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1598 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1599 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1600 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1611 
¬m_¡©us
 
¬m_m©_sub_f32
(

1612 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1613 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1614 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1625 
¬m_¡©us
 
¬m_m©_sub_q15
(

1626 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1627 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1628 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1639 
¬m_¡©us
 
¬m_m©_sub_q31
(

1640 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1641 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1642 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1653 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1654 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1655 
æßt32_t
 
sÿË
,

1656 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1668 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1669 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1670 
q15_t
 
sÿËF¿ù
,

1671 
št32_t
 
shiá
,

1672 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1684 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1685 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1686 
q31_t
 
sÿËF¿ù
,

1687 
št32_t
 
shiá
,

1688 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1698 
¬m_m©_š™_q31
(

1699 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1700 
ušt16_t
 
nRows
,

1701 
ušt16_t
 
nCÞumns
,

1702 
q31_t
 * 
pD©a
);

1712 
¬m_m©_š™_q15
(

1713 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1714 
ušt16_t
 
nRows
,

1715 
ušt16_t
 
nCÞumns
,

1716 
q15_t
 * 
pD©a
);

1726 
¬m_m©_š™_f32
(

1727 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1728 
ušt16_t
 
nRows
,

1729 
ušt16_t
 
nCÞumns
,

1730 
æßt32_t
 * 
pD©a
);

1739 
q15_t
 
A0
;

1740 #ifdeà
ARM_MATH_CM0_FAMILY


1741 
q15_t
 
A1
;

1742 
q15_t
 
A2
;

1744 
q31_t
 
A1
;

1746 
q15_t
 
¡©e
[3];

1747 
q15_t
 
Kp
;

1748 
q15_t
 
Ki
;

1749 
q15_t
 
Kd
;

1750 } 
	t¬m_pid_š¡ªû_q15
;

1757 
q31_t
 
A0
;

1758 
q31_t
 
A1
;

1759 
q31_t
 
A2
;

1760 
q31_t
 
¡©e
[3];

1761 
q31_t
 
Kp
;

1762 
q31_t
 
Ki
;

1763 
q31_t
 
Kd
;

1764 } 
	t¬m_pid_š¡ªû_q31
;

1771 
æßt32_t
 
A0
;

1772 
æßt32_t
 
A1
;

1773 
æßt32_t
 
A2
;

1774 
æßt32_t
 
¡©e
[3];

1775 
æßt32_t
 
Kp
;

1776 
æßt32_t
 
Ki
;

1777 
æßt32_t
 
Kd
;

1778 } 
	t¬m_pid_š¡ªû_f32
;

1787 
¬m_pid_š™_f32
(

1788 
¬m_pid_š¡ªû_f32
 * 
S
,

1789 
št32_t
 
»£tS‹FÏg
);

1796 
¬m_pid_»£t_f32
(

1797 
¬m_pid_š¡ªû_f32
 * 
S
);

1805 
¬m_pid_š™_q31
(

1806 
¬m_pid_š¡ªû_q31
 * 
S
,

1807 
št32_t
 
»£tS‹FÏg
);

1815 
¬m_pid_»£t_q31
(

1816 
¬m_pid_š¡ªû_q31
 * 
S
);

1824 
¬m_pid_š™_q15
(

1825 
¬m_pid_š¡ªû_q15
 * 
S
,

1826 
št32_t
 
»£tS‹FÏg
);

1833 
¬m_pid_»£t_q15
(

1834 
¬m_pid_š¡ªû_q15
 * 
S
);

1842 
ušt32_t
 
nV®ues
;

1843 
æßt32_t
 
x1
;

1844 
æßt32_t
 
xS·cšg
;

1845 
æßt32_t
 *
pYD©a
;

1846 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1853 
ušt16_t
 
numRows
;

1854 
ušt16_t
 
numCÞs
;

1855 
æßt32_t
 *
pD©a
;

1856 } 
	t¬m_bžš—r_š‹½_š¡ªû_f32
;

1863 
ušt16_t
 
numRows
;

1864 
ušt16_t
 
numCÞs
;

1865 
q31_t
 *
pD©a
;

1866 } 
	t¬m_bžš—r_š‹½_š¡ªû_q31
;

1873 
ušt16_t
 
numRows
;

1874 
ušt16_t
 
numCÞs
;

1875 
q15_t
 *
pD©a
;

1876 } 
	t¬m_bžš—r_š‹½_š¡ªû_q15
;

1883 
ušt16_t
 
numRows
;

1884 
ušt16_t
 
numCÞs
;

1885 
q7_t
 *
pD©a
;

1886 } 
	t¬m_bžš—r_š‹½_š¡ªû_q7
;

1896 
¬m_muÉ_q7
(

1897 
q7_t
 * 
pSrcA
,

1898 
q7_t
 * 
pSrcB
,

1899 
q7_t
 * 
pD¡
,

1900 
ušt32_t
 
blockSize
);

1910 
¬m_muÉ_q15
(

1911 
q15_t
 * 
pSrcA
,

1912 
q15_t
 * 
pSrcB
,

1913 
q15_t
 * 
pD¡
,

1914 
ušt32_t
 
blockSize
);

1924 
¬m_muÉ_q31
(

1925 
q31_t
 * 
pSrcA
,

1926 
q31_t
 * 
pSrcB
,

1927 
q31_t
 * 
pD¡
,

1928 
ušt32_t
 
blockSize
);

1938 
¬m_muÉ_f32
(

1939 
æßt32_t
 * 
pSrcA
,

1940 
æßt32_t
 * 
pSrcB
,

1941 
æßt32_t
 * 
pD¡
,

1942 
ušt32_t
 
blockSize
);

1950 
ušt16_t
 
fáL’
;

1951 
ušt8_t
 
ifáFÏg
;

1952 
ušt8_t
 
b™Rev”£FÏg
;

1953 
q15_t
 *
pTwiddË
;

1954 
ušt16_t
 *
pB™RevTabË
;

1955 
ušt16_t
 
twidCÛfModif›r
;

1956 
ušt16_t
 
b™RevFaùÜ
;

1957 } 
	t¬m_cfá_¿dix2_š¡ªû_q15
;

1960 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q15
(

1961 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1962 
ušt16_t
 
fáL’
,

1963 
ušt8_t
 
ifáFÏg
,

1964 
ušt8_t
 
b™Rev”£FÏg
);

1967 
¬m_cfá_¿dix2_q15
(

1968 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1969 
q15_t
 * 
pSrc
);

1977 
ušt16_t
 
fáL’
;

1978 
ušt8_t
 
ifáFÏg
;

1979 
ušt8_t
 
b™Rev”£FÏg
;

1980 
q15_t
 *
pTwiddË
;

1981 
ušt16_t
 *
pB™RevTabË
;

1982 
ušt16_t
 
twidCÛfModif›r
;

1983 
ušt16_t
 
b™RevFaùÜ
;

1984 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1987 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1988 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1989 
ušt16_t
 
fáL’
,

1990 
ušt8_t
 
ifáFÏg
,

1991 
ušt8_t
 
b™Rev”£FÏg
);

1994 
¬m_cfá_¿dix4_q15
(

1995 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1996 
q15_t
 * 
pSrc
);

2003 
ušt16_t
 
fáL’
;

2004 
ušt8_t
 
ifáFÏg
;

2005 
ušt8_t
 
b™Rev”£FÏg
;

2006 
q31_t
 *
pTwiddË
;

2007 
ušt16_t
 *
pB™RevTabË
;

2008 
ušt16_t
 
twidCÛfModif›r
;

2009 
ušt16_t
 
b™RevFaùÜ
;

2010 } 
	t¬m_cfá_¿dix2_š¡ªû_q31
;

2013 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q31
(

2014 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2015 
ušt16_t
 
fáL’
,

2016 
ušt8_t
 
ifáFÏg
,

2017 
ušt8_t
 
b™Rev”£FÏg
);

2020 
¬m_cfá_¿dix2_q31
(

2021 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2022 
q31_t
 * 
pSrc
);

2029 
ušt16_t
 
fáL’
;

2030 
ušt8_t
 
ifáFÏg
;

2031 
ušt8_t
 
b™Rev”£FÏg
;

2032 
q31_t
 *
pTwiddË
;

2033 
ušt16_t
 *
pB™RevTabË
;

2034 
ušt16_t
 
twidCÛfModif›r
;

2035 
ušt16_t
 
b™RevFaùÜ
;

2036 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

2039 
¬m_cfá_¿dix4_q31
(

2040 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2041 
q31_t
 * 
pSrc
);

2044 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

2045 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2046 
ušt16_t
 
fáL’
,

2047 
ušt8_t
 
ifáFÏg
,

2048 
ušt8_t
 
b™Rev”£FÏg
);

2055 
ušt16_t
 
fáL’
;

2056 
ušt8_t
 
ifáFÏg
;

2057 
ušt8_t
 
b™Rev”£FÏg
;

2058 
æßt32_t
 *
pTwiddË
;

2059 
ušt16_t
 *
pB™RevTabË
;

2060 
ušt16_t
 
twidCÛfModif›r
;

2061 
ušt16_t
 
b™RevFaùÜ
;

2062 
æßt32_t
 
ÚebyfáL’
;

2063 } 
	t¬m_cfá_¿dix2_š¡ªû_f32
;

2066 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_f32
(

2067 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2068 
ušt16_t
 
fáL’
,

2069 
ušt8_t
 
ifáFÏg
,

2070 
ušt8_t
 
b™Rev”£FÏg
);

2073 
¬m_cfá_¿dix2_f32
(

2074 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2075 
æßt32_t
 * 
pSrc
);

2082 
ušt16_t
 
fáL’
;

2083 
ušt8_t
 
ifáFÏg
;

2084 
ušt8_t
 
b™Rev”£FÏg
;

2085 
æßt32_t
 *
pTwiddË
;

2086 
ušt16_t
 *
pB™RevTabË
;

2087 
ušt16_t
 
twidCÛfModif›r
;

2088 
ušt16_t
 
b™RevFaùÜ
;

2089 
æßt32_t
 
ÚebyfáL’
;

2090 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

2093 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2094 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2095 
ušt16_t
 
fáL’
,

2096 
ušt8_t
 
ifáFÏg
,

2097 
ušt8_t
 
b™Rev”£FÏg
);

2100 
¬m_cfá_¿dix4_f32
(

2101 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2102 
æßt32_t
 * 
pSrc
);

2109 
ušt16_t
 
fáL’
;

2110 cÚ¡ 
q15_t
 *
pTwiddË
;

2111 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2112 
ušt16_t
 
b™RevL’gth
;

2113 } 
	t¬m_cfá_š¡ªû_q15
;

2115 
¬m_cfá_q15
(

2116 cÚ¡ 
¬m_cfá_š¡ªû_q15
 * 
S
,

2117 
q15_t
 * 
p1
,

2118 
ušt8_t
 
ifáFÏg
,

2119 
ušt8_t
 
b™Rev”£FÏg
);

2126 
ušt16_t
 
fáL’
;

2127 cÚ¡ 
q31_t
 *
pTwiddË
;

2128 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2129 
ušt16_t
 
b™RevL’gth
;

2130 } 
	t¬m_cfá_š¡ªû_q31
;

2132 
¬m_cfá_q31
(

2133 cÚ¡ 
¬m_cfá_š¡ªû_q31
 * 
S
,

2134 
q31_t
 * 
p1
,

2135 
ušt8_t
 
ifáFÏg
,

2136 
ušt8_t
 
b™Rev”£FÏg
);

2143 
ušt16_t
 
fáL’
;

2144 cÚ¡ 
æßt32_t
 *
pTwiddË
;

2145 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2146 
ušt16_t
 
b™RevL’gth
;

2147 } 
	t¬m_cfá_š¡ªû_f32
;

2149 
¬m_cfá_f32
(

2150 cÚ¡ 
¬m_cfá_š¡ªû_f32
 * 
S
,

2151 
æßt32_t
 * 
p1
,

2152 
ušt8_t
 
ifáFÏg
,

2153 
ušt8_t
 
b™Rev”£FÏg
);

2160 
ušt32_t
 
fáL’R—l
;

2161 
ušt8_t
 
ifáFÏgR
;

2162 
ušt8_t
 
b™Rev”£FÏgR
;

2163 
ušt32_t
 
twidCÛfRModif›r
;

2164 
q15_t
 *
pTwiddËAR—l
;

2165 
q15_t
 *
pTwiddËBR—l
;

2166 cÚ¡ 
¬m_cfá_š¡ªû_q15
 *
pCfá
;

2167 } 
	t¬m_rfá_š¡ªû_q15
;

2169 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2170 
¬m_rfá_š¡ªû_q15
 * 
S
,

2171 
ušt32_t
 
fáL’R—l
,

2172 
ušt32_t
 
ifáFÏgR
,

2173 
ušt32_t
 
b™Rev”£FÏg
);

2175 
¬m_rfá_q15
(

2176 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2177 
q15_t
 * 
pSrc
,

2178 
q15_t
 * 
pD¡
);

2185 
ušt32_t
 
fáL’R—l
;

2186 
ušt8_t
 
ifáFÏgR
;

2187 
ušt8_t
 
b™Rev”£FÏgR
;

2188 
ušt32_t
 
twidCÛfRModif›r
;

2189 
q31_t
 *
pTwiddËAR—l
;

2190 
q31_t
 *
pTwiddËBR—l
;

2191 cÚ¡ 
¬m_cfá_š¡ªû_q31
 *
pCfá
;

2192 } 
	t¬m_rfá_š¡ªû_q31
;

2194 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2195 
¬m_rfá_š¡ªû_q31
 * 
S
,

2196 
ušt32_t
 
fáL’R—l
,

2197 
ušt32_t
 
ifáFÏgR
,

2198 
ušt32_t
 
b™Rev”£FÏg
);

2200 
¬m_rfá_q31
(

2201 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2202 
q31_t
 * 
pSrc
,

2203 
q31_t
 * 
pD¡
);

2210 
ušt32_t
 
fáL’R—l
;

2211 
ušt16_t
 
fáL’By2
;

2212 
ušt8_t
 
ifáFÏgR
;

2213 
ušt8_t
 
b™Rev”£FÏgR
;

2214 
ušt32_t
 
twidCÛfRModif›r
;

2215 
æßt32_t
 *
pTwiddËAR—l
;

2216 
æßt32_t
 *
pTwiddËBR—l
;

2217 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2218 } 
	t¬m_rfá_š¡ªû_f32
;

2220 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2221 
¬m_rfá_š¡ªû_f32
 * 
S
,

2222 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2223 
ušt32_t
 
fáL’R—l
,

2224 
ušt32_t
 
ifáFÏgR
,

2225 
ušt32_t
 
b™Rev”£FÏg
);

2227 
¬m_rfá_f32
(

2228 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2229 
æßt32_t
 * 
pSrc
,

2230 
æßt32_t
 * 
pD¡
);

2237 
¬m_cfá_š¡ªû_f32
 
Sšt
;

2238 
ušt16_t
 
fáL’RFFT
;

2239 
æßt32_t
 * 
pTwiddËRFFT
;

2240 } 
	t¬m_rfá_ç¡_š¡ªû_f32
 ;

2242 
¬m_¡©us
 
¬m_rfá_ç¡_š™_f32
 (

2243 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2244 
ušt16_t
 
fáL’
);

2246 
¬m_rfá_ç¡_f32
(

2247 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2248 
æßt32_t
 * 
p
, flßt32_ˆ* 
pOut
,

2249 
ušt8_t
 
ifáFÏg
);

2256 
ušt16_t
 
N
;

2257 
ušt16_t
 
Nby2
;

2258 
æßt32_t
 
nÜm®ize
;

2259 
æßt32_t
 *
pTwiddË
;

2260 
æßt32_t
 *
pCosFaùÜ
;

2261 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2262 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2263 } 
	t¬m_dù4_š¡ªû_f32
;

2276 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2277 
¬m_dù4_š¡ªû_f32
 * 
S
,

2278 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2279 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2280 
ušt16_t
 
N
,

2281 
ušt16_t
 
Nby2
,

2282 
æßt32_t
 
nÜm®ize
);

2291 
¬m_dù4_f32
(

2292 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2293 
æßt32_t
 * 
pS‹
,

2294 
æßt32_t
 * 
pIÆšeBufãr
);

2302 
ušt16_t
 
N
;

2303 
ušt16_t
 
Nby2
;

2304 
q31_t
 
nÜm®ize
;

2305 
q31_t
 *
pTwiddË
;

2306 
q31_t
 *
pCosFaùÜ
;

2307 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2308 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2309 } 
	t¬m_dù4_š¡ªû_q31
;

2322 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2323 
¬m_dù4_š¡ªû_q31
 * 
S
,

2324 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2325 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2326 
ušt16_t
 
N
,

2327 
ušt16_t
 
Nby2
,

2328 
q31_t
 
nÜm®ize
);

2337 
¬m_dù4_q31
(

2338 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2339 
q31_t
 * 
pS‹
,

2340 
q31_t
 * 
pIÆšeBufãr
);

2348 
ušt16_t
 
N
;

2349 
ušt16_t
 
Nby2
;

2350 
q15_t
 
nÜm®ize
;

2351 
q15_t
 *
pTwiddË
;

2352 
q15_t
 *
pCosFaùÜ
;

2353 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2354 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2355 } 
	t¬m_dù4_š¡ªû_q15
;

2368 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2369 
¬m_dù4_š¡ªû_q15
 * 
S
,

2370 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2371 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2372 
ušt16_t
 
N
,

2373 
ušt16_t
 
Nby2
,

2374 
q15_t
 
nÜm®ize
);

2383 
¬m_dù4_q15
(

2384 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2385 
q15_t
 * 
pS‹
,

2386 
q15_t
 * 
pIÆšeBufãr
);

2396 
¬m_add_f32
(

2397 
æßt32_t
 * 
pSrcA
,

2398 
æßt32_t
 * 
pSrcB
,

2399 
æßt32_t
 * 
pD¡
,

2400 
ušt32_t
 
blockSize
);

2410 
¬m_add_q7
(

2411 
q7_t
 * 
pSrcA
,

2412 
q7_t
 * 
pSrcB
,

2413 
q7_t
 * 
pD¡
,

2414 
ušt32_t
 
blockSize
);

2424 
¬m_add_q15
(

2425 
q15_t
 * 
pSrcA
,

2426 
q15_t
 * 
pSrcB
,

2427 
q15_t
 * 
pD¡
,

2428 
ušt32_t
 
blockSize
);

2438 
¬m_add_q31
(

2439 
q31_t
 * 
pSrcA
,

2440 
q31_t
 * 
pSrcB
,

2441 
q31_t
 * 
pD¡
,

2442 
ušt32_t
 
blockSize
);

2452 
¬m_sub_f32
(

2453 
æßt32_t
 * 
pSrcA
,

2454 
æßt32_t
 * 
pSrcB
,

2455 
æßt32_t
 * 
pD¡
,

2456 
ušt32_t
 
blockSize
);

2466 
¬m_sub_q7
(

2467 
q7_t
 * 
pSrcA
,

2468 
q7_t
 * 
pSrcB
,

2469 
q7_t
 * 
pD¡
,

2470 
ušt32_t
 
blockSize
);

2480 
¬m_sub_q15
(

2481 
q15_t
 * 
pSrcA
,

2482 
q15_t
 * 
pSrcB
,

2483 
q15_t
 * 
pD¡
,

2484 
ušt32_t
 
blockSize
);

2494 
¬m_sub_q31
(

2495 
q31_t
 * 
pSrcA
,

2496 
q31_t
 * 
pSrcB
,

2497 
q31_t
 * 
pD¡
,

2498 
ušt32_t
 
blockSize
);

2508 
¬m_sÿË_f32
(

2509 
æßt32_t
 * 
pSrc
,

2510 
æßt32_t
 
sÿË
,

2511 
æßt32_t
 * 
pD¡
,

2512 
ušt32_t
 
blockSize
);

2523 
¬m_sÿË_q7
(

2524 
q7_t
 * 
pSrc
,

2525 
q7_t
 
sÿËF¿ù
,

2526 
št8_t
 
shiá
,

2527 
q7_t
 * 
pD¡
,

2528 
ušt32_t
 
blockSize
);

2539 
¬m_sÿË_q15
(

2540 
q15_t
 * 
pSrc
,

2541 
q15_t
 
sÿËF¿ù
,

2542 
št8_t
 
shiá
,

2543 
q15_t
 * 
pD¡
,

2544 
ušt32_t
 
blockSize
);

2555 
¬m_sÿË_q31
(

2556 
q31_t
 * 
pSrc
,

2557 
q31_t
 
sÿËF¿ù
,

2558 
št8_t
 
shiá
,

2559 
q31_t
 * 
pD¡
,

2560 
ušt32_t
 
blockSize
);

2569 
¬m_abs_q7
(

2570 
q7_t
 * 
pSrc
,

2571 
q7_t
 * 
pD¡
,

2572 
ušt32_t
 
blockSize
);

2581 
¬m_abs_f32
(

2582 
æßt32_t
 * 
pSrc
,

2583 
æßt32_t
 * 
pD¡
,

2584 
ušt32_t
 
blockSize
);

2593 
¬m_abs_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 * 
pD¡
,

2596 
ušt32_t
 
blockSize
);

2605 
¬m_abs_q31
(

2606 
q31_t
 * 
pSrc
,

2607 
q31_t
 * 
pD¡
,

2608 
ušt32_t
 
blockSize
);

2618 
¬m_dÙ_´od_f32
(

2619 
æßt32_t
 * 
pSrcA
,

2620 
æßt32_t
 * 
pSrcB
,

2621 
ušt32_t
 
blockSize
,

2622 
æßt32_t
 * 
»suÉ
);

2632 
¬m_dÙ_´od_q7
(

2633 
q7_t
 * 
pSrcA
,

2634 
q7_t
 * 
pSrcB
,

2635 
ušt32_t
 
blockSize
,

2636 
q31_t
 * 
»suÉ
);

2646 
¬m_dÙ_´od_q15
(

2647 
q15_t
 * 
pSrcA
,

2648 
q15_t
 * 
pSrcB
,

2649 
ušt32_t
 
blockSize
,

2650 
q63_t
 * 
»suÉ
);

2660 
¬m_dÙ_´od_q31
(

2661 
q31_t
 * 
pSrcA
,

2662 
q31_t
 * 
pSrcB
,

2663 
ušt32_t
 
blockSize
,

2664 
q63_t
 * 
»suÉ
);

2674 
¬m_shiá_q7
(

2675 
q7_t
 * 
pSrc
,

2676 
št8_t
 
shiáB™s
,

2677 
q7_t
 * 
pD¡
,

2678 
ušt32_t
 
blockSize
);

2688 
¬m_shiá_q15
(

2689 
q15_t
 * 
pSrc
,

2690 
št8_t
 
shiáB™s
,

2691 
q15_t
 * 
pD¡
,

2692 
ušt32_t
 
blockSize
);

2702 
¬m_shiá_q31
(

2703 
q31_t
 * 
pSrc
,

2704 
št8_t
 
shiáB™s
,

2705 
q31_t
 * 
pD¡
,

2706 
ušt32_t
 
blockSize
);

2716 
¬m_off£t_f32
(

2717 
æßt32_t
 * 
pSrc
,

2718 
æßt32_t
 
off£t
,

2719 
æßt32_t
 * 
pD¡
,

2720 
ušt32_t
 
blockSize
);

2730 
¬m_off£t_q7
(

2731 
q7_t
 * 
pSrc
,

2732 
q7_t
 
off£t
,

2733 
q7_t
 * 
pD¡
,

2734 
ušt32_t
 
blockSize
);

2744 
¬m_off£t_q15
(

2745 
q15_t
 * 
pSrc
,

2746 
q15_t
 
off£t
,

2747 
q15_t
 * 
pD¡
,

2748 
ušt32_t
 
blockSize
);

2758 
¬m_off£t_q31
(

2759 
q31_t
 * 
pSrc
,

2760 
q31_t
 
off£t
,

2761 
q31_t
 * 
pD¡
,

2762 
ušt32_t
 
blockSize
);

2771 
¬m_Ãg©e_f32
(

2772 
æßt32_t
 * 
pSrc
,

2773 
æßt32_t
 * 
pD¡
,

2774 
ušt32_t
 
blockSize
);

2783 
¬m_Ãg©e_q7
(

2784 
q7_t
 * 
pSrc
,

2785 
q7_t
 * 
pD¡
,

2786 
ušt32_t
 
blockSize
);

2795 
¬m_Ãg©e_q15
(

2796 
q15_t
 * 
pSrc
,

2797 
q15_t
 * 
pD¡
,

2798 
ušt32_t
 
blockSize
);

2807 
¬m_Ãg©e_q31
(

2808 
q31_t
 * 
pSrc
,

2809 
q31_t
 * 
pD¡
,

2810 
ušt32_t
 
blockSize
);

2819 
¬m_cÝy_f32
(

2820 
æßt32_t
 * 
pSrc
,

2821 
æßt32_t
 * 
pD¡
,

2822 
ušt32_t
 
blockSize
);

2831 
¬m_cÝy_q7
(

2832 
q7_t
 * 
pSrc
,

2833 
q7_t
 * 
pD¡
,

2834 
ušt32_t
 
blockSize
);

2843 
¬m_cÝy_q15
(

2844 
q15_t
 * 
pSrc
,

2845 
q15_t
 * 
pD¡
,

2846 
ušt32_t
 
blockSize
);

2855 
¬m_cÝy_q31
(

2856 
q31_t
 * 
pSrc
,

2857 
q31_t
 * 
pD¡
,

2858 
ušt32_t
 
blockSize
);

2867 
¬m_fžl_f32
(

2868 
æßt32_t
 
v®ue
,

2869 
æßt32_t
 * 
pD¡
,

2870 
ušt32_t
 
blockSize
);

2879 
¬m_fžl_q7
(

2880 
q7_t
 
v®ue
,

2881 
q7_t
 * 
pD¡
,

2882 
ušt32_t
 
blockSize
);

2891 
¬m_fžl_q15
(

2892 
q15_t
 
v®ue
,

2893 
q15_t
 * 
pD¡
,

2894 
ušt32_t
 
blockSize
);

2903 
¬m_fžl_q31
(

2904 
q31_t
 
v®ue
,

2905 
q31_t
 * 
pD¡
,

2906 
ušt32_t
 
blockSize
);

2917 
¬m_cÚv_f32
(

2918 
æßt32_t
 * 
pSrcA
,

2919 
ušt32_t
 
¤cAL’
,

2920 
æßt32_t
 * 
pSrcB
,

2921 
ušt32_t
 
¤cBL’
,

2922 
æßt32_t
 * 
pD¡
);

2935 
¬m_cÚv_Ýt_q15
(

2936 
q15_t
 * 
pSrcA
,

2937 
ušt32_t
 
¤cAL’
,

2938 
q15_t
 * 
pSrcB
,

2939 
ušt32_t
 
¤cBL’
,

2940 
q15_t
 * 
pD¡
,

2941 
q15_t
 * 
pSü©ch1
,

2942 
q15_t
 * 
pSü©ch2
);

2953 
¬m_cÚv_q15
(

2954 
q15_t
 * 
pSrcA
,

2955 
ušt32_t
 
¤cAL’
,

2956 
q15_t
 * 
pSrcB
,

2957 
ušt32_t
 
¤cBL’
,

2958 
q15_t
 * 
pD¡
);

2969 
¬m_cÚv_ç¡_q15
(

2970 
q15_t
 * 
pSrcA
,

2971 
ušt32_t
 
¤cAL’
,

2972 
q15_t
 * 
pSrcB
,

2973 
ušt32_t
 
¤cBL’
,

2974 
q15_t
 * 
pD¡
);

2987 
¬m_cÚv_ç¡_Ýt_q15
(

2988 
q15_t
 * 
pSrcA
,

2989 
ušt32_t
 
¤cAL’
,

2990 
q15_t
 * 
pSrcB
,

2991 
ušt32_t
 
¤cBL’
,

2992 
q15_t
 * 
pD¡
,

2993 
q15_t
 * 
pSü©ch1
,

2994 
q15_t
 * 
pSü©ch2
);

3005 
¬m_cÚv_q31
(

3006 
q31_t
 * 
pSrcA
,

3007 
ušt32_t
 
¤cAL’
,

3008 
q31_t
 * 
pSrcB
,

3009 
ušt32_t
 
¤cBL’
,

3010 
q31_t
 * 
pD¡
);

3021 
¬m_cÚv_ç¡_q31
(

3022 
q31_t
 * 
pSrcA
,

3023 
ušt32_t
 
¤cAL’
,

3024 
q31_t
 * 
pSrcB
,

3025 
ušt32_t
 
¤cBL’
,

3026 
q31_t
 * 
pD¡
);

3039 
¬m_cÚv_Ýt_q7
(

3040 
q7_t
 * 
pSrcA
,

3041 
ušt32_t
 
¤cAL’
,

3042 
q7_t
 * 
pSrcB
,

3043 
ušt32_t
 
¤cBL’
,

3044 
q7_t
 * 
pD¡
,

3045 
q15_t
 * 
pSü©ch1
,

3046 
q15_t
 * 
pSü©ch2
);

3057 
¬m_cÚv_q7
(

3058 
q7_t
 * 
pSrcA
,

3059 
ušt32_t
 
¤cAL’
,

3060 
q7_t
 * 
pSrcB
,

3061 
ušt32_t
 
¤cBL’
,

3062 
q7_t
 * 
pD¡
);

3076 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3077 
æßt32_t
 * 
pSrcA
,

3078 
ušt32_t
 
¤cAL’
,

3079 
æßt32_t
 * 
pSrcB
,

3080 
ušt32_t
 
¤cBL’
,

3081 
æßt32_t
 * 
pD¡
,

3082 
ušt32_t
 
fœ¡Index
,

3083 
ušt32_t
 
numPošts
);

3099 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q15
(

3100 
q15_t
 * 
pSrcA
,

3101 
ušt32_t
 
¤cAL’
,

3102 
q15_t
 * 
pSrcB
,

3103 
ušt32_t
 
¤cBL’
,

3104 
q15_t
 * 
pD¡
,

3105 
ušt32_t
 
fœ¡Index
,

3106 
ušt32_t
 
numPošts
,

3107 
q15_t
 * 
pSü©ch1
,

3108 
q15_t
 * 
pSü©ch2
);

3122 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3123 
q15_t
 * 
pSrcA
,

3124 
ušt32_t
 
¤cAL’
,

3125 
q15_t
 * 
pSrcB
,

3126 
ušt32_t
 
¤cBL’
,

3127 
q15_t
 * 
pD¡
,

3128 
ušt32_t
 
fœ¡Index
,

3129 
ušt32_t
 
numPošts
);

3143 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3144 
q15_t
 * 
pSrcA
,

3145 
ušt32_t
 
¤cAL’
,

3146 
q15_t
 * 
pSrcB
,

3147 
ušt32_t
 
¤cBL’
,

3148 
q15_t
 * 
pD¡
,

3149 
ušt32_t
 
fœ¡Index
,

3150 
ušt32_t
 
numPošts
);

3166 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_Ýt_q15
(

3167 
q15_t
 * 
pSrcA
,

3168 
ušt32_t
 
¤cAL’
,

3169 
q15_t
 * 
pSrcB
,

3170 
ušt32_t
 
¤cBL’
,

3171 
q15_t
 * 
pD¡
,

3172 
ušt32_t
 
fœ¡Index
,

3173 
ušt32_t
 
numPošts
,

3174 
q15_t
 * 
pSü©ch1
,

3175 
q15_t
 * 
pSü©ch2
);

3189 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3190 
q31_t
 * 
pSrcA
,

3191 
ušt32_t
 
¤cAL’
,

3192 
q31_t
 * 
pSrcB
,

3193 
ušt32_t
 
¤cBL’
,

3194 
q31_t
 * 
pD¡
,

3195 
ušt32_t
 
fœ¡Index
,

3196 
ušt32_t
 
numPošts
);

3210 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3211 
q31_t
 * 
pSrcA
,

3212 
ušt32_t
 
¤cAL’
,

3213 
q31_t
 * 
pSrcB
,

3214 
ušt32_t
 
¤cBL’
,

3215 
q31_t
 * 
pD¡
,

3216 
ušt32_t
 
fœ¡Index
,

3217 
ušt32_t
 
numPošts
);

3233 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q7
(

3234 
q7_t
 * 
pSrcA
,

3235 
ušt32_t
 
¤cAL’
,

3236 
q7_t
 * 
pSrcB
,

3237 
ušt32_t
 
¤cBL’
,

3238 
q7_t
 * 
pD¡
,

3239 
ušt32_t
 
fœ¡Index
,

3240 
ušt32_t
 
numPošts
,

3241 
q15_t
 * 
pSü©ch1
,

3242 
q15_t
 * 
pSü©ch2
);

3256 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3257 
q7_t
 * 
pSrcA
,

3258 
ušt32_t
 
¤cAL’
,

3259 
q7_t
 * 
pSrcB
,

3260 
ušt32_t
 
¤cBL’
,

3261 
q7_t
 * 
pD¡
,

3262 
ušt32_t
 
fœ¡Index
,

3263 
ušt32_t
 
numPošts
);

3271 
ušt8_t
 
M
;

3272 
ušt16_t
 
numT­s
;

3273 
q15_t
 *
pCÛffs
;

3274 
q15_t
 *
pS‹
;

3275 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3282 
ušt8_t
 
M
;

3283 
ušt16_t
 
numT­s
;

3284 
q31_t
 *
pCÛffs
;

3285 
q31_t
 *
pS‹
;

3286 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3293 
ušt8_t
 
M
;

3294 
ušt16_t
 
numT­s
;

3295 
æßt32_t
 *
pCÛffs
;

3296 
æßt32_t
 *
pS‹
;

3297 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3307 
¬m_fœ_decim©e_f32
(

3308 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3309 
æßt32_t
 * 
pSrc
,

3310 
æßt32_t
 * 
pD¡
,

3311 
ušt32_t
 
blockSize
);

3325 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3326 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3327 
ušt16_t
 
numT­s
,

3328 
ušt8_t
 
M
,

3329 
æßt32_t
 * 
pCÛffs
,

3330 
æßt32_t
 * 
pS‹
,

3331 
ušt32_t
 
blockSize
);

3341 
¬m_fœ_decim©e_q15
(

3342 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3343 
q15_t
 * 
pSrc
,

3344 
q15_t
 * 
pD¡
,

3345 
ušt32_t
 
blockSize
);

3355 
¬m_fœ_decim©e_ç¡_q15
(

3356 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3357 
q15_t
 * 
pSrc
,

3358 
q15_t
 * 
pD¡
,

3359 
ušt32_t
 
blockSize
);

3373 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3374 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3375 
ušt16_t
 
numT­s
,

3376 
ušt8_t
 
M
,

3377 
q15_t
 * 
pCÛffs
,

3378 
q15_t
 * 
pS‹
,

3379 
ušt32_t
 
blockSize
);

3389 
¬m_fœ_decim©e_q31
(

3390 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3391 
q31_t
 * 
pSrc
,

3392 
q31_t
 * 
pD¡
,

3393 
ušt32_t
 
blockSize
);

3402 
¬m_fœ_decim©e_ç¡_q31
(

3403 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3404 
q31_t
 * 
pSrc
,

3405 
q31_t
 * 
pD¡
,

3406 
ušt32_t
 
blockSize
);

3420 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3421 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3422 
ušt16_t
 
numT­s
,

3423 
ušt8_t
 
M
,

3424 
q31_t
 * 
pCÛffs
,

3425 
q31_t
 * 
pS‹
,

3426 
ušt32_t
 
blockSize
);

3434 
ušt8_t
 
L
;

3435 
ušt16_t
 
pha£L’gth
;

3436 
q15_t
 *
pCÛffs
;

3437 
q15_t
 *
pS‹
;

3438 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q15
;

3445 
ušt8_t
 
L
;

3446 
ušt16_t
 
pha£L’gth
;

3447 
q31_t
 *
pCÛffs
;

3448 
q31_t
 *
pS‹
;

3449 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q31
;

3456 
ušt8_t
 
L
;

3457 
ušt16_t
 
pha£L’gth
;

3458 
æßt32_t
 *
pCÛffs
;

3459 
æßt32_t
 *
pS‹
;

3460 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_f32
;

3470 
¬m_fœ_š‹½Þ©e_q15
(

3471 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3472 
q15_t
 * 
pSrc
,

3473 
q15_t
 * 
pD¡
,

3474 
ušt32_t
 
blockSize
);

3488 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q15
(

3489 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3490 
ušt8_t
 
L
,

3491 
ušt16_t
 
numT­s
,

3492 
q15_t
 * 
pCÛffs
,

3493 
q15_t
 * 
pS‹
,

3494 
ušt32_t
 
blockSize
);

3504 
¬m_fœ_š‹½Þ©e_q31
(

3505 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3506 
q31_t
 * 
pSrc
,

3507 
q31_t
 * 
pD¡
,

3508 
ušt32_t
 
blockSize
);

3522 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q31
(

3523 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3524 
ušt8_t
 
L
,

3525 
ušt16_t
 
numT­s
,

3526 
q31_t
 * 
pCÛffs
,

3527 
q31_t
 * 
pS‹
,

3528 
ušt32_t
 
blockSize
);

3538 
¬m_fœ_š‹½Þ©e_f32
(

3539 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3540 
æßt32_t
 * 
pSrc
,

3541 
æßt32_t
 * 
pD¡
,

3542 
ušt32_t
 
blockSize
);

3556 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_f32
(

3557 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3558 
ušt8_t
 
L
,

3559 
ušt16_t
 
numT­s
,

3560 
æßt32_t
 * 
pCÛffs
,

3561 
æßt32_t
 * 
pS‹
,

3562 
ušt32_t
 
blockSize
);

3570 
ušt8_t
 
numSges
;

3571 
q63_t
 *
pS‹
;

3572 
q31_t
 *
pCÛffs
;

3573 
ušt8_t
 
po¡Shiá
;

3574 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3583 
¬m_biquad_ÿs_df1_32x64_q31
(

3584 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3585 
q31_t
 * 
pSrc
,

3586 
q31_t
 * 
pD¡
,

3587 
ušt32_t
 
blockSize
);

3597 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3598 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3599 
ušt8_t
 
numSges
,

3600 
q31_t
 * 
pCÛffs
,

3601 
q63_t
 * 
pS‹
,

3602 
ušt8_t
 
po¡Shiá
);

3610 
ušt8_t
 
numSges
;

3611 
æßt32_t
 *
pS‹
;

3612 
æßt32_t
 *
pCÛffs
;

3613 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3620 
ušt8_t
 
numSges
;

3621 
æßt32_t
 *
pS‹
;

3622 
æßt32_t
 *
pCÛffs
;

3623 } 
	t¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
;

3630 
ušt8_t
 
numSges
;

3631 
æßt64_t
 *
pS‹
;

3632 
æßt64_t
 *
pCÛffs
;

3633 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
;

3643 
¬m_biquad_ÿsÿde_df2T_f32
(

3644 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3645 
æßt32_t
 * 
pSrc
,

3646 
æßt32_t
 * 
pD¡
,

3647 
ušt32_t
 
blockSize
);

3657 
¬m_biquad_ÿsÿde_¡”eo_df2T_f32
(

3658 cÚ¡ 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3659 
æßt32_t
 * 
pSrc
,

3660 
æßt32_t
 * 
pD¡
,

3661 
ušt32_t
 
blockSize
);

3671 
¬m_biquad_ÿsÿde_df2T_f64
(

3672 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3673 
æßt64_t
 * 
pSrc
,

3674 
æßt64_t
 * 
pD¡
,

3675 
ušt32_t
 
blockSize
);

3685 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3686 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3687 
ušt8_t
 
numSges
,

3688 
æßt32_t
 * 
pCÛffs
,

3689 
æßt32_t
 * 
pS‹
);

3699 
¬m_biquad_ÿsÿde_¡”eo_df2T_š™_f32
(

3700 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3701 
ušt8_t
 
numSges
,

3702 
æßt32_t
 * 
pCÛffs
,

3703 
æßt32_t
 * 
pS‹
);

3713 
¬m_biquad_ÿsÿde_df2T_š™_f64
(

3714 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3715 
ušt8_t
 
numSges
,

3716 
æßt64_t
 * 
pCÛffs
,

3717 
æßt64_t
 * 
pS‹
);

3725 
ušt16_t
 
numSges
;

3726 
q15_t
 *
pS‹
;

3727 
q15_t
 *
pCÛffs
;

3728 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3735 
ušt16_t
 
numSges
;

3736 
q31_t
 *
pS‹
;

3737 
q31_t
 *
pCÛffs
;

3738 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3745 
ušt16_t
 
numSges
;

3746 
æßt32_t
 *
pS‹
;

3747 
æßt32_t
 *
pCÛffs
;

3748 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3758 
¬m_fœ_Ï‰iû_š™_q15
(

3759 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3760 
ušt16_t
 
numSges
,

3761 
q15_t
 * 
pCÛffs
,

3762 
q15_t
 * 
pS‹
);

3772 
¬m_fœ_Ï‰iû_q15
(

3773 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3774 
q15_t
 * 
pSrc
,

3775 
q15_t
 * 
pD¡
,

3776 
ušt32_t
 
blockSize
);

3786 
¬m_fœ_Ï‰iû_š™_q31
(

3787 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3788 
ušt16_t
 
numSges
,

3789 
q31_t
 * 
pCÛffs
,

3790 
q31_t
 * 
pS‹
);

3800 
¬m_fœ_Ï‰iû_q31
(

3801 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3802 
q31_t
 * 
pSrc
,

3803 
q31_t
 * 
pD¡
,

3804 
ušt32_t
 
blockSize
);

3814 
¬m_fœ_Ï‰iû_š™_f32
(

3815 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3816 
ušt16_t
 
numSges
,

3817 
æßt32_t
 * 
pCÛffs
,

3818 
æßt32_t
 * 
pS‹
);

3828 
¬m_fœ_Ï‰iû_f32
(

3829 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3830 
æßt32_t
 * 
pSrc
,

3831 
æßt32_t
 * 
pD¡
,

3832 
ušt32_t
 
blockSize
);

3840 
ušt16_t
 
numSges
;

3841 
q15_t
 *
pS‹
;

3842 
q15_t
 *
pkCÛffs
;

3843 
q15_t
 *
pvCÛffs
;

3844 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3851 
ušt16_t
 
numSges
;

3852 
q31_t
 *
pS‹
;

3853 
q31_t
 *
pkCÛffs
;

3854 
q31_t
 *
pvCÛffs
;

3855 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3862 
ušt16_t
 
numSges
;

3863 
æßt32_t
 *
pS‹
;

3864 
æßt32_t
 *
pkCÛffs
;

3865 
æßt32_t
 *
pvCÛffs
;

3866 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3876 
¬m_iœ_Ï‰iû_f32
(

3877 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3878 
æßt32_t
 * 
pSrc
,

3879 
æßt32_t
 * 
pD¡
,

3880 
ušt32_t
 
blockSize
);

3892 
¬m_iœ_Ï‰iû_š™_f32
(

3893 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3894 
ušt16_t
 
numSges
,

3895 
æßt32_t
 * 
pkCÛffs
,

3896 
æßt32_t
 * 
pvCÛffs
,

3897 
æßt32_t
 * 
pS‹
,

3898 
ušt32_t
 
blockSize
);

3908 
¬m_iœ_Ï‰iû_q31
(

3909 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3910 
q31_t
 * 
pSrc
,

3911 
q31_t
 * 
pD¡
,

3912 
ušt32_t
 
blockSize
);

3924 
¬m_iœ_Ï‰iû_š™_q31
(

3925 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3926 
ušt16_t
 
numSges
,

3927 
q31_t
 * 
pkCÛffs
,

3928 
q31_t
 * 
pvCÛffs
,

3929 
q31_t
 * 
pS‹
,

3930 
ušt32_t
 
blockSize
);

3940 
¬m_iœ_Ï‰iû_q15
(

3941 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3942 
q15_t
 * 
pSrc
,

3943 
q15_t
 * 
pD¡
,

3944 
ušt32_t
 
blockSize
);

3956 
¬m_iœ_Ï‰iû_š™_q15
(

3957 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3958 
ušt16_t
 
numSges
,

3959 
q15_t
 * 
pkCÛffs
,

3960 
q15_t
 * 
pvCÛffs
,

3961 
q15_t
 * 
pS‹
,

3962 
ušt32_t
 
blockSize
);

3970 
ušt16_t
 
numT­s
;

3971 
æßt32_t
 *
pS‹
;

3972 
æßt32_t
 *
pCÛffs
;

3973 
æßt32_t
 
mu
;

3974 } 
	t¬m_lms_š¡ªû_f32
;

3986 
¬m_lms_f32
(

3987 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3988 
æßt32_t
 * 
pSrc
,

3989 
æßt32_t
 * 
pRef
,

3990 
æßt32_t
 * 
pOut
,

3991 
æßt32_t
 * 
pE¼
,

3992 
ušt32_t
 
blockSize
);

4004 
¬m_lms_š™_f32
(

4005 
¬m_lms_š¡ªû_f32
 * 
S
,

4006 
ušt16_t
 
numT­s
,

4007 
æßt32_t
 * 
pCÛffs
,

4008 
æßt32_t
 * 
pS‹
,

4009 
æßt32_t
 
mu
,

4010 
ušt32_t
 
blockSize
);

4018 
ušt16_t
 
numT­s
;

4019 
q15_t
 *
pS‹
;

4020 
q15_t
 *
pCÛffs
;

4021 
q15_t
 
mu
;

4022 
ušt32_t
 
po¡Shiá
;

4023 } 
	t¬m_lms_š¡ªû_q15
;

4036 
¬m_lms_š™_q15
(

4037 
¬m_lms_š¡ªû_q15
 * 
S
,

4038 
ušt16_t
 
numT­s
,

4039 
q15_t
 * 
pCÛffs
,

4040 
q15_t
 * 
pS‹
,

4041 
q15_t
 
mu
,

4042 
ušt32_t
 
blockSize
,

4043 
ušt32_t
 
po¡Shiá
);

4055 
¬m_lms_q15
(

4056 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

4057 
q15_t
 * 
pSrc
,

4058 
q15_t
 * 
pRef
,

4059 
q15_t
 * 
pOut
,

4060 
q15_t
 * 
pE¼
,

4061 
ušt32_t
 
blockSize
);

4069 
ušt16_t
 
numT­s
;

4070 
q31_t
 *
pS‹
;

4071 
q31_t
 *
pCÛffs
;

4072 
q31_t
 
mu
;

4073 
ušt32_t
 
po¡Shiá
;

4074 } 
	t¬m_lms_š¡ªû_q31
;

4086 
¬m_lms_q31
(

4087 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4088 
q31_t
 * 
pSrc
,

4089 
q31_t
 * 
pRef
,

4090 
q31_t
 * 
pOut
,

4091 
q31_t
 * 
pE¼
,

4092 
ušt32_t
 
blockSize
);

4105 
¬m_lms_š™_q31
(

4106 
¬m_lms_š¡ªû_q31
 * 
S
,

4107 
ušt16_t
 
numT­s
,

4108 
q31_t
 * 
pCÛffs
,

4109 
q31_t
 * 
pS‹
,

4110 
q31_t
 
mu
,

4111 
ušt32_t
 
blockSize
,

4112 
ušt32_t
 
po¡Shiá
);

4120 
ušt16_t
 
numT­s
;

4121 
æßt32_t
 *
pS‹
;

4122 
æßt32_t
 *
pCÛffs
;

4123 
æßt32_t
 
mu
;

4124 
æßt32_t
 
’”gy
;

4125 
æßt32_t
 
x0
;

4126 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4138 
¬m_lms_nÜm_f32
(

4139 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4140 
æßt32_t
 * 
pSrc
,

4141 
æßt32_t
 * 
pRef
,

4142 
æßt32_t
 * 
pOut
,

4143 
æßt32_t
 * 
pE¼
,

4144 
ušt32_t
 
blockSize
);

4156 
¬m_lms_nÜm_š™_f32
(

4157 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4158 
ušt16_t
 
numT­s
,

4159 
æßt32_t
 * 
pCÛffs
,

4160 
æßt32_t
 * 
pS‹
,

4161 
æßt32_t
 
mu
,

4162 
ušt32_t
 
blockSize
);

4170 
ušt16_t
 
numT­s
;

4171 
q31_t
 *
pS‹
;

4172 
q31_t
 *
pCÛffs
;

4173 
q31_t
 
mu
;

4174 
ušt8_t
 
po¡Shiá
;

4175 
q31_t
 *
»cTabË
;

4176 
q31_t
 
’”gy
;

4177 
q31_t
 
x0
;

4178 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4190 
¬m_lms_nÜm_q31
(

4191 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4192 
q31_t
 * 
pSrc
,

4193 
q31_t
 * 
pRef
,

4194 
q31_t
 * 
pOut
,

4195 
q31_t
 * 
pE¼
,

4196 
ušt32_t
 
blockSize
);

4209 
¬m_lms_nÜm_š™_q31
(

4210 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4211 
ušt16_t
 
numT­s
,

4212 
q31_t
 * 
pCÛffs
,

4213 
q31_t
 * 
pS‹
,

4214 
q31_t
 
mu
,

4215 
ušt32_t
 
blockSize
,

4216 
ušt8_t
 
po¡Shiá
);

4224 
ušt16_t
 
numT­s
;

4225 
q15_t
 *
pS‹
;

4226 
q15_t
 *
pCÛffs
;

4227 
q15_t
 
mu
;

4228 
ušt8_t
 
po¡Shiá
;

4229 
q15_t
 *
»cTabË
;

4230 
q15_t
 
’”gy
;

4231 
q15_t
 
x0
;

4232 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4244 
¬m_lms_nÜm_q15
(

4245 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4246 
q15_t
 * 
pSrc
,

4247 
q15_t
 * 
pRef
,

4248 
q15_t
 * 
pOut
,

4249 
q15_t
 * 
pE¼
,

4250 
ušt32_t
 
blockSize
);

4263 
¬m_lms_nÜm_š™_q15
(

4264 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4265 
ušt16_t
 
numT­s
,

4266 
q15_t
 * 
pCÛffs
,

4267 
q15_t
 * 
pS‹
,

4268 
q15_t
 
mu
,

4269 
ušt32_t
 
blockSize
,

4270 
ušt8_t
 
po¡Shiá
);

4281 
¬m_cÜ»Ï‹_f32
(

4282 
æßt32_t
 * 
pSrcA
,

4283 
ušt32_t
 
¤cAL’
,

4284 
æßt32_t
 * 
pSrcB
,

4285 
ušt32_t
 
¤cBL’
,

4286 
æßt32_t
 * 
pD¡
);

4298 
¬m_cÜ»Ï‹_Ýt_q15
(

4299 
q15_t
 * 
pSrcA
,

4300 
ušt32_t
 
¤cAL’
,

4301 
q15_t
 * 
pSrcB
,

4302 
ušt32_t
 
¤cBL’
,

4303 
q15_t
 * 
pD¡
,

4304 
q15_t
 * 
pSü©ch
);

4316 
¬m_cÜ»Ï‹_q15
(

4317 
q15_t
 * 
pSrcA
,

4318 
ušt32_t
 
¤cAL’
,

4319 
q15_t
 * 
pSrcB
,

4320 
ušt32_t
 
¤cBL’
,

4321 
q15_t
 * 
pD¡
);

4333 
¬m_cÜ»Ï‹_ç¡_q15
(

4334 
q15_t
 * 
pSrcA
,

4335 
ušt32_t
 
¤cAL’
,

4336 
q15_t
 * 
pSrcB
,

4337 
ušt32_t
 
¤cBL’
,

4338 
q15_t
 * 
pD¡
);

4350 
¬m_cÜ»Ï‹_ç¡_Ýt_q15
(

4351 
q15_t
 * 
pSrcA
,

4352 
ušt32_t
 
¤cAL’
,

4353 
q15_t
 * 
pSrcB
,

4354 
ušt32_t
 
¤cBL’
,

4355 
q15_t
 * 
pD¡
,

4356 
q15_t
 * 
pSü©ch
);

4367 
¬m_cÜ»Ï‹_q31
(

4368 
q31_t
 * 
pSrcA
,

4369 
ušt32_t
 
¤cAL’
,

4370 
q31_t
 * 
pSrcB
,

4371 
ušt32_t
 
¤cBL’
,

4372 
q31_t
 * 
pD¡
);

4383 
¬m_cÜ»Ï‹_ç¡_q31
(

4384 
q31_t
 * 
pSrcA
,

4385 
ušt32_t
 
¤cAL’
,

4386 
q31_t
 * 
pSrcB
,

4387 
ušt32_t
 
¤cBL’
,

4388 
q31_t
 * 
pD¡
);

4401 
¬m_cÜ»Ï‹_Ýt_q7
(

4402 
q7_t
 * 
pSrcA
,

4403 
ušt32_t
 
¤cAL’
,

4404 
q7_t
 * 
pSrcB
,

4405 
ušt32_t
 
¤cBL’
,

4406 
q7_t
 * 
pD¡
,

4407 
q15_t
 * 
pSü©ch1
,

4408 
q15_t
 * 
pSü©ch2
);

4419 
¬m_cÜ»Ï‹_q7
(

4420 
q7_t
 * 
pSrcA
,

4421 
ušt32_t
 
¤cAL’
,

4422 
q7_t
 * 
pSrcB
,

4423 
ušt32_t
 
¤cBL’
,

4424 
q7_t
 * 
pD¡
);

4432 
ušt16_t
 
numT­s
;

4433 
ušt16_t
 
¡©eIndex
;

4434 
æßt32_t
 *
pS‹
;

4435 
æßt32_t
 *
pCÛffs
;

4436 
ušt16_t
 
maxD–ay
;

4437 
št32_t
 *
pT­D–ay
;

4438 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4445 
ušt16_t
 
numT­s
;

4446 
ušt16_t
 
¡©eIndex
;

4447 
q31_t
 *
pS‹
;

4448 
q31_t
 *
pCÛffs
;

4449 
ušt16_t
 
maxD–ay
;

4450 
št32_t
 *
pT­D–ay
;

4451 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4458 
ušt16_t
 
numT­s
;

4459 
ušt16_t
 
¡©eIndex
;

4460 
q15_t
 *
pS‹
;

4461 
q15_t
 *
pCÛffs
;

4462 
ušt16_t
 
maxD–ay
;

4463 
št32_t
 *
pT­D–ay
;

4464 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4471 
ušt16_t
 
numT­s
;

4472 
ušt16_t
 
¡©eIndex
;

4473 
q7_t
 *
pS‹
;

4474 
q7_t
 *
pCÛffs
;

4475 
ušt16_t
 
maxD–ay
;

4476 
št32_t
 *
pT­D–ay
;

4477 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4488 
¬m_fœ_¥¬£_f32
(

4489 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4490 
æßt32_t
 * 
pSrc
,

4491 
æßt32_t
 * 
pD¡
,

4492 
æßt32_t
 * 
pSü©chIn
,

4493 
ušt32_t
 
blockSize
);

4506 
¬m_fœ_¥¬£_š™_f32
(

4507 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4508 
ušt16_t
 
numT­s
,

4509 
æßt32_t
 * 
pCÛffs
,

4510 
æßt32_t
 * 
pS‹
,

4511 
št32_t
 * 
pT­D–ay
,

4512 
ušt16_t
 
maxD–ay
,

4513 
ušt32_t
 
blockSize
);

4524 
¬m_fœ_¥¬£_q31
(

4525 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4526 
q31_t
 * 
pSrc
,

4527 
q31_t
 * 
pD¡
,

4528 
q31_t
 * 
pSü©chIn
,

4529 
ušt32_t
 
blockSize
);

4542 
¬m_fœ_¥¬£_š™_q31
(

4543 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4544 
ušt16_t
 
numT­s
,

4545 
q31_t
 * 
pCÛffs
,

4546 
q31_t
 * 
pS‹
,

4547 
št32_t
 * 
pT­D–ay
,

4548 
ušt16_t
 
maxD–ay
,

4549 
ušt32_t
 
blockSize
);

4561 
¬m_fœ_¥¬£_q15
(

4562 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4563 
q15_t
 * 
pSrc
,

4564 
q15_t
 * 
pD¡
,

4565 
q15_t
 * 
pSü©chIn
,

4566 
q31_t
 * 
pSü©chOut
,

4567 
ušt32_t
 
blockSize
);

4580 
¬m_fœ_¥¬£_š™_q15
(

4581 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4582 
ušt16_t
 
numT­s
,

4583 
q15_t
 * 
pCÛffs
,

4584 
q15_t
 * 
pS‹
,

4585 
št32_t
 * 
pT­D–ay
,

4586 
ušt16_t
 
maxD–ay
,

4587 
ušt32_t
 
blockSize
);

4599 
¬m_fœ_¥¬£_q7
(

4600 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4601 
q7_t
 * 
pSrc
,

4602 
q7_t
 * 
pD¡
,

4603 
q7_t
 * 
pSü©chIn
,

4604 
q31_t
 * 
pSü©chOut
,

4605 
ušt32_t
 
blockSize
);

4618 
¬m_fœ_¥¬£_š™_q7
(

4619 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4620 
ušt16_t
 
numT­s
,

4621 
q7_t
 * 
pCÛffs
,

4622 
q7_t
 * 
pS‹
,

4623 
št32_t
 * 
pT­D–ay
,

4624 
ušt16_t
 
maxD–ay
,

4625 
ušt32_t
 
blockSize
);

4634 
¬m_sš_cos_f32
(

4635 
æßt32_t
 
th‘a
,

4636 
æßt32_t
 * 
pSšV®
,

4637 
æßt32_t
 * 
pCosV®
);

4646 
¬m_sš_cos_q31
(

4647 
q31_t
 
th‘a
,

4648 
q31_t
 * 
pSšV®
,

4649 
q31_t
 * 
pCosV®
);

4658 
¬m_cm¶x_cÚj_f32
(

4659 
æßt32_t
 * 
pSrc
,

4660 
æßt32_t
 * 
pD¡
,

4661 
ušt32_t
 
numSam¶es
);

4669 
¬m_cm¶x_cÚj_q31
(

4670 
q31_t
 * 
pSrc
,

4671 
q31_t
 * 
pD¡
,

4672 
ušt32_t
 
numSam¶es
);

4681 
¬m_cm¶x_cÚj_q15
(

4682 
q15_t
 * 
pSrc
,

4683 
q15_t
 * 
pD¡
,

4684 
ušt32_t
 
numSam¶es
);

4693 
¬m_cm¶x_mag_squ¬ed_f32
(

4694 
æßt32_t
 * 
pSrc
,

4695 
æßt32_t
 * 
pD¡
,

4696 
ušt32_t
 
numSam¶es
);

4705 
¬m_cm¶x_mag_squ¬ed_q31
(

4706 
q31_t
 * 
pSrc
,

4707 
q31_t
 * 
pD¡
,

4708 
ušt32_t
 
numSam¶es
);

4717 
¬m_cm¶x_mag_squ¬ed_q15
(

4718 
q15_t
 * 
pSrc
,

4719 
q15_t
 * 
pD¡
,

4720 
ušt32_t
 
numSam¶es
);

4795 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4796 
¬m_pid_š¡ªû_f32
 * 
S
,

4797 
æßt32_t
 
š
)

4799 
æßt32_t
 
out
;

4802 
out
 = (
S
->
A0
 * 
š
) +

4803 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4806 
S
->
¡©e
[1] = S->state[0];

4807 
S
->
¡©e
[0] = 
š
;

4808 
S
->
¡©e
[2] = 
out
;

4811  (
out
);

4829 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4830 
¬m_pid_š¡ªû_q31
 * 
S
,

4831 
q31_t
 
š
)

4833 
q63_t
 
acc
;

4834 
q31_t
 
out
;

4837 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4840 
acc
 +ð(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4843 
acc
 +ð(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4846 
out
 = (
q31_t
è(
acc
 >> 31u);

4849 
out
 +ð
S
->
¡©e
[2];

4852 
S
->
¡©e
[1] = S->state[0];

4853 
S
->
¡©e
[0] = 
š
;

4854 
S
->
¡©e
[2] = 
out
;

4857  (
out
);

4876 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4877 
¬m_pid_š¡ªû_q15
 * 
S
,

4878 
q15_t
 
š
)

4880 
q63_t
 
acc
;

4881 
q15_t
 
out
;

4883 #iâdeà
ARM_MATH_CM0_FAMILY


4884 
__SIMD32_TYPE
 *
v¡©e
;

4889 
acc
 = (
q31_t
è
__SMUAD
((
ušt32_t
)
S
->
A0
, (ušt32_t)
š
);

4892 
v¡©e
 = 
__SIMD32_CONST
(
S
->
¡©e
);

4893 
acc
 = (
q63_t
)
__SMLALD
((
ušt32_t
)
S
->
A1
, (ušt32_t)*
v¡©e
, (
ušt64_t
)acc);

4896 
acc
 = ((
q31_t
è
S
->
A0
è* 
š
;

4899 
acc
 +ð(
q31_t
è
S
->
A1
 * S->
¡©e
[0];

4900 
acc
 +ð(
q31_t
è
S
->
A2
 * S->
¡©e
[1];

4904 
acc
 +ð(
q31_t
è
S
->
¡©e
[2] << 15;

4907 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4910 
S
->
¡©e
[1] = S->state[0];

4911 
S
->
¡©e
[0] = 
š
;

4912 
S
->
¡©e
[2] = 
out
;

4915  (
out
);

4930 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4931 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4932 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4942 
¬m_¡©us
 
¬m_m©_šv”£_f64
(

4943 cÚ¡ 
¬m_m©rix_š¡ªû_f64
 * 
¤c
,

4944 
¬m_m©rix_š¡ªû_f64
 * 
d¡
);

4987 
__INLINE
 
¬m_þ¬ke_f32
(

4988 
æßt32_t
 
Ia
,

4989 
æßt32_t
 
Ib
,

4990 
æßt32_t
 * 
pI®pha
,

4991 
æßt32_t
 * 
pIb‘a
)

4994 *
pI®pha
 = 
Ia
;

4997 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

5014 
__INLINE
 
¬m_þ¬ke_q31
(

5015 
q31_t
 
Ia
,

5016 
q31_t
 
Ib
,

5017 
q31_t
 * 
pI®pha
,

5018 
q31_t
 * 
pIb‘a
)

5020 
q31_t
 
´oduù1
, 
´oduù2
;

5023 *
pI®pha
 = 
Ia
;

5026 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

5029 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

5032 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5045 
¬m_q7_to_q31
(

5046 
q7_t
 * 
pSrc
,

5047 
q31_t
 * 
pD¡
,

5048 
ušt32_t
 
blockSize
);

5084 
__INLINE
 
¬m_šv_þ¬ke_f32
(

5085 
æßt32_t
 
I®pha
,

5086 
æßt32_t
 
Ib‘a
,

5087 
æßt32_t
 * 
pIa
,

5088 
æßt32_t
 * 
pIb
)

5091 *
pIa
 = 
I®pha
;

5094 *
pIb
 = -0.5à* 
I®pha
 + 0.8660254039à* 
Ib‘a
;

5111 
__INLINE
 
¬m_šv_þ¬ke_q31
(

5112 
q31_t
 
I®pha
,

5113 
q31_t
 
Ib‘a
,

5114 
q31_t
 * 
pIa
,

5115 
q31_t
 * 
pIb
)

5117 
q31_t
 
´oduù1
, 
´oduù2
;

5120 *
pIa
 = 
I®pha
;

5123 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5126 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5129 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5142 
¬m_q7_to_q15
(

5143 
q7_t
 * 
pSrc
,

5144 
q15_t
 * 
pD¡
,

5145 
ušt32_t
 
blockSize
);

5194 
__INLINE
 
¬m_·rk_f32
(

5195 
æßt32_t
 
I®pha
,

5196 
æßt32_t
 
Ib‘a
,

5197 
æßt32_t
 * 
pId
,

5198 
æßt32_t
 * 
pIq
,

5199 
æßt32_t
 
sšV®
,

5200 
æßt32_t
 
cosV®
)

5203 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5206 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5225 
__INLINE
 
¬m_·rk_q31
(

5226 
q31_t
 
I®pha
,

5227 
q31_t
 
Ib‘a
,

5228 
q31_t
 * 
pId
,

5229 
q31_t
 * 
pIq
,

5230 
q31_t
 
sšV®
,

5231 
q31_t
 
cosV®
)

5233 
q31_t
 
´oduù1
, 
´oduù2
;

5234 
q31_t
 
´oduù3
, 
´oduù4
;

5237 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5240 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5244 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5247 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5250 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5253 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5266 
¬m_q7_to_æßt
(

5267 
q7_t
 * 
pSrc
,

5268 
æßt32_t
 * 
pD¡
,

5269 
ušt32_t
 
blockSize
);

5307 
__INLINE
 
¬m_šv_·rk_f32
(

5308 
æßt32_t
 
Id
,

5309 
æßt32_t
 
Iq
,

5310 
æßt32_t
 * 
pI®pha
,

5311 
æßt32_t
 * 
pIb‘a
,

5312 
æßt32_t
 
sšV®
,

5313 
æßt32_t
 
cosV®
)

5316 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5319 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5338 
__INLINE
 
¬m_šv_·rk_q31
(

5339 
q31_t
 
Id
,

5340 
q31_t
 
Iq
,

5341 
q31_t
 * 
pI®pha
,

5342 
q31_t
 * 
pIb‘a
,

5343 
q31_t
 
sšV®
,

5344 
q31_t
 
cosV®
)

5346 
q31_t
 
´oduù1
, 
´oduù2
;

5347 
q31_t
 
´oduù3
, 
´oduù4
;

5350 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5353 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5357 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5360 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5363 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5366 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5380 
¬m_q31_to_æßt
(

5381 
q31_t
 * 
pSrc
,

5382 
æßt32_t
 * 
pD¡
,

5383 
ušt32_t
 
blockSize
);

5433 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5434 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5435 
æßt32_t
 
x
)

5437 
æßt32_t
 
y
;

5438 
æßt32_t
 
x0
, 
x1
;

5439 
æßt32_t
 
y0
, 
y1
;

5440 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5441 
št32_t
 
i
;

5442 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5445 
i
 = (
št32_t
è((
x
 - 
S
->
x1
è/ 
xS·cšg
);

5447 if(
i
 < 0)

5450 
y
 = 
pYD©a
[0];

5452 if((
ušt32_t
)
i
 >ð
S
->
nV®ues
)

5455 
y
 = 
pYD©a
[
S
->
nV®ues
 - 1];

5460 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5461 
x1
 = 
S
->x1 + (
i
 + 1è* 
xS·cšg
;

5464 
y0
 = 
pYD©a
[
i
];

5465 
y1
 = 
pYD©a
[
i
 + 1];

5468 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0è/ (
x1
 - x0));

5473  (
y
);

5490 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(

5491 
q31_t
 * 
pYD©a
,

5492 
q31_t
 
x
,

5493 
ušt32_t
 
nV®ues
)

5495 
q31_t
 
y
;

5496 
q31_t
 
y0
, 
y1
;

5497 
q31_t
 
äaù
;

5498 
št32_t
 
šdex
;

5503 
šdex
 = ((
x
 & (
q31_t
)0xFFF00000) >> 20);

5505 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5507  (
pYD©a
[
nV®ues
 - 1]);

5509 if(
šdex
 < 0)

5511  (
pYD©a
[0]);

5517 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5520 
y0
 = 
pYD©a
[
šdex
];

5521 
y1
 = 
pYD©a
[
šdex
 + 1];

5524 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5527 
y
 +ð((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5530  (
y
 << 1u);

5548 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(

5549 
q15_t
 * 
pYD©a
,

5550 
q31_t
 
x
,

5551 
ušt32_t
 
nV®ues
)

5553 
q63_t
 
y
;

5554 
q15_t
 
y0
, 
y1
;

5555 
q31_t
 
äaù
;

5556 
št32_t
 
šdex
;

5561 
šdex
 = ((
x
 & (
št32_t
)0xFFF00000) >> 20);

5563 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5565  (
pYD©a
[
nV®ues
 - 1]);

5567 if(
šdex
 < 0)

5569  (
pYD©a
[0]);

5575 
äaù
 = (
x
 & 0x000FFFFF);

5578 
y0
 = 
pYD©a
[
šdex
];

5579 
y1
 = 
pYD©a
[
šdex
 + 1];

5582 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5585 
y
 +ð((
q63_t
è
y1
 * (
äaù
));

5588  (
q15_t
è(
y
 >> 20);

5605 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(

5606 
q7_t
 * 
pYD©a
,

5607 
q31_t
 
x
,

5608 
ušt32_t
 
nV®ues
)

5610 
q31_t
 
y
;

5611 
q7_t
 
y0
, 
y1
;

5612 
q31_t
 
äaù
;

5613 
ušt32_t
 
šdex
;

5618 ià(
x
 < 0)

5620  (
pYD©a
[0]);

5622 
šdex
 = (
x
 >> 20) & 0xfff;

5624 if(
šdex
 >ð(
nV®ues
 - 1))

5626  (
pYD©a
[
nV®ues
 - 1]);

5632 
äaù
 = (
x
 & 0x000FFFFF);

5635 
y0
 = 
pYD©a
[
šdex
];

5636 
y1
 = 
pYD©a
[
šdex
 + 1];

5639 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5642 
y
 +ð(
y1
 * 
äaù
);

5645  (
q7_t
è(
y
 >> 20);

5658 
æßt32_t
 
¬m_sš_f32
(

5659 
æßt32_t
 
x
);

5667 
q31_t
 
¬m_sš_q31
(

5668 
q31_t
 
x
);

5676 
q15_t
 
¬m_sš_q15
(

5677 
q15_t
 
x
);

5685 
æßt32_t
 
¬m_cos_f32
(

5686 
æßt32_t
 
x
);

5694 
q31_t
 
¬m_cos_q31
(

5695 
q31_t
 
x
);

5703 
q15_t
 
¬m_cos_q15
(

5704 
q15_t
 
x
);

5745 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5746 
æßt32_t
 
š
,

5747 
æßt32_t
 * 
pOut
)

5749 if(
š
 >= 0.0f)

5752 #ià (
__FPU_USED
 =ð1è&& 
defšed
 ( 
__CC_ARM
 )

5753 *
pOut
 = 
__sq¹f
(
š
);

5754 #–ià(
__FPU_USED
 =ð1è&& (
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050))

5755 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5756 #–ià(
__FPU_USED
 =ð1è&& 
defšed
(
__GNUC__
)

5757 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5758 #–ià(
__FPU_USED
 =ð1è&& 
defšed
 ( 
__ICCARM__
 ) && (
__VER__
 >= 6040000)

5759 
__ASM
("VSQRT.F32 %0,%1" : "ñ"(*
pOut
è: "t"(
š
));

5761 *
pOut
 = 
sq¹f
(
š
);

5764  (
ARM_MATH_SUCCESS
);

5768 *
pOut
 = 0.0f;

5769  (
ARM_MATH_ARGUMENT_ERROR
);

5781 
¬m_¡©us
 
¬m_sq¹_q31
(

5782 
q31_t
 
š
,

5783 
q31_t
 * 
pOut
);

5793 
¬m_¡©us
 
¬m_sq¹_q15
(

5794 
q15_t
 
š
,

5795 
q15_t
 * 
pOut
);

5805 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5806 
št32_t
 * 
cœcBufãr
,

5807 
št32_t
 
L
,

5808 
ušt16_t
 * 
wr™eOff£t
,

5809 
št32_t
 
bufãrInc
,

5810 cÚ¡ 
št32_t
 * 
¤c
,

5811 
št32_t
 
¤cInc
,

5812 
ušt32_t
 
blockSize
)

5814 
ušt32_t
 
i
 = 0u;

5815 
št32_t
 
wOff£t
;

5819 
wOff£t
 = *
wr™eOff£t
;

5822 
i
 = 
blockSize
;

5824 
i
 > 0u)

5827 
cœcBufãr
[
wOff£t
] = *
¤c
;

5830 
¤c
 +ð
¤cInc
;

5833 
wOff£t
 +ð
bufãrInc
;

5834 if(
wOff£t
 >ð
L
)

5835 
wOff£t
 -ð
L
;

5838 
i
--;

5842 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5850 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5851 
št32_t
 * 
cœcBufãr
,

5852 
št32_t
 
L
,

5853 
št32_t
 * 
»adOff£t
,

5854 
št32_t
 
bufãrInc
,

5855 
št32_t
 * 
d¡
,

5856 
št32_t
 * 
d¡_ba£
,

5857 
št32_t
 
d¡_Ëngth
,

5858 
št32_t
 
d¡Inc
,

5859 
ušt32_t
 
blockSize
)

5861 
ušt32_t
 
i
 = 0u;

5862 
št32_t
 
rOff£t
, 
d¡_’d
;

5866 
rOff£t
 = *
»adOff£t
;

5867 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5870 
i
 = 
blockSize
;

5872 
i
 > 0u)

5875 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5878 
d¡
 +ð
d¡Inc
;

5880 if(
d¡
 =ð(
št32_t
 *è
d¡_’d
)

5882 
d¡
 = 
d¡_ba£
;

5886 
rOff£t
 +ð
bufãrInc
;

5888 if(
rOff£t
 >ð
L
)

5890 
rOff£t
 -ð
L
;

5894 
i
--;

5898 *
»adOff£t
 = 
rOff£t
;

5905 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5906 
q15_t
 * 
cœcBufãr
,

5907 
št32_t
 
L
,

5908 
ušt16_t
 * 
wr™eOff£t
,

5909 
št32_t
 
bufãrInc
,

5910 cÚ¡ 
q15_t
 * 
¤c
,

5911 
št32_t
 
¤cInc
,

5912 
ušt32_t
 
blockSize
)

5914 
ušt32_t
 
i
 = 0u;

5915 
št32_t
 
wOff£t
;

5919 
wOff£t
 = *
wr™eOff£t
;

5922 
i
 = 
blockSize
;

5924 
i
 > 0u)

5927 
cœcBufãr
[
wOff£t
] = *
¤c
;

5930 
¤c
 +ð
¤cInc
;

5933 
wOff£t
 +ð
bufãrInc
;

5934 if(
wOff£t
 >ð
L
)

5935 
wOff£t
 -ð
L
;

5938 
i
--;

5942 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5949 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5950 
q15_t
 * 
cœcBufãr
,

5951 
št32_t
 
L
,

5952 
št32_t
 * 
»adOff£t
,

5953 
št32_t
 
bufãrInc
,

5954 
q15_t
 * 
d¡
,

5955 
q15_t
 * 
d¡_ba£
,

5956 
št32_t
 
d¡_Ëngth
,

5957 
št32_t
 
d¡Inc
,

5958 
ušt32_t
 
blockSize
)

5960 
ušt32_t
 
i
 = 0;

5961 
št32_t
 
rOff£t
, 
d¡_’d
;

5965 
rOff£t
 = *
»adOff£t
;

5967 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5970 
i
 = 
blockSize
;

5972 
i
 > 0u)

5975 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5978 
d¡
 +ð
d¡Inc
;

5980 if(
d¡
 =ð(
q15_t
 *è
d¡_’d
)

5982 
d¡
 = 
d¡_ba£
;

5986 
rOff£t
 +ð
bufãrInc
;

5988 if(
rOff£t
 >ð
L
)

5990 
rOff£t
 -ð
L
;

5994 
i
--;

5998 *
»adOff£t
 = 
rOff£t
;

6005 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

6006 
q7_t
 * 
cœcBufãr
,

6007 
št32_t
 
L
,

6008 
ušt16_t
 * 
wr™eOff£t
,

6009 
št32_t
 
bufãrInc
,

6010 cÚ¡ 
q7_t
 * 
¤c
,

6011 
št32_t
 
¤cInc
,

6012 
ušt32_t
 
blockSize
)

6014 
ušt32_t
 
i
 = 0u;

6015 
št32_t
 
wOff£t
;

6019 
wOff£t
 = *
wr™eOff£t
;

6022 
i
 = 
blockSize
;

6024 
i
 > 0u)

6027 
cœcBufãr
[
wOff£t
] = *
¤c
;

6030 
¤c
 +ð
¤cInc
;

6033 
wOff£t
 +ð
bufãrInc
;

6034 if(
wOff£t
 >ð
L
)

6035 
wOff£t
 -ð
L
;

6038 
i
--;

6042 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

6049 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6050 
q7_t
 * 
cœcBufãr
,

6051 
št32_t
 
L
,

6052 
št32_t
 * 
»adOff£t
,

6053 
št32_t
 
bufãrInc
,

6054 
q7_t
 * 
d¡
,

6055 
q7_t
 * 
d¡_ba£
,

6056 
št32_t
 
d¡_Ëngth
,

6057 
št32_t
 
d¡Inc
,

6058 
ušt32_t
 
blockSize
)

6060 
ušt32_t
 
i
 = 0;

6061 
št32_t
 
rOff£t
, 
d¡_’d
;

6065 
rOff£t
 = *
»adOff£t
;

6067 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6070 
i
 = 
blockSize
;

6072 
i
 > 0u)

6075 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6078 
d¡
 +ð
d¡Inc
;

6080 if(
d¡
 =ð(
q7_t
 *è
d¡_’d
)

6082 
d¡
 = 
d¡_ba£
;

6086 
rOff£t
 +ð
bufãrInc
;

6088 if(
rOff£t
 >ð
L
)

6090 
rOff£t
 -ð
L
;

6094 
i
--;

6098 *
»adOff£t
 = 
rOff£t
;

6108 
¬m_pow”_q31
(

6109 
q31_t
 * 
pSrc
,

6110 
ušt32_t
 
blockSize
,

6111 
q63_t
 * 
pResuÉ
);

6120 
¬m_pow”_f32
(

6121 
æßt32_t
 * 
pSrc
,

6122 
ušt32_t
 
blockSize
,

6123 
æßt32_t
 * 
pResuÉ
);

6132 
¬m_pow”_q15
(

6133 
q15_t
 * 
pSrc
,

6134 
ušt32_t
 
blockSize
,

6135 
q63_t
 * 
pResuÉ
);

6144 
¬m_pow”_q7
(

6145 
q7_t
 * 
pSrc
,

6146 
ušt32_t
 
blockSize
,

6147 
q31_t
 * 
pResuÉ
);

6156 
¬m_m—n_q7
(

6157 
q7_t
 * 
pSrc
,

6158 
ušt32_t
 
blockSize
,

6159 
q7_t
 * 
pResuÉ
);

6168 
¬m_m—n_q15
(

6169 
q15_t
 * 
pSrc
,

6170 
ušt32_t
 
blockSize
,

6171 
q15_t
 * 
pResuÉ
);

6180 
¬m_m—n_q31
(

6181 
q31_t
 * 
pSrc
,

6182 
ušt32_t
 
blockSize
,

6183 
q31_t
 * 
pResuÉ
);

6192 
¬m_m—n_f32
(

6193 
æßt32_t
 * 
pSrc
,

6194 
ušt32_t
 
blockSize
,

6195 
æßt32_t
 * 
pResuÉ
);

6204 
¬m_v¬_f32
(

6205 
æßt32_t
 * 
pSrc
,

6206 
ušt32_t
 
blockSize
,

6207 
æßt32_t
 * 
pResuÉ
);

6216 
¬m_v¬_q31
(

6217 
q31_t
 * 
pSrc
,

6218 
ušt32_t
 
blockSize
,

6219 
q31_t
 * 
pResuÉ
);

6228 
¬m_v¬_q15
(

6229 
q15_t
 * 
pSrc
,

6230 
ušt32_t
 
blockSize
,

6231 
q15_t
 * 
pResuÉ
);

6240 
¬m_rms_f32
(

6241 
æßt32_t
 * 
pSrc
,

6242 
ušt32_t
 
blockSize
,

6243 
æßt32_t
 * 
pResuÉ
);

6252 
¬m_rms_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ušt32_t
 
blockSize
,

6255 
q31_t
 * 
pResuÉ
);

6264 
¬m_rms_q15
(

6265 
q15_t
 * 
pSrc
,

6266 
ušt32_t
 
blockSize
,

6267 
q15_t
 * 
pResuÉ
);

6276 
¬m_¡d_f32
(

6277 
æßt32_t
 * 
pSrc
,

6278 
ušt32_t
 
blockSize
,

6279 
æßt32_t
 * 
pResuÉ
);

6288 
¬m_¡d_q31
(

6289 
q31_t
 * 
pSrc
,

6290 
ušt32_t
 
blockSize
,

6291 
q31_t
 * 
pResuÉ
);

6300 
¬m_¡d_q15
(

6301 
q15_t
 * 
pSrc
,

6302 
ušt32_t
 
blockSize
,

6303 
q15_t
 * 
pResuÉ
);

6312 
¬m_cm¶x_mag_f32
(

6313 
æßt32_t
 * 
pSrc
,

6314 
æßt32_t
 * 
pD¡
,

6315 
ušt32_t
 
numSam¶es
);

6324 
¬m_cm¶x_mag_q31
(

6325 
q31_t
 * 
pSrc
,

6326 
q31_t
 * 
pD¡
,

6327 
ušt32_t
 
numSam¶es
);

6336 
¬m_cm¶x_mag_q15
(

6337 
q15_t
 * 
pSrc
,

6338 
q15_t
 * 
pD¡
,

6339 
ušt32_t
 
numSam¶es
);

6350 
¬m_cm¶x_dÙ_´od_q15
(

6351 
q15_t
 * 
pSrcA
,

6352 
q15_t
 * 
pSrcB
,

6353 
ušt32_t
 
numSam¶es
,

6354 
q31_t
 * 
»®ResuÉ
,

6355 
q31_t
 * 
imagResuÉ
);

6366 
¬m_cm¶x_dÙ_´od_q31
(

6367 
q31_t
 * 
pSrcA
,

6368 
q31_t
 * 
pSrcB
,

6369 
ušt32_t
 
numSam¶es
,

6370 
q63_t
 * 
»®ResuÉ
,

6371 
q63_t
 * 
imagResuÉ
);

6382 
¬m_cm¶x_dÙ_´od_f32
(

6383 
æßt32_t
 * 
pSrcA
,

6384 
æßt32_t
 * 
pSrcB
,

6385 
ušt32_t
 
numSam¶es
,

6386 
æßt32_t
 * 
»®ResuÉ
,

6387 
æßt32_t
 * 
imagResuÉ
);

6397 
¬m_cm¶x_muÉ_»®_q15
(

6398 
q15_t
 * 
pSrcCm¶x
,

6399 
q15_t
 * 
pSrcR—l
,

6400 
q15_t
 * 
pCm¶xD¡
,

6401 
ušt32_t
 
numSam¶es
);

6411 
¬m_cm¶x_muÉ_»®_q31
(

6412 
q31_t
 * 
pSrcCm¶x
,

6413 
q31_t
 * 
pSrcR—l
,

6414 
q31_t
 * 
pCm¶xD¡
,

6415 
ušt32_t
 
numSam¶es
);

6425 
¬m_cm¶x_muÉ_»®_f32
(

6426 
æßt32_t
 * 
pSrcCm¶x
,

6427 
æßt32_t
 * 
pSrcR—l
,

6428 
æßt32_t
 * 
pCm¶xD¡
,

6429 
ušt32_t
 
numSam¶es
);

6439 
¬m_mš_q7
(

6440 
q7_t
 * 
pSrc
,

6441 
ušt32_t
 
blockSize
,

6442 
q7_t
 * 
»suÉ
,

6443 
ušt32_t
 * 
šdex
);

6453 
¬m_mš_q15
(

6454 
q15_t
 * 
pSrc
,

6455 
ušt32_t
 
blockSize
,

6456 
q15_t
 * 
pResuÉ
,

6457 
ušt32_t
 * 
pIndex
);

6467 
¬m_mš_q31
(

6468 
q31_t
 * 
pSrc
,

6469 
ušt32_t
 
blockSize
,

6470 
q31_t
 * 
pResuÉ
,

6471 
ušt32_t
 * 
pIndex
);

6481 
¬m_mš_f32
(

6482 
æßt32_t
 * 
pSrc
,

6483 
ušt32_t
 
blockSize
,

6484 
æßt32_t
 * 
pResuÉ
,

6485 
ušt32_t
 * 
pIndex
);

6495 
¬m_max_q7
(

6496 
q7_t
 * 
pSrc
,

6497 
ušt32_t
 
blockSize
,

6498 
q7_t
 * 
pResuÉ
,

6499 
ušt32_t
 * 
pIndex
);

6509 
¬m_max_q15
(

6510 
q15_t
 * 
pSrc
,

6511 
ušt32_t
 
blockSize
,

6512 
q15_t
 * 
pResuÉ
,

6513 
ušt32_t
 * 
pIndex
);

6523 
¬m_max_q31
(

6524 
q31_t
 * 
pSrc
,

6525 
ušt32_t
 
blockSize
,

6526 
q31_t
 * 
pResuÉ
,

6527 
ušt32_t
 * 
pIndex
);

6537 
¬m_max_f32
(

6538 
æßt32_t
 * 
pSrc
,

6539 
ušt32_t
 
blockSize
,

6540 
æßt32_t
 * 
pResuÉ
,

6541 
ušt32_t
 * 
pIndex
);

6551 
¬m_cm¶x_muÉ_cm¶x_q15
(

6552 
q15_t
 * 
pSrcA
,

6553 
q15_t
 * 
pSrcB
,

6554 
q15_t
 * 
pD¡
,

6555 
ušt32_t
 
numSam¶es
);

6565 
¬m_cm¶x_muÉ_cm¶x_q31
(

6566 
q31_t
 * 
pSrcA
,

6567 
q31_t
 * 
pSrcB
,

6568 
q31_t
 * 
pD¡
,

6569 
ušt32_t
 
numSam¶es
);

6579 
¬m_cm¶x_muÉ_cm¶x_f32
(

6580 
æßt32_t
 * 
pSrcA
,

6581 
æßt32_t
 * 
pSrcB
,

6582 
æßt32_t
 * 
pD¡
,

6583 
ušt32_t
 
numSam¶es
);

6592 
¬m_æßt_to_q31
(

6593 
æßt32_t
 * 
pSrc
,

6594 
q31_t
 * 
pD¡
,

6595 
ušt32_t
 
blockSize
);

6604 
¬m_æßt_to_q15
(

6605 
æßt32_t
 * 
pSrc
,

6606 
q15_t
 * 
pD¡
,

6607 
ušt32_t
 
blockSize
);

6616 
¬m_æßt_to_q7
(

6617 
æßt32_t
 * 
pSrc
,

6618 
q7_t
 * 
pD¡
,

6619 
ušt32_t
 
blockSize
);

6628 
¬m_q31_to_q15
(

6629 
q31_t
 * 
pSrc
,

6630 
q15_t
 * 
pD¡
,

6631 
ušt32_t
 
blockSize
);

6640 
¬m_q31_to_q7
(

6641 
q31_t
 * 
pSrc
,

6642 
q7_t
 * 
pD¡
,

6643 
ušt32_t
 
blockSize
);

6652 
¬m_q15_to_æßt
(

6653 
q15_t
 * 
pSrc
,

6654 
æßt32_t
 * 
pD¡
,

6655 
ušt32_t
 
blockSize
);

6664 
¬m_q15_to_q31
(

6665 
q15_t
 * 
pSrc
,

6666 
q31_t
 * 
pD¡
,

6667 
ušt32_t
 
blockSize
);

6676 
¬m_q15_to_q7
(

6677 
q15_t
 * 
pSrc
,

6678 
q7_t
 * 
pD¡
,

6679 
ušt32_t
 
blockSize
);

6752 
__INLINE
 
æßt32_t
 
¬m_bžš—r_š‹½_f32
(

6753 cÚ¡ 
¬m_bžš—r_š‹½_š¡ªû_f32
 * 
S
,

6754 
æßt32_t
 
X
,

6755 
æßt32_t
 
Y
)

6757 
æßt32_t
 
out
;

6758 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6759 
æßt32_t
 *
pD©a
 = 
S
->pData;

6760 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6761 
æßt32_t
 
xdiff
, 
ydiff
;

6762 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6764 
xIndex
 = (
št32_t
è
X
;

6765 
yIndex
 = (
št32_t
è
Y
;

6769 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1è|| 
yIndex
 < 0 || yIndex > (S->
numCÞs
 - 1))

6775 
šdex
 = (
xIndex
 - 1è+ (
yIndex
 - 1è* 
S
->
numCÞs
;

6779 
f00
 = 
pD©a
[
šdex
];

6780 
f01
 = 
pD©a
[
šdex
 + 1];

6783 
šdex
 = (
xIndex
 - 1è+ (
yIndex
è* 
S
->
numCÞs
;

6787 
f10
 = 
pD©a
[
šdex
];

6788 
f11
 = 
pD©a
[
šdex
 + 1];

6791 
b1
 = 
f00
;

6792 
b2
 = 
f01
 - 
f00
;

6793 
b3
 = 
f10
 - 
f00
;

6794 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6797 
xdiff
 = 
X
 - 
xIndex
;

6800 
ydiff
 = 
Y
 - 
yIndex
;

6803 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6806  (
out
);

6818 
__INLINE
 
q31_t
 
¬m_bžš—r_š‹½_q31
(

6819 
¬m_bžš—r_š‹½_š¡ªû_q31
 * 
S
,

6820 
q31_t
 
X
,

6821 
q31_t
 
Y
)

6823 
q31_t
 
out
;

6824 
q31_t
 
acc
 = 0;

6825 
q31_t
 
xäaù
, 
yäaù
;

6826 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6827 
št32_t
 
rI
, 
cI
;

6828 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6829 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6834 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6839 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6843 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6850 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6853 
x1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) ];

6854 
x2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) + 1];

6858 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6861 
y1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) ];

6862 
y2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) + 1];

6865 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6866 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6869 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6870 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6873 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6874 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6877 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6878 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6881  ((
q31_t
)(
acc
 << 2));

6892 
__INLINE
 
q15_t
 
¬m_bžš—r_š‹½_q15
(

6893 
¬m_bžš—r_š‹½_š¡ªû_q15
 * 
S
,

6894 
q31_t
 
X
,

6895 
q31_t
 
Y
)

6897 
q63_t
 
acc
 = 0;

6898 
q31_t
 
out
;

6899 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6900 
q31_t
 
xäaù
, 
yäaù
;

6901 
št32_t
 
rI
, 
cI
;

6902 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6903 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6908 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6913 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6917 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6924 
xäaù
 = (
X
 & 0x000FFFFF);

6927 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

6928 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

6932 
yäaù
 = (
Y
 & 0x000FFFFF);

6935 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

6936 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

6942 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6943 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6946 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6947 
acc
 +ð((
q63_t
è
out
 * (
xäaù
));

6950 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6951 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6954 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6955 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6959  ((
q15_t
)(
acc
 >> 36));

6970 
__INLINE
 
q7_t
 
¬m_bžš—r_š‹½_q7
(

6971 
¬m_bžš—r_š‹½_š¡ªû_q7
 * 
S
,

6972 
q31_t
 
X
,

6973 
q31_t
 
Y
)

6975 
q63_t
 
acc
 = 0;

6976 
q31_t
 
out
;

6977 
q31_t
 
xäaù
, 
yäaù
;

6978 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6979 
št32_t
 
rI
, 
cI
;

6980 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6981 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6986 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6991 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6995 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

7002 
xäaù
 = (
X
 & (
q31_t
)0x000FFFFF);

7005 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

7006 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

7010 
yäaù
 = (
Y
 & (
q31_t
)0x000FFFFF);

7013 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

7014 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

7017 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7018 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7021 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7022 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7025 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7026 
acc
 +ð(((
q63_t
è
out
 * (
yäaù
)));

7029 
out
 = ((
y2
 * (
yäaù
)));

7030 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7033  ((
q7_t
)(
acc
 >> 40));

7042 
	#muÉAcc_32x32_k“p32_R
(
a
, 
x
, 
y
) \

7043 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è+ ((q63_tè
x
 * 
y
è+ 0x80000000LL ) >> 32)

	)

7046 
	#muÉSub_32x32_k“p32_R
(
a
, 
x
, 
y
) \

7047 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è- ((q63_tè
x
 * 
y
è+ 0x80000000LL ) >> 32)

	)

7050 
	#muÉ_32x32_k“p32_R
(
a
, 
x
, 
y
) \

7051 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 + 0x80000000LL ) >> 32)

	)

7054 
	#muÉAcc_32x32_k“p32
(
a
, 
x
, 
y
) \

7055 
a
 +ð(
q31_t
è(((
q63_t
è
x
 * 
y
è>> 32)

	)

7058 
	#muÉSub_32x32_k“p32
(
a
, 
x
, 
y
) \

7059 
a
 -ð(
q31_t
è(((
q63_t
è
x
 * 
y
è>> 32)

	)

7062 
	#muÉ_32x32_k“p32
(
a
, 
x
, 
y
) \

7063 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 ) >> 32)

	)

7066 #ià
defšed
 ( 
__CC_ARM
 )

7068 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7069 
	#LOW_OPTIMIZATION_ENTER
 \

7070 
	`_P¿gma
 ("push") \

7071 
	`_P¿gma
 ("O1")

	)

7073 
	#LOW_OPTIMIZATION_ENTER


	)

7077 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7078 
	#LOW_OPTIMIZATION_EXIT
 \

7079 
	`_P¿gma
 ("pÝ")

	)

7081 
	#LOW_OPTIMIZATION_EXIT


	)

7085 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7088 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7090 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

7091 
	#LOW_OPTIMIZATION_ENTER


	)

7092 
	#LOW_OPTIMIZATION_EXIT


	)

7093 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7094 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7096 #–ià
defšed
(
__GNUC__
)

7097 
	#LOW_OPTIMIZATION_ENTER
 
	`__©Œibu‹__
(Ð
	`Ýtimize
("-O1"è))

	)

7098 
	#LOW_OPTIMIZATION_EXIT


	)

7099 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7100 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7102 #–ià
defšed
(
__ICCARM__
)

7104 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7105 
	#LOW_OPTIMIZATION_ENTER
 \

7106 
	`_P¿gma
 ("Ýtimizeöow")

	)

7108 
	#LOW_OPTIMIZATION_ENTER


	)

7112 
	#LOW_OPTIMIZATION_EXIT


	)

7115 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7116 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

7117 
	`_P¿gma
 ("Ýtimizeöow")

	)

7119 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7123 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7125 #–ià
defšed
(
__CSMC__
)

7126 
	#LOW_OPTIMIZATION_ENTER


	)

7127 
	#LOW_OPTIMIZATION_EXIT


	)

7128 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7129 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7131 #–ià
defšed
(
__TASKING__
)

7132 
	#LOW_OPTIMIZATION_ENTER


	)

7133 
	#LOW_OPTIMIZATION_EXIT


	)

7134 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7135 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7140 #ifdeà 
__ýlu¥lus


7145 #ià
defšed
 ( 
__GNUC__
 )

7146 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm0.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0_H_GENERIC


42 
	#__CORE_CM0_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM0_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0_H_DEPENDANT


175 
	#__CORE_CM0_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0_REV


184 
	#__CM0_REV
 0x0000U

	)

188 #iâdeà
__NVIC_PRIO_BITS


189 
	#__NVIC_PRIO_BITS
 2U

	)

193 #iâdeà
__V’dÜ_SysTickCÚfig


194 
	#__V’dÜ_SysTickCÚfig
 0U

	)

207 #ifdeà
__ýlu¥lus


208 
	#__I
 vÞ©ž

	)

210 
	#__I
 vÞ©žcÚ¡

	)

212 
	#__O
 vÞ©ž

	)

213 
	#__IO
 vÞ©ž

	)

216 
	#__IM
 vÞ©žcÚ¡

	)

217 
	#__OM
 vÞ©ž

	)

218 
	#__IOM
 vÞ©ž

	)

251 
ušt32_t
 
_»£rved0
:28;

252 
ušt32_t
 
V
:1;

253 
ušt32_t
 
C
:1;

254 
ušt32_t
 
Z
:1;

255 
ušt32_t
 
N
:1;

256 } 
b
;

257 
ušt32_t
 
w
;

258 } 
	tAPSR_Ty³
;

261 
	#APSR_N_Pos
 31U

	)

262 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

264 
	#APSR_Z_Pos
 30U

	)

265 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

267 
	#APSR_C_Pos
 29U

	)

268 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

270 
	#APSR_V_Pos
 28U

	)

271 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
ušt32_t
 
ISR
:9;

282 
ušt32_t
 
_»£rved0
:23;

283 } 
b
;

284 
ušt32_t
 
w
;

285 } 
	tIPSR_Ty³
;

288 
	#IPSR_ISR_Pos
 0U

	)

289 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

299 
ušt32_t
 
ISR
:9;

300 
ušt32_t
 
_»£rved0
:15;

301 
ušt32_t
 
T
:1;

302 
ušt32_t
 
_»£rved1
:3;

303 
ušt32_t
 
V
:1;

304 
ušt32_t
 
C
:1;

305 
ušt32_t
 
Z
:1;

306 
ušt32_t
 
N
:1;

307 } 
b
;

308 
ušt32_t
 
w
;

309 } 
	txPSR_Ty³
;

312 
	#xPSR_N_Pos
 31U

	)

313 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

315 
	#xPSR_Z_Pos
 30U

	)

316 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

318 
	#xPSR_C_Pos
 29U

	)

319 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

321 
	#xPSR_V_Pos
 28U

	)

322 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

324 
	#xPSR_T_Pos
 24U

	)

325 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

327 
	#xPSR_ISR_Pos
 0U

	)

328 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

338 
ušt32_t
 
_»£rved0
:1;

339 
ušt32_t
 
SPSEL
:1;

340 
ušt32_t
 
_»£rved1
:30;

341 } 
b
;

342 
ušt32_t
 
w
;

343 } 
	tCONTROL_Ty³
;

346 
	#CONTROL_SPSEL_Pos
 1U

	)

347 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

364 
__IOM
 
ušt32_t
 
ISER
[1U];

365 
ušt32_t
 
RESERVED0
[31U];

366 
__IOM
 
ušt32_t
 
ICER
[1U];

367 
ušt32_t
 
RSERVED1
[31U];

368 
__IOM
 
ušt32_t
 
ISPR
[1U];

369 
ušt32_t
 
RESERVED2
[31U];

370 
__IOM
 
ušt32_t
 
ICPR
[1U];

371 
ušt32_t
 
RESERVED3
[31U];

372 
ušt32_t
 
RESERVED4
[64U];

373 
__IOM
 
ušt32_t
 
IP
[8U];

374 } 
	tNVIC_Ty³
;

391 
__IM
 
ušt32_t
 
CPUID
;

392 
__IOM
 
ušt32_t
 
ICSR
;

393 
ušt32_t
 
RESERVED0
;

394 
__IOM
 
ušt32_t
 
AIRCR
;

395 
__IOM
 
ušt32_t
 
SCR
;

396 
__IOM
 
ušt32_t
 
CCR
;

397 
ušt32_t
 
RESERVED1
;

398 
__IOM
 
ušt32_t
 
SHP
[2U];

399 
__IOM
 
ušt32_t
 
SHCSR
;

400 } 
	tSCB_Ty³
;

403 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

404 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

406 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

407 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

409 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

410 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

412 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

413 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

415 
	#SCB_CPUID_REVISION_Pos
 0U

	)

416 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

419 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

420 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

422 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

423 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

425 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

426 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

428 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

429 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

431 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

432 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

434 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

435 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

437 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

438 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

440 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

441 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

443 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

444 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

447 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

448 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

450 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

451 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

453 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

454 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

456 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

457 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

459 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

460 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

463 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

464 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

466 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

467 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

469 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

470 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

473 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

474 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

476 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

477 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

480 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

481 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

498 
__IOM
 
ušt32_t
 
CTRL
;

499 
__IOM
 
ušt32_t
 
LOAD
;

500 
__IOM
 
ušt32_t
 
VAL
;

501 
__IM
 
ušt32_t
 
CALIB
;

502 } 
	tSysTick_Ty³
;

505 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

506 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

508 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

509 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

511 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

512 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

514 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

515 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

518 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

519 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

522 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

523 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

526 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

527 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

529 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

530 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

532 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

533 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

569 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

582 
	#SCS_BASE
 (0xE000E000ULè

	)

583 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

584 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

585 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

587 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

588 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

589 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

619 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

620 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

621 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

629 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

631 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

640 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

642 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

653 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

655 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

664 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

666 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

675 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

677 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

688 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

690 ià((
št32_t
)(
IRQn
) < 0)

692 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

693 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

697 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

698 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

712 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

715 ià((
št32_t
)(
IRQn
) < 0)

717 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

721 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

730 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

732 
__DSB
();

734 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

735 
SCB_AIRCR_SYSRESETREQ_Msk
);

736 
__DSB
();

740 
__NOP
();

756 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

769 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

771 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

776 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

777 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

778 
SysTick
->
VAL
 = 0UL;

779 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

780 
SysTick_CTRL_TICKINT_Msk
 |

781 
SysTick_CTRL_ENABLE_Msk
;

792 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm0plus.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0PLUS_H_GENERIC


42 
	#__CORE_CM0PLUS_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM0PLUS_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0PLUS_H_DEPENDANT


175 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0PLUS_REV


184 
	#__CM0PLUS_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__VTOR_PRESENT


194 
	#__VTOR_PRESENT
 0U

	)

198 #iâdeà
__NVIC_PRIO_BITS


199 
	#__NVIC_PRIO_BITS
 2U

	)

203 #iâdeà
__V’dÜ_SysTickCÚfig


204 
	#__V’dÜ_SysTickCÚfig
 0U

	)

217 #ifdeà
__ýlu¥lus


218 
	#__I
 vÞ©ž

	)

220 
	#__I
 vÞ©žcÚ¡

	)

222 
	#__O
 vÞ©ž

	)

223 
	#__IO
 vÞ©ž

	)

226 
	#__IM
 vÞ©žcÚ¡

	)

227 
	#__OM
 vÞ©ž

	)

228 
	#__IOM
 vÞ©ž

	)

262 
ušt32_t
 
_»£rved0
:28;

263 
ušt32_t
 
V
:1;

264 
ušt32_t
 
C
:1;

265 
ušt32_t
 
Z
:1;

266 
ušt32_t
 
N
:1;

267 } 
b
;

268 
ušt32_t
 
w
;

269 } 
	tAPSR_Ty³
;

272 
	#APSR_N_Pos
 31U

	)

273 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

275 
	#APSR_Z_Pos
 30U

	)

276 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

278 
	#APSR_C_Pos
 29U

	)

279 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

281 
	#APSR_V_Pos
 28U

	)

282 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
_»£rved1
:3;

314 
ušt32_t
 
V
:1;

315 
ušt32_t
 
C
:1;

316 
ušt32_t
 
Z
:1;

317 
ušt32_t
 
N
:1;

318 } 
b
;

319 
ušt32_t
 
w
;

320 } 
	txPSR_Ty³
;

323 
	#xPSR_N_Pos
 31U

	)

324 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

326 
	#xPSR_Z_Pos
 30U

	)

327 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

329 
	#xPSR_C_Pos
 29U

	)

330 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

332 
	#xPSR_V_Pos
 28U

	)

333 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

335 
	#xPSR_T_Pos
 24U

	)

336 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

338 
	#xPSR_ISR_Pos
 0U

	)

339 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

349 
ušt32_t
 
nPRIV
:1;

350 
ušt32_t
 
SPSEL
:1;

351 
ušt32_t
 
_»£rved1
:30;

352 } 
b
;

353 
ušt32_t
 
w
;

354 } 
	tCONTROL_Ty³
;

357 
	#CONTROL_SPSEL_Pos
 1U

	)

358 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

360 
	#CONTROL_nPRIV_Pos
 0U

	)

361 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

378 
__IOM
 
ušt32_t
 
ISER
[1U];

379 
ušt32_t
 
RESERVED0
[31U];

380 
__IOM
 
ušt32_t
 
ICER
[1U];

381 
ušt32_t
 
RSERVED1
[31U];

382 
__IOM
 
ušt32_t
 
ISPR
[1U];

383 
ušt32_t
 
RESERVED2
[31U];

384 
__IOM
 
ušt32_t
 
ICPR
[1U];

385 
ušt32_t
 
RESERVED3
[31U];

386 
ušt32_t
 
RESERVED4
[64U];

387 
__IOM
 
ušt32_t
 
IP
[8U];

388 } 
	tNVIC_Ty³
;

405 
__IM
 
ušt32_t
 
CPUID
;

406 
__IOM
 
ušt32_t
 
ICSR
;

407 #ià(
__VTOR_PRESENT
 == 1U)

408 
__IOM
 
ušt32_t
 
VTOR
;

410 
ušt32_t
 
RESERVED0
;

412 
__IOM
 
ušt32_t
 
AIRCR
;

413 
__IOM
 
ušt32_t
 
SCR
;

414 
__IOM
 
ušt32_t
 
CCR
;

415 
ušt32_t
 
RESERVED1
;

416 
__IOM
 
ušt32_t
 
SHP
[2U];

417 
__IOM
 
ušt32_t
 
SHCSR
;

418 } 
	tSCB_Ty³
;

421 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

422 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

424 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

425 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

427 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

428 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

430 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

431 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

433 
	#SCB_CPUID_REVISION_Pos
 0U

	)

434 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

437 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

438 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

440 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

441 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

443 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

444 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

446 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

447 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

449 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

450 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

452 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

453 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

455 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

456 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

458 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

459 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

461 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

462 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

464 #ià(
__VTOR_PRESENT
 == 1U)

466 
	#SCB_VTOR_TBLOFF_Pos
 8U

	)

467 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

471 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

472 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

474 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

475 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

477 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

478 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

480 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

481 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

483 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

484 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

487 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

488 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

490 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

491 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

493 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

494 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

497 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

498 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

500 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

501 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

504 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

505 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

522 
__IOM
 
ušt32_t
 
CTRL
;

523 
__IOM
 
ušt32_t
 
LOAD
;

524 
__IOM
 
ušt32_t
 
VAL
;

525 
__IM
 
ušt32_t
 
CALIB
;

526 } 
	tSysTick_Ty³
;

529 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

530 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

532 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

533 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

535 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

536 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

538 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

539 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

542 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

543 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

546 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

547 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

550 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

551 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

553 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

554 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

556 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

557 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 #ià(
__MPU_PRESENT
 == 1U)

574 
__IM
 
ušt32_t
 
TYPE
;

575 
__IOM
 
ušt32_t
 
CTRL
;

576 
__IOM
 
ušt32_t
 
RNR
;

577 
__IOM
 
ušt32_t
 
RBAR
;

578 
__IOM
 
ušt32_t
 
RASR
;

579 } 
	tMPU_Ty³
;

582 
	#MPU_TYPE_IREGION_Pos
 16U

	)

583 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

585 
	#MPU_TYPE_DREGION_Pos
 8U

	)

586 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

588 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

589 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

592 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

593 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

595 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

596 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

598 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

599 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

602 
	#MPU_RNR_REGION_Pos
 0U

	)

603 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

606 
	#MPU_RBAR_ADDR_Pos
 8U

	)

607 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

609 
	#MPU_RBAR_VALID_Pos
 4U

	)

610 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

612 
	#MPU_RBAR_REGION_Pos
 0U

	)

613 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

616 
	#MPU_RASR_ATTRS_Pos
 16U

	)

617 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

619 
	#MPU_RASR_XN_Pos
 28U

	)

620 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

622 
	#MPU_RASR_AP_Pos
 24U

	)

623 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

625 
	#MPU_RASR_TEX_Pos
 19U

	)

626 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

628 
	#MPU_RASR_S_Pos
 18U

	)

629 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

631 
	#MPU_RASR_C_Pos
 17U

	)

632 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

634 
	#MPU_RASR_B_Pos
 16U

	)

635 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

637 
	#MPU_RASR_SRD_Pos
 8U

	)

638 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

640 
	#MPU_RASR_SIZE_Pos
 1U

	)

641 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

643 
	#MPU_RASR_ENABLE_Pos
 0U

	)

644 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

673 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

681 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

694 
	#SCS_BASE
 (0xE000E000ULè

	)

695 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

696 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

697 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

699 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

700 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

701 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

703 #ià(
__MPU_PRESENT
 == 1U)

704 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

705 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

735 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

736 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

737 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

745 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

747 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

756 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

758 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

769 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

771 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

780 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

782 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

791 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

793 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

806 ià((
št32_t
)(
IRQn
) < 0)

808 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

809 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

813 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

814 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

828 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

831 ià((
št32_t
)(
IRQn
) < 0)

833 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

837 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

846 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

848 
__DSB
();

850 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

851 
SCB_AIRCR_SYSRESETREQ_Msk
);

852 
__DSB
();

856 
__NOP
();

872 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

885 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

887 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

892 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

893 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

894 
SysTick
->
VAL
 = 0UL;

895 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

896 
SysTick_CTRL_TICKINT_Msk
 |

897 
SysTick_CTRL_ENABLE_Msk
;

908 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm3.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM3_H_GENERIC


42 
	#__CORE_CM3_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM3_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM3_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM3_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x03Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM3_H_DEPENDANT


175 
	#__CORE_CM3_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM3_REV


184 
	#__CM3_REV
 0x0200U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 } 
	tSCB_Ty³
;

443 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

444 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

446 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

447 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

449 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

450 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

452 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

453 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

455 
	#SCB_CPUID_REVISION_Pos
 0U

	)

456 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

459 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

460 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

462 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

463 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

465 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

466 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

468 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

469 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

471 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

472 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

474 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

475 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

477 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

478 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

480 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

481 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

483 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

484 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

486 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

487 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

490 #ià(
__CM3_REV
 < 0x0201U)

491 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

492 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

494 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

495 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

497 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

498 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

505 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

506 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

508 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

509 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

511 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

512 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

514 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

515 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

517 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

518 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

520 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

521 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

524 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

525 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

527 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

528 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

530 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

531 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

534 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

535 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

537 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

538 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

540 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

541 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

543 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

544 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

546 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

547 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

549 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

550 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

553 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

554 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

557 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

560 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

562 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

563 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

565 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

566 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

569 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

572 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

574 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

575 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

577 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

578 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

580 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

581 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

583 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

584 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

586 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

587 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

590 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

592 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

593 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

596 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

597 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

600 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

602 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

603 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

606 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

607 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

609 
	#SCB_HFSR_FORCED_Pos
 30U

	)

610 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

612 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

613 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

616 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

617 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

619 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

620 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

622 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

623 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

625 
	#SCB_DFSR_BKPT_Pos
 1U

	)

626 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

628 
	#SCB_DFSR_HALTED_Pos
 0U

	)

629 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

646 
ušt32_t
 
RESERVED0
[1U];

647 
__IM
 
ušt32_t
 
ICTR
;

648 #ià((
defšed
 
__CM3_REV
) && (__CM3_REV >= 0x200U))

649 
__IOM
 
ušt32_t
 
ACTLR
;

651 
ušt32_t
 
RESERVED1
[1U];

653 } 
	tSCnSCB_Ty³
;

656 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

657 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

661 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

662 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

664 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

665 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

667 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

668 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

685 
__IOM
 
ušt32_t
 
CTRL
;

686 
__IOM
 
ušt32_t
 
LOAD
;

687 
__IOM
 
ušt32_t
 
VAL
;

688 
__IM
 
ušt32_t
 
CALIB
;

689 } 
	tSysTick_Ty³
;

692 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

693 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

695 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

696 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

698 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

699 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

701 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

702 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

705 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

706 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

709 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

710 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

713 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

714 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

716 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

717 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

719 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

720 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

737 
__OM
 union

739 
__OM
 
ušt8_t
 
u8
;

740 
__OM
 
ušt16_t
 
u16
;

741 
__OM
 
ušt32_t
 
u32
;

742 } 
PORT
 [32U];

743 
ušt32_t
 
RESERVED0
[864U];

744 
__IOM
 
ušt32_t
 
TER
;

745 
ušt32_t
 
RESERVED1
[15U];

746 
__IOM
 
ušt32_t
 
TPR
;

747 
ušt32_t
 
RESERVED2
[15U];

748 
__IOM
 
ušt32_t
 
TCR
;

749 
ušt32_t
 
RESERVED3
[29U];

750 
__OM
 
ušt32_t
 
IWR
;

751 
__IM
 
ušt32_t
 
IRR
;

752 
__IOM
 
ušt32_t
 
IMCR
;

753 
ušt32_t
 
RESERVED4
[43U];

754 
__OM
 
ušt32_t
 
LAR
;

755 
__IM
 
ušt32_t
 
LSR
;

756 
ušt32_t
 
RESERVED5
[6U];

757 
__IM
 
ušt32_t
 
PID4
;

758 
__IM
 
ušt32_t
 
PID5
;

759 
__IM
 
ušt32_t
 
PID6
;

760 
__IM
 
ušt32_t
 
PID7
;

761 
__IM
 
ušt32_t
 
PID0
;

762 
__IM
 
ušt32_t
 
PID1
;

763 
__IM
 
ušt32_t
 
PID2
;

764 
__IM
 
ušt32_t
 
PID3
;

765 
__IM
 
ušt32_t
 
CID0
;

766 
__IM
 
ušt32_t
 
CID1
;

767 
__IM
 
ušt32_t
 
CID2
;

768 
__IM
 
ušt32_t
 
CID3
;

769 } 
	tITM_Ty³
;

772 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

773 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

776 
	#ITM_TCR_BUSY_Pos
 23U

	)

777 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

779 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

780 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

782 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

783 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

785 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

786 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

788 
	#ITM_TCR_SWOENA_Pos
 4U

	)

789 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

791 
	#ITM_TCR_DWTENA_Pos
 3U

	)

792 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

794 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

795 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

797 
	#ITM_TCR_TSENA_Pos
 1U

	)

798 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

800 
	#ITM_TCR_ITMENA_Pos
 0U

	)

801 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

804 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

805 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

808 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

809 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

812 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

813 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

816 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

817 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

819 
	#ITM_LSR_Acûss_Pos
 1U

	)

820 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

822 
	#ITM_LSR_P»£Á_Pos
 0U

	)

823 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

840 
__IOM
 
ušt32_t
 
CTRL
;

841 
__IOM
 
ušt32_t
 
CYCCNT
;

842 
__IOM
 
ušt32_t
 
CPICNT
;

843 
__IOM
 
ušt32_t
 
EXCCNT
;

844 
__IOM
 
ušt32_t
 
SLEEPCNT
;

845 
__IOM
 
ušt32_t
 
LSUCNT
;

846 
__IOM
 
ušt32_t
 
FOLDCNT
;

847 
__IM
 
ušt32_t
 
PCSR
;

848 
__IOM
 
ušt32_t
 
COMP0
;

849 
__IOM
 
ušt32_t
 
MASK0
;

850 
__IOM
 
ušt32_t
 
FUNCTION0
;

851 
ušt32_t
 
RESERVED0
[1U];

852 
__IOM
 
ušt32_t
 
COMP1
;

853 
__IOM
 
ušt32_t
 
MASK1
;

854 
__IOM
 
ušt32_t
 
FUNCTION1
;

855 
ušt32_t
 
RESERVED1
[1U];

856 
__IOM
 
ušt32_t
 
COMP2
;

857 
__IOM
 
ušt32_t
 
MASK2
;

858 
__IOM
 
ušt32_t
 
FUNCTION2
;

859 
ušt32_t
 
RESERVED2
[1U];

860 
__IOM
 
ušt32_t
 
COMP3
;

861 
__IOM
 
ušt32_t
 
MASK3
;

862 
__IOM
 
ušt32_t
 
FUNCTION3
;

863 } 
	tDWT_Ty³
;

866 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

867 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

869 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

870 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

872 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

873 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

875 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

876 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

878 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

879 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

881 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

882 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

884 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

885 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

887 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

888 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

890 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

891 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

893 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

894 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

896 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

897 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

899 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

900 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

902 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

903 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

905 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

906 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

908 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

909 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

911 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

912 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

914 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

915 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

917 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

918 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

921 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

922 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

925 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

926 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

929 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

930 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

933 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

934 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

937 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

938 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

941 
	#DWT_MASK_MASK_Pos
 0U

	)

942 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

945 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

946 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

948 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

949 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

951 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

952 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

954 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

955 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

957 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

958 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

960 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

961 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

963 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

964 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

966 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

967 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

969 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

970 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

987 
__IOM
 
ušt32_t
 
SSPSR
;

988 
__IOM
 
ušt32_t
 
CSPSR
;

989 
ušt32_t
 
RESERVED0
[2U];

990 
__IOM
 
ušt32_t
 
ACPR
;

991 
ušt32_t
 
RESERVED1
[55U];

992 
__IOM
 
ušt32_t
 
SPPR
;

993 
ušt32_t
 
RESERVED2
[131U];

994 
__IM
 
ušt32_t
 
FFSR
;

995 
__IOM
 
ušt32_t
 
FFCR
;

996 
__IM
 
ušt32_t
 
FSCR
;

997 
ušt32_t
 
RESERVED3
[759U];

998 
__IM
 
ušt32_t
 
TRIGGER
;

999 
__IM
 
ušt32_t
 
FIFO0
;

1000 
__IM
 
ušt32_t
 
ITATBCTR2
;

1001 
ušt32_t
 
RESERVED4
[1U];

1002 
__IM
 
ušt32_t
 
ITATBCTR0
;

1003 
__IM
 
ušt32_t
 
FIFO1
;

1004 
__IOM
 
ušt32_t
 
ITCTRL
;

1005 
ušt32_t
 
RESERVED5
[39U];

1006 
__IOM
 
ušt32_t
 
CLAIMSET
;

1007 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1008 
ušt32_t
 
RESERVED7
[8U];

1009 
__IM
 
ušt32_t
 
DEVID
;

1010 
__IM
 
ušt32_t
 
DEVTYPE
;

1011 } 
	tTPI_Ty³
;

1014 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1015 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1018 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1019 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1022 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1023 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1025 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1026 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1028 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1029 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1031 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1032 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1035 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1036 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1038 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1039 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1042 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1043 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1046 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1047 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1049 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1050 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1052 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1053 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1055 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1056 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1058 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1059 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1061 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1062 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1064 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1065 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1068 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1069 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1072 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1073 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1075 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1076 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1078 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1079 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1081 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1082 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1084 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1085 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1087 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1088 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1090 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1091 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1094 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1095 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1098 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1099 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1102 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1103 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1105 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1106 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1108 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1109 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1111 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1112 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1114 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1115 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1117 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1118 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1121 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1122 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1124 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1125 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1130 #ià(
__MPU_PRESENT
 == 1U)

1143 
__IM
 
ušt32_t
 
TYPE
;

1144 
__IOM
 
ušt32_t
 
CTRL
;

1145 
__IOM
 
ušt32_t
 
RNR
;

1146 
__IOM
 
ušt32_t
 
RBAR
;

1147 
__IOM
 
ušt32_t
 
RASR
;

1148 
__IOM
 
ušt32_t
 
RBAR_A1
;

1149 
__IOM
 
ušt32_t
 
RASR_A1
;

1150 
__IOM
 
ušt32_t
 
RBAR_A2
;

1151 
__IOM
 
ušt32_t
 
RASR_A2
;

1152 
__IOM
 
ušt32_t
 
RBAR_A3
;

1153 
__IOM
 
ušt32_t
 
RASR_A3
;

1154 } 
	tMPU_Ty³
;

1157 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1158 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1160 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1161 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1163 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1164 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1167 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1168 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1170 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1171 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1173 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1174 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1177 
	#MPU_RNR_REGION_Pos
 0U

	)

1178 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1181 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1182 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1184 
	#MPU_RBAR_VALID_Pos
 4U

	)

1185 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1187 
	#MPU_RBAR_REGION_Pos
 0U

	)

1188 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1191 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1192 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1194 
	#MPU_RASR_XN_Pos
 28U

	)

1195 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1197 
	#MPU_RASR_AP_Pos
 24U

	)

1198 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1200 
	#MPU_RASR_TEX_Pos
 19U

	)

1201 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1203 
	#MPU_RASR_S_Pos
 18U

	)

1204 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1206 
	#MPU_RASR_C_Pos
 17U

	)

1207 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1209 
	#MPU_RASR_B_Pos
 16U

	)

1210 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1212 
	#MPU_RASR_SRD_Pos
 8U

	)

1213 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1215 
	#MPU_RASR_SIZE_Pos
 1U

	)

1216 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1218 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1219 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1237 
__IOM
 
ušt32_t
 
DHCSR
;

1238 
__OM
 
ušt32_t
 
DCRSR
;

1239 
__IOM
 
ušt32_t
 
DCRDR
;

1240 
__IOM
 
ušt32_t
 
DEMCR
;

1241 } 
	tCÜeDebug_Ty³
;

1244 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1248 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1251 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1254 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1257 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1260 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1262 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1263 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1265 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1266 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1268 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1269 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1271 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1272 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1274 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1275 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1277 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1278 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1281 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1282 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1284 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1285 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1288 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1289 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1292 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1295 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1298 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1301 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1304 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1307 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1309 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1310 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1312 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1313 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1315 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1316 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1318 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1319 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1321 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1322 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1324 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1325 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1343 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1351 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1364 
	#SCS_BASE
 (0xE000E000ULè

	)

1365 
	#ITM_BASE
 (0xE0000000ULè

	)

1366 
	#DWT_BASE
 (0xE0001000ULè

	)

1367 
	#TPI_BASE
 (0xE0040000ULè

	)

1368 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1369 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1370 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1371 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1373 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1374 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1375 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1376 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1377 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1378 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1379 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1380 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1382 #ià(
__MPU_PRESENT
 == 1U)

1383 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1384 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1422 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1424 
ušt32_t
 
»g_v®ue
;

1425 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1427 
»g_v®ue
 = 
SCB
->
AIRCR
;

1428 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1429 
»g_v®ue
 = (reg_value |

1430 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1431 (
PriÜ™yGroupTmp
 << 8U) );

1432 
SCB
->
AIRCR
 = 
»g_v®ue
;

1441 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1443  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1452 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1454 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1463 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1465 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1476 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1478 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1487 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1489 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1498 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1500 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1511 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1513 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1524 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1526 ià((
št32_t
)(
IRQn
) < 0)

1528 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1532 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1546 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1549 ià((
št32_t
)(
IRQn
) < 0)

1551 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1555 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1571 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1573 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1574 
ušt32_t
 
P»em±PriÜ™yB™s
;

1575 
ušt32_t
 
SubPriÜ™yB™s
;

1577 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1578 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1581 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1582 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1598 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1600 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
ušt32_t
 
P»em±PriÜ™yB™s
;

1602 
ušt32_t
 
SubPriÜ™yB™s
;

1604 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1605 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1607 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1608 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1616 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1618 
__DSB
();

1620 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1621 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1622 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1623 
__DSB
();

1627 
__NOP
();

1643 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1656 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1658 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1663 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1664 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1665 
SysTick
->
VAL
 = 0UL;

1666 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1667 
SysTick_CTRL_TICKINT_Msk
 |

1668 
SysTick_CTRL_ENABLE_Msk
;

1686 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1687 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1698 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1700 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1701 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1703 
ITM
->
PORT
[0U].
u32
 == 0UL)

1705 
__NOP
();

1707 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1709  (
	gch
);

1719 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1721 
št32_t
 
	gch
 = -1;

1723 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1725 
ch
 = 
ITM_RxBufãr
;

1726 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1729  (
	gch
);

1739 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1742 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1757 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm4.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM4_H_GENERIC


42 
	#__CORE_CM4_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM4_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM4_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM4_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x04Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM4_H_DEPENDANT


223 
	#__CORE_CM4_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM4_REV


232 
	#__CM4_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__NVIC_PRIO_BITS


247 
	#__NVIC_PRIO_BITS
 4U

	)

251 #iâdeà
__V’dÜ_SysTickCÚfig


252 
	#__V’dÜ_SysTickCÚfig
 0U

	)

265 #ifdeà
__ýlu¥lus


266 
	#__I
 vÞ©ž

	)

268 
	#__I
 vÞ©žcÚ¡

	)

270 
	#__O
 vÞ©ž

	)

271 
	#__IO
 vÞ©ž

	)

274 
	#__IM
 vÞ©žcÚ¡

	)

275 
	#__OM
 vÞ©ž

	)

276 
	#__IOM
 vÞ©ž

	)

312 
ušt32_t
 
_»£rved0
:16;

313 
ušt32_t
 
GE
:4;

314 
ušt32_t
 
_»£rved1
:7;

315 
ušt32_t
 
Q
:1;

316 
ušt32_t
 
V
:1;

317 
ušt32_t
 
C
:1;

318 
ušt32_t
 
Z
:1;

319 
ušt32_t
 
N
:1;

320 } 
b
;

321 
ušt32_t
 
w
;

322 } 
	tAPSR_Ty³
;

325 
	#APSR_N_Pos
 31U

	)

326 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

328 
	#APSR_Z_Pos
 30U

	)

329 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

331 
	#APSR_C_Pos
 29U

	)

332 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

334 
	#APSR_V_Pos
 28U

	)

335 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

337 
	#APSR_Q_Pos
 27U

	)

338 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

340 
	#APSR_GE_Pos
 16U

	)

341 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

351 
ušt32_t
 
ISR
:9;

352 
ušt32_t
 
_»£rved0
:23;

353 } 
b
;

354 
ušt32_t
 
w
;

355 } 
	tIPSR_Ty³
;

358 
	#IPSR_ISR_Pos
 0U

	)

359 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

369 
ušt32_t
 
ISR
:9;

370 
ušt32_t
 
_»£rved0
:7;

371 
ušt32_t
 
GE
:4;

372 
ušt32_t
 
_»£rved1
:4;

373 
ušt32_t
 
T
:1;

374 
ušt32_t
 
IT
:2;

375 
ušt32_t
 
Q
:1;

376 
ušt32_t
 
V
:1;

377 
ušt32_t
 
C
:1;

378 
ušt32_t
 
Z
:1;

379 
ušt32_t
 
N
:1;

380 } 
b
;

381 
ušt32_t
 
w
;

382 } 
	txPSR_Ty³
;

385 
	#xPSR_N_Pos
 31U

	)

386 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

388 
	#xPSR_Z_Pos
 30U

	)

389 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

391 
	#xPSR_C_Pos
 29U

	)

392 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

394 
	#xPSR_V_Pos
 28U

	)

395 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

397 
	#xPSR_Q_Pos
 27U

	)

398 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

400 
	#xPSR_IT_Pos
 25U

	)

401 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

403 
	#xPSR_T_Pos
 24U

	)

404 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

406 
	#xPSR_GE_Pos
 16U

	)

407 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

409 
	#xPSR_ISR_Pos
 0U

	)

410 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

420 
ušt32_t
 
nPRIV
:1;

421 
ušt32_t
 
SPSEL
:1;

422 
ušt32_t
 
FPCA
:1;

423 
ušt32_t
 
_»£rved0
:29;

424 } 
b
;

425 
ušt32_t
 
w
;

426 } 
	tCONTROL_Ty³
;

429 
	#CONTROL_FPCA_Pos
 2U

	)

430 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

432 
	#CONTROL_SPSEL_Pos
 1U

	)

433 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

435 
	#CONTROL_nPRIV_Pos
 0U

	)

436 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

453 
__IOM
 
ušt32_t
 
ISER
[8U];

454 
ušt32_t
 
RESERVED0
[24U];

455 
__IOM
 
ušt32_t
 
ICER
[8U];

456 
ušt32_t
 
RSERVED1
[24U];

457 
__IOM
 
ušt32_t
 
ISPR
[8U];

458 
ušt32_t
 
RESERVED2
[24U];

459 
__IOM
 
ušt32_t
 
ICPR
[8U];

460 
ušt32_t
 
RESERVED3
[24U];

461 
__IOM
 
ušt32_t
 
IABR
[8U];

462 
ušt32_t
 
RESERVED4
[56U];

463 
__IOM
 
ušt8_t
 
IP
[240U];

464 
ušt32_t
 
RESERVED5
[644U];

465 
__OM
 
ušt32_t
 
STIR
;

466 } 
	tNVIC_Ty³
;

469 
	#NVIC_STIR_INTID_Pos
 0U

	)

470 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

487 
__IM
 
ušt32_t
 
CPUID
;

488 
__IOM
 
ušt32_t
 
ICSR
;

489 
__IOM
 
ušt32_t
 
VTOR
;

490 
__IOM
 
ušt32_t
 
AIRCR
;

491 
__IOM
 
ušt32_t
 
SCR
;

492 
__IOM
 
ušt32_t
 
CCR
;

493 
__IOM
 
ušt8_t
 
SHP
[12U];

494 
__IOM
 
ušt32_t
 
SHCSR
;

495 
__IOM
 
ušt32_t
 
CFSR
;

496 
__IOM
 
ušt32_t
 
HFSR
;

497 
__IOM
 
ušt32_t
 
DFSR
;

498 
__IOM
 
ušt32_t
 
MMFAR
;

499 
__IOM
 
ušt32_t
 
BFAR
;

500 
__IOM
 
ušt32_t
 
AFSR
;

501 
__IM
 
ušt32_t
 
PFR
[2U];

502 
__IM
 
ušt32_t
 
DFR
;

503 
__IM
 
ušt32_t
 
ADR
;

504 
__IM
 
ušt32_t
 
MMFR
[4U];

505 
__IM
 
ušt32_t
 
ISAR
[5U];

506 
ušt32_t
 
RESERVED0
[5U];

507 
__IOM
 
ušt32_t
 
CPACR
;

508 } 
	tSCB_Ty³
;

511 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

512 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

514 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

515 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

517 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

518 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

520 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

521 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

523 
	#SCB_CPUID_REVISION_Pos
 0U

	)

524 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

527 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

528 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

530 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

531 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

533 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

534 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

536 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

537 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

539 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

540 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

542 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

543 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

545 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

546 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

548 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

549 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

551 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

552 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

554 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

555 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

558 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

559 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

562 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

563 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

565 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

566 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

568 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

569 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

571 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

572 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

574 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

575 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

577 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

578 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

580 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

581 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

584 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

585 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

587 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

588 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

590 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

591 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

594 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

595 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

597 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

598 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

600 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

601 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

603 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

604 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

606 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

607 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

609 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

610 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

613 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

614 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

616 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

617 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

619 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

620 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

622 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

623 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

625 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

626 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

628 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

629 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

631 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

632 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

634 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

635 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

637 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

638 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

640 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

641 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

643 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

644 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

646 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

647 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

649 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

650 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

652 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

653 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

656 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

657 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

659 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

660 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

662 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

663 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

666 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

667 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

669 
	#SCB_HFSR_FORCED_Pos
 30U

	)

670 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

672 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

673 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

676 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

677 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

679 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

680 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

682 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

683 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

685 
	#SCB_DFSR_BKPT_Pos
 1U

	)

686 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

688 
	#SCB_DFSR_HALTED_Pos
 0U

	)

689 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

706 
ušt32_t
 
RESERVED0
[1U];

707 
__IM
 
ušt32_t
 
ICTR
;

708 
__IOM
 
ušt32_t
 
ACTLR
;

709 } 
	tSCnSCB_Ty³
;

712 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

713 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

716 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

717 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

719 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

720 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

722 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

723 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

725 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

726 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

728 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

729 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

746 
__IOM
 
ušt32_t
 
CTRL
;

747 
__IOM
 
ušt32_t
 
LOAD
;

748 
__IOM
 
ušt32_t
 
VAL
;

749 
__IM
 
ušt32_t
 
CALIB
;

750 } 
	tSysTick_Ty³
;

753 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

754 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

756 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

757 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

759 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

760 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

762 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

763 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

766 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

767 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

770 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

771 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

774 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

775 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

777 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

778 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

780 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

781 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

798 
__OM
 union

800 
__OM
 
ušt8_t
 
u8
;

801 
__OM
 
ušt16_t
 
u16
;

802 
__OM
 
ušt32_t
 
u32
;

803 } 
PORT
 [32U];

804 
ušt32_t
 
RESERVED0
[864U];

805 
__IOM
 
ušt32_t
 
TER
;

806 
ušt32_t
 
RESERVED1
[15U];

807 
__IOM
 
ušt32_t
 
TPR
;

808 
ušt32_t
 
RESERVED2
[15U];

809 
__IOM
 
ušt32_t
 
TCR
;

810 
ušt32_t
 
RESERVED3
[29U];

811 
__OM
 
ušt32_t
 
IWR
;

812 
__IM
 
ušt32_t
 
IRR
;

813 
__IOM
 
ušt32_t
 
IMCR
;

814 
ušt32_t
 
RESERVED4
[43U];

815 
__OM
 
ušt32_t
 
LAR
;

816 
__IM
 
ušt32_t
 
LSR
;

817 
ušt32_t
 
RESERVED5
[6U];

818 
__IM
 
ušt32_t
 
PID4
;

819 
__IM
 
ušt32_t
 
PID5
;

820 
__IM
 
ušt32_t
 
PID6
;

821 
__IM
 
ušt32_t
 
PID7
;

822 
__IM
 
ušt32_t
 
PID0
;

823 
__IM
 
ušt32_t
 
PID1
;

824 
__IM
 
ušt32_t
 
PID2
;

825 
__IM
 
ušt32_t
 
PID3
;

826 
__IM
 
ušt32_t
 
CID0
;

827 
__IM
 
ušt32_t
 
CID1
;

828 
__IM
 
ušt32_t
 
CID2
;

829 
__IM
 
ušt32_t
 
CID3
;

830 } 
	tITM_Ty³
;

833 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

834 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

837 
	#ITM_TCR_BUSY_Pos
 23U

	)

838 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

840 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

841 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

843 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

844 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

846 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

847 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

849 
	#ITM_TCR_SWOENA_Pos
 4U

	)

850 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

852 
	#ITM_TCR_DWTENA_Pos
 3U

	)

853 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

855 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

856 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

858 
	#ITM_TCR_TSENA_Pos
 1U

	)

859 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

861 
	#ITM_TCR_ITMENA_Pos
 0U

	)

862 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

865 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

866 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

869 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

870 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

873 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

874 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

877 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

878 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

880 
	#ITM_LSR_Acûss_Pos
 1U

	)

881 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

883 
	#ITM_LSR_P»£Á_Pos
 0U

	)

884 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

901 
__IOM
 
ušt32_t
 
CTRL
;

902 
__IOM
 
ušt32_t
 
CYCCNT
;

903 
__IOM
 
ušt32_t
 
CPICNT
;

904 
__IOM
 
ušt32_t
 
EXCCNT
;

905 
__IOM
 
ušt32_t
 
SLEEPCNT
;

906 
__IOM
 
ušt32_t
 
LSUCNT
;

907 
__IOM
 
ušt32_t
 
FOLDCNT
;

908 
__IM
 
ušt32_t
 
PCSR
;

909 
__IOM
 
ušt32_t
 
COMP0
;

910 
__IOM
 
ušt32_t
 
MASK0
;

911 
__IOM
 
ušt32_t
 
FUNCTION0
;

912 
ušt32_t
 
RESERVED0
[1U];

913 
__IOM
 
ušt32_t
 
COMP1
;

914 
__IOM
 
ušt32_t
 
MASK1
;

915 
__IOM
 
ušt32_t
 
FUNCTION1
;

916 
ušt32_t
 
RESERVED1
[1U];

917 
__IOM
 
ušt32_t
 
COMP2
;

918 
__IOM
 
ušt32_t
 
MASK2
;

919 
__IOM
 
ušt32_t
 
FUNCTION2
;

920 
ušt32_t
 
RESERVED2
[1U];

921 
__IOM
 
ušt32_t
 
COMP3
;

922 
__IOM
 
ušt32_t
 
MASK3
;

923 
__IOM
 
ušt32_t
 
FUNCTION3
;

924 } 
	tDWT_Ty³
;

927 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

928 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

930 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

931 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

933 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

934 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

936 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

937 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

939 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

940 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

942 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

943 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

945 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

946 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

948 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

949 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

951 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

952 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

954 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

955 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

957 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

958 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

960 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

961 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

963 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

964 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

966 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

967 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

969 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

970 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

972 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

973 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

975 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

976 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

978 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

979 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

982 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

983 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

986 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

987 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

990 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

991 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

994 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

995 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

998 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

999 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1002 
	#DWT_MASK_MASK_Pos
 0U

	)

1003 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1006 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1007 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1009 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1010 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1012 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1013 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1015 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1016 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1018 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1019 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1021 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1022 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1024 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1025 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1027 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1028 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1030 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1031 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1048 
__IOM
 
ušt32_t
 
SSPSR
;

1049 
__IOM
 
ušt32_t
 
CSPSR
;

1050 
ušt32_t
 
RESERVED0
[2U];

1051 
__IOM
 
ušt32_t
 
ACPR
;

1052 
ušt32_t
 
RESERVED1
[55U];

1053 
__IOM
 
ušt32_t
 
SPPR
;

1054 
ušt32_t
 
RESERVED2
[131U];

1055 
__IM
 
ušt32_t
 
FFSR
;

1056 
__IOM
 
ušt32_t
 
FFCR
;

1057 
__IM
 
ušt32_t
 
FSCR
;

1058 
ušt32_t
 
RESERVED3
[759U];

1059 
__IM
 
ušt32_t
 
TRIGGER
;

1060 
__IM
 
ušt32_t
 
FIFO0
;

1061 
__IM
 
ušt32_t
 
ITATBCTR2
;

1062 
ušt32_t
 
RESERVED4
[1U];

1063 
__IM
 
ušt32_t
 
ITATBCTR0
;

1064 
__IM
 
ušt32_t
 
FIFO1
;

1065 
__IOM
 
ušt32_t
 
ITCTRL
;

1066 
ušt32_t
 
RESERVED5
[39U];

1067 
__IOM
 
ušt32_t
 
CLAIMSET
;

1068 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1069 
ušt32_t
 
RESERVED7
[8U];

1070 
__IM
 
ušt32_t
 
DEVID
;

1071 
__IM
 
ušt32_t
 
DEVTYPE
;

1072 } 
	tTPI_Ty³
;

1075 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1076 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1079 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1080 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1083 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1084 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1086 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1087 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1089 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1090 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1092 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1093 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1096 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1097 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1099 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1100 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1103 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1104 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1107 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1108 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1110 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1111 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1113 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1114 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1116 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1117 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1119 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1120 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1122 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1123 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1125 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1126 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1129 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1130 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1133 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1134 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1136 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1137 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1139 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1140 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1142 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1143 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1145 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1146 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1148 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1149 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1151 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1152 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1155 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1156 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1159 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1160 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1163 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1164 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1166 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1167 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1169 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1170 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1172 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1173 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1175 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1176 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1178 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1179 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1182 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1183 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1185 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1186 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1191 #ià(
__MPU_PRESENT
 == 1U)

1204 
__IM
 
ušt32_t
 
TYPE
;

1205 
__IOM
 
ušt32_t
 
CTRL
;

1206 
__IOM
 
ušt32_t
 
RNR
;

1207 
__IOM
 
ušt32_t
 
RBAR
;

1208 
__IOM
 
ušt32_t
 
RASR
;

1209 
__IOM
 
ušt32_t
 
RBAR_A1
;

1210 
__IOM
 
ušt32_t
 
RASR_A1
;

1211 
__IOM
 
ušt32_t
 
RBAR_A2
;

1212 
__IOM
 
ušt32_t
 
RASR_A2
;

1213 
__IOM
 
ušt32_t
 
RBAR_A3
;

1214 
__IOM
 
ušt32_t
 
RASR_A3
;

1215 } 
	tMPU_Ty³
;

1218 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1219 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1221 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1222 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1224 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1225 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1228 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1229 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1231 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1232 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1234 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1235 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1238 
	#MPU_RNR_REGION_Pos
 0U

	)

1239 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1242 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1243 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1245 
	#MPU_RBAR_VALID_Pos
 4U

	)

1246 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1248 
	#MPU_RBAR_REGION_Pos
 0U

	)

1249 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1252 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1253 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1255 
	#MPU_RASR_XN_Pos
 28U

	)

1256 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1258 
	#MPU_RASR_AP_Pos
 24U

	)

1259 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1261 
	#MPU_RASR_TEX_Pos
 19U

	)

1262 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1264 
	#MPU_RASR_S_Pos
 18U

	)

1265 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1267 
	#MPU_RASR_C_Pos
 17U

	)

1268 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1270 
	#MPU_RASR_B_Pos
 16U

	)

1271 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1273 
	#MPU_RASR_SRD_Pos
 8U

	)

1274 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1276 
	#MPU_RASR_SIZE_Pos
 1U

	)

1277 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1279 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1280 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1286 #ià(
__FPU_PRESENT
 == 1U)

1299 
ušt32_t
 
RESERVED0
[1U];

1300 
__IOM
 
ušt32_t
 
FPCCR
;

1301 
__IOM
 
ušt32_t
 
FPCAR
;

1302 
__IOM
 
ušt32_t
 
FPDSCR
;

1303 
__IM
 
ušt32_t
 
MVFR0
;

1304 
__IM
 
ušt32_t
 
MVFR1
;

1305 } 
	tFPU_Ty³
;

1308 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1309 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1311 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1312 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1314 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1315 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1317 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1318 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1320 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1321 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1323 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1324 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1326 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1327 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1329 
	#FPU_FPCCR_USER_Pos
 1U

	)

1330 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1332 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1333 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1336 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1337 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1340 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1341 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1343 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1344 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1346 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1347 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1349 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1350 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1353 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1354 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1356 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1357 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1359 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1360 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1362 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1363 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1365 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1366 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1368 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1369 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1371 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1372 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1374 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1375 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1378 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1379 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1381 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1382 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1384 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1385 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1387 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1388 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1406 
__IOM
 
ušt32_t
 
DHCSR
;

1407 
__OM
 
ušt32_t
 
DCRSR
;

1408 
__IOM
 
ušt32_t
 
DCRDR
;

1409 
__IOM
 
ušt32_t
 
DEMCR
;

1410 } 
	tCÜeDebug_Ty³
;

1413 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1414 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1416 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1417 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1419 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1420 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1422 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1423 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1425 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1426 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1428 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1429 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1431 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1432 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1434 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1435 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1437 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1438 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1440 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1441 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1443 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1444 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1446 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1447 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1450 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1451 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1453 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1454 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1457 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1458 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1460 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1461 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1463 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1464 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1466 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1467 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1469 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1470 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1472 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1473 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1475 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1476 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1478 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1479 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1481 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1482 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1484 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1485 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1487 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1488 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1490 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1491 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1493 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1494 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1512 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1520 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1533 
	#SCS_BASE
 (0xE000E000ULè

	)

1534 
	#ITM_BASE
 (0xE0000000ULè

	)

1535 
	#DWT_BASE
 (0xE0001000ULè

	)

1536 
	#TPI_BASE
 (0xE0040000ULè

	)

1537 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1538 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1539 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1540 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1542 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1543 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1544 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1545 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1546 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1547 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1548 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1549 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1551 #ià(
__MPU_PRESENT
 == 1U)

1552 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1553 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1556 #ià(
__FPU_PRESENT
 == 1U)

1557 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1558 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1596 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1598 
ušt32_t
 
»g_v®ue
;

1599 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
»g_v®ue
 = 
SCB
->
AIRCR
;

1602 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1603 
»g_v®ue
 = (reg_value |

1604 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1605 (
PriÜ™yGroupTmp
 << 8U) );

1606 
SCB
->
AIRCR
 = 
»g_v®ue
;

1615 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1617  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1626 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1628 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1637 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1639 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1650 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1652 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1661 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1663 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1672 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1674 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1685 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1687 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1698 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1700 ià((
št32_t
)(
IRQn
) < 0)

1702 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1706 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1720 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1723 ià((
št32_t
)(
IRQn
) < 0)

1725 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1729 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1745 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1747 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1748 
ušt32_t
 
P»em±PriÜ™yB™s
;

1749 
ušt32_t
 
SubPriÜ™yB™s
;

1751 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1752 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1755 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1756 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1772 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1774 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1775 
ušt32_t
 
P»em±PriÜ™yB™s
;

1776 
ušt32_t
 
SubPriÜ™yB™s
;

1778 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1779 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1781 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1782 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1790 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1792 
__DSB
();

1794 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1795 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1796 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1797 
__DSB
();

1801 
__NOP
();

1817 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1830 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1832 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1837 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1838 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1839 
SysTick
->
VAL
 = 0UL;

1840 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1841 
SysTick_CTRL_TICKINT_Msk
 |

1842 
SysTick_CTRL_ENABLE_Msk
;

1860 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1861 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1872 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1874 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1875 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1877 
ITM
->
PORT
[0U].
u32
 == 0UL)

1879 
__NOP
();

1881 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1883  (
	gch
);

1893 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1895 
št32_t
 
	gch
 = -1;

1897 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1899 
ch
 = 
ITM_RxBufãr
;

1900 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1903  (
	gch
);

1913 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1916 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1931 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm7.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM7_H_GENERIC


42 
	#__CORE_CM7_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM7_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM7_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM7_CMSIS_VERSION
 ((
__CM7_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM7_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x07Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM7_H_DEPENDANT


223 
	#__CORE_CM7_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM7_REV


232 
	#__CM7_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__ICACHE_PRESENT


247 
	#__ICACHE_PRESENT
 0U

	)

251 #iâdeà
__DCACHE_PRESENT


252 
	#__DCACHE_PRESENT
 0U

	)

256 #iâdeà
__DTCM_PRESENT


257 
	#__DTCM_PRESENT
 0U

	)

261 #iâdeà
__NVIC_PRIO_BITS


262 
	#__NVIC_PRIO_BITS
 3U

	)

266 #iâdeà
__V’dÜ_SysTickCÚfig


267 
	#__V’dÜ_SysTickCÚfig
 0U

	)

280 #ifdeà
__ýlu¥lus


281 
	#__I
 vÞ©ž

	)

283 
	#__I
 vÞ©žcÚ¡

	)

285 
	#__O
 vÞ©ž

	)

286 
	#__IO
 vÞ©ž

	)

289 
	#__IM
 vÞ©žcÚ¡

	)

290 
	#__OM
 vÞ©ž

	)

291 
	#__IOM
 vÞ©ž

	)

327 
ušt32_t
 
_»£rved0
:16;

328 
ušt32_t
 
GE
:4;

329 
ušt32_t
 
_»£rved1
:7;

330 
ušt32_t
 
Q
:1;

331 
ušt32_t
 
V
:1;

332 
ušt32_t
 
C
:1;

333 
ušt32_t
 
Z
:1;

334 
ušt32_t
 
N
:1;

335 } 
b
;

336 
ušt32_t
 
w
;

337 } 
	tAPSR_Ty³
;

340 
	#APSR_N_Pos
 31U

	)

341 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

343 
	#APSR_Z_Pos
 30U

	)

344 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

346 
	#APSR_C_Pos
 29U

	)

347 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

349 
	#APSR_V_Pos
 28U

	)

350 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

352 
	#APSR_Q_Pos
 27U

	)

353 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

355 
	#APSR_GE_Pos
 16U

	)

356 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

366 
ušt32_t
 
ISR
:9;

367 
ušt32_t
 
_»£rved0
:23;

368 } 
b
;

369 
ušt32_t
 
w
;

370 } 
	tIPSR_Ty³
;

373 
	#IPSR_ISR_Pos
 0U

	)

374 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

384 
ušt32_t
 
ISR
:9;

385 
ušt32_t
 
_»£rved0
:7;

386 
ušt32_t
 
GE
:4;

387 
ušt32_t
 
_»£rved1
:4;

388 
ušt32_t
 
T
:1;

389 
ušt32_t
 
IT
:2;

390 
ušt32_t
 
Q
:1;

391 
ušt32_t
 
V
:1;

392 
ušt32_t
 
C
:1;

393 
ušt32_t
 
Z
:1;

394 
ušt32_t
 
N
:1;

395 } 
b
;

396 
ušt32_t
 
w
;

397 } 
	txPSR_Ty³
;

400 
	#xPSR_N_Pos
 31U

	)

401 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

403 
	#xPSR_Z_Pos
 30U

	)

404 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

406 
	#xPSR_C_Pos
 29U

	)

407 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

409 
	#xPSR_V_Pos
 28U

	)

410 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

412 
	#xPSR_Q_Pos
 27U

	)

413 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

415 
	#xPSR_IT_Pos
 25U

	)

416 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

418 
	#xPSR_T_Pos
 24U

	)

419 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

421 
	#xPSR_GE_Pos
 16U

	)

422 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

424 
	#xPSR_ISR_Pos
 0U

	)

425 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

435 
ušt32_t
 
nPRIV
:1;

436 
ušt32_t
 
SPSEL
:1;

437 
ušt32_t
 
FPCA
:1;

438 
ušt32_t
 
_»£rved0
:29;

439 } 
b
;

440 
ušt32_t
 
w
;

441 } 
	tCONTROL_Ty³
;

444 
	#CONTROL_FPCA_Pos
 2U

	)

445 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

447 
	#CONTROL_SPSEL_Pos
 1U

	)

448 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

450 
	#CONTROL_nPRIV_Pos
 0U

	)

451 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

468 
__IOM
 
ušt32_t
 
ISER
[8U];

469 
ušt32_t
 
RESERVED0
[24U];

470 
__IOM
 
ušt32_t
 
ICER
[8U];

471 
ušt32_t
 
RSERVED1
[24U];

472 
__IOM
 
ušt32_t
 
ISPR
[8U];

473 
ušt32_t
 
RESERVED2
[24U];

474 
__IOM
 
ušt32_t
 
ICPR
[8U];

475 
ušt32_t
 
RESERVED3
[24U];

476 
__IOM
 
ušt32_t
 
IABR
[8U];

477 
ušt32_t
 
RESERVED4
[56U];

478 
__IOM
 
ušt8_t
 
IP
[240U];

479 
ušt32_t
 
RESERVED5
[644U];

480 
__OM
 
ušt32_t
 
STIR
;

481 } 
	tNVIC_Ty³
;

484 
	#NVIC_STIR_INTID_Pos
 0U

	)

485 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

502 
__IM
 
ušt32_t
 
CPUID
;

503 
__IOM
 
ušt32_t
 
ICSR
;

504 
__IOM
 
ušt32_t
 
VTOR
;

505 
__IOM
 
ušt32_t
 
AIRCR
;

506 
__IOM
 
ušt32_t
 
SCR
;

507 
__IOM
 
ušt32_t
 
CCR
;

508 
__IOM
 
ušt8_t
 
SHPR
[12U];

509 
__IOM
 
ušt32_t
 
SHCSR
;

510 
__IOM
 
ušt32_t
 
CFSR
;

511 
__IOM
 
ušt32_t
 
HFSR
;

512 
__IOM
 
ušt32_t
 
DFSR
;

513 
__IOM
 
ušt32_t
 
MMFAR
;

514 
__IOM
 
ušt32_t
 
BFAR
;

515 
__IOM
 
ušt32_t
 
AFSR
;

516 
__IM
 
ušt32_t
 
ID_PFR
[2U];

517 
__IM
 
ušt32_t
 
ID_DFR
;

518 
__IM
 
ušt32_t
 
ID_AFR
;

519 
__IM
 
ušt32_t
 
ID_MFR
[4U];

520 
__IM
 
ušt32_t
 
ID_ISAR
[5U];

521 
ušt32_t
 
RESERVED0
[1U];

522 
__IM
 
ušt32_t
 
CLIDR
;

523 
__IM
 
ušt32_t
 
CTR
;

524 
__IM
 
ušt32_t
 
CCSIDR
;

525 
__IOM
 
ušt32_t
 
CSSELR
;

526 
__IOM
 
ušt32_t
 
CPACR
;

527 
ušt32_t
 
RESERVED3
[93U];

528 
__OM
 
ušt32_t
 
STIR
;

529 
ušt32_t
 
RESERVED4
[15U];

530 
__IM
 
ušt32_t
 
MVFR0
;

531 
__IM
 
ušt32_t
 
MVFR1
;

532 
__IM
 
ušt32_t
 
MVFR2
;

533 
ušt32_t
 
RESERVED5
[1U];

534 
__OM
 
ušt32_t
 
ICIALLU
;

535 
ušt32_t
 
RESERVED6
[1U];

536 
__OM
 
ušt32_t
 
ICIMVAU
;

537 
__OM
 
ušt32_t
 
DCIMVAC
;

538 
__OM
 
ušt32_t
 
DCISW
;

539 
__OM
 
ušt32_t
 
DCCMVAU
;

540 
__OM
 
ušt32_t
 
DCCMVAC
;

541 
__OM
 
ušt32_t
 
DCCSW
;

542 
__OM
 
ušt32_t
 
DCCIMVAC
;

543 
__OM
 
ušt32_t
 
DCCISW
;

544 
ušt32_t
 
RESERVED7
[6U];

545 
__IOM
 
ušt32_t
 
ITCMCR
;

546 
__IOM
 
ušt32_t
 
DTCMCR
;

547 
__IOM
 
ušt32_t
 
AHBPCR
;

548 
__IOM
 
ušt32_t
 
CACR
;

549 
__IOM
 
ušt32_t
 
AHBSCR
;

550 
ušt32_t
 
RESERVED8
[1U];

551 
__IOM
 
ušt32_t
 
ABFSR
;

552 } 
	tSCB_Ty³
;

555 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

556 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

558 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

559 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

561 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

562 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

564 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

565 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

567 
	#SCB_CPUID_REVISION_Pos
 0U

	)

568 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

571 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

572 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

574 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

575 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

577 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

578 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

580 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

581 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

583 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

584 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

586 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

587 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

589 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

590 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

592 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

593 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

595 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

596 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

598 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

599 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

602 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

603 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

606 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

607 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

609 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

610 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

612 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

613 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

615 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

616 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

618 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

619 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

621 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

622 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

624 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

625 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

628 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

629 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

631 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

632 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

634 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

635 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

638 
	#SCB_CCR_BP_Pos
 18U

	)

639 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

641 
	#SCB_CCR_IC_Pos
 17U

	)

642 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

644 
	#SCB_CCR_DC_Pos
 16U

	)

645 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

647 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

648 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

650 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

651 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

653 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

654 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

656 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

657 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

659 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

660 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

662 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

663 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

666 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

667 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

669 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

670 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

672 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

673 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

675 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

676 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

678 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

679 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

681 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

682 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

684 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

685 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

687 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

688 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

690 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

691 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

693 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

694 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

696 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

697 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

699 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

700 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

702 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

703 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

705 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

706 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

709 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

710 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

712 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

713 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

715 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

716 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

719 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

720 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

722 
	#SCB_HFSR_FORCED_Pos
 30U

	)

723 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

725 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

726 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

729 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

730 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

732 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

733 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

735 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

736 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

738 
	#SCB_DFSR_BKPT_Pos
 1U

	)

739 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

741 
	#SCB_DFSR_HALTED_Pos
 0U

	)

742 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

745 
	#SCB_CLIDR_LOUU_Pos
 27U

	)

746 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
è

	)

748 
	#SCB_CLIDR_LOC_Pos
 24U

	)

749 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_LOC_Pos
è

	)

752 
	#SCB_CTR_FORMAT_Pos
 29U

	)

753 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
è

	)

755 
	#SCB_CTR_CWG_Pos
 24U

	)

756 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
è

	)

758 
	#SCB_CTR_ERG_Pos
 20U

	)

759 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
è

	)

761 
	#SCB_CTR_DMINLINE_Pos
 16U

	)

762 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
è

	)

764 
	#SCB_CTR_IMINLINE_Pos
 0U

	)

765 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

768 
	#SCB_CCSIDR_WT_Pos
 31U

	)

769 
	#SCB_CCSIDR_WT_Msk
 (1UL << 
SCB_CCSIDR_WT_Pos
è

	)

771 
	#SCB_CCSIDR_WB_Pos
 30U

	)

772 
	#SCB_CCSIDR_WB_Msk
 (1UL << 
SCB_CCSIDR_WB_Pos
è

	)

774 
	#SCB_CCSIDR_RA_Pos
 29U

	)

775 
	#SCB_CCSIDR_RA_Msk
 (1UL << 
SCB_CCSIDR_RA_Pos
è

	)

777 
	#SCB_CCSIDR_WA_Pos
 28U

	)

778 
	#SCB_CCSIDR_WA_Msk
 (1UL << 
SCB_CCSIDR_WA_Pos
è

	)

780 
	#SCB_CCSIDR_NUMSETS_Pos
 13U

	)

781 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
è

	)

783 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3U

	)

784 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
è

	)

786 
	#SCB_CCSIDR_LINESIZE_Pos
 0U

	)

787 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

790 
	#SCB_CSSELR_LEVEL_Pos
 1U

	)

791 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
è

	)

793 
	#SCB_CSSELR_IND_Pos
 0U

	)

794 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

797 
	#SCB_STIR_INTID_Pos
 0U

	)

798 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

801 
	#SCB_DCISW_WAY_Pos
 30U

	)

802 
	#SCB_DCISW_WAY_Msk
 (3UL << 
SCB_DCISW_WAY_Pos
è

	)

804 
	#SCB_DCISW_SET_Pos
 5U

	)

805 
	#SCB_DCISW_SET_Msk
 (0x1FFUL << 
SCB_DCISW_SET_Pos
è

	)

808 
	#SCB_DCCSW_WAY_Pos
 30U

	)

809 
	#SCB_DCCSW_WAY_Msk
 (3UL << 
SCB_DCCSW_WAY_Pos
è

	)

811 
	#SCB_DCCSW_SET_Pos
 5U

	)

812 
	#SCB_DCCSW_SET_Msk
 (0x1FFUL << 
SCB_DCCSW_SET_Pos
è

	)

815 
	#SCB_DCCISW_WAY_Pos
 30U

	)

816 
	#SCB_DCCISW_WAY_Msk
 (3UL << 
SCB_DCCISW_WAY_Pos
è

	)

818 
	#SCB_DCCISW_SET_Pos
 5U

	)

819 
	#SCB_DCCISW_SET_Msk
 (0x1FFUL << 
SCB_DCCISW_SET_Pos
è

	)

822 
	#SCB_ITCMCR_SZ_Pos
 3U

	)

823 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
è

	)

825 
	#SCB_ITCMCR_RETEN_Pos
 2U

	)

826 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
è

	)

828 
	#SCB_ITCMCR_RMW_Pos
 1U

	)

829 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
è

	)

831 
	#SCB_ITCMCR_EN_Pos
 0U

	)

832 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

835 
	#SCB_DTCMCR_SZ_Pos
 3U

	)

836 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
è

	)

838 
	#SCB_DTCMCR_RETEN_Pos
 2U

	)

839 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
è

	)

841 
	#SCB_DTCMCR_RMW_Pos
 1U

	)

842 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
è

	)

844 
	#SCB_DTCMCR_EN_Pos
 0U

	)

845 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

848 
	#SCB_AHBPCR_SZ_Pos
 1U

	)

849 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
è

	)

851 
	#SCB_AHBPCR_EN_Pos
 0U

	)

852 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

855 
	#SCB_CACR_FORCEWT_Pos
 2U

	)

856 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
è

	)

858 
	#SCB_CACR_ECCEN_Pos
 1U

	)

859 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
è

	)

861 
	#SCB_CACR_SIWT_Pos
 0U

	)

862 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

865 
	#SCB_AHBSCR_INITCOUNT_Pos
 11U

	)

866 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
è

	)

868 
	#SCB_AHBSCR_TPRI_Pos
 2U

	)

869 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
è

	)

871 
	#SCB_AHBSCR_CTL_Pos
 0U

	)

872 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

875 
	#SCB_ABFSR_AXIMTYPE_Pos
 8U

	)

876 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
è

	)

878 
	#SCB_ABFSR_EPPB_Pos
 4U

	)

879 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
è

	)

881 
	#SCB_ABFSR_AXIM_Pos
 3U

	)

882 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
è

	)

884 
	#SCB_ABFSR_AHBP_Pos
 2U

	)

885 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
è

	)

887 
	#SCB_ABFSR_DTCM_Pos
 1U

	)

888 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
è

	)

890 
	#SCB_ABFSR_ITCM_Pos
 0U

	)

891 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

908 
ušt32_t
 
RESERVED0
[1U];

909 
__IM
 
ušt32_t
 
ICTR
;

910 
__IOM
 
ušt32_t
 
ACTLR
;

911 } 
	tSCnSCB_Ty³
;

914 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

915 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

918 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Pos
 12U

	)

919 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Msk
 (1UL << 
SCnSCB_ACTLR_DISITMATBFLUSH_Pos
è

	)

921 
	#SCnSCB_ACTLR_DISRAMODE_Pos
 11U

	)

922 
	#SCnSCB_ACTLR_DISRAMODE_Msk
 (1UL << 
SCnSCB_ACTLR_DISRAMODE_Pos
è

	)

924 
	#SCnSCB_ACTLR_FPEXCODIS_Pos
 10U

	)

925 
	#SCnSCB_ACTLR_FPEXCODIS_Msk
 (1UL << 
SCnSCB_ACTLR_FPEXCODIS_Pos
è

	)

927 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

928 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

930 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

931 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

948 
__IOM
 
ušt32_t
 
CTRL
;

949 
__IOM
 
ušt32_t
 
LOAD
;

950 
__IOM
 
ušt32_t
 
VAL
;

951 
__IM
 
ušt32_t
 
CALIB
;

952 } 
	tSysTick_Ty³
;

955 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

956 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

958 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

959 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

961 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

962 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

964 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

965 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

968 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

969 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

972 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

973 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

976 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

977 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

979 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

980 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

982 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

983 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

1000 
__OM
 union

1002 
__OM
 
ušt8_t
 
u8
;

1003 
__OM
 
ušt16_t
 
u16
;

1004 
__OM
 
ušt32_t
 
u32
;

1005 } 
PORT
 [32U];

1006 
ušt32_t
 
RESERVED0
[864U];

1007 
__IOM
 
ušt32_t
 
TER
;

1008 
ušt32_t
 
RESERVED1
[15U];

1009 
__IOM
 
ušt32_t
 
TPR
;

1010 
ušt32_t
 
RESERVED2
[15U];

1011 
__IOM
 
ušt32_t
 
TCR
;

1012 
ušt32_t
 
RESERVED3
[29U];

1013 
__OM
 
ušt32_t
 
IWR
;

1014 
__IM
 
ušt32_t
 
IRR
;

1015 
__IOM
 
ušt32_t
 
IMCR
;

1016 
ušt32_t
 
RESERVED4
[43U];

1017 
__OM
 
ušt32_t
 
LAR
;

1018 
__IM
 
ušt32_t
 
LSR
;

1019 
ušt32_t
 
RESERVED5
[6U];

1020 
__IM
 
ušt32_t
 
PID4
;

1021 
__IM
 
ušt32_t
 
PID5
;

1022 
__IM
 
ušt32_t
 
PID6
;

1023 
__IM
 
ušt32_t
 
PID7
;

1024 
__IM
 
ušt32_t
 
PID0
;

1025 
__IM
 
ušt32_t
 
PID1
;

1026 
__IM
 
ušt32_t
 
PID2
;

1027 
__IM
 
ušt32_t
 
PID3
;

1028 
__IM
 
ušt32_t
 
CID0
;

1029 
__IM
 
ušt32_t
 
CID1
;

1030 
__IM
 
ušt32_t
 
CID2
;

1031 
__IM
 
ušt32_t
 
CID3
;

1032 } 
	tITM_Ty³
;

1035 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

1036 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

1039 
	#ITM_TCR_BUSY_Pos
 23U

	)

1040 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

1042 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

1043 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

1045 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

1046 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

1048 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

1049 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

1051 
	#ITM_TCR_SWOENA_Pos
 4U

	)

1052 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

1054 
	#ITM_TCR_DWTENA_Pos
 3U

	)

1055 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

1057 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

1058 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

1060 
	#ITM_TCR_TSENA_Pos
 1U

	)

1061 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

1063 
	#ITM_TCR_ITMENA_Pos
 0U

	)

1064 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1067 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

1068 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1071 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

1072 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1075 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

1076 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1079 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

1080 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

1082 
	#ITM_LSR_Acûss_Pos
 1U

	)

1083 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

1085 
	#ITM_LSR_P»£Á_Pos
 0U

	)

1086 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

1103 
__IOM
 
ušt32_t
 
CTRL
;

1104 
__IOM
 
ušt32_t
 
CYCCNT
;

1105 
__IOM
 
ušt32_t
 
CPICNT
;

1106 
__IOM
 
ušt32_t
 
EXCCNT
;

1107 
__IOM
 
ušt32_t
 
SLEEPCNT
;

1108 
__IOM
 
ušt32_t
 
LSUCNT
;

1109 
__IOM
 
ušt32_t
 
FOLDCNT
;

1110 
__IM
 
ušt32_t
 
PCSR
;

1111 
__IOM
 
ušt32_t
 
COMP0
;

1112 
__IOM
 
ušt32_t
 
MASK0
;

1113 
__IOM
 
ušt32_t
 
FUNCTION0
;

1114 
ušt32_t
 
RESERVED0
[1U];

1115 
__IOM
 
ušt32_t
 
COMP1
;

1116 
__IOM
 
ušt32_t
 
MASK1
;

1117 
__IOM
 
ušt32_t
 
FUNCTION1
;

1118 
ušt32_t
 
RESERVED1
[1U];

1119 
__IOM
 
ušt32_t
 
COMP2
;

1120 
__IOM
 
ušt32_t
 
MASK2
;

1121 
__IOM
 
ušt32_t
 
FUNCTION2
;

1122 
ušt32_t
 
RESERVED2
[1U];

1123 
__IOM
 
ušt32_t
 
COMP3
;

1124 
__IOM
 
ušt32_t
 
MASK3
;

1125 
__IOM
 
ušt32_t
 
FUNCTION3
;

1126 
ušt32_t
 
RESERVED3
[981U];

1127 
__OM
 
ušt32_t
 
LAR
;

1128 
__IM
 
ušt32_t
 
LSR
;

1129 } 
	tDWT_Ty³
;

1132 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

1133 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

1135 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

1136 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

1138 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

1139 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

1141 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

1142 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

1144 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

1145 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

1147 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

1148 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

1150 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

1151 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

1153 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

1154 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

1156 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

1157 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

1159 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

1160 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

1162 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

1163 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

1165 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

1166 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

1168 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

1169 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

1171 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

1172 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

1174 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

1175 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

1177 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

1178 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

1180 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

1181 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

1183 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

1184 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1187 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

1188 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1191 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1192 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1195 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1196 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1199 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1200 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1203 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1204 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1207 
	#DWT_MASK_MASK_Pos
 0U

	)

1208 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1211 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1212 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1214 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1215 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1217 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1218 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1220 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1221 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1223 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1224 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1226 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1227 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1229 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1230 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1232 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1233 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1235 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1236 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1253 
__IOM
 
ušt32_t
 
SSPSR
;

1254 
__IOM
 
ušt32_t
 
CSPSR
;

1255 
ušt32_t
 
RESERVED0
[2U];

1256 
__IOM
 
ušt32_t
 
ACPR
;

1257 
ušt32_t
 
RESERVED1
[55U];

1258 
__IOM
 
ušt32_t
 
SPPR
;

1259 
ušt32_t
 
RESERVED2
[131U];

1260 
__IM
 
ušt32_t
 
FFSR
;

1261 
__IOM
 
ušt32_t
 
FFCR
;

1262 
__IM
 
ušt32_t
 
FSCR
;

1263 
ušt32_t
 
RESERVED3
[759U];

1264 
__IM
 
ušt32_t
 
TRIGGER
;

1265 
__IM
 
ušt32_t
 
FIFO0
;

1266 
__IM
 
ušt32_t
 
ITATBCTR2
;

1267 
ušt32_t
 
RESERVED4
[1U];

1268 
__IM
 
ušt32_t
 
ITATBCTR0
;

1269 
__IM
 
ušt32_t
 
FIFO1
;

1270 
__IOM
 
ušt32_t
 
ITCTRL
;

1271 
ušt32_t
 
RESERVED5
[39U];

1272 
__IOM
 
ušt32_t
 
CLAIMSET
;

1273 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1274 
ušt32_t
 
RESERVED7
[8U];

1275 
__IM
 
ušt32_t
 
DEVID
;

1276 
__IM
 
ušt32_t
 
DEVTYPE
;

1277 } 
	tTPI_Ty³
;

1280 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1281 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1284 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1285 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1288 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1289 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1291 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1292 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1294 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1295 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1297 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1298 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1301 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1302 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1304 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1305 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1308 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1309 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1312 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1313 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1315 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1316 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1318 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1319 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1321 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1322 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1324 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1325 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1327 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1328 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1330 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1331 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1334 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1335 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1338 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1339 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1341 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1342 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1344 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1345 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1347 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1348 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1350 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1351 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1353 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1354 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1356 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1357 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1360 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1361 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1364 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1365 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1368 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1369 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1371 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1372 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1374 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1375 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1377 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1378 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1380 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1381 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1383 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1384 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1387 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1388 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1390 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1391 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1396 #ià(
__MPU_PRESENT
 == 1U)

1409 
__IM
 
ušt32_t
 
TYPE
;

1410 
__IOM
 
ušt32_t
 
CTRL
;

1411 
__IOM
 
ušt32_t
 
RNR
;

1412 
__IOM
 
ušt32_t
 
RBAR
;

1413 
__IOM
 
ušt32_t
 
RASR
;

1414 
__IOM
 
ušt32_t
 
RBAR_A1
;

1415 
__IOM
 
ušt32_t
 
RASR_A1
;

1416 
__IOM
 
ušt32_t
 
RBAR_A2
;

1417 
__IOM
 
ušt32_t
 
RASR_A2
;

1418 
__IOM
 
ušt32_t
 
RBAR_A3
;

1419 
__IOM
 
ušt32_t
 
RASR_A3
;

1420 } 
	tMPU_Ty³
;

1423 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1424 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1426 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1427 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1429 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1430 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1433 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1434 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1436 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1437 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1439 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1440 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1443 
	#MPU_RNR_REGION_Pos
 0U

	)

1444 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1447 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1448 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1450 
	#MPU_RBAR_VALID_Pos
 4U

	)

1451 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1453 
	#MPU_RBAR_REGION_Pos
 0U

	)

1454 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1457 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1458 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1460 
	#MPU_RASR_XN_Pos
 28U

	)

1461 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1463 
	#MPU_RASR_AP_Pos
 24U

	)

1464 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1466 
	#MPU_RASR_TEX_Pos
 19U

	)

1467 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1469 
	#MPU_RASR_S_Pos
 18U

	)

1470 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1472 
	#MPU_RASR_C_Pos
 17U

	)

1473 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1475 
	#MPU_RASR_B_Pos
 16U

	)

1476 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1478 
	#MPU_RASR_SRD_Pos
 8U

	)

1479 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1481 
	#MPU_RASR_SIZE_Pos
 1U

	)

1482 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1484 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1485 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1491 #ià(
__FPU_PRESENT
 == 1U)

1504 
ušt32_t
 
RESERVED0
[1U];

1505 
__IOM
 
ušt32_t
 
FPCCR
;

1506 
__IOM
 
ušt32_t
 
FPCAR
;

1507 
__IOM
 
ušt32_t
 
FPDSCR
;

1508 
__IM
 
ušt32_t
 
MVFR0
;

1509 
__IM
 
ušt32_t
 
MVFR1
;

1510 
__IM
 
ušt32_t
 
MVFR2
;

1511 } 
	tFPU_Ty³
;

1514 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1515 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1517 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1518 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1520 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1521 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1523 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1524 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1526 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1527 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1529 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1530 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1532 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1533 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1535 
	#FPU_FPCCR_USER_Pos
 1U

	)

1536 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1538 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1539 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1542 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1543 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1546 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1547 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1549 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1550 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1552 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1553 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1555 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1556 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1559 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1560 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1562 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1563 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1565 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1566 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1568 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1569 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1571 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1572 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1574 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1575 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1577 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1578 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1580 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1581 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1584 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1585 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1587 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1588 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1590 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1591 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1593 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1594 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1614 
__IOM
 
ušt32_t
 
DHCSR
;

1615 
__OM
 
ušt32_t
 
DCRSR
;

1616 
__IOM
 
ušt32_t
 
DCRDR
;

1617 
__IOM
 
ušt32_t
 
DEMCR
;

1618 } 
	tCÜeDebug_Ty³
;

1621 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1622 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1624 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1625 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1627 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1628 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1630 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1631 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1633 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1634 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1636 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1637 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1639 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1640 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1642 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1643 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1645 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1646 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1648 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1649 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1651 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1652 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1654 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1655 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1658 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1659 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1661 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1662 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1665 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1666 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1668 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1669 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1671 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1672 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1674 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1675 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1677 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1678 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1680 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1681 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1683 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1684 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1686 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1687 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1689 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1690 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1692 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1693 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1695 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1696 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1698 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1699 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1701 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1702 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1720 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1728 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1741 
	#SCS_BASE
 (0xE000E000ULè

	)

1742 
	#ITM_BASE
 (0xE0000000ULè

	)

1743 
	#DWT_BASE
 (0xE0001000ULè

	)

1744 
	#TPI_BASE
 (0xE0040000ULè

	)

1745 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1746 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1747 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1748 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1750 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1751 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1752 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1753 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1754 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1755 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1756 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1757 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1759 #ià(
__MPU_PRESENT
 == 1U)

1760 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1761 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1764 #ià(
__FPU_PRESENT
 == 1U)

1765 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1766 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1806 
ušt32_t
 
»g_v®ue
;

1807 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1809 
»g_v®ue
 = 
SCB
->
AIRCR
;

1810 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1811 
»g_v®ue
 = (reg_value |

1812 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1813 (
PriÜ™yGroupTmp
 << 8U) );

1814 
SCB
->
AIRCR
 = 
»g_v®ue
;

1823 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1825  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1834 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1836 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1845 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1847 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1858 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1860 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1869 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1871 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1880 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1882 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1893 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1895 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1906 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1908 ià((
št32_t
)(
IRQn
) < 0)

1910 
SCB
->
SHPR
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1914 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1928 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1931 ià((
št32_t
)(
IRQn
) < 0)

1933 (((
ušt32_t
)
SCB
->
SHPR
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1937 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1953 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1955 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1956 
ušt32_t
 
P»em±PriÜ™yB™s
;

1957 
ušt32_t
 
SubPriÜ™yB™s
;

1959 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1960 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1963 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1964 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1980 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1982 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1983 
ušt32_t
 
P»em±PriÜ™yB™s
;

1984 
ušt32_t
 
SubPriÜ™yB™s
;

1986 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1987 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1989 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1990 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1998 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

2000 
__DSB
();

2002 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2003 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

2004 
SCB_AIRCR_SYSRESETREQ_Msk
 );

2005 
__DSB
();

2009 
__NOP
();

2032 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

2034 
ušt32_t
 
mvä0
;

2036 
mvä0
 = 
SCB
->
MVFR0
;

2037 ià((
mvä0
 & 0x00000FF0UL) == 0x220UL)

2041 ià((
mvä0
 & 0x00000FF0UL) == 0x020UL)

2065 
	#CCSIDR_WAYS
(
x
è(((xè& 
SCB_CCSIDR_ASSOCIATIVITY_Msk
è>> 
SCB_CCSIDR_ASSOCIATIVITY_Pos
)

	)

2066 
	#CCSIDR_SETS
(
x
è(((xè& 
SCB_CCSIDR_NUMSETS_Msk
 ) >> 
SCB_CCSIDR_NUMSETS_Pos
 )

	)

2073 
__STATIC_INLINE
 
SCB_EÇbËICache
 ()

2075 #ià(
__ICACHE_PRESENT
 == 1U)

2076 
__DSB
();

2077 
__ISB
();

2078 
SCB
->
ICIALLU
 = 0UL;

2079 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_IC_Msk
;

2080 
__DSB
();

2081 
__ISB
();

2090 
__STATIC_INLINE
 
SCB_Di§bËICache
 ()

2092 #ià(
__ICACHE_PRESENT
 == 1U)

2093 
__DSB
();

2094 
__ISB
();

2095 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_IC_Msk
;

2096 
SCB
->
ICIALLU
 = 0UL;

2097 
__DSB
();

2098 
__ISB
();

2107 
__STATIC_INLINE
 
SCB_Inv®id©eICache
 ()

2109 #ià(
__ICACHE_PRESENT
 == 1U)

2110 
__DSB
();

2111 
__ISB
();

2112 
SCB
->
ICIALLU
 = 0UL;

2113 
__DSB
();

2114 
__ISB
();

2123 
__STATIC_INLINE
 
SCB_EÇbËDCache
 ()

2125 #ià(
__DCACHE_PRESENT
 == 1U)

2126 
ušt32_t
 
ccsidr
;

2127 
ušt32_t
 
£ts
;

2128 
ušt32_t
 
ways
;

2130 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2131 
__DSB
();

2133 
ccsidr
 = 
SCB
->
CCSIDR
;

2136 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2138 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2140 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2141 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2142 #ià
defšed
 ( 
__CC_ARM
 )

2143 
__scheduË_b¬r›r
();

2145 } 
ways
--);

2146 } 
£ts
--);

2147 
__DSB
();

2149 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_DC_Msk
;

2151 
__DSB
();

2152 
__ISB
();

2161 
__STATIC_INLINE
 
SCB_Di§bËDCache
 ()

2163 #ià(
__DCACHE_PRESENT
 == 1U)

2164 
ušt32_t
 
ccsidr
;

2165 
ušt32_t
 
£ts
;

2166 
ušt32_t
 
ways
;

2168 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2169 
__DSB
();

2171 
ccsidr
 = 
SCB
->
CCSIDR
;

2173 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_DC_Msk
;

2176 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2178 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2180 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2181 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2182 #ià
defšed
 ( 
__CC_ARM
 )

2183 
__scheduË_b¬r›r
();

2185 } 
ways
--);

2186 } 
£ts
--);

2188 
__DSB
();

2189 
__ISB
();

2198 
__STATIC_INLINE
 
SCB_Inv®id©eDCache
 ()

2200 #ià(
__DCACHE_PRESENT
 == 1U)

2201 
ušt32_t
 
ccsidr
;

2202 
ušt32_t
 
£ts
;

2203 
ušt32_t
 
ways
;

2205 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2206 
__DSB
();

2208 
ccsidr
 = 
SCB
->
CCSIDR
;

2211 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2213 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2215 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2216 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2217 #ià
defšed
 ( 
__CC_ARM
 )

2218 
__scheduË_b¬r›r
();

2220 } 
ways
--);

2221 } 
£ts
--);

2223 
__DSB
();

2224 
__ISB
();

2233 
__STATIC_INLINE
 
SCB_CËªDCache
 ()

2235 #ià(
__DCACHE_PRESENT
 == 1U)

2236 
ušt32_t
 
ccsidr
;

2237 
ušt32_t
 
£ts
;

2238 
ušt32_t
 
ways
;

2240 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2241 
__DSB
();

2243 
ccsidr
 = 
SCB
->
CCSIDR
;

2246 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2248 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2250 
SCB
->
DCCSW
 = (((
£ts
 << 
SCB_DCCSW_SET_Pos
è& 
SCB_DCCSW_SET_Msk
) |

2251 ((
ways
 << 
SCB_DCCSW_WAY_Pos
è& 
SCB_DCCSW_WAY_Msk
) );

2252 #ià
defšed
 ( 
__CC_ARM
 )

2253 
__scheduË_b¬r›r
();

2255 } 
ways
--);

2256 } 
£ts
--);

2258 
__DSB
();

2259 
__ISB
();

2268 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache
 ()

2270 #ià(
__DCACHE_PRESENT
 == 1U)

2271 
ušt32_t
 
ccsidr
;

2272 
ušt32_t
 
£ts
;

2273 
ušt32_t
 
ways
;

2275 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2276 
__DSB
();

2278 
ccsidr
 = 
SCB
->
CCSIDR
;

2281 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2283 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2285 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2286 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2287 #ià
defšed
 ( 
__CC_ARM
 )

2288 
__scheduË_b¬r›r
();

2290 } 
ways
--);

2291 } 
£ts
--);

2293 
__DSB
();

2294 
__ISB
();

2305 
__STATIC_INLINE
 
SCB_Inv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2307 #ià(
__DCACHE_PRESENT
 == 1U)

2308 
št32_t
 
Ý_size
 = 
dsize
;

2309 
ušt32_t
 
Ý_addr
 = (ušt32_t)
addr
;

2310 
št32_t
 
lšesize
 = 32U;

2312 
__DSB
();

2314 
Ý_size
 > 0) {

2315 
SCB
->
DCIMVAC
 = 
Ý_addr
;

2316 
Ý_addr
 +ð
lšesize
;

2317 
Ý_size
 -ð
lšesize
;

2320 
__DSB
();

2321 
__ISB
();

2332 
__STATIC_INLINE
 
SCB_CËªDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2334 #ià(
__DCACHE_PRESENT
 == 1)

2335 
št32_t
 
Ý_size
 = 
dsize
;

2336 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2337 
št32_t
 
lšesize
 = 32U;

2339 
__DSB
();

2341 
Ý_size
 > 0) {

2342 
SCB
->
DCCMVAC
 = 
Ý_addr
;

2343 
Ý_addr
 +ð
lšesize
;

2344 
Ý_size
 -ð
lšesize
;

2347 
__DSB
();

2348 
__ISB
();

2359 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2361 #ià(
__DCACHE_PRESENT
 == 1U)

2362 
št32_t
 
Ý_size
 = 
dsize
;

2363 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2364 
št32_t
 
lšesize
 = 32U;

2366 
__DSB
();

2368 
Ý_size
 > 0) {

2369 
SCB
->
DCCIMVAC
 = 
Ý_addr
;

2370 
Ý_addr
 +ð
lšesize
;

2371 
Ý_size
 -ð
lšesize
;

2374 
__DSB
();

2375 
__ISB
();

2392 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

2405 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2407 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2412 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2413 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2414 
SysTick
->
VAL
 = 0UL;

2415 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2416 
SysTick_CTRL_TICKINT_Msk
 |

2417 
SysTick_CTRL_ENABLE_Msk
;

2435 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2436 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

2447 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2449 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2450 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2452 
ITM
->
PORT
[0U].
u32
 == 0UL)

2454 
__NOP
();

2456 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2458  (
	gch
);

2468 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2470 
št32_t
 
	gch
 = -1;

2472 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2474 
ch
 = 
ITM_RxBufãr
;

2475 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2478  (
	gch
);

2488 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2491 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2506 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cmFunc.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMFUNC_H


42 
	#__CORE_CMFUNC_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cmInstr.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMINSTR_H


42 
	#__CORE_CMINSTR_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cmSimd.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMSIMD_H


42 
	#__CORE_CMSIMD_H


	)

44 #ifdeà
__ýlu¥lus


56 #ià 
defšed
 ( 
__CC_ARM
 )

57 
	~"cmsis_¬mcc.h
"

60 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

61 
	~"cmsis_¬mcc_V6.h
"

64 #–ià
defšed
 ( 
__GNUC__
 )

65 
	~"cmsis_gcc.h
"

68 #–ià
defšed
 ( 
__ICCARM__
 )

69 
	~<cmsis_Ÿr.h
>

72 #–ià
defšed
 ( 
__TMS470__
 )

73 
	~<cmsis_ccs.h
>

76 #–ià
defšed
 ( 
__TASKING__
 )

84 #–ià
defšed
 ( 
__CSMC__
 )

85 
	~<cmsis_csm.h
>

92 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_sc000.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC000_H_GENERIC


42 
	#__CORE_SC000_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC000_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC000_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__SC000_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_SC
 (000Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC000_H_DEPENDANT


175 
	#__CORE_SC000_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC000_REV


184 
	#__SC000_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 2U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

257 
ušt32_t
 
_»£rved0
:28;

258 
ušt32_t
 
V
:1;

259 
ušt32_t
 
C
:1;

260 
ušt32_t
 
Z
:1;

261 
ušt32_t
 
N
:1;

262 } 
b
;

263 
ušt32_t
 
w
;

264 } 
	tAPSR_Ty³
;

267 
	#APSR_N_Pos
 31U

	)

268 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

270 
	#APSR_Z_Pos
 30U

	)

271 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

273 
	#APSR_C_Pos
 29U

	)

274 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

276 
	#APSR_V_Pos
 28U

	)

277 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

287 
ušt32_t
 
ISR
:9;

288 
ušt32_t
 
_»£rved0
:23;

289 } 
b
;

290 
ušt32_t
 
w
;

291 } 
	tIPSR_Ty³
;

294 
	#IPSR_ISR_Pos
 0U

	)

295 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

305 
ušt32_t
 
ISR
:9;

306 
ušt32_t
 
_»£rved0
:15;

307 
ušt32_t
 
T
:1;

308 
ušt32_t
 
_»£rved1
:3;

309 
ušt32_t
 
V
:1;

310 
ušt32_t
 
C
:1;

311 
ušt32_t
 
Z
:1;

312 
ušt32_t
 
N
:1;

313 } 
b
;

314 
ušt32_t
 
w
;

315 } 
	txPSR_Ty³
;

318 
	#xPSR_N_Pos
 31U

	)

319 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

321 
	#xPSR_Z_Pos
 30U

	)

322 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

324 
	#xPSR_C_Pos
 29U

	)

325 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

327 
	#xPSR_V_Pos
 28U

	)

328 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

330 
	#xPSR_T_Pos
 24U

	)

331 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

333 
	#xPSR_ISR_Pos
 0U

	)

334 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

344 
ušt32_t
 
_»£rved0
:1;

345 
ušt32_t
 
SPSEL
:1;

346 
ušt32_t
 
_»£rved1
:30;

347 } 
b
;

348 
ušt32_t
 
w
;

349 } 
	tCONTROL_Ty³
;

352 
	#CONTROL_SPSEL_Pos
 1U

	)

353 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

370 
__IOM
 
ušt32_t
 
ISER
[1U];

371 
ušt32_t
 
RESERVED0
[31U];

372 
__IOM
 
ušt32_t
 
ICER
[1U];

373 
ušt32_t
 
RSERVED1
[31U];

374 
__IOM
 
ušt32_t
 
ISPR
[1U];

375 
ušt32_t
 
RESERVED2
[31U];

376 
__IOM
 
ušt32_t
 
ICPR
[1U];

377 
ušt32_t
 
RESERVED3
[31U];

378 
ušt32_t
 
RESERVED4
[64U];

379 
__IOM
 
ušt32_t
 
IP
[8U];

380 } 
	tNVIC_Ty³
;

397 
__IM
 
ušt32_t
 
CPUID
;

398 
__IOM
 
ušt32_t
 
ICSR
;

399 
__IOM
 
ušt32_t
 
VTOR
;

400 
__IOM
 
ušt32_t
 
AIRCR
;

401 
__IOM
 
ušt32_t
 
SCR
;

402 
__IOM
 
ušt32_t
 
CCR
;

403 
ušt32_t
 
RESERVED0
[1U];

404 
__IOM
 
ušt32_t
 
SHP
[2U];

405 
__IOM
 
ušt32_t
 
SHCSR
;

406 
ušt32_t
 
RESERVED1
[154U];

407 
__IOM
 
ušt32_t
 
SFCR
;

408 } 
	tSCB_Ty³
;

411 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

412 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

414 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

415 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

417 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

418 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

420 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

421 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

423 
	#SCB_CPUID_REVISION_Pos
 0U

	)

424 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

427 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

428 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

430 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

431 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

433 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

434 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

436 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

437 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

439 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

440 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

442 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

443 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

445 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

446 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

448 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

449 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

451 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

452 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

455 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

456 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

459 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

460 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

462 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

463 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

465 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

466 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

468 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

469 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

471 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

472 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

475 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

476 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

478 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

479 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

481 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

482 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

485 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

486 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

488 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

489 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

492 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

493 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

510 
ušt32_t
 
RESERVED0
[2U];

511 
__IOM
 
ušt32_t
 
ACTLR
;

512 } 
	tSCnSCB_Ty³
;

515 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

516 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

533 
__IOM
 
ušt32_t
 
CTRL
;

534 
__IOM
 
ušt32_t
 
LOAD
;

535 
__IOM
 
ušt32_t
 
VAL
;

536 
__IM
 
ušt32_t
 
CALIB
;

537 } 
	tSysTick_Ty³
;

540 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

541 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

543 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

544 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

546 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

547 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

549 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

550 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

553 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

554 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

557 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

558 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

561 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

562 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

564 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

565 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

567 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

568 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

572 #ià(
__MPU_PRESENT
 == 1U)

585 
__IM
 
ušt32_t
 
TYPE
;

586 
__IOM
 
ušt32_t
 
CTRL
;

587 
__IOM
 
ušt32_t
 
RNR
;

588 
__IOM
 
ušt32_t
 
RBAR
;

589 
__IOM
 
ušt32_t
 
RASR
;

590 } 
	tMPU_Ty³
;

593 
	#MPU_TYPE_IREGION_Pos
 16U

	)

594 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

596 
	#MPU_TYPE_DREGION_Pos
 8U

	)

597 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

599 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

600 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

603 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

604 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

606 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

607 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

609 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

610 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

613 
	#MPU_RNR_REGION_Pos
 0U

	)

614 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

617 
	#MPU_RBAR_ADDR_Pos
 8U

	)

618 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

620 
	#MPU_RBAR_VALID_Pos
 4U

	)

621 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

623 
	#MPU_RBAR_REGION_Pos
 0U

	)

624 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

627 
	#MPU_RASR_ATTRS_Pos
 16U

	)

628 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

630 
	#MPU_RASR_XN_Pos
 28U

	)

631 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

633 
	#MPU_RASR_AP_Pos
 24U

	)

634 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

636 
	#MPU_RASR_TEX_Pos
 19U

	)

637 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

639 
	#MPU_RASR_S_Pos
 18U

	)

640 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

642 
	#MPU_RASR_C_Pos
 17U

	)

643 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

645 
	#MPU_RASR_B_Pos
 16U

	)

646 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

648 
	#MPU_RASR_SRD_Pos
 8U

	)

649 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

651 
	#MPU_RASR_SIZE_Pos
 1U

	)

652 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

654 
	#MPU_RASR_ENABLE_Pos
 0U

	)

655 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

684 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

692 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

705 
	#SCS_BASE
 (0xE000E000ULè

	)

706 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

707 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

708 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

710 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

711 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

712 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

713 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

715 #ià(
__MPU_PRESENT
 == 1U)

716 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

717 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

747 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

748 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

749 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

757 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

759 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

768 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

770 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

781 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

783 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

792 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

794 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

803 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

805 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

816 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

818 ià((
št32_t
)(
IRQn
) < 0)

820 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

821 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

825 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

826 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

840 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

843 ià((
št32_t
)(
IRQn
) < 0)

845 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

849 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

858 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

860 
__DSB
();

862 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

863 
SCB_AIRCR_SYSRESETREQ_Msk
);

864 
__DSB
();

868 
__NOP
();

884 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

897 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

899 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

904 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

905 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

906 
SysTick
->
VAL
 = 0UL;

907 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

908 
SysTick_CTRL_TICKINT_Msk
 |

909 
SysTick_CTRL_ENABLE_Msk
;

920 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_sc300.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC300_H_GENERIC


42 
	#__CORE_SC300_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC300_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC300_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__SC300_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_SC
 (300Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC300_H_DEPENDANT


175 
	#__CORE_SC300_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC300_REV


184 
	#__SC300_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 
ušt32_t
 
RESERVED1
[129U];

441 
__IOM
 
ušt32_t
 
SFCR
;

442 } 
	tSCB_Ty³
;

445 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

446 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

448 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

449 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

451 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

452 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

454 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

455 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

457 
	#SCB_CPUID_REVISION_Pos
 0U

	)

458 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

461 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

462 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

464 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

465 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

467 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

468 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

470 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

471 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

473 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

474 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

476 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

477 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

479 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

480 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

482 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

483 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

485 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

486 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

488 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

489 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

492 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

493 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

495 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

496 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

499 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

500 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

505 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

506 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

508 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

509 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

511 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

512 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

514 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

515 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

517 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

518 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

521 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

522 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

524 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

525 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

527 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

528 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

531 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

532 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

534 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

535 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

537 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

538 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

540 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

541 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

543 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

544 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

546 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

547 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

550 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

551 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

553 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

554 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

557 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

560 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

562 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

563 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

565 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

566 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

569 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

572 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

574 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

575 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

577 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

578 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

580 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

581 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

583 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

584 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

586 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

587 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

590 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

593 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

594 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

596 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

597 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

600 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

603 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

604 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

606 
	#SCB_HFSR_FORCED_Pos
 30U

	)

607 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

609 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

610 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

613 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

614 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

616 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

617 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

619 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

620 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

622 
	#SCB_DFSR_BKPT_Pos
 1U

	)

623 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

625 
	#SCB_DFSR_HALTED_Pos
 0U

	)

626 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

643 
ušt32_t
 
RESERVED0
[1U];

644 
__IM
 
ušt32_t
 
ICTR
;

645 
ušt32_t
 
RESERVED1
[1U];

646 } 
	tSCnSCB_Ty³
;

649 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

650 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

667 
__IOM
 
ušt32_t
 
CTRL
;

668 
__IOM
 
ušt32_t
 
LOAD
;

669 
__IOM
 
ušt32_t
 
VAL
;

670 
__IM
 
ušt32_t
 
CALIB
;

671 } 
	tSysTick_Ty³
;

674 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

675 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

677 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

678 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

680 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

681 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

683 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

684 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

687 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

688 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

691 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

692 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

695 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

696 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

698 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

699 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

701 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

702 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

719 
__OM
 union

721 
__OM
 
ušt8_t
 
u8
;

722 
__OM
 
ušt16_t
 
u16
;

723 
__OM
 
ušt32_t
 
u32
;

724 } 
PORT
 [32U];

725 
ušt32_t
 
RESERVED0
[864U];

726 
__IOM
 
ušt32_t
 
TER
;

727 
ušt32_t
 
RESERVED1
[15U];

728 
__IOM
 
ušt32_t
 
TPR
;

729 
ušt32_t
 
RESERVED2
[15U];

730 
__IOM
 
ušt32_t
 
TCR
;

731 
ušt32_t
 
RESERVED3
[29U];

732 
__OM
 
ušt32_t
 
IWR
;

733 
__IM
 
ušt32_t
 
IRR
;

734 
__IOM
 
ušt32_t
 
IMCR
;

735 
ušt32_t
 
RESERVED4
[43U];

736 
__OM
 
ušt32_t
 
LAR
;

737 
__IM
 
ušt32_t
 
LSR
;

738 
ušt32_t
 
RESERVED5
[6U];

739 
__IM
 
ušt32_t
 
PID4
;

740 
__IM
 
ušt32_t
 
PID5
;

741 
__IM
 
ušt32_t
 
PID6
;

742 
__IM
 
ušt32_t
 
PID7
;

743 
__IM
 
ušt32_t
 
PID0
;

744 
__IM
 
ušt32_t
 
PID1
;

745 
__IM
 
ušt32_t
 
PID2
;

746 
__IM
 
ušt32_t
 
PID3
;

747 
__IM
 
ušt32_t
 
CID0
;

748 
__IM
 
ušt32_t
 
CID1
;

749 
__IM
 
ušt32_t
 
CID2
;

750 
__IM
 
ušt32_t
 
CID3
;

751 } 
	tITM_Ty³
;

754 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

755 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

758 
	#ITM_TCR_BUSY_Pos
 23U

	)

759 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

761 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

762 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

764 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

765 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

767 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

768 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

770 
	#ITM_TCR_SWOENA_Pos
 4U

	)

771 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

773 
	#ITM_TCR_DWTENA_Pos
 3U

	)

774 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

776 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

777 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

779 
	#ITM_TCR_TSENA_Pos
 1U

	)

780 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

782 
	#ITM_TCR_ITMENA_Pos
 0U

	)

783 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

786 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

787 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

790 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

791 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

794 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

795 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

798 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

799 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

801 
	#ITM_LSR_Acûss_Pos
 1U

	)

802 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

804 
	#ITM_LSR_P»£Á_Pos
 0U

	)

805 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

822 
__IOM
 
ušt32_t
 
CTRL
;

823 
__IOM
 
ušt32_t
 
CYCCNT
;

824 
__IOM
 
ušt32_t
 
CPICNT
;

825 
__IOM
 
ušt32_t
 
EXCCNT
;

826 
__IOM
 
ušt32_t
 
SLEEPCNT
;

827 
__IOM
 
ušt32_t
 
LSUCNT
;

828 
__IOM
 
ušt32_t
 
FOLDCNT
;

829 
__IM
 
ušt32_t
 
PCSR
;

830 
__IOM
 
ušt32_t
 
COMP0
;

831 
__IOM
 
ušt32_t
 
MASK0
;

832 
__IOM
 
ušt32_t
 
FUNCTION0
;

833 
ušt32_t
 
RESERVED0
[1U];

834 
__IOM
 
ušt32_t
 
COMP1
;

835 
__IOM
 
ušt32_t
 
MASK1
;

836 
__IOM
 
ušt32_t
 
FUNCTION1
;

837 
ušt32_t
 
RESERVED1
[1U];

838 
__IOM
 
ušt32_t
 
COMP2
;

839 
__IOM
 
ušt32_t
 
MASK2
;

840 
__IOM
 
ušt32_t
 
FUNCTION2
;

841 
ušt32_t
 
RESERVED2
[1U];

842 
__IOM
 
ušt32_t
 
COMP3
;

843 
__IOM
 
ušt32_t
 
MASK3
;

844 
__IOM
 
ušt32_t
 
FUNCTION3
;

845 } 
	tDWT_Ty³
;

848 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

849 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

851 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

852 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

854 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

855 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

857 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

858 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

860 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

861 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

863 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

864 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

866 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

867 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

869 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

870 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

872 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

873 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

875 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

876 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

878 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

879 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

881 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

882 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

884 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

885 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

887 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

888 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

890 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

891 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

893 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

894 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

896 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

897 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

899 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

900 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

903 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

904 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

907 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

908 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

911 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

912 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

915 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

916 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

919 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

920 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

923 
	#DWT_MASK_MASK_Pos
 0U

	)

924 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

927 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

928 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

930 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

931 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

933 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

934 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

936 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

937 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

939 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

940 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

942 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

943 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

945 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

946 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

948 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

949 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

951 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

952 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

969 
__IOM
 
ušt32_t
 
SSPSR
;

970 
__IOM
 
ušt32_t
 
CSPSR
;

971 
ušt32_t
 
RESERVED0
[2U];

972 
__IOM
 
ušt32_t
 
ACPR
;

973 
ušt32_t
 
RESERVED1
[55U];

974 
__IOM
 
ušt32_t
 
SPPR
;

975 
ušt32_t
 
RESERVED2
[131U];

976 
__IM
 
ušt32_t
 
FFSR
;

977 
__IOM
 
ušt32_t
 
FFCR
;

978 
__IM
 
ušt32_t
 
FSCR
;

979 
ušt32_t
 
RESERVED3
[759U];

980 
__IM
 
ušt32_t
 
TRIGGER
;

981 
__IM
 
ušt32_t
 
FIFO0
;

982 
__IM
 
ušt32_t
 
ITATBCTR2
;

983 
ušt32_t
 
RESERVED4
[1U];

984 
__IM
 
ušt32_t
 
ITATBCTR0
;

985 
__IM
 
ušt32_t
 
FIFO1
;

986 
__IOM
 
ušt32_t
 
ITCTRL
;

987 
ušt32_t
 
RESERVED5
[39U];

988 
__IOM
 
ušt32_t
 
CLAIMSET
;

989 
__IOM
 
ušt32_t
 
CLAIMCLR
;

990 
ušt32_t
 
RESERVED7
[8U];

991 
__IM
 
ušt32_t
 
DEVID
;

992 
__IM
 
ušt32_t
 
DEVTYPE
;

993 } 
	tTPI_Ty³
;

996 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

997 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1000 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1001 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1004 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1005 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1007 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1008 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1010 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1011 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1013 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1014 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1017 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1018 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1020 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1021 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1024 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1025 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1028 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1029 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1031 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1032 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1034 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1035 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1037 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1038 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1040 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1041 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1043 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1044 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1046 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1047 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1050 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1051 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1054 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1055 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1057 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1058 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1060 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1061 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1063 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1064 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1066 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1067 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1069 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1070 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1072 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1073 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1076 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1077 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1080 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1081 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1084 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1085 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1087 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1088 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1090 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1091 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1093 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1094 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1096 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1097 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1099 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1100 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1103 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1104 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1106 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1107 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1112 #ià(
__MPU_PRESENT
 == 1U)

1125 
__IM
 
ušt32_t
 
TYPE
;

1126 
__IOM
 
ušt32_t
 
CTRL
;

1127 
__IOM
 
ušt32_t
 
RNR
;

1128 
__IOM
 
ušt32_t
 
RBAR
;

1129 
__IOM
 
ušt32_t
 
RASR
;

1130 
__IOM
 
ušt32_t
 
RBAR_A1
;

1131 
__IOM
 
ušt32_t
 
RASR_A1
;

1132 
__IOM
 
ušt32_t
 
RBAR_A2
;

1133 
__IOM
 
ušt32_t
 
RASR_A2
;

1134 
__IOM
 
ušt32_t
 
RBAR_A3
;

1135 
__IOM
 
ušt32_t
 
RASR_A3
;

1136 } 
	tMPU_Ty³
;

1139 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1140 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1142 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1143 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1145 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1146 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1149 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1150 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1152 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1153 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1155 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1156 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1159 
	#MPU_RNR_REGION_Pos
 0U

	)

1160 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1163 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1164 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1166 
	#MPU_RBAR_VALID_Pos
 4U

	)

1167 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1169 
	#MPU_RBAR_REGION_Pos
 0U

	)

1170 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1173 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1174 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1176 
	#MPU_RASR_XN_Pos
 28U

	)

1177 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1179 
	#MPU_RASR_AP_Pos
 24U

	)

1180 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1182 
	#MPU_RASR_TEX_Pos
 19U

	)

1183 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1185 
	#MPU_RASR_S_Pos
 18U

	)

1186 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1188 
	#MPU_RASR_C_Pos
 17U

	)

1189 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1191 
	#MPU_RASR_B_Pos
 16U

	)

1192 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1194 
	#MPU_RASR_SRD_Pos
 8U

	)

1195 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1197 
	#MPU_RASR_SIZE_Pos
 1U

	)

1198 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1200 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1201 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1219 
__IOM
 
ušt32_t
 
DHCSR
;

1220 
__OM
 
ušt32_t
 
DCRSR
;

1221 
__IOM
 
ušt32_t
 
DCRDR
;

1222 
__IOM
 
ušt32_t
 
DEMCR
;

1223 } 
	tCÜeDebug_Ty³
;

1226 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1227 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1229 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1230 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1232 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1233 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1235 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1236 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1238 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1239 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1241 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1242 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1244 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1248 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1251 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1254 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1257 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1260 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1263 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1264 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1266 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1267 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1270 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1271 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1273 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1274 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1276 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1277 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1279 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1280 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1282 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1283 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1285 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1286 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1288 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1289 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1292 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1295 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1298 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1301 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1304 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1307 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1325 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1333 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1346 
	#SCS_BASE
 (0xE000E000ULè

	)

1347 
	#ITM_BASE
 (0xE0000000ULè

	)

1348 
	#DWT_BASE
 (0xE0001000ULè

	)

1349 
	#TPI_BASE
 (0xE0040000ULè

	)

1350 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1351 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1352 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1353 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1355 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1356 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1357 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1358 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1359 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1360 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1361 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1362 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1364 #ià(
__MPU_PRESENT
 == 1U)

1365 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1366 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1404 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1406 
ušt32_t
 
»g_v®ue
;

1407 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1409 
»g_v®ue
 = 
SCB
->
AIRCR
;

1410 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1411 
»g_v®ue
 = (reg_value |

1412 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1413 (
PriÜ™yGroupTmp
 << 8U) );

1414 
SCB
->
AIRCR
 = 
»g_v®ue
;

1423 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1425  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1434 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1436 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1445 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1447 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1458 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1460 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1469 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1471 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1480 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1482 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1493 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1495 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1506 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1508 ià((
št32_t
)(
IRQn
) < 0)

1510 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1514 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1528 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1531 ià((
št32_t
)(
IRQn
) < 0)

1533 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1537 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1553 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1555 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1556 
ušt32_t
 
P»em±PriÜ™yB™s
;

1557 
ušt32_t
 
SubPriÜ™yB™s
;

1559 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1560 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1563 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1564 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1580 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1582 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1583 
ušt32_t
 
P»em±PriÜ™yB™s
;

1584 
ušt32_t
 
SubPriÜ™yB™s
;

1586 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1587 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1589 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1590 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1598 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1600 
__DSB
();

1602 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1603 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1604 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1605 
__DSB
();

1609 
__NOP
();

1625 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1638 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1640 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1645 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1646 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1647 
SysTick
->
VAL
 = 0UL;

1648 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1649 
SysTick_CTRL_TICKINT_Msk
 |

1650 
SysTick_CTRL_ENABLE_Msk
;

1668 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1669 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1680 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1682 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1683 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1685 
ITM
->
PORT
[0U].
u32
 == 0UL)

1687 
__NOP
();

1689 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1691  (
	gch
);

1701 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1703 
št32_t
 
	gch
 = -1;

1705 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1707 
ch
 = 
ITM_RxBufãr
;

1708 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1711  (
	gch
);

1721 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1724 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1739 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h

40 #iâdeà
__STM32_HAL_LEGACY


41 
	#__STM32_HAL_LEGACY


	)

43 #ifdeà
__ýlu¥lus


54 
	#AES_FLAG_RDERR
 
CRYP_FLAG_RDERR


	)

55 
	#AES_FLAG_WRERR
 
CRYP_FLAG_WRERR


	)

56 
	#AES_CLEARFLAG_CCF
 
CRYP_CLEARFLAG_CCF


	)

57 
	#AES_CLEARFLAG_RDERR
 
CRYP_CLEARFLAG_RDERR


	)

58 
	#AES_CLEARFLAG_WRERR
 
CRYP_CLEARFLAG_WRERR


	)

67 
	#ADC_RESOLUTION12b
 
ADC_RESOLUTION_12B


	)

68 
	#ADC_RESOLUTION10b
 
ADC_RESOLUTION_10B


	)

69 
	#ADC_RESOLUTION8b
 
ADC_RESOLUTION_8B


	)

70 
	#ADC_RESOLUTION6b
 
ADC_RESOLUTION_6B


	)

71 
	#OVR_DATA_OVERWRITTEN
 
ADC_OVR_DATA_OVERWRITTEN


	)

72 
	#OVR_DATA_PRESERVED
 
ADC_OVR_DATA_PRESERVED


	)

73 
	#EOC_SINGLE_CONV
 
ADC_EOC_SINGLE_CONV


	)

74 
	#EOC_SEQ_CONV
 
ADC_EOC_SEQ_CONV


	)

75 
	#EOC_SINGLE_SEQ_CONV
 
ADC_EOC_SINGLE_SEQ_CONV


	)

76 
	#REGULAR_GROUP
 
ADC_REGULAR_GROUP


	)

77 
	#INJECTED_GROUP
 
ADC_INJECTED_GROUP


	)

78 
	#REGULAR_INJECTED_GROUP
 
ADC_REGULAR_INJECTED_GROUP


	)

79 
	#AWD_EVENT
 
ADC_AWD_EVENT


	)

80 
	#AWD1_EVENT
 
ADC_AWD1_EVENT


	)

81 
	#AWD2_EVENT
 
ADC_AWD2_EVENT


	)

82 
	#AWD3_EVENT
 
ADC_AWD3_EVENT


	)

83 
	#OVR_EVENT
 
ADC_OVR_EVENT


	)

84 
	#JQOVF_EVENT
 
ADC_JQOVF_EVENT


	)

85 
	#ALL_CHANNELS
 
ADC_ALL_CHANNELS


	)

86 
	#REGULAR_CHANNELS
 
ADC_REGULAR_CHANNELS


	)

87 
	#INJECTED_CHANNELS
 
ADC_INJECTED_CHANNELS


	)

88 
	#SYSCFG_FLAG_SENSOR_ADC
 
ADC_FLAG_SENSOR


	)

89 
	#SYSCFG_FLAG_VREF_ADC
 
ADC_FLAG_VREFINT


	)

90 
	#ADC_CLOCKPRESCALER_PCLK_DIV1
 
ADC_CLOCK_SYNC_PCLK_DIV1


	)

91 
	#ADC_CLOCKPRESCALER_PCLK_DIV2
 
ADC_CLOCK_SYNC_PCLK_DIV2


	)

92 
	#ADC_CLOCKPRESCALER_PCLK_DIV4
 
ADC_CLOCK_SYNC_PCLK_DIV4


	)

93 
	#ADC_CLOCKPRESCALER_PCLK_DIV6
 
ADC_CLOCK_SYNC_PCLK_DIV6


	)

94 
	#ADC_CLOCKPRESCALER_PCLK_DIV8
 
ADC_CLOCK_SYNC_PCLK_DIV8


	)

95 
	#ADC_EXTERNALTRIG0_T6_TRGO
 
ADC_EXTERNALTRIGCONV_T6_TRGO


	)

96 
	#ADC_EXTERNALTRIG1_T21_CC2
 
ADC_EXTERNALTRIGCONV_T21_CC2


	)

97 
	#ADC_EXTERNALTRIG2_T2_TRGO
 
ADC_EXTERNALTRIGCONV_T2_TRGO


	)

98 
	#ADC_EXTERNALTRIG3_T2_CC4
 
ADC_EXTERNALTRIGCONV_T2_CC4


	)

99 
	#ADC_EXTERNALTRIG4_T22_TRGO
 
ADC_EXTERNALTRIGCONV_T22_TRGO


	)

100 
	#ADC_EXTERNALTRIG7_EXT_IT11
 
ADC_EXTERNALTRIGCONV_EXT_IT11


	)

101 
	#ADC_CLOCK_ASYNC
 
ADC_CLOCK_ASYNC_DIV1


	)

102 
	#ADC_EXTERNALTRIG_EDGE_NONE
 
ADC_EXTERNALTRIGCONVEDGE_NONE


	)

103 
	#ADC_EXTERNALTRIG_EDGE_RISING
 
ADC_EXTERNALTRIGCONVEDGE_RISING


	)

104 
	#ADC_EXTERNALTRIG_EDGE_FALLING
 
ADC_EXTERNALTRIGCONVEDGE_FALLING


	)

105 
	#ADC_EXTERNALTRIG_EDGE_RISINGFALLING
 
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING


	)

106 
	#ADC_SAMPLETIME_2CYCLE_5
 
ADC_SAMPLETIME_2CYCLES_5


	)

108 
	#HAL_ADC_STATE_BUSY_REG
 
HAL_ADC_STATE_REG_BUSY


	)

109 
	#HAL_ADC_STATE_BUSY_INJ
 
HAL_ADC_STATE_INJ_BUSY


	)

110 
	#HAL_ADC_STATE_EOC_REG
 
HAL_ADC_STATE_REG_EOC


	)

111 
	#HAL_ADC_STATE_EOC_INJ
 
HAL_ADC_STATE_INJ_EOC


	)

112 
	#HAL_ADC_STATE_ERROR
 
HAL_ADC_STATE_ERROR_INTERNAL


	)

113 
	#HAL_ADC_STATE_BUSY
 
HAL_ADC_STATE_BUSY_INTERNAL


	)

114 
	#HAL_ADC_STATE_AWD
 
HAL_ADC_STATE_AWD1


	)

123 
	#__HAL_CEC_GET_IT
 
__HAL_CEC_GET_FLAG


	)

132 
	#COMP_WINDOWMODE_DISABLED
 
COMP_WINDOWMODE_DISABLE


	)

133 
	#COMP_WINDOWMODE_ENABLED
 
COMP_WINDOWMODE_ENABLE


	)

134 
	#COMP_EXTI_LINE_COMP1_EVENT
 
COMP_EXTI_LINE_COMP1


	)

135 
	#COMP_EXTI_LINE_COMP2_EVENT
 
COMP_EXTI_LINE_COMP2


	)

136 
	#COMP_EXTI_LINE_COMP3_EVENT
 
COMP_EXTI_LINE_COMP3


	)

137 
	#COMP_EXTI_LINE_COMP4_EVENT
 
COMP_EXTI_LINE_COMP4


	)

138 
	#COMP_EXTI_LINE_COMP5_EVENT
 
COMP_EXTI_LINE_COMP5


	)

139 
	#COMP_EXTI_LINE_COMP6_EVENT
 
COMP_EXTI_LINE_COMP6


	)

140 
	#COMP_EXTI_LINE_COMP7_EVENT
 
COMP_EXTI_LINE_COMP7


	)

141 
	#COMP_LPTIMCONNECTION_ENABLED
 
COMP_LPTIMCONNECTION_IN1_ENABLED


	)

142 
	#COMP_OUTPUT_COMP6TIM2OCREFCLR
 
COMP_OUTPUT_COMP6_TIM2OCREFCLR


	)

143 #ià
defšed
(
STM32F373xC
è|| defšed(
STM32F378xx
)

144 
	#COMP_OUTPUT_TIM3IC1
 
COMP_OUTPUT_COMP1_TIM3IC1


	)

145 
	#COMP_OUTPUT_TIM3OCREFCLR
 
COMP_OUTPUT_COMP1_TIM3OCREFCLR


	)

148 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

149 
	#COMP_WINDOWMODE_ENABLE
 
COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON


	)

151 
	#COMP_NONINVERTINGINPUT_IO1
 
COMP_INPUT_PLUS_IO1


	)

152 
	#COMP_NONINVERTINGINPUT_IO2
 
COMP_INPUT_PLUS_IO2


	)

153 
	#COMP_NONINVERTINGINPUT_IO3
 
COMP_INPUT_PLUS_IO3


	)

154 
	#COMP_NONINVERTINGINPUT_IO4
 
COMP_INPUT_PLUS_IO4


	)

155 
	#COMP_NONINVERTINGINPUT_IO5
 
COMP_INPUT_PLUS_IO5


	)

156 
	#COMP_NONINVERTINGINPUT_IO6
 
COMP_INPUT_PLUS_IO6


	)

158 
	#COMP_INVERTINGINPUT_1_4VREFINT
 
COMP_INPUT_MINUS_1_4VREFINT


	)

159 
	#COMP_INVERTINGINPUT_1_2VREFINT
 
COMP_INPUT_MINUS_1_2VREFINT


	)

160 
	#COMP_INVERTINGINPUT_3_4VREFINT
 
COMP_INPUT_MINUS_3_4VREFINT


	)

161 
	#COMP_INVERTINGINPUT_VREFINT
 
COMP_INPUT_MINUS_VREFINT


	)

162 
	#COMP_INVERTINGINPUT_DAC1_CH1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

163 
	#COMP_INVERTINGINPUT_DAC1_CH2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

164 
	#COMP_INVERTINGINPUT_DAC1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

165 
	#COMP_INVERTINGINPUT_DAC2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

166 
	#COMP_INVERTINGINPUT_IO1
 
COMP_INPUT_MINUS_IO1


	)

167 #ià
defšed
(
STM32L0
)

171 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

172 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO2


	)

174 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_IO2


	)

175 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO3


	)

177 
	#COMP_INVERTINGINPUT_IO4
 
COMP_INPUT_MINUS_IO4


	)

178 
	#COMP_INVERTINGINPUT_IO5
 
COMP_INPUT_MINUS_IO5


	)

180 
	#COMP_OUTPUTLEVEL_LOW
 
COMP_OUTPUT_LEVEL_LOW


	)

181 
	#COMP_OUTPUTLEVEL_HIGH
 
COMP_OUTPUT_LEVEL_HIGH


	)

185 #ià
defšed
(
COMP_CSR_LOCK
)

186 
	#COMP_FLAG_LOCK
 
COMP_CSR_LOCK


	)

187 #–ià
defšed
(
COMP_CSR_COMP1LOCK
)

188 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMP1LOCK


	)

189 #–ià
defšed
(
COMP_CSR_COMPxLOCK
)

190 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMPxLOCK


	)

193 #ià
defšed
(
STM32L4
)

194 
	#COMP_BLANKINGSRCE_TIM1OC5
 
COMP_BLANKINGSRC_TIM1_OC5_COMP1


	)

195 
	#COMP_BLANKINGSRCE_TIM2OC3
 
COMP_BLANKINGSRC_TIM2_OC3_COMP1


	)

196 
	#COMP_BLANKINGSRCE_TIM3OC3
 
COMP_BLANKINGSRC_TIM3_OC3_COMP1


	)

197 
	#COMP_BLANKINGSRCE_TIM3OC4
 
COMP_BLANKINGSRC_TIM3_OC4_COMP2


	)

198 
	#COMP_BLANKINGSRCE_TIM8OC5
 
COMP_BLANKINGSRC_TIM8_OC5_COMP2


	)

199 
	#COMP_BLANKINGSRCE_TIM15OC1
 
COMP_BLANKINGSRC_TIM15_OC1_COMP2


	)

200 
	#COMP_BLANKINGSRCE_NONE
 
COMP_BLANKINGSRC_NONE


	)

203 #ià
defšed
(
STM32L0
)

204 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

205 
	#COMP_MODE_LOWSPEED
 
COMP_POWERMODE_ULTRALOWPOWER


	)

207 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_HIGHSPEED


	)

208 
	#COMP_MODE_MEDIUMSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

209 
	#COMP_MODE_LOWPOWER
 
COMP_POWERMODE_LOWPOWER


	)

210 
	#COMP_MODE_ULTRALOWPOWER
 
COMP_POWERMODE_ULTRALOWPOWER


	)

221 
	#__HAL_CORTEX_SYSTICKCLK_CONFIG
 
HAL_SYSTICK_CLKSourûCÚfig


	)

230 
	#CRC_OUTPUTDATA_INVERSION_DISABLED
 
CRC_OUTPUTDATA_INVERSION_DISABLE


	)

231 
	#CRC_OUTPUTDATA_INVERSION_ENABLED
 
CRC_OUTPUTDATA_INVERSION_ENABLE


	)

241 
	#DAC1_CHANNEL_1
 
DAC_CHANNEL_1


	)

242 
	#DAC1_CHANNEL_2
 
DAC_CHANNEL_2


	)

243 
	#DAC2_CHANNEL_1
 
DAC_CHANNEL_1


	)

244 
	#DAC_WAVE_NONE
 0x00000000U

	)

245 
	#DAC_WAVE_NOISE
 
DAC_CR_WAVE1_0


	)

246 
	#DAC_WAVE_TRIANGLE
 
DAC_CR_WAVE1_1


	)

247 
	#DAC_WAVEGENERATION_NONE
 
DAC_WAVE_NONE


	)

248 
	#DAC_WAVEGENERATION_NOISE
 
DAC_WAVE_NOISE


	)

249 
	#DAC_WAVEGENERATION_TRIANGLE
 
DAC_WAVE_TRIANGLE


	)

258 
	#HAL_REMAPDMA_ADC_DMA_CH2
 
DMA_REMAP_ADC_DMA_CH2


	)

259 
	#HAL_REMAPDMA_USART1_TX_DMA_CH4
 
DMA_REMAP_USART1_TX_DMA_CH4


	)

260 
	#HAL_REMAPDMA_USART1_RX_DMA_CH5
 
DMA_REMAP_USART1_RX_DMA_CH5


	)

261 
	#HAL_REMAPDMA_TIM16_DMA_CH4
 
DMA_REMAP_TIM16_DMA_CH4


	)

262 
	#HAL_REMAPDMA_TIM17_DMA_CH2
 
DMA_REMAP_TIM17_DMA_CH2


	)

263 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

264 
	#HAL_REMAPDMA_TIM16_DMA_CH6
 
DMA_REMAP_TIM16_DMA_CH6


	)

265 
	#HAL_REMAPDMA_TIM17_DMA_CH7
 
DMA_REMAP_TIM17_DMA_CH7


	)

266 
	#HAL_REMAPDMA_SPI2_DMA_CH67
 
DMA_REMAP_SPI2_DMA_CH67


	)

267 
	#HAL_REMAPDMA_USART2_DMA_CH67
 
DMA_REMAP_USART2_DMA_CH67


	)

268 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

269 
	#HAL_REMAPDMA_I2C1_DMA_CH76
 
DMA_REMAP_I2C1_DMA_CH76


	)

270 
	#HAL_REMAPDMA_TIM1_DMA_CH6
 
DMA_REMAP_TIM1_DMA_CH6


	)

271 
	#HAL_REMAPDMA_TIM2_DMA_CH7
 
DMA_REMAP_TIM2_DMA_CH7


	)

272 
	#HAL_REMAPDMA_TIM3_DMA_CH6
 
DMA_REMAP_TIM3_DMA_CH6


	)

274 
	#IS_HAL_REMAPDMA
 
IS_DMA_REMAP


	)

275 
	#__HAL_REMAPDMA_CHANNEL_ENABLE
 
__HAL_DMA_REMAP_CHANNEL_ENABLE


	)

276 
	#__HAL_REMAPDMA_CHANNEL_DISABLE
 
__HAL_DMA_REMAP_CHANNEL_DISABLE


	)

288 
	#TYPEPROGRAM_BYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

289 
	#TYPEPROGRAM_HALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

290 
	#TYPEPROGRAM_WORD
 
FLASH_TYPEPROGRAM_WORD


	)

291 
	#TYPEPROGRAM_DOUBLEWORD
 
FLASH_TYPEPROGRAM_DOUBLEWORD


	)

292 
	#TYPEERASE_SECTORS
 
FLASH_TYPEERASE_SECTORS


	)

293 
	#TYPEERASE_PAGES
 
FLASH_TYPEERASE_PAGES


	)

294 
	#TYPEERASE_PAGEERASE
 
FLASH_TYPEERASE_PAGES


	)

295 
	#TYPEERASE_MASSERASE
 
FLASH_TYPEERASE_MASSERASE


	)

296 
	#WRPSTATE_DISABLE
 
OB_WRPSTATE_DISABLE


	)

297 
	#WRPSTATE_ENABLE
 
OB_WRPSTATE_ENABLE


	)

298 
	#HAL_FLASH_TIMEOUT_VALUE
 
FLASH_TIMEOUT_VALUE


	)

299 
	#OBEX_PCROP
 
OPTIONBYTE_PCROP


	)

300 
	#OBEX_BOOTCONFIG
 
OPTIONBYTE_BOOTCONFIG


	)

301 
	#PCROPSTATE_DISABLE
 
OB_PCROP_STATE_DISABLE


	)

302 
	#PCROPSTATE_ENABLE
 
OB_PCROP_STATE_ENABLE


	)

303 
	#TYPEERASEDATA_BYTE
 
FLASH_TYPEERASEDATA_BYTE


	)

304 
	#TYPEERASEDATA_HALFWORD
 
FLASH_TYPEERASEDATA_HALFWORD


	)

305 
	#TYPEERASEDATA_WORD
 
FLASH_TYPEERASEDATA_WORD


	)

306 
	#TYPEPROGRAMDATA_BYTE
 
FLASH_TYPEPROGRAMDATA_BYTE


	)

307 
	#TYPEPROGRAMDATA_HALFWORD
 
FLASH_TYPEPROGRAMDATA_HALFWORD


	)

308 
	#TYPEPROGRAMDATA_WORD
 
FLASH_TYPEPROGRAMDATA_WORD


	)

309 
	#TYPEPROGRAMDATA_FASTBYTE
 
FLASH_TYPEPROGRAMDATA_FASTBYTE


	)

310 
	#TYPEPROGRAMDATA_FASTHALFWORD
 
FLASH_TYPEPROGRAMDATA_FASTHALFWORD


	)

311 
	#TYPEPROGRAMDATA_FASTWORD
 
FLASH_TYPEPROGRAMDATA_FASTWORD


	)

312 
	#PAGESIZE
 
FLASH_PAGE_SIZE


	)

313 
	#TYPEPROGRAM_FASTBYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

314 
	#TYPEPROGRAM_FASTHALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

315 
	#TYPEPROGRAM_FASTWORD
 
FLASH_TYPEPROGRAM_WORD


	)

316 
	#VOLTAGE_RANGE_1
 
FLASH_VOLTAGE_RANGE_1


	)

317 
	#VOLTAGE_RANGE_2
 
FLASH_VOLTAGE_RANGE_2


	)

318 
	#VOLTAGE_RANGE_3
 
FLASH_VOLTAGE_RANGE_3


	)

319 
	#VOLTAGE_RANGE_4
 
FLASH_VOLTAGE_RANGE_4


	)

320 
	#TYPEPROGRAM_FAST
 
FLASH_TYPEPROGRAM_FAST


	)

321 
	#TYPEPROGRAM_FAST_AND_LAST
 
FLASH_TYPEPROGRAM_FAST_AND_LAST


	)

322 
	#WRPAREA_BANK1_AREAA
 
OB_WRPAREA_BANK1_AREAA


	)

323 
	#WRPAREA_BANK1_AREAB
 
OB_WRPAREA_BANK1_AREAB


	)

324 
	#WRPAREA_BANK2_AREAA
 
OB_WRPAREA_BANK2_AREAA


	)

325 
	#WRPAREA_BANK2_AREAB
 
OB_WRPAREA_BANK2_AREAB


	)

326 
	#IWDG_STDBY_FREEZE
 
OB_IWDG_STDBY_FREEZE


	)

327 
	#IWDG_STDBY_ACTIVE
 
OB_IWDG_STDBY_RUN


	)

328 
	#IWDG_STOP_FREEZE
 
OB_IWDG_STOP_FREEZE


	)

329 
	#IWDG_STOP_ACTIVE
 
OB_IWDG_STOP_RUN


	)

330 
	#FLASH_ERROR_NONE
 
HAL_FLASH_ERROR_NONE


	)

331 
	#FLASH_ERROR_RD
 
HAL_FLASH_ERROR_RD


	)

332 
	#FLASH_ERROR_PG
 
HAL_FLASH_ERROR_PROG


	)

333 
	#FLASH_ERROR_PGP
 
HAL_FLASH_ERROR_PGS


	)

334 
	#FLASH_ERROR_WRP
 
HAL_FLASH_ERROR_WRP


	)

335 
	#FLASH_ERROR_OPTV
 
HAL_FLASH_ERROR_OPTV


	)

336 
	#FLASH_ERROR_OPTVUSR
 
HAL_FLASH_ERROR_OPTVUSR


	)

337 
	#FLASH_ERROR_PROG
 
HAL_FLASH_ERROR_PROG


	)

338 
	#FLASH_ERROR_OP
 
HAL_FLASH_ERROR_OPERATION


	)

339 
	#FLASH_ERROR_PGA
 
HAL_FLASH_ERROR_PGA


	)

340 
	#FLASH_ERROR_SIZE
 
HAL_FLASH_ERROR_SIZE


	)

341 
	#FLASH_ERROR_SIZ
 
HAL_FLASH_ERROR_SIZE


	)

342 
	#FLASH_ERROR_PGS
 
HAL_FLASH_ERROR_PGS


	)

343 
	#FLASH_ERROR_MIS
 
HAL_FLASH_ERROR_MIS


	)

344 
	#FLASH_ERROR_FAST
 
HAL_FLASH_ERROR_FAST


	)

345 
	#FLASH_ERROR_FWWERR
 
HAL_FLASH_ERROR_FWWERR


	)

346 
	#FLASH_ERROR_NOTZERO
 
HAL_FLASH_ERROR_NOTZERO


	)

347 
	#FLASH_ERROR_OPERATION
 
HAL_FLASH_ERROR_OPERATION


	)

348 
	#FLASH_ERROR_ERS
 
HAL_FLASH_ERROR_ERS


	)

349 
	#OB_WDG_SW
 
OB_IWDG_SW


	)

350 
	#OB_WDG_HW
 
OB_IWDG_HW


	)

351 
	#OB_SDADC12_VDD_MONITOR_SET
 
OB_SDACD_VDD_MONITOR_SET


	)

352 
	#OB_SDADC12_VDD_MONITOR_RESET
 
OB_SDACD_VDD_MONITOR_RESET


	)

353 
	#OB_RAM_PARITY_CHECK_SET
 
OB_SRAM_PARITY_SET


	)

354 
	#OB_RAM_PARITY_CHECK_RESET
 
OB_SRAM_PARITY_RESET


	)

355 
	#IS_OB_SDADC12_VDD_MONITOR
 
IS_OB_SDACD_VDD_MONITOR


	)

356 
	#OB_RDP_LEVEL0
 
OB_RDP_LEVEL_0


	)

357 
	#OB_RDP_LEVEL1
 
OB_RDP_LEVEL_1


	)

358 
	#OB_RDP_LEVEL2
 
OB_RDP_LEVEL_2


	)

368 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA9
 
I2C_FASTMODEPLUS_PA9


	)

369 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA10
 
I2C_FASTMODEPLUS_PA10


	)

370 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB6
 
I2C_FASTMODEPLUS_PB6


	)

371 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB7
 
I2C_FASTMODEPLUS_PB7


	)

372 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB8
 
I2C_FASTMODEPLUS_PB8


	)

373 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB9
 
I2C_FASTMODEPLUS_PB9


	)

374 
	#HAL_SYSCFG_FASTMODEPLUS_I2C1
 
I2C_FASTMODEPLUS_I2C1


	)

375 
	#HAL_SYSCFG_FASTMODEPLUS_I2C2
 
I2C_FASTMODEPLUS_I2C2


	)

376 
	#HAL_SYSCFG_FASTMODEPLUS_I2C3
 
I2C_FASTMODEPLUS_I2C3


	)

385 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32H7
)

386 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 
FMC_NAND_WAIT_FEATURE_DISABLE


	)

387 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 
FMC_NAND_WAIT_FEATURE_ENABLE


	)

388 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 
FMC_NAND_MEM_BUS_WIDTH_8


	)

389 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 
FMC_NAND_MEM_BUS_WIDTH_16


	)

391 
	#FMC_NAND_WAIT_FEATURE_DISABLE
 
FMC_NAND_PCC_WAIT_FEATURE_DISABLE


	)

392 
	#FMC_NAND_WAIT_FEATURE_ENABLE
 
FMC_NAND_PCC_WAIT_FEATURE_ENABLE


	)

393 
	#FMC_NAND_MEM_BUS_WIDTH_8
 
FMC_NAND_PCC_MEM_BUS_WIDTH_8


	)

394 
	#FMC_NAND_MEM_BUS_WIDTH_16
 
FMC_NAND_PCC_MEM_BUS_WIDTH_16


	)

404 
	#FSMC_NORSRAM_TYPEDEF
 
FSMC_NORSRAM_Ty³Def


	)

405 
	#FSMC_NORSRAM_EXTENDED_TYPEDEF
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

413 
	#GET_GPIO_SOURCE
 
GPIO_GET_INDEX


	)

414 
	#GET_GPIO_INDEX
 
GPIO_GET_INDEX


	)

416 #ià
defšed
(
STM32F4
)

417 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDIO


	)

418 
	#GPIO_AF12_SDMMC1
 
GPIO_AF12_SDIO


	)

421 #ià
defšed
(
STM32F7
)

422 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

423 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

426 #ià
defšed
(
STM32L4
)

427 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

428 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

431 
	#GPIO_AF0_LPTIM
 
GPIO_AF0_LPTIM1


	)

432 
	#GPIO_AF1_LPTIM
 
GPIO_AF1_LPTIM1


	)

433 
	#GPIO_AF2_LPTIM
 
GPIO_AF2_LPTIM1


	)

435 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
è|| defšed(
STM32F4
è|| defšed(
STM32F2
è|| defšed(
STM32F7
)

436 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

437 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

438 
	#GPIO_SPEED_FAST
 
GPIO_SPEED_FREQ_HIGH


	)

439 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

442 #ià
defšed
(
STM32L1
)

443 
	#GPIO_SPEED_VERY_LOW
 
GPIO_SPEED_FREQ_LOW


	)

444 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_MEDIUM


	)

445 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_HIGH


	)

446 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

449 #ià
defšed
(
STM32F0
è|| defšed(
STM32F3
è|| defšed(
STM32F1
)

450 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

451 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

452 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_HIGH


	)

455 
	#GPIO_AF6_DFSDM
 
GPIO_AF6_DFSDM1


	)

463 
	#HRTIM_TIMDELAYEDPROTECTION_DISABLED
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED


	)

464 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6


	)

465 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6


	)

466 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6


	)

467 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6


	)

468 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7


	)

469 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7


	)

470 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7


	)

471 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7


	)

473 
	#__HAL_HRTIM_S‘CouÁ”
 
__HAL_HRTIM_SETCOUNTER


	)

474 
	#__HAL_HRTIM_G‘CouÁ”
 
__HAL_HRTIM_GETCOUNTER


	)

475 
	#__HAL_HRTIM_S‘P”iod
 
__HAL_HRTIM_SETPERIOD


	)

476 
	#__HAL_HRTIM_G‘P”iod
 
__HAL_HRTIM_GETPERIOD


	)

477 
	#__HAL_HRTIM_S‘ClockP»sÿËr
 
__HAL_HRTIM_SETCLOCKPRESCALER


	)

478 
	#__HAL_HRTIM_G‘ClockP»sÿËr
 
__HAL_HRTIM_GETCLOCKPRESCALER


	)

479 
	#__HAL_HRTIM_S‘Com·»
 
__HAL_HRTIM_SETCOMPARE


	)

480 
	#__HAL_HRTIM_G‘Com·»
 
__HAL_HRTIM_GETCOMPARE


	)

488 
	#I2C_DUALADDRESS_DISABLED
 
I2C_DUALADDRESS_DISABLE


	)

489 
	#I2C_DUALADDRESS_ENABLED
 
I2C_DUALADDRESS_ENABLE


	)

490 
	#I2C_GENERALCALL_DISABLED
 
I2C_GENERALCALL_DISABLE


	)

491 
	#I2C_GENERALCALL_ENABLED
 
I2C_GENERALCALL_ENABLE


	)

492 
	#I2C_NOSTRETCH_DISABLED
 
I2C_NOSTRETCH_DISABLE


	)

493 
	#I2C_NOSTRETCH_ENABLED
 
I2C_NOSTRETCH_ENABLE


	)

494 
	#I2C_ANALOGFILTER_ENABLED
 
I2C_ANALOGFILTER_ENABLE


	)

495 
	#I2C_ANALOGFILTER_DISABLED
 
I2C_ANALOGFILTER_DISABLE


	)

496 #ià
defšed
(
STM32F0
è|| defšed(
STM32F1
è|| defšed(
STM32F3
è|| defšed(
STM32G0
è|| defšed(
STM32L4
è|| defšed(
STM32L1
è|| defšed(
STM32F7
)

497 
	#HAL_I2C_STATE_MEM_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

498 
	#HAL_I2C_STATE_MEM_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

499 
	#HAL_I2C_STATE_MASTER_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

500 
	#HAL_I2C_STATE_MASTER_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

501 
	#HAL_I2C_STATE_SLAVE_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

502 
	#HAL_I2C_STATE_SLAVE_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

511 
	#IRDA_ONE_BIT_SAMPLE_DISABLED
 
IRDA_ONE_BIT_SAMPLE_DISABLE


	)

512 
	#IRDA_ONE_BIT_SAMPLE_ENABLED
 
IRDA_ONE_BIT_SAMPLE_ENABLE


	)

521 
	#KR_KEY_RELOAD
 
IWDG_KEY_RELOAD


	)

522 
	#KR_KEY_ENABLE
 
IWDG_KEY_ENABLE


	)

523 
	#KR_KEY_EWA
 
IWDG_KEY_WRITE_ACCESS_ENABLE


	)

524 
	#KR_KEY_DWA
 
IWDG_KEY_WRITE_ACCESS_DISABLE


	)

533 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION


	)

534 
	#LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS


	)

535 
	#LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS


	)

536 
	#LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS


	)

538 
	#LPTIM_CLOCKPOLARITY_RISINGEDGE
 
LPTIM_CLOCKPOLARITY_RISING


	)

539 
	#LPTIM_CLOCKPOLARITY_FALLINGEDGE
 
LPTIM_CLOCKPOLARITY_FALLING


	)

540 
	#LPTIM_CLOCKPOLARITY_BOTHEDGES
 
LPTIM_CLOCKPOLARITY_RISING_FALLING


	)

542 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION


	)

543 
	#LPTIM_TRIGSAMPLETIME_2TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

544 
	#LPTIM_TRIGSAMPLETIME_4TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

545 
	#LPTIM_TRIGSAMPLETIME_8TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

549 
	#LPTIM_TRIGSAMPLETIME_2TRANSITION
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

550 
	#LPTIM_TRIGSAMPLETIME_4TRANSITION
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

551 
	#LPTIM_TRIGSAMPLETIME_8TRANSITION
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

560 
	#HAL_NAND_R—d_Page
 
HAL_NAND_R—d_Page_8b


	)

561 
	#HAL_NAND_Wr™e_Page
 
HAL_NAND_Wr™e_Page_8b


	)

562 
	#HAL_NAND_R—d_S·»A»a
 
HAL_NAND_R—d_S·»A»a_8b


	)

563 
	#HAL_NAND_Wr™e_S·»A»a
 
HAL_NAND_Wr™e_S·»A»a_8b


	)

565 
	#NAND_Add»ssTy³def
 
NAND_Add»ssTy³Def


	)

567 
	#__ARRAY_ADDRESS
 
ARRAY_ADDRESS


	)

568 
	#__ADDR_1¡_CYCLE
 
ADDR_1ST_CYCLE


	)

569 
	#__ADDR_2nd_CYCLE
 
ADDR_2ND_CYCLE


	)

570 
	#__ADDR_3rd_CYCLE
 
ADDR_3RD_CYCLE


	)

571 
	#__ADDR_4th_CYCLE
 
ADDR_4TH_CYCLE


	)

579 
	#NOR_StusTy³def
 
HAL_NOR_StusTy³Def


	)

580 
	#NOR_SUCCESS
 
HAL_NOR_STATUS_SUCCESS


	)

581 
	#NOR_ONGOING
 
HAL_NOR_STATUS_ONGOING


	)

582 
	#NOR_ERROR
 
HAL_NOR_STATUS_ERROR


	)

583 
	#NOR_TIMEOUT
 
HAL_NOR_STATUS_TIMEOUT


	)

585 
	#__NOR_WRITE
 
NOR_WRITE


	)

586 
	#__NOR_ADDR_SHIFT
 
NOR_ADDR_SHIFT


	)

595 
	#OPAMP_NONINVERTINGINPUT_VP0
 
OPAMP_NONINVERTINGINPUT_IO0


	)

596 
	#OPAMP_NONINVERTINGINPUT_VP1
 
OPAMP_NONINVERTINGINPUT_IO1


	)

597 
	#OPAMP_NONINVERTINGINPUT_VP2
 
OPAMP_NONINVERTINGINPUT_IO2


	)

598 
	#OPAMP_NONINVERTINGINPUT_VP3
 
OPAMP_NONINVERTINGINPUT_IO3


	)

600 
	#OPAMP_SEC_NONINVERTINGINPUT_VP0
 
OPAMP_SEC_NONINVERTINGINPUT_IO0


	)

601 
	#OPAMP_SEC_NONINVERTINGINPUT_VP1
 
OPAMP_SEC_NONINVERTINGINPUT_IO1


	)

602 
	#OPAMP_SEC_NONINVERTINGINPUT_VP2
 
OPAMP_SEC_NONINVERTINGINPUT_IO2


	)

603 
	#OPAMP_SEC_NONINVERTINGINPUT_VP3
 
OPAMP_SEC_NONINVERTINGINPUT_IO3


	)

605 
	#OPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

606 
	#OPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

608 
	#IOPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

609 
	#IOPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

611 
	#OPAMP_SEC_INVERTINGINPUT_VM0
 
OPAMP_SEC_INVERTINGINPUT_IO0


	)

612 
	#OPAMP_SEC_INVERTINGINPUT_VM1
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

614 
	#OPAMP_INVERTINGINPUT_VINM
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

616 
	#OPAMP_PGACONNECT_NO
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_NO


	)

617 
	#OPAMP_PGACONNECT_VM0
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0


	)

618 
	#OPAMP_PGACONNECT_VM1
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1


	)

627 
	#I2S_STANDARD_PHILLIPS
 
I2S_STANDARD_PHILIPS


	)

628 #ià
defšed
(
STM32F7
)

629 
	#I2S_CLOCK_SYSCLK
 
I2S_CLOCK_PLL


	)

640 
	#CF_DATA
 
ATA_DATA


	)

641 
	#CF_SECTOR_COUNT
 
ATA_SECTOR_COUNT


	)

642 
	#CF_SECTOR_NUMBER
 
ATA_SECTOR_NUMBER


	)

643 
	#CF_CYLINDER_LOW
 
ATA_CYLINDER_LOW


	)

644 
	#CF_CYLINDER_HIGH
 
ATA_CYLINDER_HIGH


	)

645 
	#CF_CARD_HEAD
 
ATA_CARD_HEAD


	)

646 
	#CF_STATUS_CMD
 
ATA_STATUS_CMD


	)

647 
	#CF_STATUS_CMD_ALTERNATE
 
ATA_STATUS_CMD_ALTERNATE


	)

648 
	#CF_COMMON_DATA_AREA
 
ATA_COMMON_DATA_AREA


	)

651 
	#CF_READ_SECTOR_CMD
 
ATA_READ_SECTOR_CMD


	)

652 
	#CF_WRITE_SECTOR_CMD
 
ATA_WRITE_SECTOR_CMD


	)

653 
	#CF_ERASE_SECTOR_CMD
 
ATA_ERASE_SECTOR_CMD


	)

654 
	#CF_IDENTIFY_CMD
 
ATA_IDENTIFY_CMD


	)

656 
	#PCCARD_StusTy³def
 
HAL_PCCARD_StusTy³Def


	)

657 
	#PCCARD_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

658 
	#PCCARD_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

659 
	#PCCARD_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

660 
	#PCCARD_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

669 
	#FORMAT_BIN
 
RTC_FORMAT_BIN


	)

670 
	#FORMAT_BCD
 
RTC_FORMAT_BCD


	)

672 
	#RTC_ALARMSUBSECONDMASK_NÚe
 
RTC_ALARMSUBSECONDMASK_NONE


	)

673 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

674 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

675 
	#RTC_TAMPERMASK_FLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

676 
	#RTC_TAMPERMASK_FLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

678 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

679 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

680 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

681 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

682 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

683 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

684 
	#RTC_TAMPER1_2_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

685 
	#RTC_TAMPER1_2_3_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

687 
	#RTC_TIMESTAMPPIN_PC13
 
RTC_TIMESTAMPPIN_DEFAULT


	)

688 
	#RTC_TIMESTAMPPIN_PA0
 
RTC_TIMESTAMPPIN_POS1


	)

689 
	#RTC_TIMESTAMPPIN_PI8
 
RTC_TIMESTAMPPIN_POS1


	)

690 
	#RTC_TIMESTAMPPIN_PC1
 
RTC_TIMESTAMPPIN_POS2


	)

692 
	#RTC_OUTPUT_REMAP_PC13
 
RTC_OUTPUT_REMAP_NONE


	)

693 
	#RTC_OUTPUT_REMAP_PB14
 
RTC_OUTPUT_REMAP_POS1


	)

694 
	#RTC_OUTPUT_REMAP_PB2
 
RTC_OUTPUT_REMAP_POS1


	)

696 
	#RTC_TAMPERPIN_PC13
 
RTC_TAMPERPIN_DEFAULT


	)

697 
	#RTC_TAMPERPIN_PA0
 
RTC_TAMPERPIN_POS1


	)

698 
	#RTC_TAMPERPIN_PI8
 
RTC_TAMPERPIN_POS1


	)

708 
	#SMARTCARD_NACK_ENABLED
 
SMARTCARD_NACK_ENABLE


	)

709 
	#SMARTCARD_NACK_DISABLED
 
SMARTCARD_NACK_DISABLE


	)

711 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLED
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

712 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLED
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

713 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLE
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

714 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLE
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

716 
	#SMARTCARD_TIMEOUT_DISABLED
 
SMARTCARD_TIMEOUT_DISABLE


	)

717 
	#SMARTCARD_TIMEOUT_ENABLED
 
SMARTCARD_TIMEOUT_ENABLE


	)

719 
	#SMARTCARD_LASTBIT_DISABLED
 
SMARTCARD_LASTBIT_DISABLE


	)

720 
	#SMARTCARD_LASTBIT_ENABLED
 
SMARTCARD_LASTBIT_ENABLE


	)

729 
	#SMBUS_DUALADDRESS_DISABLED
 
SMBUS_DUALADDRESS_DISABLE


	)

730 
	#SMBUS_DUALADDRESS_ENABLED
 
SMBUS_DUALADDRESS_ENABLE


	)

731 
	#SMBUS_GENERALCALL_DISABLED
 
SMBUS_GENERALCALL_DISABLE


	)

732 
	#SMBUS_GENERALCALL_ENABLED
 
SMBUS_GENERALCALL_ENABLE


	)

733 
	#SMBUS_NOSTRETCH_DISABLED
 
SMBUS_NOSTRETCH_DISABLE


	)

734 
	#SMBUS_NOSTRETCH_ENABLED
 
SMBUS_NOSTRETCH_ENABLE


	)

735 
	#SMBUS_ANALOGFILTER_ENABLED
 
SMBUS_ANALOGFILTER_ENABLE


	)

736 
	#SMBUS_ANALOGFILTER_DISABLED
 
SMBUS_ANALOGFILTER_DISABLE


	)

737 
	#SMBUS_PEC_DISABLED
 
SMBUS_PEC_DISABLE


	)

738 
	#SMBUS_PEC_ENABLED
 
SMBUS_PEC_ENABLE


	)

739 
	#HAL_SMBUS_STATE_SLAVE_LISTEN
 
HAL_SMBUS_STATE_LISTEN


	)

747 
	#SPI_TIMODE_DISABLED
 
SPI_TIMODE_DISABLE


	)

748 
	#SPI_TIMODE_ENABLED
 
SPI_TIMODE_ENABLE


	)

750 
	#SPI_CRCCALCULATION_DISABLED
 
SPI_CRCCALCULATION_DISABLE


	)

751 
	#SPI_CRCCALCULATION_ENABLED
 
SPI_CRCCALCULATION_ENABLE


	)

753 
	#SPI_NSS_PULSE_DISABLED
 
SPI_NSS_PULSE_DISABLE


	)

754 
	#SPI_NSS_PULSE_ENABLED
 
SPI_NSS_PULSE_ENABLE


	)

763 
	#CCER_CCxE_MASK
 
TIM_CCER_CCxE_MASK


	)

764 
	#CCER_CCxNE_MASK
 
TIM_CCER_CCxNE_MASK


	)

766 
	#TIM_DMABa£_CR1
 
TIM_DMABASE_CR1


	)

767 
	#TIM_DMABa£_CR2
 
TIM_DMABASE_CR2


	)

768 
	#TIM_DMABa£_SMCR
 
TIM_DMABASE_SMCR


	)

769 
	#TIM_DMABa£_DIER
 
TIM_DMABASE_DIER


	)

770 
	#TIM_DMABa£_SR
 
TIM_DMABASE_SR


	)

771 
	#TIM_DMABa£_EGR
 
TIM_DMABASE_EGR


	)

772 
	#TIM_DMABa£_CCMR1
 
TIM_DMABASE_CCMR1


	)

773 
	#TIM_DMABa£_CCMR2
 
TIM_DMABASE_CCMR2


	)

774 
	#TIM_DMABa£_CCER
 
TIM_DMABASE_CCER


	)

775 
	#TIM_DMABa£_CNT
 
TIM_DMABASE_CNT


	)

776 
	#TIM_DMABa£_PSC
 
TIM_DMABASE_PSC


	)

777 
	#TIM_DMABa£_ARR
 
TIM_DMABASE_ARR


	)

778 
	#TIM_DMABa£_RCR
 
TIM_DMABASE_RCR


	)

779 
	#TIM_DMABa£_CCR1
 
TIM_DMABASE_CCR1


	)

780 
	#TIM_DMABa£_CCR2
 
TIM_DMABASE_CCR2


	)

781 
	#TIM_DMABa£_CCR3
 
TIM_DMABASE_CCR3


	)

782 
	#TIM_DMABa£_CCR4
 
TIM_DMABASE_CCR4


	)

783 
	#TIM_DMABa£_BDTR
 
TIM_DMABASE_BDTR


	)

784 
	#TIM_DMABa£_DCR
 
TIM_DMABASE_DCR


	)

785 
	#TIM_DMABa£_DMAR
 
TIM_DMABASE_DMAR


	)

786 
	#TIM_DMABa£_OR1
 
TIM_DMABASE_OR1


	)

787 
	#TIM_DMABa£_CCMR3
 
TIM_DMABASE_CCMR3


	)

788 
	#TIM_DMABa£_CCR5
 
TIM_DMABASE_CCR5


	)

789 
	#TIM_DMABa£_CCR6
 
TIM_DMABASE_CCR6


	)

790 
	#TIM_DMABa£_OR2
 
TIM_DMABASE_OR2


	)

791 
	#TIM_DMABa£_OR3
 
TIM_DMABASE_OR3


	)

792 
	#TIM_DMABa£_OR
 
TIM_DMABASE_OR


	)

794 
	#TIM_Ev’tSourû_Upd©e
 
TIM_EVENTSOURCE_UPDATE


	)

795 
	#TIM_Ev’tSourû_CC1
 
TIM_EVENTSOURCE_CC1


	)

796 
	#TIM_Ev’tSourû_CC2
 
TIM_EVENTSOURCE_CC2


	)

797 
	#TIM_Ev’tSourû_CC3
 
TIM_EVENTSOURCE_CC3


	)

798 
	#TIM_Ev’tSourû_CC4
 
TIM_EVENTSOURCE_CC4


	)

799 
	#TIM_Ev’tSourû_COM
 
TIM_EVENTSOURCE_COM


	)

800 
	#TIM_Ev’tSourû_Trigg”
 
TIM_EVENTSOURCE_TRIGGER


	)

801 
	#TIM_Ev’tSourû_B»ak
 
TIM_EVENTSOURCE_BREAK


	)

802 
	#TIM_Ev’tSourû_B»ak2
 
TIM_EVENTSOURCE_BREAK2


	)

804 
	#TIM_DMABur¡L’gth_1T¿nsãr
 
TIM_DMABURSTLENGTH_1TRANSFER


	)

805 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 
TIM_DMABURSTLENGTH_2TRANSFERS


	)

806 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 
TIM_DMABURSTLENGTH_3TRANSFERS


	)

807 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 
TIM_DMABURSTLENGTH_4TRANSFERS


	)

808 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 
TIM_DMABURSTLENGTH_5TRANSFERS


	)

809 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 
TIM_DMABURSTLENGTH_6TRANSFERS


	)

810 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 
TIM_DMABURSTLENGTH_7TRANSFERS


	)

811 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 
TIM_DMABURSTLENGTH_8TRANSFERS


	)

812 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 
TIM_DMABURSTLENGTH_9TRANSFERS


	)

813 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 
TIM_DMABURSTLENGTH_10TRANSFERS


	)

814 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 
TIM_DMABURSTLENGTH_11TRANSFERS


	)

815 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 
TIM_DMABURSTLENGTH_12TRANSFERS


	)

816 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 
TIM_DMABURSTLENGTH_13TRANSFERS


	)

817 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 
TIM_DMABURSTLENGTH_14TRANSFERS


	)

818 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 
TIM_DMABURSTLENGTH_15TRANSFERS


	)

819 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 
TIM_DMABURSTLENGTH_16TRANSFERS


	)

820 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 
TIM_DMABURSTLENGTH_17TRANSFERS


	)

821 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 
TIM_DMABURSTLENGTH_18TRANSFERS


	)

830 
	#TSC_SYNC_POL_FALL
 
TSC_SYNC_POLARITY_FALLING


	)

831 
	#TSC_SYNC_POL_RISE_HIGH
 
TSC_SYNC_POLARITY_RISING


	)

839 
	#UART_ONEBIT_SAMPLING_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

840 
	#UART_ONEBIT_SAMPLING_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

841 
	#UART_ONE_BIT_SAMPLE_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

842 
	#UART_ONE_BIT_SAMPLE_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

844 
	#__HAL_UART_ONEBIT_ENABLE
 
__HAL_UART_ONE_BIT_SAMPLE_ENABLE


	)

845 
	#__HAL_UART_ONEBIT_DISABLE
 
__HAL_UART_ONE_BIT_SAMPLE_DISABLE


	)

847 
	#__DIV_SAMPLING16
 
UART_DIV_SAMPLING16


	)

848 
	#__DIVMANT_SAMPLING16
 
UART_DIVMANT_SAMPLING16


	)

849 
	#__DIVFRAQ_SAMPLING16
 
UART_DIVFRAQ_SAMPLING16


	)

850 
	#__UART_BRR_SAMPLING16
 
UART_BRR_SAMPLING16


	)

852 
	#__DIV_SAMPLING8
 
UART_DIV_SAMPLING8


	)

853 
	#__DIVMANT_SAMPLING8
 
UART_DIVMANT_SAMPLING8


	)

854 
	#__DIVFRAQ_SAMPLING8
 
UART_DIVFRAQ_SAMPLING8


	)

855 
	#__UART_BRR_SAMPLING8
 
UART_BRR_SAMPLING8


	)

857 
	#__DIV_LPUART
 
UART_DIV_LPUART


	)

859 
	#UART_WAKEUPMETHODE_IDLELINE
 
UART_WAKEUPMETHOD_IDLELINE


	)

860 
	#UART_WAKEUPMETHODE_ADDRESSMARK
 
UART_WAKEUPMETHOD_ADDRESSMARK


	)

871 
	#USART_CLOCK_DISABLED
 
USART_CLOCK_DISABLE


	)

872 
	#USART_CLOCK_ENABLED
 
USART_CLOCK_ENABLE


	)

874 
	#USARTNACK_ENABLED
 
USART_NACK_ENABLE


	)

875 
	#USARTNACK_DISABLED
 
USART_NACK_DISABLE


	)

883 
	#CFR_BASE
 
WWDG_CFR_BASE


	)

892 
	#CAN_Fž‹rFIFO0
 
CAN_FILTER_FIFO0


	)

893 
	#CAN_Fž‹rFIFO1
 
CAN_FILTER_FIFO1


	)

894 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

895 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

896 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

897 
	#INAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

898 
	#SLAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

899 
	#CAN_TXSTATUS_FAILED
 ((
ušt8_t
)0x00U)

	)

900 
	#CAN_TXSTATUS_OK
 ((
ušt8_t
)0x01U)

	)

901 
	#CAN_TXSTATUS_PENDING
 ((
ušt8_t
)0x02U)

	)

911 
	#VLAN_TAG
 
ETH_VLAN_TAG


	)

912 
	#MIN_ETH_PAYLOAD
 
ETH_MIN_ETH_PAYLOAD


	)

913 
	#MAX_ETH_PAYLOAD
 
ETH_MAX_ETH_PAYLOAD


	)

914 
	#JUMBO_FRAME_PAYLOAD
 
ETH_JUMBO_FRAME_PAYLOAD


	)

915 
	#MACMIIAR_CR_MASK
 
ETH_MACMIIAR_CR_MASK


	)

916 
	#MACCR_CLEAR_MASK
 
ETH_MACCR_CLEAR_MASK


	)

917 
	#MACFCR_CLEAR_MASK
 
ETH_MACFCR_CLEAR_MASK


	)

918 
	#DMAOMR_CLEAR_MASK
 
ETH_DMAOMR_CLEAR_MASK


	)

920 
	#ETH_MMCCR
 0x00000100U

	)

921 
	#ETH_MMCRIR
 0x00000104U

	)

922 
	#ETH_MMCTIR
 0x00000108U

	)

923 
	#ETH_MMCRIMR
 0x0000010CU

	)

924 
	#ETH_MMCTIMR
 0x00000110U

	)

925 
	#ETH_MMCTGFSCCR
 0x0000014CU

	)

926 
	#ETH_MMCTGFMSCCR
 0x00000150U

	)

927 
	#ETH_MMCTGFCR
 0x00000168U

	)

928 
	#ETH_MMCRFCECR
 0x00000194U

	)

929 
	#ETH_MMCRFAECR
 0x00000198U

	)

930 
	#ETH_MMCRGUFCR
 0x000001C4U

	)

932 
	#ETH_MAC_TXFIFO_FULL
 0x02000000U

	)

933 
	#ETH_MAC_TXFIFONOT_EMPTY
 0x01000000U

	)

934 
	#ETH_MAC_TXFIFO_WRITE_ACTIVE
 0x00400000U

	)

935 
	#ETH_MAC_TXFIFO_IDLE
 0x00000000U

	)

936 
	#ETH_MAC_TXFIFO_READ
 0x00100000U

	)

937 
	#ETH_MAC_TXFIFO_WAITING
 0x00200000U

	)

938 
	#ETH_MAC_TXFIFO_WRITING
 0x00300000U

	)

939 
	#ETH_MAC_TRANSMISSION_PAUSE
 0x00080000U

	)

940 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE
 0x00000000U

	)

941 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING
 0x00020000U

	)

942 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF
 0x00040000U

	)

943 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING
 0x00060000U

	)

944 
	#ETH_MAC_MII_TRANSMIT_ACTIVE
 0x00010000U

	)

945 
	#ETH_MAC_RXFIFO_EMPTY
 0x00000000U

	)

946 
	#ETH_MAC_RXFIFO_BELOW_THRESHOLD
 0x00000100U

	)

947 
	#ETH_MAC_RXFIFO_ABOVE_THRESHOLD
 0x00000200U

	)

948 
	#ETH_MAC_RXFIFO_FULL
 0x00000300U

	)

949 
	#ETH_MAC_READCONTROLLER_IDLE
 0x00000000U

	)

950 
	#ETH_MAC_READCONTROLLER_READING_DATA
 0x00000020U

	)

951 
	#ETH_MAC_READCONTROLLER_READING_STATUS
 0x00000040U

	)

952 
	#ETH_MAC_READCONTROLLER_FLUSHING
 0x00000060U

	)

953 
	#ETH_MAC_RXFIFO_WRITE_ACTIVE
 0x00000010U

	)

954 
	#ETH_MAC_SMALL_FIFO_NOTACTIVE
 0x00000000U

	)

955 
	#ETH_MAC_SMALL_FIFO_READ_ACTIVE
 0x00000002U

	)

956 
	#ETH_MAC_SMALL_FIFO_WRITE_ACTIVE
 0x00000004U

	)

957 
	#ETH_MAC_SMALL_FIFO_RW_ACTIVE
 0x00000006U

	)

958 
	#ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE
 0x00000001U

	)

967 
	#HAL_DCMI_ERROR_OVF
 
HAL_DCMI_ERROR_OVR


	)

968 
	#DCMI_IT_OVF
 
DCMI_IT_OVR


	)

969 
	#DCMI_FLAG_OVFRI
 
DCMI_FLAG_OVRRI


	)

970 
	#DCMI_FLAG_OVFMI
 
DCMI_FLAG_OVRMI


	)

972 
	#HAL_DCMI_CÚfigCROP
 
HAL_DCMI_CÚfigCrÝ


	)

973 
	#HAL_DCMI_EÇbËCROP
 
HAL_DCMI_EÇbËCrÝ


	)

974 
	#HAL_DCMI_Di§bËCROP
 
HAL_DCMI_Di§bËCrÝ


	)

980 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

981 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

985 
	#DMA2D_ARGB8888
 
DMA2D_OUTPUT_ARGB8888


	)

986 
	#DMA2D_RGB888
 
DMA2D_OUTPUT_RGB888


	)

987 
	#DMA2D_RGB565
 
DMA2D_OUTPUT_RGB565


	)

988 
	#DMA2D_ARGB1555
 
DMA2D_OUTPUT_ARGB1555


	)

989 
	#DMA2D_ARGB4444
 
DMA2D_OUTPUT_ARGB4444


	)

991 
	#CM_ARGB8888
 
DMA2D_INPUT_ARGB8888


	)

992 
	#CM_RGB888
 
DMA2D_INPUT_RGB888


	)

993 
	#CM_RGB565
 
DMA2D_INPUT_RGB565


	)

994 
	#CM_ARGB1555
 
DMA2D_INPUT_ARGB1555


	)

995 
	#CM_ARGB4444
 
DMA2D_INPUT_ARGB4444


	)

996 
	#CM_L8
 
DMA2D_INPUT_L8


	)

997 
	#CM_AL44
 
DMA2D_INPUT_AL44


	)

998 
	#CM_AL88
 
DMA2D_INPUT_AL88


	)

999 
	#CM_L4
 
DMA2D_INPUT_L4


	)

1000 
	#CM_A8
 
DMA2D_INPUT_A8


	)

1001 
	#CM_A4
 
DMA2D_INPUT_A4


	)

1020 
	#HAL_CRYP_ComputiÚC¶tC®lback
 
HAL_CRYPEx_ComputiÚC¶tC®lback


	)

1028 
	#HAL_HASH_STATETy³Def
 
HAL_HASH_S‹Ty³Def


	)

1029 
	#HAL_HASHPha£Ty³Def
 
HAL_HASH_Pha£Ty³Def


	)

1030 
	#HAL_HMAC_MD5_Fšish
 
HAL_HASH_MD5_Fšish


	)

1031 
	#HAL_HMAC_SHA1_Fšish
 
HAL_HASH_SHA1_Fšish


	)

1032 
	#HAL_HMAC_SHA224_Fšish
 
HAL_HASH_SHA224_Fšish


	)

1033 
	#HAL_HMAC_SHA256_Fšish
 
HAL_HASH_SHA256_Fšish


	)

1037 
	#HASH_AlgoS–eùiÚ_SHA1
 
HASH_ALGOSELECTION_SHA1


	)

1038 
	#HASH_AlgoS–eùiÚ_SHA224
 
HASH_ALGOSELECTION_SHA224


	)

1039 
	#HASH_AlgoS–eùiÚ_SHA256
 
HASH_ALGOSELECTION_SHA256


	)

1040 
	#HASH_AlgoS–eùiÚ_MD5
 
HASH_ALGOSELECTION_MD5


	)

1042 
	#HASH_AlgoMode_HASH
 
HASH_ALGOMODE_HASH


	)

1043 
	#HASH_AlgoMode_HMAC
 
HASH_ALGOMODE_HMAC


	)

1045 
	#HASH_HMACKeyTy³_ShÜtKey
 
HASH_HMAC_KEYTYPE_SHORTKEY


	)

1046 
	#HASH_HMACKeyTy³_LÚgKey
 
HASH_HMAC_KEYTYPE_LONGKEY


	)

1054 
	#HAL_EÇbËDBGSË•Mode
 
HAL_DBGMCU_EÇbËDBGSË•Mode


	)

1055 
	#HAL_Di§bËDBGSË•Mode
 
HAL_DBGMCU_Di§bËDBGSË•Mode


	)

1056 
	#HAL_EÇbËDBGStÝMode
 
HAL_DBGMCU_EÇbËDBGStÝMode


	)

1057 
	#HAL_Di§bËDBGStÝMode
 
HAL_DBGMCU_Di§bËDBGStÝMode


	)

1058 
	#HAL_EÇbËDBGSndbyMode
 
HAL_DBGMCU_EÇbËDBGSndbyMode


	)

1059 
	#HAL_Di§bËDBGSndbyMode
 
HAL_DBGMCU_Di§bËDBGSndbyMode


	)

1060 
	#HAL_DBG_LowPow”CÚfig
(
P”h
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(P”hè: 
	`HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(P”h))

	)

1061 
	#HAL_VREFINT_OuutS–eù
 
HAL_SYSCFG_VREFINT_OuutS–eù


	)

1062 
	#HAL_Lock_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_SYSCFG_EÇbË_Lock_VREFINT
(è: 
	`HAL_SYSCFG_Di§bË_Lock_VREFINT
())

	)

1063 #ià
defšed
(
STM32L0
)

1065 
	#HAL_VREFINT_Cmd
(
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_SYSCFG_EÇbËVREFINT
(è: 
	`HAL_SYSCFG_Di§bËVREFINT
())

	)

1067 
	#HAL_ADC_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINT
(è: 
	`HAL_ADCEx_Di§bËVREFINT
())

	)

1068 
	#HAL_ADC_EÇbËBufãrS’sÜ_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINTTempS’sÜ
(è: 
	`HAL_ADCEx_Di§bËVREFINTTempS’sÜ
())

	)

1076 
	#FLASH_H®fPageProg¿m
 
HAL_FLASHEx_H®fPageProg¿m


	)

1077 
	#FLASH_EÇbËRunPow”Down
 
HAL_FLASHEx_EÇbËRunPow”Down


	)

1078 
	#FLASH_Di§bËRunPow”Down
 
HAL_FLASHEx_Di§bËRunPow”Down


	)

1079 
	#HAL_DATA_EEPROMEx_UÆock
 
HAL_FLASHEx_DATAEEPROM_UÆock


	)

1080 
	#HAL_DATA_EEPROMEx_Lock
 
HAL_FLASHEx_DATAEEPROM_Lock


	)

1081 
	#HAL_DATA_EEPROMEx_E¿£
 
HAL_FLASHEx_DATAEEPROM_E¿£


	)

1082 
	#HAL_DATA_EEPROMEx_Prog¿m
 
HAL_FLASHEx_DATAEEPROM_Prog¿m


	)

1091 
	#HAL_I2CEx_AÇlogFž‹r_CÚfig
 
HAL_I2CEx_CÚfigAÇlogFž‹r


	)

1092 
	#HAL_I2CEx_Dig™®Fž‹r_CÚfig
 
HAL_I2CEx_CÚfigDig™®Fž‹r


	)

1093 
	#HAL_FMPI2CEx_AÇlogFž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigAÇlogFž‹r


	)

1094 
	#HAL_FMPI2CEx_Dig™®Fž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigDig™®Fž‹r


	)

1096 
	#HAL_I2CFa¡ModePlusCÚfig
(
SYSCFG_I2CFa¡ModePlus
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_I2CEx_EÇbËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus): 
	`HAL_I2CEx_Di§bËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus))

	)

1104 
	#HAL_PWR_PVDCÚfig
 
HAL_PWR_CÚfigPVD


	)

1105 
	#HAL_PWR_Di§bËBkUpReg
 
HAL_PWREx_Di§bËBkUpReg


	)

1106 
	#HAL_PWR_Di§bËFÏshPow”Down
 
HAL_PWREx_Di§bËFÏshPow”Down


	)

1107 
	#HAL_PWR_Di§bËVddio2MÚ™Ü
 
HAL_PWREx_Di§bËVddio2MÚ™Ü


	)

1108 
	#HAL_PWR_EÇbËBkUpReg
 
HAL_PWREx_EÇbËBkUpReg


	)

1109 
	#HAL_PWR_EÇbËFÏshPow”Down
 
HAL_PWREx_EÇbËFÏshPow”Down


	)

1110 
	#HAL_PWR_EÇbËVddio2MÚ™Ü
 
HAL_PWREx_EÇbËVddio2MÚ™Ü


	)

1111 
	#HAL_PWR_PVD_PVM_IRQHªdËr
 
HAL_PWREx_PVD_PVM_IRQHªdËr


	)

1112 
	#HAL_PWR_PVDLev–CÚfig
 
HAL_PWR_CÚfigPVD


	)

1113 
	#HAL_PWR_Vddio2MÚ™Ü_IRQHªdËr
 
HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr


	)

1114 
	#HAL_PWR_Vddio2MÚ™ÜC®lback
 
HAL_PWREx_Vddio2MÚ™ÜC®lback


	)

1115 
	#HAL_PWREx_Aùiv©eOv”Drive
 
HAL_PWREx_EÇbËOv”Drive


	)

1116 
	#HAL_PWREx_D—ùiv©eOv”Drive
 
HAL_PWREx_Di§bËOv”Drive


	)

1117 
	#HAL_PWREx_Di§bËSDADCAÇlog
 
HAL_PWREx_Di§bËSDADC


	)

1118 
	#HAL_PWREx_EÇbËSDADCAÇlog
 
HAL_PWREx_EÇbËSDADC


	)

1119 
	#HAL_PWREx_PVMCÚfig
 
HAL_PWREx_CÚfigPVM


	)

1121 
	#PWR_MODE_NORMAL
 
PWR_PVD_MODE_NORMAL


	)

1122 
	#PWR_MODE_IT_RISING
 
PWR_PVD_MODE_IT_RISING


	)

1123 
	#PWR_MODE_IT_FALLING
 
PWR_PVD_MODE_IT_FALLING


	)

1124 
	#PWR_MODE_IT_RISING_FALLING
 
PWR_PVD_MODE_IT_RISING_FALLING


	)

1125 
	#PWR_MODE_EVENT_RISING
 
PWR_PVD_MODE_EVENT_RISING


	)

1126 
	#PWR_MODE_EVENT_FALLING
 
PWR_PVD_MODE_EVENT_FALLING


	)

1127 
	#PWR_MODE_EVENT_RISING_FALLING
 
PWR_PVD_MODE_EVENT_RISING_FALLING


	)

1129 
	#CR_OFFSET_BB
 
PWR_CR_OFFSET_BB


	)

1130 
	#CSR_OFFSET_BB
 
PWR_CSR_OFFSET_BB


	)

1132 
	#DBP_B™Numb”
 
DBP_BIT_NUMBER


	)

1133 
	#PVDE_B™Numb”
 
PVDE_BIT_NUMBER


	)

1134 
	#PMODE_B™Numb”
 
PMODE_BIT_NUMBER


	)

1135 
	#EWUP_B™Numb”
 
EWUP_BIT_NUMBER


	)

1136 
	#FPDS_B™Numb”
 
FPDS_BIT_NUMBER


	)

1137 
	#ODEN_B™Numb”
 
ODEN_BIT_NUMBER


	)

1138 
	#ODSWEN_B™Numb”
 
ODSWEN_BIT_NUMBER


	)

1139 
	#MRLVDS_B™Numb”
 
MRLVDS_BIT_NUMBER


	)

1140 
	#LPLVDS_B™Numb”
 
LPLVDS_BIT_NUMBER


	)

1141 
	#BRE_B™Numb”
 
BRE_BIT_NUMBER


	)

1143 
	#PWR_MODE_EVT
 
PWR_PVD_MODE_NORMAL


	)

1152 
	#HAL_SMBUS_SÏve_Li¡’_IT
 
HAL_SMBUS_EÇbËLi¡’_IT


	)

1153 
	#HAL_SMBUS_SÏveAddrC®lback
 
HAL_SMBUS_AddrC®lback


	)

1154 
	#HAL_SMBUS_SÏveLi¡’C¶tC®lback
 
HAL_SMBUS_Li¡’C¶tC®lback


	)

1162 
	#HAL_SPI_FlushRxFifo
 
HAL_SPIEx_FlushRxFifo


	)

1170 
	#HAL_TIM_DMAD–ayPul£C¶t
 
TIM_DMAD–ayPul£C¶t


	)

1171 
	#HAL_TIM_DMAE¼Ü
 
TIM_DMAE¼Ü


	)

1172 
	#HAL_TIM_DMAC­tu»C¶t
 
TIM_DMAC­tu»C¶t


	)

1173 
	#HAL_TIMEx_DMACommutiÚC¶t
 
TIMEx_DMACommutiÚC¶t


	)

1181 
	#HAL_UART_WakeupC®lback
 
HAL_UARTEx_WakeupC®lback


	)

1189 
	#HAL_LTDC_LšeEv’C®lback
 
HAL_LTDC_LšeEv’tC®lback


	)

1190 
	#HAL_LTDC_R–aod
 
HAL_LTDC_R–ßd


	)

1191 
	#HAL_LTDC_SŒuùIn™FromVideoCÚfig
 
HAL_LTDCEx_SŒuùIn™FromVideoCÚfig


	)

1192 
	#HAL_LTDC_SŒuùIn™FromAd­‹dCommªdCÚfig
 
HAL_LTDCEx_SŒuùIn™FromAd­‹dCommªdCÚfig


	)

1211 
	#AES_IT_CC
 
CRYP_IT_CC


	)

1212 
	#AES_IT_ERR
 
CRYP_IT_ERR


	)

1213 
	#AES_FLAG_CCF
 
CRYP_FLAG_CCF


	)

1221 
	#__HAL_GET_BOOT_MODE
 
__HAL_SYSCFG_GET_BOOT_MODE


	)

1222 
	#__HAL_REMAPMEMORY_FLASH
 
__HAL_SYSCFG_REMAPMEMORY_FLASH


	)

1223 
	#__HAL_REMAPMEMORY_SYSTEMFLASH
 
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH


	)

1224 
	#__HAL_REMAPMEMORY_SRAM
 
__HAL_SYSCFG_REMAPMEMORY_SRAM


	)

1225 
	#__HAL_REMAPMEMORY_FMC
 
__HAL_SYSCFG_REMAPMEMORY_FMC


	)

1226 
	#__HAL_REMAPMEMORY_FMC_SDRAM
 
__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM


	)

1227 
	#__HAL_REMAPMEMORY_FSMC
 
__HAL_SYSCFG_REMAPMEMORY_FSMC


	)

1228 
	#__HAL_REMAPMEMORY_QUADSPI
 
__HAL_SYSCFG_REMAPMEMORY_QUADSPI


	)

1229 
	#__HAL_FMC_BANK
 
__HAL_SYSCFG_FMC_BANK


	)

1230 
	#__HAL_GET_FLAG
 
__HAL_SYSCFG_GET_FLAG


	)

1231 
	#__HAL_CLEAR_FLAG
 
__HAL_SYSCFG_CLEAR_FLAG


	)

1232 
	#__HAL_VREFINT_OUT_ENABLE
 
__HAL_SYSCFG_VREFINT_OUT_ENABLE


	)

1233 
	#__HAL_VREFINT_OUT_DISABLE
 
__HAL_SYSCFG_VREFINT_OUT_DISABLE


	)

1235 
	#SYSCFG_FLAG_VREF_READY
 
SYSCFG_FLAG_VREFINT_READY


	)

1236 
	#SYSCFG_FLAG_RC48
 
RCC_FLAG_HSI48


	)

1237 
	#IS_SYSCFG_FASTMODEPLUS_CONFIG
 
IS_I2C_FASTMODEPLUS


	)

1238 
	#UFB_MODE_B™Numb”
 
UFB_MODE_BIT_NUMBER


	)

1239 
	#CMP_PD_B™Numb”
 
CMP_PD_BIT_NUMBER


	)

1249 
	#__ADC_ENABLE
 
__HAL_ADC_ENABLE


	)

1250 
	#__ADC_DISABLE
 
__HAL_ADC_DISABLE


	)

1251 
	#__HAL_ADC_ENABLING_CONDITIONS
 
ADC_ENABLING_CONDITIONS


	)

1252 
	#__HAL_ADC_DISABLING_CONDITIONS
 
ADC_DISABLING_CONDITIONS


	)

1253 
	#__HAL_ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1254 
	#__ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1255 
	#__HAL_ADC_IS_SOFTWARE_START_REGULAR
 
ADC_IS_SOFTWARE_START_REGULAR


	)

1256 
	#__HAL_ADC_IS_SOFTWARE_START_INJECTED
 
ADC_IS_SOFTWARE_START_INJECTED


	)

1257 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
 
ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED


	)

1258 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR
 
ADC_IS_CONVERSION_ONGOING_REGULAR


	)

1259 
	#__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED
 
ADC_IS_CONVERSION_ONGOING_INJECTED


	)

1260 
	#__HAL_ADC_IS_CONVERSION_ONGOING
 
ADC_IS_CONVERSION_ONGOING


	)

1261 
	#__HAL_ADC_CLEAR_ERRORCODE
 
ADC_CLEAR_ERRORCODE


	)

1263 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1264 
	#__HAL_ADC_JSQR_RK
 
ADC_JSQR_RK


	)

1265 
	#__HAL_ADC_CFGR_AWD1CH
 
ADC_CFGR_AWD1CH_SHIFT


	)

1266 
	#__HAL_ADC_CFGR_AWD23CR
 
ADC_CFGR_AWD23CR


	)

1267 
	#__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION
 
ADC_CFGR_INJECT_AUTO_CONVERSION


	)

1268 
	#__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE
 
ADC_CFGR_INJECT_CONTEXT_QUEUE


	)

1269 
	#__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS
 
ADC_CFGR_INJECT_DISCCONTINUOUS


	)

1270 
	#__HAL_ADC_CFGR_REG_DISCCONTINUOUS
 
ADC_CFGR_REG_DISCCONTINUOUS


	)

1271 
	#__HAL_ADC_CFGR_DISCONTINUOUS_NUM
 
ADC_CFGR_DISCONTINUOUS_NUM


	)

1272 
	#__HAL_ADC_CFGR_AUTOWAIT
 
ADC_CFGR_AUTOWAIT


	)

1273 
	#__HAL_ADC_CFGR_CONTINUOUS
 
ADC_CFGR_CONTINUOUS


	)

1274 
	#__HAL_ADC_CFGR_OVERRUN
 
ADC_CFGR_OVERRUN


	)

1275 
	#__HAL_ADC_CFGR_DMACONTREQ
 
ADC_CFGR_DMACONTREQ


	)

1276 
	#__HAL_ADC_CFGR_EXTSEL
 
ADC_CFGR_EXTSEL_SET


	)

1277 
	#__HAL_ADC_JSQR_JEXTSEL
 
ADC_JSQR_JEXTSEL_SET


	)

1278 
	#__HAL_ADC_OFR_CHANNEL
 
ADC_OFR_CHANNEL


	)

1279 
	#__HAL_ADC_DIFSEL_CHANNEL
 
ADC_DIFSEL_CHANNEL


	)

1280 
	#__HAL_ADC_CALFACT_DIFF_SET
 
ADC_CALFACT_DIFF_SET


	)

1281 
	#__HAL_ADC_CALFACT_DIFF_GET
 
ADC_CALFACT_DIFF_GET


	)

1282 
	#__HAL_ADC_TRX_HIGHTHRESHOLD
 
ADC_TRX_HIGHTHRESHOLD


	)

1284 
	#__HAL_ADC_OFFSET_SHIFT_RESOLUTION
 
ADC_OFFSET_SHIFT_RESOLUTION


	)

1285 
	#__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD1THRESHOLD_SHIFT_RESOLUTION


	)

1286 
	#__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD23THRESHOLD_SHIFT_RESOLUTION


	)

1287 
	#__HAL_ADC_COMMON_REGISTER
 
ADC_COMMON_REGISTER


	)

1288 
	#__HAL_ADC_COMMON_CCR_MULTI
 
ADC_COMMON_CCR_MULTI


	)

1289 
	#__HAL_ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1290 
	#__ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1291 
	#__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER
 
ADC_NONMULTIMODE_OR_MULTIMODEMASTER


	)

1292 
	#__HAL_ADC_COMMON_ADC_OTHER
 
ADC_COMMON_ADC_OTHER


	)

1293 
	#__HAL_ADC_MULTI_SLAVE
 
ADC_MULTI_SLAVE


	)

1295 
	#__HAL_ADC_SQR1_L
 
ADC_SQR1_L_SHIFT


	)

1296 
	#__HAL_ADC_JSQR_JL
 
ADC_JSQR_JL_SHIFT


	)

1297 
	#__HAL_ADC_JSQR_RK_JL
 
ADC_JSQR_RK_JL


	)

1298 
	#__HAL_ADC_CR1_DISCONTINUOUS_NUM
 
ADC_CR1_DISCONTINUOUS_NUM


	)

1299 
	#__HAL_ADC_CR1_SCAN
 
ADC_CR1_SCAN_SET


	)

1300 
	#__HAL_ADC_CONVCYCLES_MAX_RANGE
 
ADC_CONVCYCLES_MAX_RANGE


	)

1301 
	#__HAL_ADC_CLOCK_PRESCALER_RANGE
 
ADC_CLOCK_PRESCALER_RANGE


	)

1302 
	#__HAL_ADC_GET_CLOCK_PRESCALER
 
ADC_GET_CLOCK_PRESCALER


	)

1304 
	#__HAL_ADC_SQR1
 
ADC_SQR1


	)

1305 
	#__HAL_ADC_SMPR1
 
ADC_SMPR1


	)

1306 
	#__HAL_ADC_SMPR2
 
ADC_SMPR2


	)

1307 
	#__HAL_ADC_SQR3_RK
 
ADC_SQR3_RK


	)

1308 
	#__HAL_ADC_SQR2_RK
 
ADC_SQR2_RK


	)

1309 
	#__HAL_ADC_SQR1_RK
 
ADC_SQR1_RK


	)

1310 
	#__HAL_ADC_CR2_CONTINUOUS
 
ADC_CR2_CONTINUOUS


	)

1311 
	#__HAL_ADC_CR1_DISCONTINUOUS
 
ADC_CR1_DISCONTINUOUS


	)

1312 
	#__HAL_ADC_CR1_SCANCONV
 
ADC_CR1_SCANCONV


	)

1313 
	#__HAL_ADC_CR2_EOCS–eùiÚ
 
ADC_CR2_EOCS–eùiÚ


	)

1314 
	#__HAL_ADC_CR2_DMACÚtReq
 
ADC_CR2_DMACÚtReq


	)

1315 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1316 
	#__HAL_ADC_JSQR
 
ADC_JSQR


	)

1318 
	#__HAL_ADC_CHSELR_CHANNEL
 
ADC_CHSELR_CHANNEL


	)

1319 
	#__HAL_ADC_CFGR1_REG_DISCCONTINUOUS
 
ADC_CFGR1_REG_DISCCONTINUOUS


	)

1320 
	#__HAL_ADC_CFGR1_AUTOOFF
 
ADC_CFGR1_AUTOOFF


	)

1321 
	#__HAL_ADC_CFGR1_AUTOWAIT
 
ADC_CFGR1_AUTOWAIT


	)

1322 
	#__HAL_ADC_CFGR1_CONTINUOUS
 
ADC_CFGR1_CONTINUOUS


	)

1323 
	#__HAL_ADC_CFGR1_OVERRUN
 
ADC_CFGR1_OVERRUN


	)

1324 
	#__HAL_ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR


	)

1325 
	#__HAL_ADC_CFGR1_DMACONTREQ
 
ADC_CFGR1_DMACONTREQ


	)

1334 
	#__HAL_DHR12R1_ALIGNEMENT
 
DAC_DHR12R1_ALIGNMENT


	)

1335 
	#__HAL_DHR12R2_ALIGNEMENT
 
DAC_DHR12R2_ALIGNMENT


	)

1336 
	#__HAL_DHR12RD_ALIGNEMENT
 
DAC_DHR12RD_ALIGNMENT


	)

1337 
	#IS_DAC_GENERATE_WAVE
 
IS_DAC_WAVE


	)

1346 
	#__HAL_FREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM1


	)

1347 
	#__HAL_UNFREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM1


	)

1348 
	#__HAL_FREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM2


	)

1349 
	#__HAL_UNFREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM2


	)

1350 
	#__HAL_FREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM3


	)

1351 
	#__HAL_UNFREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM3


	)

1352 
	#__HAL_FREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM4


	)

1353 
	#__HAL_UNFREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM4


	)

1354 
	#__HAL_FREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM5


	)

1355 
	#__HAL_UNFREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM5


	)

1356 
	#__HAL_FREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM6


	)

1357 
	#__HAL_UNFREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM6


	)

1358 
	#__HAL_FREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM7


	)

1359 
	#__HAL_UNFREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM7


	)

1360 
	#__HAL_FREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM8


	)

1361 
	#__HAL_UNFREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM8


	)

1363 
	#__HAL_FREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM9


	)

1364 
	#__HAL_UNFREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM9


	)

1365 
	#__HAL_FREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM10


	)

1366 
	#__HAL_UNFREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM10


	)

1367 
	#__HAL_FREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM11


	)

1368 
	#__HAL_UNFREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM11


	)

1369 
	#__HAL_FREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM12


	)

1370 
	#__HAL_UNFREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM12


	)

1371 
	#__HAL_FREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM13


	)

1372 
	#__HAL_UNFREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM13


	)

1373 
	#__HAL_FREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM14


	)

1374 
	#__HAL_UNFREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM14


	)

1375 
	#__HAL_FREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN2


	)

1376 
	#__HAL_UNFREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN2


	)

1379 
	#__HAL_FREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM15


	)

1380 
	#__HAL_UNFREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM15


	)

1381 
	#__HAL_FREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM16


	)

1382 
	#__HAL_UNFREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM16


	)

1383 
	#__HAL_FREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM17


	)

1384 
	#__HAL_UNFREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM17


	)

1385 
	#__HAL_FREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_FREEZE_RTC


	)

1386 
	#__HAL_UNFREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_RTC


	)

1387 
	#__HAL_FREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_WWDG


	)

1388 
	#__HAL_UNFREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_WWDG


	)

1389 
	#__HAL_FREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_IWDG


	)

1390 
	#__HAL_UNFREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_IWDG


	)

1391 
	#__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT


	)

1392 
	#__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT


	)

1393 
	#__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT


	)

1394 
	#__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT


	)

1395 
	#__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT


	)

1396 
	#__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT


	)

1397 
	#__HAL_FREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN1


	)

1398 
	#__HAL_UNFREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN1


	)

1399 
	#__HAL_FREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM1


	)

1400 
	#__HAL_UNFREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM1


	)

1401 
	#__HAL_FREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM2


	)

1402 
	#__HAL_UNFREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM2


	)

1411 #ià
defšed
(
STM32F3
)

1412 
	#COMP_START
 
__HAL_COMP_ENABLE


	)

1413 
	#COMP_STOP
 
__HAL_COMP_DISABLE


	)

1414 
	#COMP_LOCK
 
__HAL_COMP_LOCK


	)

1416 #ià
defšed
(
STM32F301x8
è|| defšed(
STM32F302x8
è|| defšed(
STM32F318xx
è|| defšed(
STM32F303x8
è|| defšed(
STM32F334x8
è|| defšed(
STM32F328xx
)

1417 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1418 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1419 
	`__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

	)

1420 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1421 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1422 
	`__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

	)

1423 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1424 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1425 
	`__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

	)

1426 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1427 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1428 
	`__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

	)

1429 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1430 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1431 
	`__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

	)

1432 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1433 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1434 
	`__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

	)

1435 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1436 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1437 
	`__HAL_COMP_COMP6_EXTI_GET_FLAG
())

	)

1438 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1439 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1440 
	`__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

	)

1442 #ià
defšed
(
STM32F302xE
è|| defšed(
STM32F302xC
)

1443 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1444 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1445 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1446 
	`__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

	)

1447 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1448 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1449 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1450 
	`__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

	)

1451 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1452 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1453 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1454 
	`__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

	)

1455 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1456 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1457 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1458 
	`__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

	)

1459 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1460 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1461 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1462 
	`__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

	)

1463 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1464 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1465 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1466 
	`__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

	)

1467 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1468 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1469 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1470 
	`__HAL_COMP_COMP6_EXTI_GET_FLAG
())

	)

1471 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1472 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1473 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1474 
	`__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

	)

1476 #ià
defšed
(
STM32F303xE
è|| defšed(
STM32F398xx
è|| defšed(
STM32F303xC
è|| defšed(
STM32F358xx
)

1477 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1478 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1479 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE
() : \

1480 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1481 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE
() : \

1482 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
() : \

1483 
	`__HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE
())

	)

1484 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1485 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1486 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE
() : \

1487 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1488 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE
() : \

1489 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
() : \

1490 
	`__HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE
())

	)

1491 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1492 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1493 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE
() : \

1494 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1495 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE
() : \

1496 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
() : \

1497 
	`__HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE
())

	)

1498 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1499 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1500 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE
() : \

1501 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1502 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE
() : \

1503 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
() : \

1504 
	`__HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE
())

	)

1505 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1506 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1507 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_ENABLE_IT
() : \

1508 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1509 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_ENABLE_IT
() : \

1510 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_ENABLE_IT
() : \

1511 
	`__HAL_COMP_COMP7_EXTI_ENABLE_IT
())

	)

1512 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1513 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1514 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_DISABLE_IT
() : \

1515 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1516 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_DISABLE_IT
() : \

1517 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_DISABLE_IT
() : \

1518 
	`__HAL_COMP_COMP7_EXTI_DISABLE_IT
())

	)

1519 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1520 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1521 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_GET_FLAG
() : \

1522 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1523 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_GET_FLAG
() : \

1524 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_GET_FLAG
() : \

1525 
	`__HAL_COMP_COMP7_EXTI_GET_FLAG
())

	)

1526 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1527 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1528 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_CLEAR_FLAG
() : \

1529 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1530 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_CLEAR_FLAG
() : \

1531 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
() : \

1532 
	`__HAL_COMP_COMP7_EXTI_CLEAR_FLAG
())

	)

1534 #ià
defšed
(
STM32F373xC
è||defšed(
STM32F378xx
)

1535 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1536 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

	)

1537 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1538 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

	)

1539 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1540 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

	)

1541 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1542 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

	)

1543 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1544 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

	)

1545 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1546 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

	)

1547 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1548 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
())

	)

1549 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1550 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

	)

1553 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1554 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

	)

1555 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1556 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

	)

1557 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1558 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

	)

1559 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1560 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

	)

1561 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1562 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

	)

1563 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1564 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

	)

1565 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1566 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
())

	)

1567 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1568 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

	)

1571 
	#__HAL_COMP_GET_EXTI_LINE
 
COMP_GET_EXTI_LINE


	)

1573 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1578 
	#__HAL_COMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
	`__HAL_COMP_IS_LOCKED
(__HANDLE__))

	)

1584 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1588 
	#HAL_COMP_S¹_IT
 
HAL_COMP_S¹


	)

1589 
	#HAL_COMP_StÝ_IT
 
HAL_COMP_StÝ


	)

1599 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WAVE_NONE
) || \

1600 ((
WAVE
è=ð
DAC_WAVE_NOISE
)|| \

1601 ((
WAVE
è=ð
DAC_WAVE_TRIANGLE
))

	)

1611 
	#IS_WRPAREA
 
IS_OB_WRPAREA


	)

1612 
	#IS_TYPEPROGRAM
 
IS_FLASH_TYPEPROGRAM


	)

1613 
	#IS_TYPEPROGRAMFLASH
 
IS_FLASH_TYPEPROGRAM


	)

1614 
	#IS_TYPEERASE
 
IS_FLASH_TYPEERASE


	)

1615 
	#IS_NBSECTORS
 
IS_FLASH_NBSECTORS


	)

1616 
	#IS_OB_WDG_SOURCE
 
IS_OB_IWDG_SOURCE


	)

1626 
	#__HAL_I2C_RESET_CR2
 
I2C_RESET_CR2


	)

1627 
	#__HAL_I2C_GENERATE_START
 
I2C_GENERATE_START


	)

1628 #ià
defšed
(
STM32F1
)

1629 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQRANGE


	)

1631 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQ_RANGE


	)

1633 
	#__HAL_I2C_RISE_TIME
 
I2C_RISE_TIME


	)

1634 
	#__HAL_I2C_SPEED_STANDARD
 
I2C_SPEED_STANDARD


	)

1635 
	#__HAL_I2C_SPEED_FAST
 
I2C_SPEED_FAST


	)

1636 
	#__HAL_I2C_SPEED
 
I2C_SPEED


	)

1637 
	#__HAL_I2C_7BIT_ADD_WRITE
 
I2C_7BIT_ADD_WRITE


	)

1638 
	#__HAL_I2C_7BIT_ADD_READ
 
I2C_7BIT_ADD_READ


	)

1639 
	#__HAL_I2C_10BIT_ADDRESS
 
I2C_10BIT_ADDRESS


	)

1640 
	#__HAL_I2C_10BIT_HEADER_WRITE
 
I2C_10BIT_HEADER_WRITE


	)

1641 
	#__HAL_I2C_10BIT_HEADER_READ
 
I2C_10BIT_HEADER_READ


	)

1642 
	#__HAL_I2C_MEM_ADD_MSB
 
I2C_MEM_ADD_MSB


	)

1643 
	#__HAL_I2C_MEM_ADD_LSB
 
I2C_MEM_ADD_LSB


	)

1644 
	#__HAL_I2C_FREQRANGE
 
I2C_FREQRANGE


	)

1653 
	#IS_I2S_INSTANCE
 
IS_I2S_ALL_INSTANCE


	)

1654 
	#IS_I2S_INSTANCE_EXT
 
IS_I2S_ALL_INSTANCE_EXT


	)

1664 
	#__IRDA_DISABLE
 
__HAL_IRDA_DISABLE


	)

1665 
	#__IRDA_ENABLE
 
__HAL_IRDA_ENABLE


	)

1667 
	#__HAL_IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1668 
	#__HAL_IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1669 
	#__IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1670 
	#__IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1672 
	#IS_IRDA_ONEBIT_SAMPLE
 
IS_IRDA_ONE_BIT_SAMPLE


	)

1683 
	#__HAL_IWDG_ENABLE_WRITE_ACCESS
 
IWDG_ENABLE_WRITE_ACCESS


	)

1684 
	#__HAL_IWDG_DISABLE_WRITE_ACCESS
 
IWDG_DISABLE_WRITE_ACCESS


	)

1694 
	#__HAL_LPTIM_ENABLE_INTERRUPT
 
__HAL_LPTIM_ENABLE_IT


	)

1695 
	#__HAL_LPTIM_DISABLE_INTERRUPT
 
__HAL_LPTIM_DISABLE_IT


	)

1696 
	#__HAL_LPTIM_GET_ITSTATUS
 
__HAL_LPTIM_GET_IT_SOURCE


	)

1706 
	#__OPAMP_CSR_OPAXPD
 
OPAMP_CSR_OPAXPD


	)

1707 
	#__OPAMP_CSR_S3SELX
 
OPAMP_CSR_S3SELX


	)

1708 
	#__OPAMP_CSR_S4SELX
 
OPAMP_CSR_S4SELX


	)

1709 
	#__OPAMP_CSR_S5SELX
 
OPAMP_CSR_S5SELX


	)

1710 
	#__OPAMP_CSR_S6SELX
 
OPAMP_CSR_S6SELX


	)

1711 
	#__OPAMP_CSR_OPAXCAL_L
 
OPAMP_CSR_OPAXCAL_L


	)

1712 
	#__OPAMP_CSR_OPAXCAL_H
 
OPAMP_CSR_OPAXCAL_H


	)

1713 
	#__OPAMP_CSR_OPAXLPM
 
OPAMP_CSR_OPAXLPM


	)

1714 
	#__OPAMP_CSR_ALL_SWITCHES
 
OPAMP_CSR_ALL_SWITCHES


	)

1715 
	#__OPAMP_CSR_ANAWSELX
 
OPAMP_CSR_ANAWSELX


	)

1716 
	#__OPAMP_CSR_OPAXCALOUT
 
OPAMP_CSR_OPAXCALOUT


	)

1717 
	#__OPAMP_OFFSET_TRIM_BITSPOSITION
 
OPAMP_OFFSET_TRIM_BITSPOSITION


	)

1718 
	#__OPAMP_OFFSET_TRIM_SET
 
OPAMP_OFFSET_TRIM_SET


	)

1728 
	#__HAL_PVD_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1729 
	#__HAL_PVD_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1730 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1731 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1732 
	#__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1733 
	#__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1734 
	#__HAL_PVM_EVENT_DISABLE
 
__HAL_PWR_PVM_EVENT_DISABLE


	)

1735 
	#__HAL_PVM_EVENT_ENABLE
 
__HAL_PWR_PVM_EVENT_ENABLE


	)

1736 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE


	)

1737 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE


	)

1738 
	#__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE


	)

1739 
	#__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE


	)

1740 
	#__HAL_PWR_INTERNALWAKEUP_DISABLE
 
HAL_PWREx_Di§bËIÁ”ÇlWakeUpLše


	)

1741 
	#__HAL_PWR_INTERNALWAKEUP_ENABLE
 
HAL_PWREx_EÇbËIÁ”ÇlWakeUpLše


	)

1742 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE
 
HAL_PWREx_Di§bËPuÎUpPuÎDownCÚfig


	)

1743 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE
 
HAL_PWREx_EÇbËPuÎUpPuÎDownCÚfig


	)

1744 
	#__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER
(èdØ{ 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(); } 0)

	)

1745 
	#__HAL_PWR_PVD_EXTI_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1746 
	#__HAL_PWR_PVD_EXTI_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1747 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1748 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1749 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1750 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1751 
	#__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1752 
	#__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1753 
	#__HAL_PWR_PVM_DISABLE
(èdØ{ 
	`HAL_PWREx_Di§bËPVM1
();
	`HAL_PWREx_Di§bËPVM2
();
	`HAL_PWREx_Di§bËPVM3
();
	`HAL_PWREx_Di§bËPVM4
(); } 0)

	)

1754 
	#__HAL_PWR_PVM_ENABLE
(èdØ{ 
	`HAL_PWREx_EÇbËPVM1
();
	`HAL_PWREx_EÇbËPVM2
();
	`HAL_PWREx_EÇbËPVM3
();
	`HAL_PWREx_EÇbËPVM4
(); } 0)

	)

1755 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE
 
HAL_PWREx_Di§bËSRAM2CÚ‹ÁR‘’tiÚ


	)

1756 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE
 
HAL_PWREx_EÇbËSRAM2CÚ‹ÁR‘’tiÚ


	)

1757 
	#__HAL_PWR_VDDIO2_DISABLE
 
HAL_PWREx_Di§bËVddIO2


	)

1758 
	#__HAL_PWR_VDDIO2_ENABLE
 
HAL_PWREx_EÇbËVddIO2


	)

1759 
	#__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE


	)

1760 
	#__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE


	)

1761 
	#__HAL_PWR_VDDUSB_DISABLE
 
HAL_PWREx_Di§bËVddUSB


	)

1762 
	#__HAL_PWR_VDDUSB_ENABLE
 
HAL_PWREx_EÇbËVddUSB


	)

1764 #ià
defšed
 (
STM32F4
)

1765 
	#__HAL_PVD_EXTI_ENABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
()

	)

1766 
	#__HAL_PVD_EXTI_DISABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
()

	)

1767 
	#__HAL_PVD_EXTI_GET_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GET_FLAG
()

	)

1768 
	#__HAL_PVD_EXTI_CLEAR_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
()

	)

1769 
	#__HAL_PVD_EXTI_GENERATE_SWIT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GENERATE_SWIT
()

	)

1771 
	#__HAL_PVD_EXTI_CLEAR_FLAG
 
__HAL_PWR_PVD_EXTI_CLEAR_FLAG


	)

1772 
	#__HAL_PVD_EXTI_DISABLE_IT
 
__HAL_PWR_PVD_EXTI_DISABLE_IT


	)

1773 
	#__HAL_PVD_EXTI_ENABLE_IT
 
__HAL_PWR_PVD_EXTI_ENABLE_IT


	)

1774 
	#__HAL_PVD_EXTI_GENERATE_SWIT
 
__HAL_PWR_PVD_EXTI_GENERATE_SWIT


	)

1775 
	#__HAL_PVD_EXTI_GET_FLAG
 
__HAL_PWR_PVD_EXTI_GET_FLAG


	)

1786 
	#RCC_StÝWakeUpClock_MSI
 
RCC_STOP_WAKEUPCLOCK_MSI


	)

1787 
	#RCC_StÝWakeUpClock_HSI
 
RCC_STOP_WAKEUPCLOCK_HSI


	)

1789 
	#HAL_RCC_CCSC®lback
 
HAL_RCC_CSSC®lback


	)

1790 
	#HAL_RC48_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_RCCEx_EÇbËHSI48_VREFINT
(è: 
	`HAL_RCCEx_Di§bËHSI48_VREFINT
())

	)

1792 
	#__ADC_CLK_DISABLE
 
__HAL_RCC_ADC_CLK_DISABLE


	)

1793 
	#__ADC_CLK_ENABLE
 
__HAL_RCC_ADC_CLK_ENABLE


	)

1794 
	#__ADC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC_CLK_SLEEP_DISABLE


	)

1795 
	#__ADC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC_CLK_SLEEP_ENABLE


	)

1796 
	#__ADC_FORCE_RESET
 
__HAL_RCC_ADC_FORCE_RESET


	)

1797 
	#__ADC_RELEASE_RESET
 
__HAL_RCC_ADC_RELEASE_RESET


	)

1798 
	#__ADC1_CLK_DISABLE
 
__HAL_RCC_ADC1_CLK_DISABLE


	)

1799 
	#__ADC1_CLK_ENABLE
 
__HAL_RCC_ADC1_CLK_ENABLE


	)

1800 
	#__ADC1_FORCE_RESET
 
__HAL_RCC_ADC1_FORCE_RESET


	)

1801 
	#__ADC1_RELEASE_RESET
 
__HAL_RCC_ADC1_RELEASE_RESET


	)

1802 
	#__ADC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE


	)

1803 
	#__ADC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE


	)

1804 
	#__ADC2_CLK_DISABLE
 
__HAL_RCC_ADC2_CLK_DISABLE


	)

1805 
	#__ADC2_CLK_ENABLE
 
__HAL_RCC_ADC2_CLK_ENABLE


	)

1806 
	#__ADC2_FORCE_RESET
 
__HAL_RCC_ADC2_FORCE_RESET


	)

1807 
	#__ADC2_RELEASE_RESET
 
__HAL_RCC_ADC2_RELEASE_RESET


	)

1808 
	#__ADC3_CLK_DISABLE
 
__HAL_RCC_ADC3_CLK_DISABLE


	)

1809 
	#__ADC3_CLK_ENABLE
 
__HAL_RCC_ADC3_CLK_ENABLE


	)

1810 
	#__ADC3_FORCE_RESET
 
__HAL_RCC_ADC3_FORCE_RESET


	)

1811 
	#__ADC3_RELEASE_RESET
 
__HAL_RCC_ADC3_RELEASE_RESET


	)

1812 
	#__AES_CLK_DISABLE
 
__HAL_RCC_AES_CLK_DISABLE


	)

1813 
	#__AES_CLK_ENABLE
 
__HAL_RCC_AES_CLK_ENABLE


	)

1814 
	#__AES_CLK_SLEEP_DISABLE
 
__HAL_RCC_AES_CLK_SLEEP_DISABLE


	)

1815 
	#__AES_CLK_SLEEP_ENABLE
 
__HAL_RCC_AES_CLK_SLEEP_ENABLE


	)

1816 
	#__AES_FORCE_RESET
 
__HAL_RCC_AES_FORCE_RESET


	)

1817 
	#__AES_RELEASE_RESET
 
__HAL_RCC_AES_RELEASE_RESET


	)

1818 
	#__CRYP_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE


	)

1819 
	#__CRYP_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE


	)

1820 
	#__CRYP_CLK_ENABLE
 
__HAL_RCC_CRYP_CLK_ENABLE


	)

1821 
	#__CRYP_CLK_DISABLE
 
__HAL_RCC_CRYP_CLK_DISABLE


	)

1822 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

1823 
	#__CRYP_RELEASE_RESET
 
__HAL_RCC_CRYP_RELEASE_RESET


	)

1824 
	#__AFIO_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

1825 
	#__AFIO_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

1826 
	#__AFIO_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

1827 
	#__AFIO_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

1828 
	#__AHB_FORCE_RESET
 
__HAL_RCC_AHB_FORCE_RESET


	)

1829 
	#__AHB_RELEASE_RESET
 
__HAL_RCC_AHB_RELEASE_RESET


	)

1830 
	#__AHB1_FORCE_RESET
 
__HAL_RCC_AHB1_FORCE_RESET


	)

1831 
	#__AHB1_RELEASE_RESET
 
__HAL_RCC_AHB1_RELEASE_RESET


	)

1832 
	#__AHB2_FORCE_RESET
 
__HAL_RCC_AHB2_FORCE_RESET


	)

1833 
	#__AHB2_RELEASE_RESET
 
__HAL_RCC_AHB2_RELEASE_RESET


	)

1834 
	#__AHB3_FORCE_RESET
 
__HAL_RCC_AHB3_FORCE_RESET


	)

1835 
	#__AHB3_RELEASE_RESET
 
__HAL_RCC_AHB3_RELEASE_RESET


	)

1836 
	#__APB1_FORCE_RESET
 
__HAL_RCC_APB1_FORCE_RESET


	)

1837 
	#__APB1_RELEASE_RESET
 
__HAL_RCC_APB1_RELEASE_RESET


	)

1838 
	#__APB2_FORCE_RESET
 
__HAL_RCC_APB2_FORCE_RESET


	)

1839 
	#__APB2_RELEASE_RESET
 
__HAL_RCC_APB2_RELEASE_RESET


	)

1840 
	#__BKP_CLK_DISABLE
 
__HAL_RCC_BKP_CLK_DISABLE


	)

1841 
	#__BKP_CLK_ENABLE
 
__HAL_RCC_BKP_CLK_ENABLE


	)

1842 
	#__BKP_FORCE_RESET
 
__HAL_RCC_BKP_FORCE_RESET


	)

1843 
	#__BKP_RELEASE_RESET
 
__HAL_RCC_BKP_RELEASE_RESET


	)

1844 
	#__CAN1_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1845 
	#__CAN1_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1846 
	#__CAN1_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_DISABLE


	)

1847 
	#__CAN1_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_ENABLE


	)

1848 
	#__CAN1_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1849 
	#__CAN1_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1850 
	#__CAN_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1851 
	#__CAN_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1852 
	#__CAN_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1853 
	#__CAN_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1854 
	#__CAN2_CLK_DISABLE
 
__HAL_RCC_CAN2_CLK_DISABLE


	)

1855 
	#__CAN2_CLK_ENABLE
 
__HAL_RCC_CAN2_CLK_ENABLE


	)

1856 
	#__CAN2_FORCE_RESET
 
__HAL_RCC_CAN2_FORCE_RESET


	)

1857 
	#__CAN2_RELEASE_RESET
 
__HAL_RCC_CAN2_RELEASE_RESET


	)

1858 
	#__CEC_CLK_DISABLE
 
__HAL_RCC_CEC_CLK_DISABLE


	)

1859 
	#__CEC_CLK_ENABLE
 
__HAL_RCC_CEC_CLK_ENABLE


	)

1860 
	#__COMP_CLK_DISABLE
 
__HAL_RCC_COMP_CLK_DISABLE


	)

1861 
	#__COMP_CLK_ENABLE
 
__HAL_RCC_COMP_CLK_ENABLE


	)

1862 
	#__COMP_FORCE_RESET
 
__HAL_RCC_COMP_FORCE_RESET


	)

1863 
	#__COMP_RELEASE_RESET
 
__HAL_RCC_COMP_RELEASE_RESET


	)

1864 
	#__COMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_COMP_CLK_SLEEP_ENABLE


	)

1865 
	#__COMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_COMP_CLK_SLEEP_DISABLE


	)

1866 
	#__CEC_FORCE_RESET
 
__HAL_RCC_CEC_FORCE_RESET


	)

1867 
	#__CEC_RELEASE_RESET
 
__HAL_RCC_CEC_RELEASE_RESET


	)

1868 
	#__CRC_CLK_DISABLE
 
__HAL_RCC_CRC_CLK_DISABLE


	)

1869 
	#__CRC_CLK_ENABLE
 
__HAL_RCC_CRC_CLK_ENABLE


	)

1870 
	#__CRC_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRC_CLK_SLEEP_DISABLE


	)

1871 
	#__CRC_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRC_CLK_SLEEP_ENABLE


	)

1872 
	#__CRC_FORCE_RESET
 
__HAL_RCC_CRC_FORCE_RESET


	)

1873 
	#__CRC_RELEASE_RESET
 
__HAL_RCC_CRC_RELEASE_RESET


	)

1874 
	#__DAC_CLK_DISABLE
 
__HAL_RCC_DAC_CLK_DISABLE


	)

1875 
	#__DAC_CLK_ENABLE
 
__HAL_RCC_DAC_CLK_ENABLE


	)

1876 
	#__DAC_FORCE_RESET
 
__HAL_RCC_DAC_FORCE_RESET


	)

1877 
	#__DAC_RELEASE_RESET
 
__HAL_RCC_DAC_RELEASE_RESET


	)

1878 
	#__DAC1_CLK_DISABLE
 
__HAL_RCC_DAC1_CLK_DISABLE


	)

1879 
	#__DAC1_CLK_ENABLE
 
__HAL_RCC_DAC1_CLK_ENABLE


	)

1880 
	#__DAC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_DISABLE


	)

1881 
	#__DAC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_ENABLE


	)

1882 
	#__DAC1_FORCE_RESET
 
__HAL_RCC_DAC1_FORCE_RESET


	)

1883 
	#__DAC1_RELEASE_RESET
 
__HAL_RCC_DAC1_RELEASE_RESET


	)

1884 
	#__DBGMCU_CLK_ENABLE
 
__HAL_RCC_DBGMCU_CLK_ENABLE


	)

1885 
	#__DBGMCU_CLK_DISABLE
 
__HAL_RCC_DBGMCU_CLK_DISABLE


	)

1886 
	#__DBGMCU_FORCE_RESET
 
__HAL_RCC_DBGMCU_FORCE_RESET


	)

1887 
	#__DBGMCU_RELEASE_RESET
 
__HAL_RCC_DBGMCU_RELEASE_RESET


	)

1888 
	#__DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM_CLK_DISABLE


	)

1889 
	#__DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM_CLK_ENABLE


	)

1890 
	#__DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE


	)

1891 
	#__DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE


	)

1892 
	#__DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM_FORCE_RESET


	)

1893 
	#__DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM_RELEASE_RESET


	)

1894 
	#__DMA1_CLK_DISABLE
 
__HAL_RCC_DMA1_CLK_DISABLE


	)

1895 
	#__DMA1_CLK_ENABLE
 
__HAL_RCC_DMA1_CLK_ENABLE


	)

1896 
	#__DMA1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE


	)

1897 
	#__DMA1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE


	)

1898 
	#__DMA1_FORCE_RESET
 
__HAL_RCC_DMA1_FORCE_RESET


	)

1899 
	#__DMA1_RELEASE_RESET
 
__HAL_RCC_DMA1_RELEASE_RESET


	)

1900 
	#__DMA2_CLK_DISABLE
 
__HAL_RCC_DMA2_CLK_DISABLE


	)

1901 
	#__DMA2_CLK_ENABLE
 
__HAL_RCC_DMA2_CLK_ENABLE


	)

1902 
	#__DMA2_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE


	)

1903 
	#__DMA2_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE


	)

1904 
	#__DMA2_FORCE_RESET
 
__HAL_RCC_DMA2_FORCE_RESET


	)

1905 
	#__DMA2_RELEASE_RESET
 
__HAL_RCC_DMA2_RELEASE_RESET


	)

1906 
	#__ETHMAC_CLK_DISABLE
 
__HAL_RCC_ETHMAC_CLK_DISABLE


	)

1907 
	#__ETHMAC_CLK_ENABLE
 
__HAL_RCC_ETHMAC_CLK_ENABLE


	)

1908 
	#__ETHMAC_FORCE_RESET
 
__HAL_RCC_ETHMAC_FORCE_RESET


	)

1909 
	#__ETHMAC_RELEASE_RESET
 
__HAL_RCC_ETHMAC_RELEASE_RESET


	)

1910 
	#__ETHMACRX_CLK_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_DISABLE


	)

1911 
	#__ETHMACRX_CLK_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_ENABLE


	)

1912 
	#__ETHMACTX_CLK_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_DISABLE


	)

1913 
	#__ETHMACTX_CLK_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_ENABLE


	)

1914 
	#__FIREWALL_CLK_DISABLE
 
__HAL_RCC_FIREWALL_CLK_DISABLE


	)

1915 
	#__FIREWALL_CLK_ENABLE
 
__HAL_RCC_FIREWALL_CLK_ENABLE


	)

1916 
	#__FLASH_CLK_DISABLE
 
__HAL_RCC_FLASH_CLK_DISABLE


	)

1917 
	#__FLASH_CLK_ENABLE
 
__HAL_RCC_FLASH_CLK_ENABLE


	)

1918 
	#__FLASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_DISABLE


	)

1919 
	#__FLASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_ENABLE


	)

1920 
	#__FLASH_FORCE_RESET
 
__HAL_RCC_FLASH_FORCE_RESET


	)

1921 
	#__FLASH_RELEASE_RESET
 
__HAL_RCC_FLASH_RELEASE_RESET


	)

1922 
	#__FLITF_CLK_DISABLE
 
__HAL_RCC_FLITF_CLK_DISABLE


	)

1923 
	#__FLITF_CLK_ENABLE
 
__HAL_RCC_FLITF_CLK_ENABLE


	)

1924 
	#__FLITF_FORCE_RESET
 
__HAL_RCC_FLITF_FORCE_RESET


	)

1925 
	#__FLITF_RELEASE_RESET
 
__HAL_RCC_FLITF_RELEASE_RESET


	)

1926 
	#__FLITF_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_ENABLE


	)

1927 
	#__FLITF_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_DISABLE


	)

1928 
	#__FMC_CLK_DISABLE
 
__HAL_RCC_FMC_CLK_DISABLE


	)

1929 
	#__FMC_CLK_ENABLE
 
__HAL_RCC_FMC_CLK_ENABLE


	)

1930 
	#__FMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FMC_CLK_SLEEP_DISABLE


	)

1931 
	#__FMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FMC_CLK_SLEEP_ENABLE


	)

1932 
	#__FMC_FORCE_RESET
 
__HAL_RCC_FMC_FORCE_RESET


	)

1933 
	#__FMC_RELEASE_RESET
 
__HAL_RCC_FMC_RELEASE_RESET


	)

1934 
	#__FSMC_CLK_DISABLE
 
__HAL_RCC_FSMC_CLK_DISABLE


	)

1935 
	#__FSMC_CLK_ENABLE
 
__HAL_RCC_FSMC_CLK_ENABLE


	)

1936 
	#__GPIOA_CLK_DISABLE
 
__HAL_RCC_GPIOA_CLK_DISABLE


	)

1937 
	#__GPIOA_CLK_ENABLE
 
__HAL_RCC_GPIOA_CLK_ENABLE


	)

1938 
	#__GPIOA_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE


	)

1939 
	#__GPIOA_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE


	)

1940 
	#__GPIOA_FORCE_RESET
 
__HAL_RCC_GPIOA_FORCE_RESET


	)

1941 
	#__GPIOA_RELEASE_RESET
 
__HAL_RCC_GPIOA_RELEASE_RESET


	)

1942 
	#__GPIOB_CLK_DISABLE
 
__HAL_RCC_GPIOB_CLK_DISABLE


	)

1943 
	#__GPIOB_CLK_ENABLE
 
__HAL_RCC_GPIOB_CLK_ENABLE


	)

1944 
	#__GPIOB_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE


	)

1945 
	#__GPIOB_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE


	)

1946 
	#__GPIOB_FORCE_RESET
 
__HAL_RCC_GPIOB_FORCE_RESET


	)

1947 
	#__GPIOB_RELEASE_RESET
 
__HAL_RCC_GPIOB_RELEASE_RESET


	)

1948 
	#__GPIOC_CLK_DISABLE
 
__HAL_RCC_GPIOC_CLK_DISABLE


	)

1949 
	#__GPIOC_CLK_ENABLE
 
__HAL_RCC_GPIOC_CLK_ENABLE


	)

1950 
	#__GPIOC_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE


	)

1951 
	#__GPIOC_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE


	)

1952 
	#__GPIOC_FORCE_RESET
 
__HAL_RCC_GPIOC_FORCE_RESET


	)

1953 
	#__GPIOC_RELEASE_RESET
 
__HAL_RCC_GPIOC_RELEASE_RESET


	)

1954 
	#__GPIOD_CLK_DISABLE
 
__HAL_RCC_GPIOD_CLK_DISABLE


	)

1955 
	#__GPIOD_CLK_ENABLE
 
__HAL_RCC_GPIOD_CLK_ENABLE


	)

1956 
	#__GPIOD_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE


	)

1957 
	#__GPIOD_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE


	)

1958 
	#__GPIOD_FORCE_RESET
 
__HAL_RCC_GPIOD_FORCE_RESET


	)

1959 
	#__GPIOD_RELEASE_RESET
 
__HAL_RCC_GPIOD_RELEASE_RESET


	)

1960 
	#__GPIOE_CLK_DISABLE
 
__HAL_RCC_GPIOE_CLK_DISABLE


	)

1961 
	#__GPIOE_CLK_ENABLE
 
__HAL_RCC_GPIOE_CLK_ENABLE


	)

1962 
	#__GPIOE_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE


	)

1963 
	#__GPIOE_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE


	)

1964 
	#__GPIOE_FORCE_RESET
 
__HAL_RCC_GPIOE_FORCE_RESET


	)

1965 
	#__GPIOE_RELEASE_RESET
 
__HAL_RCC_GPIOE_RELEASE_RESET


	)

1966 
	#__GPIOF_CLK_DISABLE
 
__HAL_RCC_GPIOF_CLK_DISABLE


	)

1967 
	#__GPIOF_CLK_ENABLE
 
__HAL_RCC_GPIOF_CLK_ENABLE


	)

1968 
	#__GPIOF_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE


	)

1969 
	#__GPIOF_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE


	)

1970 
	#__GPIOF_FORCE_RESET
 
__HAL_RCC_GPIOF_FORCE_RESET


	)

1971 
	#__GPIOF_RELEASE_RESET
 
__HAL_RCC_GPIOF_RELEASE_RESET


	)

1972 
	#__GPIOG_CLK_DISABLE
 
__HAL_RCC_GPIOG_CLK_DISABLE


	)

1973 
	#__GPIOG_CLK_ENABLE
 
__HAL_RCC_GPIOG_CLK_ENABLE


	)

1974 
	#__GPIOG_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE


	)

1975 
	#__GPIOG_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE


	)

1976 
	#__GPIOG_FORCE_RESET
 
__HAL_RCC_GPIOG_FORCE_RESET


	)

1977 
	#__GPIOG_RELEASE_RESET
 
__HAL_RCC_GPIOG_RELEASE_RESET


	)

1978 
	#__GPIOH_CLK_DISABLE
 
__HAL_RCC_GPIOH_CLK_DISABLE


	)

1979 
	#__GPIOH_CLK_ENABLE
 
__HAL_RCC_GPIOH_CLK_ENABLE


	)

1980 
	#__GPIOH_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE


	)

1981 
	#__GPIOH_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE


	)

1982 
	#__GPIOH_FORCE_RESET
 
__HAL_RCC_GPIOH_FORCE_RESET


	)

1983 
	#__GPIOH_RELEASE_RESET
 
__HAL_RCC_GPIOH_RELEASE_RESET


	)

1984 
	#__I2C1_CLK_DISABLE
 
__HAL_RCC_I2C1_CLK_DISABLE


	)

1985 
	#__I2C1_CLK_ENABLE
 
__HAL_RCC_I2C1_CLK_ENABLE


	)

1986 
	#__I2C1_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE


	)

1987 
	#__I2C1_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE


	)

1988 
	#__I2C1_FORCE_RESET
 
__HAL_RCC_I2C1_FORCE_RESET


	)

1989 
	#__I2C1_RELEASE_RESET
 
__HAL_RCC_I2C1_RELEASE_RESET


	)

1990 
	#__I2C2_CLK_DISABLE
 
__HAL_RCC_I2C2_CLK_DISABLE


	)

1991 
	#__I2C2_CLK_ENABLE
 
__HAL_RCC_I2C2_CLK_ENABLE


	)

1992 
	#__I2C2_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE


	)

1993 
	#__I2C2_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE


	)

1994 
	#__I2C2_FORCE_RESET
 
__HAL_RCC_I2C2_FORCE_RESET


	)

1995 
	#__I2C2_RELEASE_RESET
 
__HAL_RCC_I2C2_RELEASE_RESET


	)

1996 
	#__I2C3_CLK_DISABLE
 
__HAL_RCC_I2C3_CLK_DISABLE


	)

1997 
	#__I2C3_CLK_ENABLE
 
__HAL_RCC_I2C3_CLK_ENABLE


	)

1998 
	#__I2C3_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE


	)

1999 
	#__I2C3_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE


	)

2000 
	#__I2C3_FORCE_RESET
 
__HAL_RCC_I2C3_FORCE_RESET


	)

2001 
	#__I2C3_RELEASE_RESET
 
__HAL_RCC_I2C3_RELEASE_RESET


	)

2002 
	#__LCD_CLK_DISABLE
 
__HAL_RCC_LCD_CLK_DISABLE


	)

2003 
	#__LCD_CLK_ENABLE
 
__HAL_RCC_LCD_CLK_ENABLE


	)

2004 
	#__LCD_CLK_SLEEP_DISABLE
 
__HAL_RCC_LCD_CLK_SLEEP_DISABLE


	)

2005 
	#__LCD_CLK_SLEEP_ENABLE
 
__HAL_RCC_LCD_CLK_SLEEP_ENABLE


	)

2006 
	#__LCD_FORCE_RESET
 
__HAL_RCC_LCD_FORCE_RESET


	)

2007 
	#__LCD_RELEASE_RESET
 
__HAL_RCC_LCD_RELEASE_RESET


	)

2008 
	#__LPTIM1_CLK_DISABLE
 
__HAL_RCC_LPTIM1_CLK_DISABLE


	)

2009 
	#__LPTIM1_CLK_ENABLE
 
__HAL_RCC_LPTIM1_CLK_ENABLE


	)

2010 
	#__LPTIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE


	)

2011 
	#__LPTIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE


	)

2012 
	#__LPTIM1_FORCE_RESET
 
__HAL_RCC_LPTIM1_FORCE_RESET


	)

2013 
	#__LPTIM1_RELEASE_RESET
 
__HAL_RCC_LPTIM1_RELEASE_RESET


	)

2014 
	#__LPTIM2_CLK_DISABLE
 
__HAL_RCC_LPTIM2_CLK_DISABLE


	)

2015 
	#__LPTIM2_CLK_ENABLE
 
__HAL_RCC_LPTIM2_CLK_ENABLE


	)

2016 
	#__LPTIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE


	)

2017 
	#__LPTIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE


	)

2018 
	#__LPTIM2_FORCE_RESET
 
__HAL_RCC_LPTIM2_FORCE_RESET


	)

2019 
	#__LPTIM2_RELEASE_RESET
 
__HAL_RCC_LPTIM2_RELEASE_RESET


	)

2020 
	#__LPUART1_CLK_DISABLE
 
__HAL_RCC_LPUART1_CLK_DISABLE


	)

2021 
	#__LPUART1_CLK_ENABLE
 
__HAL_RCC_LPUART1_CLK_ENABLE


	)

2022 
	#__LPUART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE


	)

2023 
	#__LPUART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE


	)

2024 
	#__LPUART1_FORCE_RESET
 
__HAL_RCC_LPUART1_FORCE_RESET


	)

2025 
	#__LPUART1_RELEASE_RESET
 
__HAL_RCC_LPUART1_RELEASE_RESET


	)

2026 
	#__OPAMP_CLK_DISABLE
 
__HAL_RCC_OPAMP_CLK_DISABLE


	)

2027 
	#__OPAMP_CLK_ENABLE
 
__HAL_RCC_OPAMP_CLK_ENABLE


	)

2028 
	#__OPAMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE


	)

2029 
	#__OPAMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE


	)

2030 
	#__OPAMP_FORCE_RESET
 
__HAL_RCC_OPAMP_FORCE_RESET


	)

2031 
	#__OPAMP_RELEASE_RESET
 
__HAL_RCC_OPAMP_RELEASE_RESET


	)

2032 
	#__OTGFS_CLK_DISABLE
 
__HAL_RCC_OTGFS_CLK_DISABLE


	)

2033 
	#__OTGFS_CLK_ENABLE
 
__HAL_RCC_OTGFS_CLK_ENABLE


	)

2034 
	#__OTGFS_CLK_SLEEP_DISABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE


	)

2035 
	#__OTGFS_CLK_SLEEP_ENABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE


	)

2036 
	#__OTGFS_FORCE_RESET
 
__HAL_RCC_OTGFS_FORCE_RESET


	)

2037 
	#__OTGFS_RELEASE_RESET
 
__HAL_RCC_OTGFS_RELEASE_RESET


	)

2038 
	#__PWR_CLK_DISABLE
 
__HAL_RCC_PWR_CLK_DISABLE


	)

2039 
	#__PWR_CLK_ENABLE
 
__HAL_RCC_PWR_CLK_ENABLE


	)

2040 
	#__PWR_CLK_SLEEP_DISABLE
 
__HAL_RCC_PWR_CLK_SLEEP_DISABLE


	)

2041 
	#__PWR_CLK_SLEEP_ENABLE
 
__HAL_RCC_PWR_CLK_SLEEP_ENABLE


	)

2042 
	#__PWR_FORCE_RESET
 
__HAL_RCC_PWR_FORCE_RESET


	)

2043 
	#__PWR_RELEASE_RESET
 
__HAL_RCC_PWR_RELEASE_RESET


	)

2044 
	#__QSPI_CLK_DISABLE
 
__HAL_RCC_QSPI_CLK_DISABLE


	)

2045 
	#__QSPI_CLK_ENABLE
 
__HAL_RCC_QSPI_CLK_ENABLE


	)

2046 
	#__QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE


	)

2047 
	#__QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE


	)

2048 
	#__QSPI_FORCE_RESET
 
__HAL_RCC_QSPI_FORCE_RESET


	)

2049 
	#__QSPI_RELEASE_RESET
 
__HAL_RCC_QSPI_RELEASE_RESET


	)

2050 
	#__RNG_CLK_DISABLE
 
__HAL_RCC_RNG_CLK_DISABLE


	)

2051 
	#__RNG_CLK_ENABLE
 
__HAL_RCC_RNG_CLK_ENABLE


	)

2052 
	#__RNG_CLK_SLEEP_DISABLE
 
__HAL_RCC_RNG_CLK_SLEEP_DISABLE


	)

2053 
	#__RNG_CLK_SLEEP_ENABLE
 
__HAL_RCC_RNG_CLK_SLEEP_ENABLE


	)

2054 
	#__RNG_FORCE_RESET
 
__HAL_RCC_RNG_FORCE_RESET


	)

2055 
	#__RNG_RELEASE_RESET
 
__HAL_RCC_RNG_RELEASE_RESET


	)

2056 
	#__SAI1_CLK_DISABLE
 
__HAL_RCC_SAI1_CLK_DISABLE


	)

2057 
	#__SAI1_CLK_ENABLE
 
__HAL_RCC_SAI1_CLK_ENABLE


	)

2058 
	#__SAI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_DISABLE


	)

2059 
	#__SAI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_ENABLE


	)

2060 
	#__SAI1_FORCE_RESET
 
__HAL_RCC_SAI1_FORCE_RESET


	)

2061 
	#__SAI1_RELEASE_RESET
 
__HAL_RCC_SAI1_RELEASE_RESET


	)

2062 
	#__SAI2_CLK_DISABLE
 
__HAL_RCC_SAI2_CLK_DISABLE


	)

2063 
	#__SAI2_CLK_ENABLE
 
__HAL_RCC_SAI2_CLK_ENABLE


	)

2064 
	#__SAI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_DISABLE


	)

2065 
	#__SAI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_ENABLE


	)

2066 
	#__SAI2_FORCE_RESET
 
__HAL_RCC_SAI2_FORCE_RESET


	)

2067 
	#__SAI2_RELEASE_RESET
 
__HAL_RCC_SAI2_RELEASE_RESET


	)

2068 
	#__SDIO_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2069 
	#__SDIO_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2070 
	#__SDMMC_CLK_DISABLE
 
__HAL_RCC_SDMMC_CLK_DISABLE


	)

2071 
	#__SDMMC_CLK_ENABLE
 
__HAL_RCC_SDMMC_CLK_ENABLE


	)

2072 
	#__SDMMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE


	)

2073 
	#__SDMMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE


	)

2074 
	#__SDMMC_FORCE_RESET
 
__HAL_RCC_SDMMC_FORCE_RESET


	)

2075 
	#__SDMMC_RELEASE_RESET
 
__HAL_RCC_SDMMC_RELEASE_RESET


	)

2076 
	#__SPI1_CLK_DISABLE
 
__HAL_RCC_SPI1_CLK_DISABLE


	)

2077 
	#__SPI1_CLK_ENABLE
 
__HAL_RCC_SPI1_CLK_ENABLE


	)

2078 
	#__SPI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE


	)

2079 
	#__SPI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE


	)

2080 
	#__SPI1_FORCE_RESET
 
__HAL_RCC_SPI1_FORCE_RESET


	)

2081 
	#__SPI1_RELEASE_RESET
 
__HAL_RCC_SPI1_RELEASE_RESET


	)

2082 
	#__SPI2_CLK_DISABLE
 
__HAL_RCC_SPI2_CLK_DISABLE


	)

2083 
	#__SPI2_CLK_ENABLE
 
__HAL_RCC_SPI2_CLK_ENABLE


	)

2084 
	#__SPI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE


	)

2085 
	#__SPI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE


	)

2086 
	#__SPI2_FORCE_RESET
 
__HAL_RCC_SPI2_FORCE_RESET


	)

2087 
	#__SPI2_RELEASE_RESET
 
__HAL_RCC_SPI2_RELEASE_RESET


	)

2088 
	#__SPI3_CLK_DISABLE
 
__HAL_RCC_SPI3_CLK_DISABLE


	)

2089 
	#__SPI3_CLK_ENABLE
 
__HAL_RCC_SPI3_CLK_ENABLE


	)

2090 
	#__SPI3_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE


	)

2091 
	#__SPI3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE


	)

2092 
	#__SPI3_FORCE_RESET
 
__HAL_RCC_SPI3_FORCE_RESET


	)

2093 
	#__SPI3_RELEASE_RESET
 
__HAL_RCC_SPI3_RELEASE_RESET


	)

2094 
	#__SRAM_CLK_DISABLE
 
__HAL_RCC_SRAM_CLK_DISABLE


	)

2095 
	#__SRAM_CLK_ENABLE
 
__HAL_RCC_SRAM_CLK_ENABLE


	)

2096 
	#__SRAM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE


	)

2097 
	#__SRAM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE


	)

2098 
	#__SRAM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE


	)

2099 
	#__SRAM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE


	)

2100 
	#__SWPMI1_CLK_DISABLE
 
__HAL_RCC_SWPMI1_CLK_DISABLE


	)

2101 
	#__SWPMI1_CLK_ENABLE
 
__HAL_RCC_SWPMI1_CLK_ENABLE


	)

2102 
	#__SWPMI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE


	)

2103 
	#__SWPMI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE


	)

2104 
	#__SWPMI1_FORCE_RESET
 
__HAL_RCC_SWPMI1_FORCE_RESET


	)

2105 
	#__SWPMI1_RELEASE_RESET
 
__HAL_RCC_SWPMI1_RELEASE_RESET


	)

2106 
	#__SYSCFG_CLK_DISABLE
 
__HAL_RCC_SYSCFG_CLK_DISABLE


	)

2107 
	#__SYSCFG_CLK_ENABLE
 
__HAL_RCC_SYSCFG_CLK_ENABLE


	)

2108 
	#__SYSCFG_CLK_SLEEP_DISABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE


	)

2109 
	#__SYSCFG_CLK_SLEEP_ENABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE


	)

2110 
	#__SYSCFG_FORCE_RESET
 
__HAL_RCC_SYSCFG_FORCE_RESET


	)

2111 
	#__SYSCFG_RELEASE_RESET
 
__HAL_RCC_SYSCFG_RELEASE_RESET


	)

2112 
	#__TIM1_CLK_DISABLE
 
__HAL_RCC_TIM1_CLK_DISABLE


	)

2113 
	#__TIM1_CLK_ENABLE
 
__HAL_RCC_TIM1_CLK_ENABLE


	)

2114 
	#__TIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE


	)

2115 
	#__TIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE


	)

2116 
	#__TIM1_FORCE_RESET
 
__HAL_RCC_TIM1_FORCE_RESET


	)

2117 
	#__TIM1_RELEASE_RESET
 
__HAL_RCC_TIM1_RELEASE_RESET


	)

2118 
	#__TIM10_CLK_DISABLE
 
__HAL_RCC_TIM10_CLK_DISABLE


	)

2119 
	#__TIM10_CLK_ENABLE
 
__HAL_RCC_TIM10_CLK_ENABLE


	)

2120 
	#__TIM10_FORCE_RESET
 
__HAL_RCC_TIM10_FORCE_RESET


	)

2121 
	#__TIM10_RELEASE_RESET
 
__HAL_RCC_TIM10_RELEASE_RESET


	)

2122 
	#__TIM11_CLK_DISABLE
 
__HAL_RCC_TIM11_CLK_DISABLE


	)

2123 
	#__TIM11_CLK_ENABLE
 
__HAL_RCC_TIM11_CLK_ENABLE


	)

2124 
	#__TIM11_FORCE_RESET
 
__HAL_RCC_TIM11_FORCE_RESET


	)

2125 
	#__TIM11_RELEASE_RESET
 
__HAL_RCC_TIM11_RELEASE_RESET


	)

2126 
	#__TIM12_CLK_DISABLE
 
__HAL_RCC_TIM12_CLK_DISABLE


	)

2127 
	#__TIM12_CLK_ENABLE
 
__HAL_RCC_TIM12_CLK_ENABLE


	)

2128 
	#__TIM12_FORCE_RESET
 
__HAL_RCC_TIM12_FORCE_RESET


	)

2129 
	#__TIM12_RELEASE_RESET
 
__HAL_RCC_TIM12_RELEASE_RESET


	)

2130 
	#__TIM13_CLK_DISABLE
 
__HAL_RCC_TIM13_CLK_DISABLE


	)

2131 
	#__TIM13_CLK_ENABLE
 
__HAL_RCC_TIM13_CLK_ENABLE


	)

2132 
	#__TIM13_FORCE_RESET
 
__HAL_RCC_TIM13_FORCE_RESET


	)

2133 
	#__TIM13_RELEASE_RESET
 
__HAL_RCC_TIM13_RELEASE_RESET


	)

2134 
	#__TIM14_CLK_DISABLE
 
__HAL_RCC_TIM14_CLK_DISABLE


	)

2135 
	#__TIM14_CLK_ENABLE
 
__HAL_RCC_TIM14_CLK_ENABLE


	)

2136 
	#__TIM14_FORCE_RESET
 
__HAL_RCC_TIM14_FORCE_RESET


	)

2137 
	#__TIM14_RELEASE_RESET
 
__HAL_RCC_TIM14_RELEASE_RESET


	)

2138 
	#__TIM15_CLK_DISABLE
 
__HAL_RCC_TIM15_CLK_DISABLE


	)

2139 
	#__TIM15_CLK_ENABLE
 
__HAL_RCC_TIM15_CLK_ENABLE


	)

2140 
	#__TIM15_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_DISABLE


	)

2141 
	#__TIM15_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_ENABLE


	)

2142 
	#__TIM15_FORCE_RESET
 
__HAL_RCC_TIM15_FORCE_RESET


	)

2143 
	#__TIM15_RELEASE_RESET
 
__HAL_RCC_TIM15_RELEASE_RESET


	)

2144 
	#__TIM16_CLK_DISABLE
 
__HAL_RCC_TIM16_CLK_DISABLE


	)

2145 
	#__TIM16_CLK_ENABLE
 
__HAL_RCC_TIM16_CLK_ENABLE


	)

2146 
	#__TIM16_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_DISABLE


	)

2147 
	#__TIM16_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_ENABLE


	)

2148 
	#__TIM16_FORCE_RESET
 
__HAL_RCC_TIM16_FORCE_RESET


	)

2149 
	#__TIM16_RELEASE_RESET
 
__HAL_RCC_TIM16_RELEASE_RESET


	)

2150 
	#__TIM17_CLK_DISABLE
 
__HAL_RCC_TIM17_CLK_DISABLE


	)

2151 
	#__TIM17_CLK_ENABLE
 
__HAL_RCC_TIM17_CLK_ENABLE


	)

2152 
	#__TIM17_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_DISABLE


	)

2153 
	#__TIM17_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_ENABLE


	)

2154 
	#__TIM17_FORCE_RESET
 
__HAL_RCC_TIM17_FORCE_RESET


	)

2155 
	#__TIM17_RELEASE_RESET
 
__HAL_RCC_TIM17_RELEASE_RESET


	)

2156 
	#__TIM2_CLK_DISABLE
 
__HAL_RCC_TIM2_CLK_DISABLE


	)

2157 
	#__TIM2_CLK_ENABLE
 
__HAL_RCC_TIM2_CLK_ENABLE


	)

2158 
	#__TIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE


	)

2159 
	#__TIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE


	)

2160 
	#__TIM2_FORCE_RESET
 
__HAL_RCC_TIM2_FORCE_RESET


	)

2161 
	#__TIM2_RELEASE_RESET
 
__HAL_RCC_TIM2_RELEASE_RESET


	)

2162 
	#__TIM3_CLK_DISABLE
 
__HAL_RCC_TIM3_CLK_DISABLE


	)

2163 
	#__TIM3_CLK_ENABLE
 
__HAL_RCC_TIM3_CLK_ENABLE


	)

2164 
	#__TIM3_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE


	)

2165 
	#__TIM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE


	)

2166 
	#__TIM3_FORCE_RESET
 
__HAL_RCC_TIM3_FORCE_RESET


	)

2167 
	#__TIM3_RELEASE_RESET
 
__HAL_RCC_TIM3_RELEASE_RESET


	)

2168 
	#__TIM4_CLK_DISABLE
 
__HAL_RCC_TIM4_CLK_DISABLE


	)

2169 
	#__TIM4_CLK_ENABLE
 
__HAL_RCC_TIM4_CLK_ENABLE


	)

2170 
	#__TIM4_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE


	)

2171 
	#__TIM4_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE


	)

2172 
	#__TIM4_FORCE_RESET
 
__HAL_RCC_TIM4_FORCE_RESET


	)

2173 
	#__TIM4_RELEASE_RESET
 
__HAL_RCC_TIM4_RELEASE_RESET


	)

2174 
	#__TIM5_CLK_DISABLE
 
__HAL_RCC_TIM5_CLK_DISABLE


	)

2175 
	#__TIM5_CLK_ENABLE
 
__HAL_RCC_TIM5_CLK_ENABLE


	)

2176 
	#__TIM5_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_DISABLE


	)

2177 
	#__TIM5_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_ENABLE


	)

2178 
	#__TIM5_FORCE_RESET
 
__HAL_RCC_TIM5_FORCE_RESET


	)

2179 
	#__TIM5_RELEASE_RESET
 
__HAL_RCC_TIM5_RELEASE_RESET


	)

2180 
	#__TIM6_CLK_DISABLE
 
__HAL_RCC_TIM6_CLK_DISABLE


	)

2181 
	#__TIM6_CLK_ENABLE
 
__HAL_RCC_TIM6_CLK_ENABLE


	)

2182 
	#__TIM6_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE


	)

2183 
	#__TIM6_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE


	)

2184 
	#__TIM6_FORCE_RESET
 
__HAL_RCC_TIM6_FORCE_RESET


	)

2185 
	#__TIM6_RELEASE_RESET
 
__HAL_RCC_TIM6_RELEASE_RESET


	)

2186 
	#__TIM7_CLK_DISABLE
 
__HAL_RCC_TIM7_CLK_DISABLE


	)

2187 
	#__TIM7_CLK_ENABLE
 
__HAL_RCC_TIM7_CLK_ENABLE


	)

2188 
	#__TIM7_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE


	)

2189 
	#__TIM7_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE


	)

2190 
	#__TIM7_FORCE_RESET
 
__HAL_RCC_TIM7_FORCE_RESET


	)

2191 
	#__TIM7_RELEASE_RESET
 
__HAL_RCC_TIM7_RELEASE_RESET


	)

2192 
	#__TIM8_CLK_DISABLE
 
__HAL_RCC_TIM8_CLK_DISABLE


	)

2193 
	#__TIM8_CLK_ENABLE
 
__HAL_RCC_TIM8_CLK_ENABLE


	)

2194 
	#__TIM8_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_DISABLE


	)

2195 
	#__TIM8_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_ENABLE


	)

2196 
	#__TIM8_FORCE_RESET
 
__HAL_RCC_TIM8_FORCE_RESET


	)

2197 
	#__TIM8_RELEASE_RESET
 
__HAL_RCC_TIM8_RELEASE_RESET


	)

2198 
	#__TIM9_CLK_DISABLE
 
__HAL_RCC_TIM9_CLK_DISABLE


	)

2199 
	#__TIM9_CLK_ENABLE
 
__HAL_RCC_TIM9_CLK_ENABLE


	)

2200 
	#__TIM9_FORCE_RESET
 
__HAL_RCC_TIM9_FORCE_RESET


	)

2201 
	#__TIM9_RELEASE_RESET
 
__HAL_RCC_TIM9_RELEASE_RESET


	)

2202 
	#__TSC_CLK_DISABLE
 
__HAL_RCC_TSC_CLK_DISABLE


	)

2203 
	#__TSC_CLK_ENABLE
 
__HAL_RCC_TSC_CLK_ENABLE


	)

2204 
	#__TSC_CLK_SLEEP_DISABLE
 
__HAL_RCC_TSC_CLK_SLEEP_DISABLE


	)

2205 
	#__TSC_CLK_SLEEP_ENABLE
 
__HAL_RCC_TSC_CLK_SLEEP_ENABLE


	)

2206 
	#__TSC_FORCE_RESET
 
__HAL_RCC_TSC_FORCE_RESET


	)

2207 
	#__TSC_RELEASE_RESET
 
__HAL_RCC_TSC_RELEASE_RESET


	)

2208 
	#__UART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2209 
	#__UART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2210 
	#__UART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2211 
	#__UART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2212 
	#__UART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2213 
	#__UART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2214 
	#__UART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2215 
	#__UART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2216 
	#__UART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2217 
	#__UART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2218 
	#__UART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2219 
	#__UART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2220 
	#__USART1_CLK_DISABLE
 
__HAL_RCC_USART1_CLK_DISABLE


	)

2221 
	#__USART1_CLK_ENABLE
 
__HAL_RCC_USART1_CLK_ENABLE


	)

2222 
	#__USART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART1_CLK_SLEEP_DISABLE


	)

2223 
	#__USART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART1_CLK_SLEEP_ENABLE


	)

2224 
	#__USART1_FORCE_RESET
 
__HAL_RCC_USART1_FORCE_RESET


	)

2225 
	#__USART1_RELEASE_RESET
 
__HAL_RCC_USART1_RELEASE_RESET


	)

2226 
	#__USART2_CLK_DISABLE
 
__HAL_RCC_USART2_CLK_DISABLE


	)

2227 
	#__USART2_CLK_ENABLE
 
__HAL_RCC_USART2_CLK_ENABLE


	)

2228 
	#__USART2_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART2_CLK_SLEEP_DISABLE


	)

2229 
	#__USART2_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART2_CLK_SLEEP_ENABLE


	)

2230 
	#__USART2_FORCE_RESET
 
__HAL_RCC_USART2_FORCE_RESET


	)

2231 
	#__USART2_RELEASE_RESET
 
__HAL_RCC_USART2_RELEASE_RESET


	)

2232 
	#__USART3_CLK_DISABLE
 
__HAL_RCC_USART3_CLK_DISABLE


	)

2233 
	#__USART3_CLK_ENABLE
 
__HAL_RCC_USART3_CLK_ENABLE


	)

2234 
	#__USART3_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART3_CLK_SLEEP_DISABLE


	)

2235 
	#__USART3_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART3_CLK_SLEEP_ENABLE


	)

2236 
	#__USART3_FORCE_RESET
 
__HAL_RCC_USART3_FORCE_RESET


	)

2237 
	#__USART3_RELEASE_RESET
 
__HAL_RCC_USART3_RELEASE_RESET


	)

2238 
	#__USART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2239 
	#__USART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2240 
	#__USART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2241 
	#__USART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2242 
	#__USART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2243 
	#__USART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2244 
	#__USART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2245 
	#__USART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2246 
	#__USART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2247 
	#__USART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2248 
	#__USART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2249 
	#__USART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2250 
	#__USART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2251 
	#__USART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2252 
	#__USART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2253 
	#__USART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2254 
	#__USART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2255 
	#__USART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2256 
	#__USART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2257 
	#__USART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2258 
	#__USB_CLK_DISABLE
 
__HAL_RCC_USB_CLK_DISABLE


	)

2259 
	#__USB_CLK_ENABLE
 
__HAL_RCC_USB_CLK_ENABLE


	)

2260 
	#__USB_FORCE_RESET
 
__HAL_RCC_USB_FORCE_RESET


	)

2261 
	#__USB_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_CLK_SLEEP_ENABLE


	)

2262 
	#__USB_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_CLK_SLEEP_DISABLE


	)

2263 
	#__USB_OTG_FS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_DISABLE


	)

2264 
	#__USB_OTG_FS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_ENABLE


	)

2265 
	#__USB_RELEASE_RESET
 
__HAL_RCC_USB_RELEASE_RESET


	)

2266 
	#__WWDG_CLK_DISABLE
 
__HAL_RCC_WWDG_CLK_DISABLE


	)

2267 
	#__WWDG_CLK_ENABLE
 
__HAL_RCC_WWDG_CLK_ENABLE


	)

2268 
	#__WWDG_CLK_SLEEP_DISABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE


	)

2269 
	#__WWDG_CLK_SLEEP_ENABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE


	)

2270 
	#__WWDG_FORCE_RESET
 
__HAL_RCC_WWDG_FORCE_RESET


	)

2271 
	#__WWDG_RELEASE_RESET
 
__HAL_RCC_WWDG_RELEASE_RESET


	)

2272 
	#__TIM21_CLK_ENABLE
 
__HAL_RCC_TIM21_CLK_ENABLE


	)

2273 
	#__TIM21_CLK_DISABLE
 
__HAL_RCC_TIM21_CLK_DISABLE


	)

2274 
	#__TIM21_FORCE_RESET
 
__HAL_RCC_TIM21_FORCE_RESET


	)

2275 
	#__TIM21_RELEASE_RESET
 
__HAL_RCC_TIM21_RELEASE_RESET


	)

2276 
	#__TIM21_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE


	)

2277 
	#__TIM21_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE


	)

2278 
	#__TIM22_CLK_ENABLE
 
__HAL_RCC_TIM22_CLK_ENABLE


	)

2279 
	#__TIM22_CLK_DISABLE
 
__HAL_RCC_TIM22_CLK_DISABLE


	)

2280 
	#__TIM22_FORCE_RESET
 
__HAL_RCC_TIM22_FORCE_RESET


	)

2281 
	#__TIM22_RELEASE_RESET
 
__HAL_RCC_TIM22_RELEASE_RESET


	)

2282 
	#__TIM22_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE


	)

2283 
	#__TIM22_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE


	)

2284 
	#__CRS_CLK_DISABLE
 
__HAL_RCC_CRS_CLK_DISABLE


	)

2285 
	#__CRS_CLK_ENABLE
 
__HAL_RCC_CRS_CLK_ENABLE


	)

2286 
	#__CRS_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRS_CLK_SLEEP_DISABLE


	)

2287 
	#__CRS_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRS_CLK_SLEEP_ENABLE


	)

2288 
	#__CRS_FORCE_RESET
 
__HAL_RCC_CRS_FORCE_RESET


	)

2289 
	#__CRS_RELEASE_RESET
 
__HAL_RCC_CRS_RELEASE_RESET


	)

2290 
	#__RCC_BACKUPRESET_FORCE
 
__HAL_RCC_BACKUPRESET_FORCE


	)

2291 
	#__RCC_BACKUPRESET_RELEASE
 
__HAL_RCC_BACKUPRESET_RELEASE


	)

2293 
	#__USB_OTG_FS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2294 
	#__USB_OTG_FS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2295 
	#__USB_OTG_FS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE


	)

2296 
	#__USB_OTG_FS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE


	)

2297 
	#__USB_OTG_HS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_DISABLE


	)

2298 
	#__USB_OTG_HS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_ENABLE


	)

2299 
	#__USB_OTG_HS_ULPI_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE


	)

2300 
	#__USB_OTG_HS_ULPI_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE


	)

2301 
	#__TIM9_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_ENABLE


	)

2302 
	#__TIM9_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_DISABLE


	)

2303 
	#__TIM10_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_ENABLE


	)

2304 
	#__TIM10_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_DISABLE


	)

2305 
	#__TIM11_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_ENABLE


	)

2306 
	#__TIM11_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_DISABLE


	)

2307 
	#__ETHMACPTP_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE


	)

2308 
	#__ETHMACPTP_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE


	)

2309 
	#__ETHMACPTP_CLK_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_ENABLE


	)

2310 
	#__ETHMACPTP_CLK_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_DISABLE


	)

2311 
	#__HASH_CLK_ENABLE
 
__HAL_RCC_HASH_CLK_ENABLE


	)

2312 
	#__HASH_FORCE_RESET
 
__HAL_RCC_HASH_FORCE_RESET


	)

2313 
	#__HASH_RELEASE_RESET
 
__HAL_RCC_HASH_RELEASE_RESET


	)

2314 
	#__HASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_HASH_CLK_SLEEP_ENABLE


	)

2315 
	#__HASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_HASH_CLK_SLEEP_DISABLE


	)

2316 
	#__HASH_CLK_DISABLE
 
__HAL_RCC_HASH_CLK_DISABLE


	)

2317 
	#__SPI5_CLK_ENABLE
 
__HAL_RCC_SPI5_CLK_ENABLE


	)

2318 
	#__SPI5_CLK_DISABLE
 
__HAL_RCC_SPI5_CLK_DISABLE


	)

2319 
	#__SPI5_FORCE_RESET
 
__HAL_RCC_SPI5_FORCE_RESET


	)

2320 
	#__SPI5_RELEASE_RESET
 
__HAL_RCC_SPI5_RELEASE_RESET


	)

2321 
	#__SPI5_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_ENABLE


	)

2322 
	#__SPI5_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_DISABLE


	)

2323 
	#__SPI6_CLK_ENABLE
 
__HAL_RCC_SPI6_CLK_ENABLE


	)

2324 
	#__SPI6_CLK_DISABLE
 
__HAL_RCC_SPI6_CLK_DISABLE


	)

2325 
	#__SPI6_FORCE_RESET
 
__HAL_RCC_SPI6_FORCE_RESET


	)

2326 
	#__SPI6_RELEASE_RESET
 
__HAL_RCC_SPI6_RELEASE_RESET


	)

2327 
	#__SPI6_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_ENABLE


	)

2328 
	#__SPI6_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_DISABLE


	)

2329 
	#__LTDC_CLK_ENABLE
 
__HAL_RCC_LTDC_CLK_ENABLE


	)

2330 
	#__LTDC_CLK_DISABLE
 
__HAL_RCC_LTDC_CLK_DISABLE


	)

2331 
	#__LTDC_FORCE_RESET
 
__HAL_RCC_LTDC_FORCE_RESET


	)

2332 
	#__LTDC_RELEASE_RESET
 
__HAL_RCC_LTDC_RELEASE_RESET


	)

2333 
	#__LTDC_CLK_SLEEP_ENABLE
 
__HAL_RCC_LTDC_CLK_SLEEP_ENABLE


	)

2334 
	#__ETHMAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE


	)

2335 
	#__ETHMAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE


	)

2336 
	#__ETHMACTX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE


	)

2337 
	#__ETHMACTX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE


	)

2338 
	#__ETHMACRX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE


	)

2339 
	#__ETHMACRX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE


	)

2340 
	#__TIM12_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_ENABLE


	)

2341 
	#__TIM12_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_DISABLE


	)

2342 
	#__TIM13_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_ENABLE


	)

2343 
	#__TIM13_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_DISABLE


	)

2344 
	#__TIM14_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE


	)

2345 
	#__TIM14_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE


	)

2346 
	#__BKPSRAM_CLK_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_ENABLE


	)

2347 
	#__BKPSRAM_CLK_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_DISABLE


	)

2348 
	#__BKPSRAM_CLK_SLEEP_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE


	)

2349 
	#__BKPSRAM_CLK_SLEEP_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE


	)

2350 
	#__CCMDATARAMEN_CLK_ENABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_ENABLE


	)

2351 
	#__CCMDATARAMEN_CLK_DISABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_DISABLE


	)

2352 
	#__USART6_CLK_ENABLE
 
__HAL_RCC_USART6_CLK_ENABLE


	)

2353 
	#__USART6_CLK_DISABLE
 
__HAL_RCC_USART6_CLK_DISABLE


	)

2354 
	#__USART6_FORCE_RESET
 
__HAL_RCC_USART6_FORCE_RESET


	)

2355 
	#__USART6_RELEASE_RESET
 
__HAL_RCC_USART6_RELEASE_RESET


	)

2356 
	#__USART6_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART6_CLK_SLEEP_ENABLE


	)

2357 
	#__USART6_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART6_CLK_SLEEP_DISABLE


	)

2358 
	#__SPI4_CLK_ENABLE
 
__HAL_RCC_SPI4_CLK_ENABLE


	)

2359 
	#__SPI4_CLK_DISABLE
 
__HAL_RCC_SPI4_CLK_DISABLE


	)

2360 
	#__SPI4_FORCE_RESET
 
__HAL_RCC_SPI4_FORCE_RESET


	)

2361 
	#__SPI4_RELEASE_RESET
 
__HAL_RCC_SPI4_RELEASE_RESET


	)

2362 
	#__SPI4_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_ENABLE


	)

2363 
	#__SPI4_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_DISABLE


	)

2364 
	#__GPIOI_CLK_ENABLE
 
__HAL_RCC_GPIOI_CLK_ENABLE


	)

2365 
	#__GPIOI_CLK_DISABLE
 
__HAL_RCC_GPIOI_CLK_DISABLE


	)

2366 
	#__GPIOI_FORCE_RESET
 
__HAL_RCC_GPIOI_FORCE_RESET


	)

2367 
	#__GPIOI_RELEASE_RESET
 
__HAL_RCC_GPIOI_RELEASE_RESET


	)

2368 
	#__GPIOI_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE


	)

2369 
	#__GPIOI_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE


	)

2370 
	#__GPIOJ_CLK_ENABLE
 
__HAL_RCC_GPIOJ_CLK_ENABLE


	)

2371 
	#__GPIOJ_CLK_DISABLE
 
__HAL_RCC_GPIOJ_CLK_DISABLE


	)

2372 
	#__GPIOJ_FORCE_RESET
 
__HAL_RCC_GPIOJ_FORCE_RESET


	)

2373 
	#__GPIOJ_RELEASE_RESET
 
__HAL_RCC_GPIOJ_RELEASE_RESET


	)

2374 
	#__GPIOJ_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE


	)

2375 
	#__GPIOJ_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE


	)

2376 
	#__GPIOK_CLK_ENABLE
 
__HAL_RCC_GPIOK_CLK_ENABLE


	)

2377 
	#__GPIOK_CLK_DISABLE
 
__HAL_RCC_GPIOK_CLK_DISABLE


	)

2378 
	#__GPIOK_RELEASE_RESET
 
__HAL_RCC_GPIOK_RELEASE_RESET


	)

2379 
	#__GPIOK_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE


	)

2380 
	#__GPIOK_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE


	)

2381 
	#__ETH_CLK_ENABLE
 
__HAL_RCC_ETH_CLK_ENABLE


	)

2382 
	#__ETH_CLK_DISABLE
 
__HAL_RCC_ETH_CLK_DISABLE


	)

2383 
	#__DCMI_CLK_ENABLE
 
__HAL_RCC_DCMI_CLK_ENABLE


	)

2384 
	#__DCMI_CLK_DISABLE
 
__HAL_RCC_DCMI_CLK_DISABLE


	)

2385 
	#__DCMI_FORCE_RESET
 
__HAL_RCC_DCMI_FORCE_RESET


	)

2386 
	#__DCMI_RELEASE_RESET
 
__HAL_RCC_DCMI_RELEASE_RESET


	)

2387 
	#__DCMI_CLK_SLEEP_ENABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_ENABLE


	)

2388 
	#__DCMI_CLK_SLEEP_DISABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_DISABLE


	)

2389 
	#__UART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2390 
	#__UART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2391 
	#__UART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2392 
	#__UART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2393 
	#__UART7_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART7_CLK_SLEEP_ENABLE


	)

2394 
	#__UART7_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART7_CLK_SLEEP_DISABLE


	)

2395 
	#__UART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2396 
	#__UART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2397 
	#__UART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2398 
	#__UART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2399 
	#__UART8_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART8_CLK_SLEEP_ENABLE


	)

2400 
	#__UART8_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART8_CLK_SLEEP_DISABLE


	)

2401 
	#__OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2402 
	#__OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2403 
	#__OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2404 
	#__OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2405 
	#__OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2406 
	#__OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2407 
	#__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2408 
	#__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2409 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED


	)

2410 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED


	)

2411 
	#__HAL_RCC_OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2412 
	#__HAL_RCC_OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2413 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2414 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2415 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED


	)

2416 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED


	)

2417 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

2418 
	#__SRAM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE


	)

2419 
	#__CAN2_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_ENABLE


	)

2420 
	#__CAN2_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_DISABLE


	)

2421 
	#__DAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC_CLK_SLEEP_ENABLE


	)

2422 
	#__DAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC_CLK_SLEEP_DISABLE


	)

2423 
	#__ADC2_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_ENABLE


	)

2424 
	#__ADC2_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_DISABLE


	)

2425 
	#__ADC3_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_ENABLE


	)

2426 
	#__ADC3_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_DISABLE


	)

2427 
	#__FSMC_FORCE_RESET
 
__HAL_RCC_FSMC_FORCE_RESET


	)

2428 
	#__FSMC_RELEASE_RESET
 
__HAL_RCC_FSMC_RELEASE_RESET


	)

2429 
	#__FSMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_ENABLE


	)

2430 
	#__FSMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_DISABLE


	)

2431 
	#__SDIO_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2432 
	#__SDIO_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2433 
	#__SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2434 
	#__SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2435 
	#__DMA2D_CLK_ENABLE
 
__HAL_RCC_DMA2D_CLK_ENABLE


	)

2436 
	#__DMA2D_CLK_DISABLE
 
__HAL_RCC_DMA2D_CLK_DISABLE


	)

2437 
	#__DMA2D_FORCE_RESET
 
__HAL_RCC_DMA2D_FORCE_RESET


	)

2438 
	#__DMA2D_RELEASE_RESET
 
__HAL_RCC_DMA2D_RELEASE_RESET


	)

2439 
	#__DMA2D_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE


	)

2440 
	#__DMA2D_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE


	)

2443 
	#__HAL_RCC_OTGFS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2444 
	#__HAL_RCC_OTGFS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2446 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2447 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2448 
	#__ADC34_CLK_ENABLE
 
__HAL_RCC_ADC34_CLK_ENABLE


	)

2449 
	#__ADC34_CLK_DISABLE
 
__HAL_RCC_ADC34_CLK_DISABLE


	)

2450 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2451 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2452 
	#__DAC2_CLK_ENABLE
 
__HAL_RCC_DAC2_CLK_ENABLE


	)

2453 
	#__DAC2_CLK_DISABLE
 
__HAL_RCC_DAC2_CLK_DISABLE


	)

2454 
	#__TIM18_CLK_ENABLE
 
__HAL_RCC_TIM18_CLK_ENABLE


	)

2455 
	#__TIM18_CLK_DISABLE
 
__HAL_RCC_TIM18_CLK_DISABLE


	)

2456 
	#__TIM19_CLK_ENABLE
 
__HAL_RCC_TIM19_CLK_ENABLE


	)

2457 
	#__TIM19_CLK_DISABLE
 
__HAL_RCC_TIM19_CLK_DISABLE


	)

2458 
	#__TIM20_CLK_ENABLE
 
__HAL_RCC_TIM20_CLK_ENABLE


	)

2459 
	#__TIM20_CLK_DISABLE
 
__HAL_RCC_TIM20_CLK_DISABLE


	)

2460 
	#__HRTIM1_CLK_ENABLE
 
__HAL_RCC_HRTIM1_CLK_ENABLE


	)

2461 
	#__HRTIM1_CLK_DISABLE
 
__HAL_RCC_HRTIM1_CLK_DISABLE


	)

2462 
	#__SDADC1_CLK_ENABLE
 
__HAL_RCC_SDADC1_CLK_ENABLE


	)

2463 
	#__SDADC2_CLK_ENABLE
 
__HAL_RCC_SDADC2_CLK_ENABLE


	)

2464 
	#__SDADC3_CLK_ENABLE
 
__HAL_RCC_SDADC3_CLK_ENABLE


	)

2465 
	#__SDADC1_CLK_DISABLE
 
__HAL_RCC_SDADC1_CLK_DISABLE


	)

2466 
	#__SDADC2_CLK_DISABLE
 
__HAL_RCC_SDADC2_CLK_DISABLE


	)

2467 
	#__SDADC3_CLK_DISABLE
 
__HAL_RCC_SDADC3_CLK_DISABLE


	)

2469 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2470 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2471 
	#__ADC34_FORCE_RESET
 
__HAL_RCC_ADC34_FORCE_RESET


	)

2472 
	#__ADC34_RELEASE_RESET
 
__HAL_RCC_ADC34_RELEASE_RESET


	)

2473 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2474 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2475 
	#__DAC2_FORCE_RESET
 
__HAL_RCC_DAC2_FORCE_RESET


	)

2476 
	#__DAC2_RELEASE_RESET
 
__HAL_RCC_DAC2_RELEASE_RESET


	)

2477 
	#__TIM18_FORCE_RESET
 
__HAL_RCC_TIM18_FORCE_RESET


	)

2478 
	#__TIM18_RELEASE_RESET
 
__HAL_RCC_TIM18_RELEASE_RESET


	)

2479 
	#__TIM19_FORCE_RESET
 
__HAL_RCC_TIM19_FORCE_RESET


	)

2480 
	#__TIM19_RELEASE_RESET
 
__HAL_RCC_TIM19_RELEASE_RESET


	)

2481 
	#__TIM20_FORCE_RESET
 
__HAL_RCC_TIM20_FORCE_RESET


	)

2482 
	#__TIM20_RELEASE_RESET
 
__HAL_RCC_TIM20_RELEASE_RESET


	)

2483 
	#__HRTIM1_FORCE_RESET
 
__HAL_RCC_HRTIM1_FORCE_RESET


	)

2484 
	#__HRTIM1_RELEASE_RESET
 
__HAL_RCC_HRTIM1_RELEASE_RESET


	)

2485 
	#__SDADC1_FORCE_RESET
 
__HAL_RCC_SDADC1_FORCE_RESET


	)

2486 
	#__SDADC2_FORCE_RESET
 
__HAL_RCC_SDADC2_FORCE_RESET


	)

2487 
	#__SDADC3_FORCE_RESET
 
__HAL_RCC_SDADC3_FORCE_RESET


	)

2488 
	#__SDADC1_RELEASE_RESET
 
__HAL_RCC_SDADC1_RELEASE_RESET


	)

2489 
	#__SDADC2_RELEASE_RESET
 
__HAL_RCC_SDADC2_RELEASE_RESET


	)

2490 
	#__SDADC3_RELEASE_RESET
 
__HAL_RCC_SDADC3_RELEASE_RESET


	)

2492 
	#__ADC1_IS_CLK_ENABLED
 
__HAL_RCC_ADC1_IS_CLK_ENABLED


	)

2493 
	#__ADC1_IS_CLK_DISABLED
 
__HAL_RCC_ADC1_IS_CLK_DISABLED


	)

2494 
	#__ADC12_IS_CLK_ENABLED
 
__HAL_RCC_ADC12_IS_CLK_ENABLED


	)

2495 
	#__ADC12_IS_CLK_DISABLED
 
__HAL_RCC_ADC12_IS_CLK_DISABLED


	)

2496 
	#__ADC34_IS_CLK_ENABLED
 
__HAL_RCC_ADC34_IS_CLK_ENABLED


	)

2497 
	#__ADC34_IS_CLK_DISABLED
 
__HAL_RCC_ADC34_IS_CLK_DISABLED


	)

2498 
	#__CEC_IS_CLK_ENABLED
 
__HAL_RCC_CEC_IS_CLK_ENABLED


	)

2499 
	#__CEC_IS_CLK_DISABLED
 
__HAL_RCC_CEC_IS_CLK_DISABLED


	)

2500 
	#__CRC_IS_CLK_ENABLED
 
__HAL_RCC_CRC_IS_CLK_ENABLED


	)

2501 
	#__CRC_IS_CLK_DISABLED
 
__HAL_RCC_CRC_IS_CLK_DISABLED


	)

2502 
	#__DAC1_IS_CLK_ENABLED
 
__HAL_RCC_DAC1_IS_CLK_ENABLED


	)

2503 
	#__DAC1_IS_CLK_DISABLED
 
__HAL_RCC_DAC1_IS_CLK_DISABLED


	)

2504 
	#__DAC2_IS_CLK_ENABLED
 
__HAL_RCC_DAC2_IS_CLK_ENABLED


	)

2505 
	#__DAC2_IS_CLK_DISABLED
 
__HAL_RCC_DAC2_IS_CLK_DISABLED


	)

2506 
	#__DMA1_IS_CLK_ENABLED
 
__HAL_RCC_DMA1_IS_CLK_ENABLED


	)

2507 
	#__DMA1_IS_CLK_DISABLED
 
__HAL_RCC_DMA1_IS_CLK_DISABLED


	)

2508 
	#__DMA2_IS_CLK_ENABLED
 
__HAL_RCC_DMA2_IS_CLK_ENABLED


	)

2509 
	#__DMA2_IS_CLK_DISABLED
 
__HAL_RCC_DMA2_IS_CLK_DISABLED


	)

2510 
	#__FLITF_IS_CLK_ENABLED
 
__HAL_RCC_FLITF_IS_CLK_ENABLED


	)

2511 
	#__FLITF_IS_CLK_DISABLED
 
__HAL_RCC_FLITF_IS_CLK_DISABLED


	)

2512 
	#__FMC_IS_CLK_ENABLED
 
__HAL_RCC_FMC_IS_CLK_ENABLED


	)

2513 
	#__FMC_IS_CLK_DISABLED
 
__HAL_RCC_FMC_IS_CLK_DISABLED


	)

2514 
	#__GPIOA_IS_CLK_ENABLED
 
__HAL_RCC_GPIOA_IS_CLK_ENABLED


	)

2515 
	#__GPIOA_IS_CLK_DISABLED
 
__HAL_RCC_GPIOA_IS_CLK_DISABLED


	)

2516 
	#__GPIOB_IS_CLK_ENABLED
 
__HAL_RCC_GPIOB_IS_CLK_ENABLED


	)

2517 
	#__GPIOB_IS_CLK_DISABLED
 
__HAL_RCC_GPIOB_IS_CLK_DISABLED


	)

2518 
	#__GPIOC_IS_CLK_ENABLED
 
__HAL_RCC_GPIOC_IS_CLK_ENABLED


	)

2519 
	#__GPIOC_IS_CLK_DISABLED
 
__HAL_RCC_GPIOC_IS_CLK_DISABLED


	)

2520 
	#__GPIOD_IS_CLK_ENABLED
 
__HAL_RCC_GPIOD_IS_CLK_ENABLED


	)

2521 
	#__GPIOD_IS_CLK_DISABLED
 
__HAL_RCC_GPIOD_IS_CLK_DISABLED


	)

2522 
	#__GPIOE_IS_CLK_ENABLED
 
__HAL_RCC_GPIOE_IS_CLK_ENABLED


	)

2523 
	#__GPIOE_IS_CLK_DISABLED
 
__HAL_RCC_GPIOE_IS_CLK_DISABLED


	)

2524 
	#__GPIOF_IS_CLK_ENABLED
 
__HAL_RCC_GPIOF_IS_CLK_ENABLED


	)

2525 
	#__GPIOF_IS_CLK_DISABLED
 
__HAL_RCC_GPIOF_IS_CLK_DISABLED


	)

2526 
	#__GPIOG_IS_CLK_ENABLED
 
__HAL_RCC_GPIOG_IS_CLK_ENABLED


	)

2527 
	#__GPIOG_IS_CLK_DISABLED
 
__HAL_RCC_GPIOG_IS_CLK_DISABLED


	)

2528 
	#__GPIOH_IS_CLK_ENABLED
 
__HAL_RCC_GPIOH_IS_CLK_ENABLED


	)

2529 
	#__GPIOH_IS_CLK_DISABLED
 
__HAL_RCC_GPIOH_IS_CLK_DISABLED


	)

2530 
	#__HRTIM1_IS_CLK_ENABLED
 
__HAL_RCC_HRTIM1_IS_CLK_ENABLED


	)

2531 
	#__HRTIM1_IS_CLK_DISABLED
 
__HAL_RCC_HRTIM1_IS_CLK_DISABLED


	)

2532 
	#__I2C1_IS_CLK_ENABLED
 
__HAL_RCC_I2C1_IS_CLK_ENABLED


	)

2533 
	#__I2C1_IS_CLK_DISABLED
 
__HAL_RCC_I2C1_IS_CLK_DISABLED


	)

2534 
	#__I2C2_IS_CLK_ENABLED
 
__HAL_RCC_I2C2_IS_CLK_ENABLED


	)

2535 
	#__I2C2_IS_CLK_DISABLED
 
__HAL_RCC_I2C2_IS_CLK_DISABLED


	)

2536 
	#__I2C3_IS_CLK_ENABLED
 
__HAL_RCC_I2C3_IS_CLK_ENABLED


	)

2537 
	#__I2C3_IS_CLK_DISABLED
 
__HAL_RCC_I2C3_IS_CLK_DISABLED


	)

2538 
	#__PWR_IS_CLK_ENABLED
 
__HAL_RCC_PWR_IS_CLK_ENABLED


	)

2539 
	#__PWR_IS_CLK_DISABLED
 
__HAL_RCC_PWR_IS_CLK_DISABLED


	)

2540 
	#__SYSCFG_IS_CLK_ENABLED
 
__HAL_RCC_SYSCFG_IS_CLK_ENABLED


	)

2541 
	#__SYSCFG_IS_CLK_DISABLED
 
__HAL_RCC_SYSCFG_IS_CLK_DISABLED


	)

2542 
	#__SPI1_IS_CLK_ENABLED
 
__HAL_RCC_SPI1_IS_CLK_ENABLED


	)

2543 
	#__SPI1_IS_CLK_DISABLED
 
__HAL_RCC_SPI1_IS_CLK_DISABLED


	)

2544 
	#__SPI2_IS_CLK_ENABLED
 
__HAL_RCC_SPI2_IS_CLK_ENABLED


	)

2545 
	#__SPI2_IS_CLK_DISABLED
 
__HAL_RCC_SPI2_IS_CLK_DISABLED


	)

2546 
	#__SPI3_IS_CLK_ENABLED
 
__HAL_RCC_SPI3_IS_CLK_ENABLED


	)

2547 
	#__SPI3_IS_CLK_DISABLED
 
__HAL_RCC_SPI3_IS_CLK_DISABLED


	)

2548 
	#__SPI4_IS_CLK_ENABLED
 
__HAL_RCC_SPI4_IS_CLK_ENABLED


	)

2549 
	#__SPI4_IS_CLK_DISABLED
 
__HAL_RCC_SPI4_IS_CLK_DISABLED


	)

2550 
	#__SDADC1_IS_CLK_ENABLED
 
__HAL_RCC_SDADC1_IS_CLK_ENABLED


	)

2551 
	#__SDADC1_IS_CLK_DISABLED
 
__HAL_RCC_SDADC1_IS_CLK_DISABLED


	)

2552 
	#__SDADC2_IS_CLK_ENABLED
 
__HAL_RCC_SDADC2_IS_CLK_ENABLED


	)

2553 
	#__SDADC2_IS_CLK_DISABLED
 
__HAL_RCC_SDADC2_IS_CLK_DISABLED


	)

2554 
	#__SDADC3_IS_CLK_ENABLED
 
__HAL_RCC_SDADC3_IS_CLK_ENABLED


	)

2555 
	#__SDADC3_IS_CLK_DISABLED
 
__HAL_RCC_SDADC3_IS_CLK_DISABLED


	)

2556 
	#__SRAM_IS_CLK_ENABLED
 
__HAL_RCC_SRAM_IS_CLK_ENABLED


	)

2557 
	#__SRAM_IS_CLK_DISABLED
 
__HAL_RCC_SRAM_IS_CLK_DISABLED


	)

2558 
	#__TIM1_IS_CLK_ENABLED
 
__HAL_RCC_TIM1_IS_CLK_ENABLED


	)

2559 
	#__TIM1_IS_CLK_DISABLED
 
__HAL_RCC_TIM1_IS_CLK_DISABLED


	)

2560 
	#__TIM2_IS_CLK_ENABLED
 
__HAL_RCC_TIM2_IS_CLK_ENABLED


	)

2561 
	#__TIM2_IS_CLK_DISABLED
 
__HAL_RCC_TIM2_IS_CLK_DISABLED


	)

2562 
	#__TIM3_IS_CLK_ENABLED
 
__HAL_RCC_TIM3_IS_CLK_ENABLED


	)

2563 
	#__TIM3_IS_CLK_DISABLED
 
__HAL_RCC_TIM3_IS_CLK_DISABLED


	)

2564 
	#__TIM4_IS_CLK_ENABLED
 
__HAL_RCC_TIM4_IS_CLK_ENABLED


	)

2565 
	#__TIM4_IS_CLK_DISABLED
 
__HAL_RCC_TIM4_IS_CLK_DISABLED


	)

2566 
	#__TIM5_IS_CLK_ENABLED
 
__HAL_RCC_TIM5_IS_CLK_ENABLED


	)

2567 
	#__TIM5_IS_CLK_DISABLED
 
__HAL_RCC_TIM5_IS_CLK_DISABLED


	)

2568 
	#__TIM6_IS_CLK_ENABLED
 
__HAL_RCC_TIM6_IS_CLK_ENABLED


	)

2569 
	#__TIM6_IS_CLK_DISABLED
 
__HAL_RCC_TIM6_IS_CLK_DISABLED


	)

2570 
	#__TIM7_IS_CLK_ENABLED
 
__HAL_RCC_TIM7_IS_CLK_ENABLED


	)

2571 
	#__TIM7_IS_CLK_DISABLED
 
__HAL_RCC_TIM7_IS_CLK_DISABLED


	)

2572 
	#__TIM8_IS_CLK_ENABLED
 
__HAL_RCC_TIM8_IS_CLK_ENABLED


	)

2573 
	#__TIM8_IS_CLK_DISABLED
 
__HAL_RCC_TIM8_IS_CLK_DISABLED


	)

2574 
	#__TIM12_IS_CLK_ENABLED
 
__HAL_RCC_TIM12_IS_CLK_ENABLED


	)

2575 
	#__TIM12_IS_CLK_DISABLED
 
__HAL_RCC_TIM12_IS_CLK_DISABLED


	)

2576 
	#__TIM13_IS_CLK_ENABLED
 
__HAL_RCC_TIM13_IS_CLK_ENABLED


	)

2577 
	#__TIM13_IS_CLK_DISABLED
 
__HAL_RCC_TIM13_IS_CLK_DISABLED


	)

2578 
	#__TIM14_IS_CLK_ENABLED
 
__HAL_RCC_TIM14_IS_CLK_ENABLED


	)

2579 
	#__TIM14_IS_CLK_DISABLED
 
__HAL_RCC_TIM14_IS_CLK_DISABLED


	)

2580 
	#__TIM15_IS_CLK_ENABLED
 
__HAL_RCC_TIM15_IS_CLK_ENABLED


	)

2581 
	#__TIM15_IS_CLK_DISABLED
 
__HAL_RCC_TIM15_IS_CLK_DISABLED


	)

2582 
	#__TIM16_IS_CLK_ENABLED
 
__HAL_RCC_TIM16_IS_CLK_ENABLED


	)

2583 
	#__TIM16_IS_CLK_DISABLED
 
__HAL_RCC_TIM16_IS_CLK_DISABLED


	)

2584 
	#__TIM17_IS_CLK_ENABLED
 
__HAL_RCC_TIM17_IS_CLK_ENABLED


	)

2585 
	#__TIM17_IS_CLK_DISABLED
 
__HAL_RCC_TIM17_IS_CLK_DISABLED


	)

2586 
	#__TIM18_IS_CLK_ENABLED
 
__HAL_RCC_TIM18_IS_CLK_ENABLED


	)

2587 
	#__TIM18_IS_CLK_DISABLED
 
__HAL_RCC_TIM18_IS_CLK_DISABLED


	)

2588 
	#__TIM19_IS_CLK_ENABLED
 
__HAL_RCC_TIM19_IS_CLK_ENABLED


	)

2589 
	#__TIM19_IS_CLK_DISABLED
 
__HAL_RCC_TIM19_IS_CLK_DISABLED


	)

2590 
	#__TIM20_IS_CLK_ENABLED
 
__HAL_RCC_TIM20_IS_CLK_ENABLED


	)

2591 
	#__TIM20_IS_CLK_DISABLED
 
__HAL_RCC_TIM20_IS_CLK_DISABLED


	)

2592 
	#__TSC_IS_CLK_ENABLED
 
__HAL_RCC_TSC_IS_CLK_ENABLED


	)

2593 
	#__TSC_IS_CLK_DISABLED
 
__HAL_RCC_TSC_IS_CLK_DISABLED


	)

2594 
	#__UART4_IS_CLK_ENABLED
 
__HAL_RCC_UART4_IS_CLK_ENABLED


	)

2595 
	#__UART4_IS_CLK_DISABLED
 
__HAL_RCC_UART4_IS_CLK_DISABLED


	)

2596 
	#__UART5_IS_CLK_ENABLED
 
__HAL_RCC_UART5_IS_CLK_ENABLED


	)

2597 
	#__UART5_IS_CLK_DISABLED
 
__HAL_RCC_UART5_IS_CLK_DISABLED


	)

2598 
	#__USART1_IS_CLK_ENABLED
 
__HAL_RCC_USART1_IS_CLK_ENABLED


	)

2599 
	#__USART1_IS_CLK_DISABLED
 
__HAL_RCC_USART1_IS_CLK_DISABLED


	)

2600 
	#__USART2_IS_CLK_ENABLED
 
__HAL_RCC_USART2_IS_CLK_ENABLED


	)

2601 
	#__USART2_IS_CLK_DISABLED
 
__HAL_RCC_USART2_IS_CLK_DISABLED


	)

2602 
	#__USART3_IS_CLK_ENABLED
 
__HAL_RCC_USART3_IS_CLK_ENABLED


	)

2603 
	#__USART3_IS_CLK_DISABLED
 
__HAL_RCC_USART3_IS_CLK_DISABLED


	)

2604 
	#__USB_IS_CLK_ENABLED
 
__HAL_RCC_USB_IS_CLK_ENABLED


	)

2605 
	#__USB_IS_CLK_DISABLED
 
__HAL_RCC_USB_IS_CLK_DISABLED


	)

2606 
	#__WWDG_IS_CLK_ENABLED
 
__HAL_RCC_WWDG_IS_CLK_ENABLED


	)

2607 
	#__WWDG_IS_CLK_DISABLED
 
__HAL_RCC_WWDG_IS_CLK_DISABLED


	)

2609 #ià
defšed
(
STM32F4
)

2610 
	#__HAL_RCC_SDMMC1_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2611 
	#__HAL_RCC_SDMMC1_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2612 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2613 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2614 
	#__HAL_RCC_SDMMC1_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2615 
	#__HAL_RCC_SDMMC1_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2616 
	#__HAL_RCC_SDMMC1_IS_CLK_ENABLED
 
__HAL_RCC_SDIO_IS_CLK_ENABLED


	)

2617 
	#__HAL_RCC_SDMMC1_IS_CLK_DISABLED
 
__HAL_RCC_SDIO_IS_CLK_DISABLED


	)

2618 
	#Sdmmc1ClockS–eùiÚ
 
SdioClockS–eùiÚ


	)

2619 
	#RCC_PERIPHCLK_SDMMC1
 
RCC_PERIPHCLK_SDIO


	)

2620 
	#RCC_SDMMC1CLKSOURCE_CLK48
 
RCC_SDIOCLKSOURCE_CK48


	)

2621 
	#RCC_SDMMC1CLKSOURCE_SYSCLK
 
RCC_SDIOCLKSOURCE_SYSCLK


	)

2622 
	#__HAL_RCC_SDMMC1_CONFIG
 
__HAL_RCC_SDIO_CONFIG


	)

2623 
	#__HAL_RCC_GET_SDMMC1_SOURCE
 
__HAL_RCC_GET_SDIO_SOURCE


	)

2626 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2627 
	#__HAL_RCC_SDIO_FORCE_RESET
 
__HAL_RCC_SDMMC1_FORCE_RESET


	)

2628 
	#__HAL_RCC_SDIO_RELEASE_RESET
 
__HAL_RCC_SDMMC1_RELEASE_RESET


	)

2629 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE


	)

2630 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE


	)

2631 
	#__HAL_RCC_SDIO_CLK_ENABLE
 
__HAL_RCC_SDMMC1_CLK_ENABLE


	)

2632 
	#__HAL_RCC_SDIO_CLK_DISABLE
 
__HAL_RCC_SDMMC1_CLK_DISABLE


	)

2633 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
 
__HAL_RCC_SDMMC1_IS_CLK_ENABLED


	)

2634 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
 
__HAL_RCC_SDMMC1_IS_CLK_DISABLED


	)

2635 
	#SdioClockS–eùiÚ
 
Sdmmc1ClockS–eùiÚ


	)

2636 
	#RCC_PERIPHCLK_SDIO
 
RCC_PERIPHCLK_SDMMC1


	)

2637 
	#__HAL_RCC_SDIO_CONFIG
 
__HAL_RCC_SDMMC1_CONFIG


	)

2638 
	#__HAL_RCC_GET_SDIO_SOURCE
 
__HAL_RCC_GET_SDMMC1_SOURCE


	)

2641 #ià
defšed
(
STM32F7
)

2642 
	#RCC_SDIOCLKSOURCE_CLK48
 
RCC_SDMMC1CLKSOURCE_CLK48


	)

2643 
	#RCC_SDIOCLKSOURCE_SYSCLK
 
RCC_SDMMC1CLKSOURCE_SYSCLK


	)

2646 
	#__HAL_RCC_I2SCLK
 
__HAL_RCC_I2S_CONFIG


	)

2647 
	#__HAL_RCC_I2SCLK_CONFIG
 
__HAL_RCC_I2S_CONFIG


	)

2649 
	#__RCC_PLLSRC
 
RCC_GET_PLL_OSCSOURCE


	)

2651 
	#IS_RCC_MSIRANGE
 
IS_RCC_MSI_CLOCK_RANGE


	)

2652 
	#IS_RCC_RTCCLK_SOURCE
 
IS_RCC_RTCCLKSOURCE


	)

2653 
	#IS_RCC_SYSCLK_DIV
 
IS_RCC_HCLK


	)

2654 
	#IS_RCC_HCLK_DIV
 
IS_RCC_PCLK


	)

2655 
	#IS_RCC_PERIPHCLK
 
IS_RCC_PERIPHCLOCK


	)

2657 
	#RCC_IT_HSI14
 
RCC_IT_HSI14RDY


	)

2659 
	#RCC_IT_CSSLSE
 
RCC_IT_LSECSS


	)

2660 
	#RCC_IT_CSSHSE
 
RCC_IT_CSS


	)

2662 
	#RCC_PLLMUL_3
 
RCC_PLL_MUL3


	)

2663 
	#RCC_PLLMUL_4
 
RCC_PLL_MUL4


	)

2664 
	#RCC_PLLMUL_6
 
RCC_PLL_MUL6


	)

2665 
	#RCC_PLLMUL_8
 
RCC_PLL_MUL8


	)

2666 
	#RCC_PLLMUL_12
 
RCC_PLL_MUL12


	)

2667 
	#RCC_PLLMUL_16
 
RCC_PLL_MUL16


	)

2668 
	#RCC_PLLMUL_24
 
RCC_PLL_MUL24


	)

2669 
	#RCC_PLLMUL_32
 
RCC_PLL_MUL32


	)

2670 
	#RCC_PLLMUL_48
 
RCC_PLL_MUL48


	)

2672 
	#RCC_PLLDIV_2
 
RCC_PLL_DIV2


	)

2673 
	#RCC_PLLDIV_3
 
RCC_PLL_DIV3


	)

2674 
	#RCC_PLLDIV_4
 
RCC_PLL_DIV4


	)

2676 
	#IS_RCC_MCOSOURCE
 
IS_RCC_MCO1SOURCE


	)

2677 
	#__HAL_RCC_MCO_CONFIG
 
__HAL_RCC_MCO1_CONFIG


	)

2678 
	#RCC_MCO_NODIV
 
RCC_MCODIV_1


	)

2679 
	#RCC_MCO_DIV1
 
RCC_MCODIV_1


	)

2680 
	#RCC_MCO_DIV2
 
RCC_MCODIV_2


	)

2681 
	#RCC_MCO_DIV4
 
RCC_MCODIV_4


	)

2682 
	#RCC_MCO_DIV8
 
RCC_MCODIV_8


	)

2683 
	#RCC_MCO_DIV16
 
RCC_MCODIV_16


	)

2684 
	#RCC_MCO_DIV32
 
RCC_MCODIV_32


	)

2685 
	#RCC_MCO_DIV64
 
RCC_MCODIV_64


	)

2686 
	#RCC_MCO_DIV128
 
RCC_MCODIV_128


	)

2687 
	#RCC_MCOSOURCE_NONE
 
RCC_MCO1SOURCE_NOCLOCK


	)

2688 
	#RCC_MCOSOURCE_LSI
 
RCC_MCO1SOURCE_LSI


	)

2689 
	#RCC_MCOSOURCE_LSE
 
RCC_MCO1SOURCE_LSE


	)

2690 
	#RCC_MCOSOURCE_SYSCLK
 
RCC_MCO1SOURCE_SYSCLK


	)

2691 
	#RCC_MCOSOURCE_HSI
 
RCC_MCO1SOURCE_HSI


	)

2692 
	#RCC_MCOSOURCE_HSI14
 
RCC_MCO1SOURCE_HSI14


	)

2693 
	#RCC_MCOSOURCE_HSI48
 
RCC_MCO1SOURCE_HSI48


	)

2694 
	#RCC_MCOSOURCE_HSE
 
RCC_MCO1SOURCE_HSE


	)

2695 
	#RCC_MCOSOURCE_PLLCLK_DIV1
 
RCC_MCO1SOURCE_PLLCLK


	)

2696 
	#RCC_MCOSOURCE_PLLCLK_NODIV
 
RCC_MCO1SOURCE_PLLCLK


	)

2697 
	#RCC_MCOSOURCE_PLLCLK_DIV2
 
RCC_MCO1SOURCE_PLLCLK_DIV2


	)

2699 
	#RCC_RTCCLKSOURCE_NONE
 
RCC_RTCCLKSOURCE_NO_CLK


	)

2701 
	#RCC_USBCLK_PLLSAI1
 
RCC_USBCLKSOURCE_PLLSAI1


	)

2702 
	#RCC_USBCLK_PLL
 
RCC_USBCLKSOURCE_PLL


	)

2703 
	#RCC_USBCLK_MSI
 
RCC_USBCLKSOURCE_MSI


	)

2704 
	#RCC_USBCLKSOURCE_PLLCLK
 
RCC_USBCLKSOURCE_PLL


	)

2705 
	#RCC_USBPLLCLK_DIV1
 
RCC_USBCLKSOURCE_PLL


	)

2706 
	#RCC_USBPLLCLK_DIV1_5
 
RCC_USBCLKSOURCE_PLL_DIV1_5


	)

2707 
	#RCC_USBPLLCLK_DIV2
 
RCC_USBCLKSOURCE_PLL_DIV2


	)

2708 
	#RCC_USBPLLCLK_DIV3
 
RCC_USBCLKSOURCE_PLL_DIV3


	)

2710 
	#HSION_B™Numb”
 
RCC_HSION_BIT_NUMBER


	)

2711 
	#HSION_BITNUMBER
 
RCC_HSION_BIT_NUMBER


	)

2712 
	#HSEON_B™Numb”
 
RCC_HSEON_BIT_NUMBER


	)

2713 
	#HSEON_BITNUMBER
 
RCC_HSEON_BIT_NUMBER


	)

2714 
	#MSION_BITNUMBER
 
RCC_MSION_BIT_NUMBER


	)

2715 
	#CSSON_B™Numb”
 
RCC_CSSON_BIT_NUMBER


	)

2716 
	#CSSON_BITNUMBER
 
RCC_CSSON_BIT_NUMBER


	)

2717 
	#PLLON_B™Numb”
 
RCC_PLLON_BIT_NUMBER


	)

2718 
	#PLLON_BITNUMBER
 
RCC_PLLON_BIT_NUMBER


	)

2719 
	#PLLI2SON_B™Numb”
 
RCC_PLLI2SON_BIT_NUMBER


	)

2720 
	#I2SSRC_B™Numb”
 
RCC_I2SSRC_BIT_NUMBER


	)

2721 
	#RTCEN_B™Numb”
 
RCC_RTCEN_BIT_NUMBER


	)

2722 
	#RTCEN_BITNUMBER
 
RCC_RTCEN_BIT_NUMBER


	)

2723 
	#BDRST_B™Numb”
 
RCC_BDRST_BIT_NUMBER


	)

2724 
	#BDRST_BITNUMBER
 
RCC_BDRST_BIT_NUMBER


	)

2725 
	#RTCRST_BITNUMBER
 
RCC_RTCRST_BIT_NUMBER


	)

2726 
	#LSION_B™Numb”
 
RCC_LSION_BIT_NUMBER


	)

2727 
	#LSION_BITNUMBER
 
RCC_LSION_BIT_NUMBER


	)

2728 
	#LSEON_B™Numb”
 
RCC_LSEON_BIT_NUMBER


	)

2729 
	#LSEON_BITNUMBER
 
RCC_LSEON_BIT_NUMBER


	)

2730 
	#LSEBYP_BITNUMBER
 
RCC_LSEBYP_BIT_NUMBER


	)

2731 
	#PLLSAION_B™Numb”
 
RCC_PLLSAION_BIT_NUMBER


	)

2732 
	#TIMPRE_B™Numb”
 
RCC_TIMPRE_BIT_NUMBER


	)

2733 
	#RMVF_B™Numb”
 
RCC_RMVF_BIT_NUMBER


	)

2734 
	#RMVF_BITNUMBER
 
RCC_RMVF_BIT_NUMBER


	)

2735 
	#RCC_CR2_HSI14TRIM_B™Numb”
 
RCC_HSI14TRIM_BIT_NUMBER


	)

2736 
	#CR_BYTE2_ADDRESS
 
RCC_CR_BYTE2_ADDRESS


	)

2737 
	#CIR_BYTE1_ADDRESS
 
RCC_CIR_BYTE1_ADDRESS


	)

2738 
	#CIR_BYTE2_ADDRESS
 
RCC_CIR_BYTE2_ADDRESS


	)

2739 
	#BDCR_BYTE0_ADDRESS
 
RCC_BDCR_BYTE0_ADDRESS


	)

2740 
	#DBP_TIMEOUT_VALUE
 
RCC_DBP_TIMEOUT_VALUE


	)

2741 
	#LSE_TIMEOUT_VALUE
 
RCC_LSE_TIMEOUT_VALUE


	)

2743 
	#CR_HSION_BB
 
RCC_CR_HSION_BB


	)

2744 
	#CR_CSSON_BB
 
RCC_CR_CSSON_BB


	)

2745 
	#CR_PLLON_BB
 
RCC_CR_PLLON_BB


	)

2746 
	#CR_PLLI2SON_BB
 
RCC_CR_PLLI2SON_BB


	)

2747 
	#CR_MSION_BB
 
RCC_CR_MSION_BB


	)

2748 
	#CSR_LSION_BB
 
RCC_CSR_LSION_BB


	)

2749 
	#CSR_LSEON_BB
 
RCC_CSR_LSEON_BB


	)

2750 
	#CSR_LSEBYP_BB
 
RCC_CSR_LSEBYP_BB


	)

2751 
	#CSR_RTCEN_BB
 
RCC_CSR_RTCEN_BB


	)

2752 
	#CSR_RTCRST_BB
 
RCC_CSR_RTCRST_BB


	)

2753 
	#CFGR_I2SSRC_BB
 
RCC_CFGR_I2SSRC_BB


	)

2754 
	#BDCR_RTCEN_BB
 
RCC_BDCR_RTCEN_BB


	)

2755 
	#BDCR_BDRST_BB
 
RCC_BDCR_BDRST_BB


	)

2756 
	#CR_HSEON_BB
 
RCC_CR_HSEON_BB


	)

2757 
	#CSR_RMVF_BB
 
RCC_CSR_RMVF_BB


	)

2758 
	#CR_PLLSAION_BB
 
RCC_CR_PLLSAION_BB


	)

2759 
	#DCKCFGR_TIMPRE_BB
 
RCC_DCKCFGR_TIMPRE_BB


	)

2761 
	#__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE


	)

2762 
	#__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE


	)

2763 
	#__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE


	)

2764 
	#__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE


	)

2765 
	#__HAL_RCC_CRS_CALCULATE_RELOADVALUE
 
__HAL_RCC_CRS_RELOADVALUE_CALCULATE


	)

2767 
	#__HAL_RCC_GET_IT_SOURCE
 
__HAL_RCC_GET_IT


	)

2769 
	#RCC_CRS_SYNCWARM
 
RCC_CRS_SYNCWARN


	)

2770 
	#RCC_CRS_TRIMOV
 
RCC_CRS_TRIMOVF


	)

2772 
	#RCC_PERIPHCLK_CK48
 
RCC_PERIPHCLK_CLK48


	)

2773 
	#RCC_CK48CLKSOURCE_PLLQ
 
RCC_CLK48CLKSOURCE_PLLQ


	)

2774 
	#RCC_CK48CLKSOURCE_PLLSAIP
 
RCC_CLK48CLKSOURCE_PLLSAIP


	)

2775 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 
RCC_CLK48CLKSOURCE_PLLI2SQ


	)

2776 
	#IS_RCC_CK48CLKSOURCE
 
IS_RCC_CLK48CLKSOURCE


	)

2777 
	#RCC_SDIOCLKSOURCE_CK48
 
RCC_SDIOCLKSOURCE_CLK48


	)

2779 
	#__HAL_RCC_DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM1_CLK_ENABLE


	)

2780 
	#__HAL_RCC_DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM1_CLK_DISABLE


	)

2781 
	#__HAL_RCC_DFSDM_IS_CLK_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_ENABLED


	)

2782 
	#__HAL_RCC_DFSDM_IS_CLK_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_DISABLED


	)

2783 
	#__HAL_RCC_DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM1_FORCE_RESET


	)

2784 
	#__HAL_RCC_DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM1_RELEASE_RESET


	)

2785 
	#__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE


	)

2786 
	#__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE


	)

2787 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED


	)

2788 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED


	)

2789 
	#DfsdmClockS–eùiÚ
 
Dfsdm1ClockS–eùiÚ


	)

2790 
	#RCC_PERIPHCLK_DFSDM
 
RCC_PERIPHCLK_DFSDM1


	)

2791 
	#RCC_DFSDMCLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2792 
	#RCC_DFSDMCLKSOURCE_SYSCLK
 
RCC_DFSDM1CLKSOURCE_SYSCLK


	)

2793 
	#__HAL_RCC_DFSDM_CONFIG
 
__HAL_RCC_DFSDM1_CONFIG


	)

2794 
	#__HAL_RCC_GET_DFSDM_SOURCE
 
__HAL_RCC_GET_DFSDM1_SOURCE


	)

2795 
	#RCC_DFSDM1CLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2796 
	#RCC_SWPMI1CLKSOURCE_PCLK
 
RCC_SWPMI1CLKSOURCE_PCLK1


	)

2797 
	#RCC_LPTIM1CLKSOURCE_PCLK
 
RCC_LPTIM1CLKSOURCE_PCLK1


	)

2798 
	#RCC_LPTIM2CLKSOURCE_PCLK
 
RCC_LPTIM2CLKSOURCE_PCLK1


	)

2800 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S1


	)

2801 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S2


	)

2802 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S1


	)

2803 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S2


	)

2804 
	#RCC_DFSDM1CLKSOURCE_APB2
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2805 
	#RCC_DFSDM2CLKSOURCE_APB2
 
RCC_DFSDM2CLKSOURCE_PCLK2


	)

2806 
	#RCC_FMPI2C1CLKSOURCE_APB
 
RCC_FMPI2C1CLKSOURCE_PCLK1


	)

2815 
	#HAL_RNG_R—dyC®lback
(
__HANDLE__
è
	`HAL_RNG_R—dyD©aC®lback
((__HANDLE__), 
ušt32_t
 
¿ndom32b™
)

	)

2825 
	#__HAL_RTC_CLEAR_FLAG
 
__HAL_RTC_EXTI_CLEAR_FLAG


	)

2826 
	#__HAL_RTC_DISABLE_IT
 
__HAL_RTC_EXTI_DISABLE_IT


	)

2827 
	#__HAL_RTC_ENABLE_IT
 
__HAL_RTC_EXTI_ENABLE_IT


	)

2829 #ià
defšed
 (
STM32F1
)

2830 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
()

	)

2832 
	#__HAL_RTC_EXTI_ENABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
()

	)

2834 
	#__HAL_RTC_EXTI_DISABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
()

	)

2836 
	#__HAL_RTC_EXTI_GET_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
()

	)

2838 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
()

	)

2840 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
() : \

2841 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
() : \

2842 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
()))

	)

2843 
	#__HAL_RTC_EXTI_ENABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
() : \

2844 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
() : \

2845 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
()))

	)

2846 
	#__HAL_RTC_EXTI_DISABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
() : \

2847 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
() : \

2848 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
()))

	)

2849 
	#__HAL_RTC_EXTI_GET_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
() : \

2850 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
() : \

2851 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
()))

	)

2852 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
() : \

2853 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
() : \

2854 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
()))

	)

2857 
	#IS_ALARM
 
IS_RTC_ALARM


	)

2858 
	#IS_ALARM_MASK
 
IS_RTC_ALARM_MASK


	)

2859 
	#IS_TAMPER
 
IS_RTC_TAMPER


	)

2860 
	#IS_TAMPER_ERASE_MODE
 
IS_RTC_TAMPER_ERASE_MODE


	)

2861 
	#IS_TAMPER_FILTER
 
IS_RTC_TAMPER_FILTER


	)

2862 
	#IS_TAMPER_INTERRUPT
 
IS_RTC_TAMPER_INTERRUPT


	)

2863 
	#IS_TAMPER_MASKFLAG_STATE
 
IS_RTC_TAMPER_MASKFLAG_STATE


	)

2864 
	#IS_TAMPER_PRECHARGE_DURATION
 
IS_RTC_TAMPER_PRECHARGE_DURATION


	)

2865 
	#IS_TAMPER_PULLUP_STATE
 
IS_RTC_TAMPER_PULLUP_STATE


	)

2866 
	#IS_TAMPER_SAMPLING_FREQ
 
IS_RTC_TAMPER_SAMPLING_FREQ


	)

2867 
	#IS_TAMPER_TIMESTAMPONTAMPER_DETECTION
 
IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION


	)

2868 
	#IS_TAMPER_TRIGGER
 
IS_RTC_TAMPER_TRIGGER


	)

2869 
	#IS_WAKEUP_CLOCK
 
IS_RTC_WAKEUP_CLOCK


	)

2870 
	#IS_WAKEUP_COUNTER
 
IS_RTC_WAKEUP_COUNTER


	)

2872 
	#__RTC_WRITEPROTECTION_ENABLE
 
__HAL_RTC_WRITEPROTECTION_ENABLE


	)

2873 
	#__RTC_WRITEPROTECTION_DISABLE
 
__HAL_RTC_WRITEPROTECTION_DISABLE


	)

2883 
	#SD_OCR_CID_CSD_OVERWRIETE
 
SD_OCR_CID_CSD_OVERWRITE


	)

2884 
	#SD_CMD_SD_APP_STAUS
 
SD_CMD_SD_APP_STATUS


	)

2886 #ià
defšed
(
STM32F4
)

2887 
	#SD_SDMMC_DISABLED
 
SD_SDIO_DISABLED


	)

2888 
	#SD_SDMMC_FUNCTION_BUSY
 
SD_SDIO_FUNCTION_BUSY


	)

2889 
	#SD_SDMMC_FUNCTION_FAILED
 
SD_SDIO_FUNCTION_FAILED


	)

2890 
	#SD_SDMMC_UNKNOWN_FUNCTION
 
SD_SDIO_UNKNOWN_FUNCTION


	)

2891 
	#SD_CMD_SDMMC_SEN_OP_COND
 
SD_CMD_SDIO_SEN_OP_COND


	)

2892 
	#SD_CMD_SDMMC_RW_DIRECT
 
SD_CMD_SDIO_RW_DIRECT


	)

2893 
	#SD_CMD_SDMMC_RW_EXTENDED
 
SD_CMD_SDIO_RW_EXTENDED


	)

2894 
	#__HAL_SD_SDMMC_ENABLE
 
__HAL_SD_SDIO_ENABLE


	)

2895 
	#__HAL_SD_SDMMC_DISABLE
 
__HAL_SD_SDIO_DISABLE


	)

2896 
	#__HAL_SD_SDMMC_DMA_ENABLE
 
__HAL_SD_SDIO_DMA_ENABLE


	)

2897 
	#__HAL_SD_SDMMC_DMA_DISABLE
 
__HAL_SD_SDIO_DMA_DISABL


	)

2898 
	#__HAL_SD_SDMMC_ENABLE_IT
 
__HAL_SD_SDIO_ENABLE_IT


	)

2899 
	#__HAL_SD_SDMMC_DISABLE_IT
 
__HAL_SD_SDIO_DISABLE_IT


	)

2900 
	#__HAL_SD_SDMMC_GET_FLAG
 
__HAL_SD_SDIO_GET_FLAG


	)

2901 
	#__HAL_SD_SDMMC_CLEAR_FLAG
 
__HAL_SD_SDIO_CLEAR_FLAG


	)

2902 
	#__HAL_SD_SDMMC_GET_IT
 
__HAL_SD_SDIO_GET_IT


	)

2903 
	#__HAL_SD_SDMMC_CLEAR_IT
 
__HAL_SD_SDIO_CLEAR_IT


	)

2904 
	#SDMMC_STATIC_FLAGS
 
SDIO_STATIC_FLAGS


	)

2905 
	#SDMMC_CMD0TIMEOUT
 
SDIO_CMD0TIMEOUT


	)

2906 
	#SD_SDMMC_SEND_IF_COND
 
SD_SDIO_SEND_IF_COND


	)

2908 
	#SDMMC1_IRQn
 
SDIO_IRQn


	)

2909 
	#SDMMC1_IRQHªdËr
 
SDIO_IRQHªdËr


	)

2912 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2913 
	#SD_SDIO_DISABLED
 
SD_SDMMC_DISABLED


	)

2914 
	#SD_SDIO_FUNCTION_BUSY
 
SD_SDMMC_FUNCTION_BUSY


	)

2915 
	#SD_SDIO_FUNCTION_FAILED
 
SD_SDMMC_FUNCTION_FAILED


	)

2916 
	#SD_SDIO_UNKNOWN_FUNCTION
 
SD_SDMMC_UNKNOWN_FUNCTION


	)

2917 
	#SD_CMD_SDIO_SEN_OP_COND
 
SD_CMD_SDMMC_SEN_OP_COND


	)

2918 
	#SD_CMD_SDIO_RW_DIRECT
 
SD_CMD_SDMMC_RW_DIRECT


	)

2919 
	#SD_CMD_SDIO_RW_EXTENDED
 
SD_CMD_SDMMC_RW_EXTENDED


	)

2920 
	#__HAL_SD_SDIO_ENABLE
 
__HAL_SD_SDMMC_ENABLE


	)

2921 
	#__HAL_SD_SDIO_DISABLE
 
__HAL_SD_SDMMC_DISABLE


	)

2922 
	#__HAL_SD_SDIO_DMA_ENABLE
 
__HAL_SD_SDMMC_DMA_ENABLE


	)

2923 
	#__HAL_SD_SDIO_DMA_DISABL
 
__HAL_SD_SDMMC_DMA_DISABLE


	)

2924 
	#__HAL_SD_SDIO_ENABLE_IT
 
__HAL_SD_SDMMC_ENABLE_IT


	)

2925 
	#__HAL_SD_SDIO_DISABLE_IT
 
__HAL_SD_SDMMC_DISABLE_IT


	)

2926 
	#__HAL_SD_SDIO_GET_FLAG
 
__HAL_SD_SDMMC_GET_FLAG


	)

2927 
	#__HAL_SD_SDIO_CLEAR_FLAG
 
__HAL_SD_SDMMC_CLEAR_FLAG


	)

2928 
	#__HAL_SD_SDIO_GET_IT
 
__HAL_SD_SDMMC_GET_IT


	)

2929 
	#__HAL_SD_SDIO_CLEAR_IT
 
__HAL_SD_SDMMC_CLEAR_IT


	)

2930 
	#SDIO_STATIC_FLAGS
 
SDMMC_STATIC_FLAGS


	)

2931 
	#SDIO_CMD0TIMEOUT
 
SDMMC_CMD0TIMEOUT


	)

2932 
	#SD_SDIO_SEND_IF_COND
 
SD_SDMMC_SEND_IF_COND


	)

2934 
	#SDIO_IRQn
 
SDMMC1_IRQn


	)

2935 
	#SDIO_IRQHªdËr
 
SDMMC1_IRQHªdËr


	)

2938 #ià
defšed
(
STM32F7
è|| defšed(
STM32F4
è|| defšed(
STM32F2
)

2939 
	#HAL_SD_C¬dCIDTy³def
 
HAL_SD_C¬dCIDTy³Def


	)

2940 
	#HAL_SD_C¬dCSDTy³def
 
HAL_SD_C¬dCSDTy³Def


	)

2941 
	#HAL_SD_C¬dStusTy³def
 
HAL_SD_C¬dStusTy³Def


	)

2942 
	#HAL_SD_C¬dS‹Ty³def
 
HAL_SD_C¬dS‹Ty³Def


	)

2953 
	#__SMARTCARD_ENABLE_IT
 
__HAL_SMARTCARD_ENABLE_IT


	)

2954 
	#__SMARTCARD_DISABLE_IT
 
__HAL_SMARTCARD_DISABLE_IT


	)

2955 
	#__SMARTCARD_ENABLE
 
__HAL_SMARTCARD_ENABLE


	)

2956 
	#__SMARTCARD_DISABLE
 
__HAL_SMARTCARD_DISABLE


	)

2957 
	#__SMARTCARD_DMA_REQUEST_ENABLE
 
__HAL_SMARTCARD_DMA_REQUEST_ENABLE


	)

2958 
	#__SMARTCARD_DMA_REQUEST_DISABLE
 
__HAL_SMARTCARD_DMA_REQUEST_DISABLE


	)

2960 
	#__HAL_SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

2961 
	#__SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

2963 
	#IS_SMARTCARD_ONEBIT_SAMPLING
 
IS_SMARTCARD_ONE_BIT_SAMPLE


	)

2972 
	#__HAL_SMBUS_RESET_CR1
 
SMBUS_RESET_CR1


	)

2973 
	#__HAL_SMBUS_RESET_CR2
 
SMBUS_RESET_CR2


	)

2974 
	#__HAL_SMBUS_GENERATE_START
 
SMBUS_GENERATE_START


	)

2975 
	#__HAL_SMBUS_GET_ADDR_MATCH
 
SMBUS_GET_ADDR_MATCH


	)

2976 
	#__HAL_SMBUS_GET_DIR
 
SMBUS_GET_DIR


	)

2977 
	#__HAL_SMBUS_GET_STOP_MODE
 
SMBUS_GET_STOP_MODE


	)

2978 
	#__HAL_SMBUS_GET_PEC_MODE
 
SMBUS_GET_PEC_MODE


	)

2979 
	#__HAL_SMBUS_GET_ALERT_ENABLED
 
SMBUS_GET_ALERT_ENABLED


	)

2988 
	#__HAL_SPI_1LINE_TX
 
SPI_1LINE_TX


	)

2989 
	#__HAL_SPI_1LINE_RX
 
SPI_1LINE_RX


	)

2990 
	#__HAL_SPI_RESET_CRC
 
SPI_RESET_CRC


	)

3000 
	#__HAL_UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3001 
	#__HAL_UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3002 
	#__UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3003 
	#__UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3005 
	#IS_UART_WAKEUPMETHODE
 
IS_UART_WAKEUPMETHOD


	)

3007 
	#IS_UART_ONEBIT_SAMPLE
 
IS_UART_ONE_BIT_SAMPLE


	)

3008 
	#IS_UART_ONEBIT_SAMPLING
 
IS_UART_ONE_BIT_SAMPLE


	)

3019 
	#__USART_ENABLE_IT
 
__HAL_USART_ENABLE_IT


	)

3020 
	#__USART_DISABLE_IT
 
__HAL_USART_DISABLE_IT


	)

3021 
	#__USART_ENABLE
 
__HAL_USART_ENABLE


	)

3022 
	#__USART_DISABLE
 
__HAL_USART_DISABLE


	)

3024 
	#__HAL_USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3025 
	#__USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3034 
	#USB_EXTI_LINE_WAKEUP
 
USB_WAKEUP_EXTI_LINE


	)

3036 
	#USB_FS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE


	)

3037 
	#USB_FS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE


	)

3038 
	#USB_FS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3039 
	#USB_FS_EXTI_LINE_WAKEUP
 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

3041 
	#USB_HS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE


	)

3042 
	#USB_HS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE


	)

3043 
	#USB_HS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3044 
	#USB_HS_EXTI_LINE_WAKEUP
 
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

3046 
	#__HAL_USB_EXTI_ENABLE_IT
 
__HAL_USB_WAKEUP_EXTI_ENABLE_IT


	)

3047 
	#__HAL_USB_EXTI_DISABLE_IT
 
__HAL_USB_WAKEUP_EXTI_DISABLE_IT


	)

3048 
	#__HAL_USB_EXTI_GET_FLAG
 
__HAL_USB_WAKEUP_EXTI_GET_FLAG


	)

3049 
	#__HAL_USB_EXTI_CLEAR_FLAG
 
__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG


	)

3050 
	#__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3051 
	#__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3052 
	#__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3054 
	#__HAL_USB_FS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT


	)

3055 
	#__HAL_USB_FS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT


	)

3056 
	#__HAL_USB_FS_EXTI_GET_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG


	)

3057 
	#__HAL_USB_FS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG


	)

3058 
	#__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3059 
	#__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3060 
	#__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3061 
	#__HAL_USB_FS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT


	)

3063 
	#__HAL_USB_HS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT


	)

3064 
	#__HAL_USB_HS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT


	)

3065 
	#__HAL_USB_HS_EXTI_GET_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG


	)

3066 
	#__HAL_USB_HS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG


	)

3067 
	#__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3068 
	#__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3069 
	#__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3070 
	#__HAL_USB_HS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT


	)

3072 
	#HAL_PCD_AùiveRemÙeWakeup
 
HAL_PCD_Aùiv©eRemÙeWakeup


	)

3073 
	#HAL_PCD_DeAùiveRemÙeWakeup
 
HAL_PCD_DeAùiv©eRemÙeWakeup


	)

3075 
	#HAL_PCD_S‘TxFiFo
 
HAL_PCDEx_S‘TxFiFo


	)

3076 
	#HAL_PCD_S‘RxFiFo
 
HAL_PCDEx_S‘RxFiFo


	)

3084 
	#__HAL_TIM_S‘ICP»sÿËrV®ue
 
TIM_SET_ICPRESCALERVALUE


	)

3085 
	#__HAL_TIM_Re£tICP»sÿËrV®ue
 
TIM_RESET_ICPRESCALERVALUE


	)

3087 
	#TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3088 
	#TIM_GET_CLEAR_IT
 
__HAL_TIM_CLEAR_IT


	)

3090 
	#__HAL_TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3092 
	#__HAL_TIM_DIRECTION_STATUS
 
__HAL_TIM_IS_TIM_COUNTING_DOWN


	)

3093 
	#__HAL_TIM_PRESCALER
 
__HAL_TIM_SET_PRESCALER


	)

3094 
	#__HAL_TIM_S‘CouÁ”
 
__HAL_TIM_SET_COUNTER


	)

3095 
	#__HAL_TIM_G‘CouÁ”
 
__HAL_TIM_GET_COUNTER


	)

3096 
	#__HAL_TIM_S‘AutÜ–ßd
 
__HAL_TIM_SET_AUTORELOAD


	)

3097 
	#__HAL_TIM_G‘AutÜ–ßd
 
__HAL_TIM_GET_AUTORELOAD


	)

3098 
	#__HAL_TIM_S‘ClockDivisiÚ
 
__HAL_TIM_SET_CLOCKDIVISION


	)

3099 
	#__HAL_TIM_G‘ClockDivisiÚ
 
__HAL_TIM_GET_CLOCKDIVISION


	)

3100 
	#__HAL_TIM_S‘ICP»sÿËr
 
__HAL_TIM_SET_ICPRESCALER


	)

3101 
	#__HAL_TIM_G‘ICP»sÿËr
 
__HAL_TIM_GET_ICPRESCALER


	)

3102 
	#__HAL_TIM_S‘Com·»
 
__HAL_TIM_SET_COMPARE


	)

3103 
	#__HAL_TIM_G‘Com·»
 
__HAL_TIM_GET_COMPARE


	)

3105 
	#TIM_BREAKINPUTSOURCE_DFSDM
 
TIM_BREAKINPUTSOURCE_DFSDM1


	)

3114 
	#__HAL_ETH_EXTI_ENABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_IT


	)

3115 
	#__HAL_ETH_EXTI_DISABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_DISABLE_IT


	)

3116 
	#__HAL_ETH_EXTI_GET_FLAG
 
__HAL_ETH_WAKEUP_EXTI_GET_FLAG


	)

3117 
	#__HAL_ETH_EXTI_CLEAR_FLAG
 
__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG


	)

3118 
	#__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER


	)

3119 
	#__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER


	)

3120 
	#__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER


	)

3122 
	#ETH_PROMISCIOUSMODE_ENABLE
 
ETH_PROMISCUOUS_MODE_ENABLE


	)

3123 
	#ETH_PROMISCIOUSMODE_DISABLE
 
ETH_PROMISCUOUS_MODE_DISABLE


	)

3124 
	#IS_ETH_PROMISCIOUS_MODE
 
IS_ETH_PROMISCUOUS_MODE


	)

3132 
	#__HAL_LTDC_LAYER
 
LTDC_LAYER


	)

3133 
	#__HAL_LTDC_RELOAD_CONFIG
 
__HAL_LTDC_RELOAD_IMMEDIATE_CONFIG


	)

3141 
	#SAI_OUTPUTDRIVE_DISABLED
 
SAI_OUTPUTDRIVE_DISABLE


	)

3142 
	#SAI_OUTPUTDRIVE_ENABLED
 
SAI_OUTPUTDRIVE_ENABLE


	)

3143 
	#SAI_MASTERDIVIDER_ENABLED
 
SAI_MASTERDIVIDER_ENABLE


	)

3144 
	#SAI_MASTERDIVIDER_DISABLED
 
SAI_MASTERDIVIDER_DISABLE


	)

3145 
	#SAI_STREOMODE
 
SAI_STEREOMODE


	)

3146 
	#SAI_FIFOStus_Em±y
 
SAI_FIFOSTATUS_EMPTY


	)

3147 
	#SAI_FIFOStus_Less1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_LESS1QUARTERFULL


	)

3148 
	#SAI_FIFOStus_1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_1QUARTERFULL


	)

3149 
	#SAI_FIFOStus_H®fFuÎ
 
SAI_FIFOSTATUS_HALFFULL


	)

3150 
	#SAI_FIFOStus_3Qu¬‹rsFuÎ
 
SAI_FIFOSTATUS_3QUARTERFULL


	)

3151 
	#SAI_FIFOStus_FuÎ
 
SAI_FIFOSTATUS_FULL


	)

3152 
	#IS_SAI_BLOCK_MONO_STREO_MODE
 
IS_SAI_BLOCK_MONO_STEREO_MODE


	)

3153 
	#SAI_SYNCHRONOUS_EXT
 
SAI_SYNCHRONOUS_EXT_SAI1


	)

3154 
	#SAI_SYNCEXT_IN_ENABLE
 
SAI_SYNCEXT_OUTBLOCKA_ENABLE


	)

3168 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h

40 #iâdeà
__STM32F4xx_HAL_H


41 
	#__STM32F4xx_HAL_H


	)

43 #ifdeà
__ýlu¥lus


48 
	~"¡m32f4xx_h®_cÚf.h
"

68 
	#__HAL_DBGMCU_FREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

69 
	#__HAL_DBGMCU_FREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

70 
	#__HAL_DBGMCU_FREEZE_TIM4
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM4_STOP
))

	)

71 
	#__HAL_DBGMCU_FREEZE_TIM5
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM5_STOP
))

	)

72 
	#__HAL_DBGMCU_FREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

73 
	#__HAL_DBGMCU_FREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

74 
	#__HAL_DBGMCU_FREEZE_TIM12
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM12_STOP
))

	)

75 
	#__HAL_DBGMCU_FREEZE_TIM13
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM13_STOP
))

	)

76 
	#__HAL_DBGMCU_FREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

77 
	#__HAL_DBGMCU_FREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

78 
	#__HAL_DBGMCU_FREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

79 
	#__HAL_DBGMCU_FREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

80 
	#__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

81 
	#__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
))

	)

82 
	#__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
))

	)

83 
	#__HAL_DBGMCU_FREEZE_CAN1
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_CAN1_STOP
))

	)

84 
	#__HAL_DBGMCU_FREEZE_CAN2
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_CAN2_STOP
))

	)

85 
	#__HAL_DBGMCU_FREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

86 
	#__HAL_DBGMCU_FREEZE_TIM8
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM8_STOP
))

	)

87 
	#__HAL_DBGMCU_FREEZE_TIM9
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM9_STOP
))

	)

88 
	#__HAL_DBGMCU_FREEZE_TIM10
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM10_STOP
))

	)

89 
	#__HAL_DBGMCU_FREEZE_TIM11
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM11_STOP
))

	)

91 
	#__HAL_DBGMCU_UNFREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

92 
	#__HAL_DBGMCU_UNFREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

93 
	#__HAL_DBGMCU_UNFREEZE_TIM4
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM4_STOP
))

	)

94 
	#__HAL_DBGMCU_UNFREEZE_TIM5
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM5_STOP
))

	)

95 
	#__HAL_DBGMCU_UNFREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

96 
	#__HAL_DBGMCU_UNFREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

97 
	#__HAL_DBGMCU_UNFREEZE_TIM12
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM12_STOP
))

	)

98 
	#__HAL_DBGMCU_UNFREEZE_TIM13
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM13_STOP
))

	)

99 
	#__HAL_DBGMCU_UNFREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

100 
	#__HAL_DBGMCU_UNFREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

101 
	#__HAL_DBGMCU_UNFREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

102 
	#__HAL_DBGMCU_UNFREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

103 
	#__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

104 
	#__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
))

	)

105 
	#__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
))

	)

106 
	#__HAL_DBGMCU_UNFREEZE_CAN1
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_CAN1_STOP
))

	)

107 
	#__HAL_DBGMCU_UNFREEZE_CAN2
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_CAN2_STOP
))

	)

108 
	#__HAL_DBGMCU_UNFREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

109 
	#__HAL_DBGMCU_UNFREEZE_TIM8
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM8_STOP
))

	)

110 
	#__HAL_DBGMCU_UNFREEZE_TIM9
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM9_STOP
))

	)

111 
	#__HAL_DBGMCU_UNFREEZE_TIM10
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM10_STOP
))

	)

112 
	#__HAL_DBGMCU_UNFREEZE_TIM11
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM11_STOP
))

	)

116 
	#__HAL_SYSCFG_REMAPMEMORY_FLASH
(è(
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
))

	)

120 
	#__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

121 
SYSCFG
->
MEMRMP
 |ð
SYSCFG_MEMRMP_MEM_MODE_0
;\

122 }0);

	)

126 
	#__HAL_SYSCFG_REMAPMEMORY_SRAM
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

127 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_0
 | 
SYSCFG_MEMRMP_MEM_MODE_1
);\

128 }0);

	)

130 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

133 
	#__HAL_SYSCFG_REMAPMEMORY_FSMC
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

134 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_1
);\

135 }0);

	)

138 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

139 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

142 
	#__HAL_SYSCFG_REMAPMEMORY_FMC
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

143 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_1
);\

144 }0);

	)

148 
	#__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

149 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_2
);\

150 }0);

	)

153 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

161 
	#__HAL_SYSCFG_BREAK_PVD_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_PVD_LOCK
); \

162 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_PVD_LOCK
; \

163 }0)

	)

175 
	#__HAL_SYSCFG_BREAK_LOCKUP_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_LOCKUP_LOCK
); \

176 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_LOCKUP_LOCK
; \

177 }0)

	)

194 
HAL_StusTy³Def
 
HAL_In™
();

195 
HAL_StusTy³Def
 
HAL_DeIn™
();

196 
HAL_M¥In™
();

197 
HAL_M¥DeIn™
();

198 
HAL_StusTy³Def
 
HAL_In™Tick
 (
ušt32_t
 
TickPriÜ™y
);

207 
HAL_IncTick
();

208 
HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
);

209 
ušt32_t
 
HAL_G‘Tick
();

210 
HAL_Su¥’dTick
();

211 
HAL_ResumeTick
();

212 
ušt32_t
 
HAL_G‘H®V”siÚ
();

213 
ušt32_t
 
HAL_G‘REVID
();

214 
ušt32_t
 
HAL_G‘DEVID
();

215 
HAL_DBGMCU_EÇbËDBGSË•Mode
();

216 
HAL_DBGMCU_Di§bËDBGSË•Mode
();

217 
HAL_DBGMCU_EÇbËDBGStÝMode
();

218 
HAL_DBGMCU_Di§bËDBGStÝMode
();

219 
HAL_DBGMCU_EÇbËDBGSndbyMode
();

220 
HAL_DBGMCU_Di§bËDBGSndbyMode
();

221 
HAL_EÇbËCom³n§tiÚC–l
();

222 
HAL_Di§bËCom³n§tiÚC–l
();

223 
HAL_G‘UID
(
ušt32_t
 *
UID
);

224 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

225 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

226 
HAL_EÇbËMemÜySw­pšgBªk
();

227 
HAL_Di§bËMemÜySw­pšgBªk
();

261 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc.h

39 #iâdeà
__STM32F4xx_ADC_H


40 
	#__STM32F4xx_ADC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

77 
ušt32_t
 
ClockP»sÿËr
;

80 
ušt32_t
 
ResÞutiÚ
;

82 
ušt32_t
 
D©aAlign
;

85 
ušt32_t
 
SÿnCÚvMode
;

92 
ušt32_t
 
EOCS–eùiÚ
;

99 
ušt32_t
 
CÚtšuousCÚvMode
;

102 
ušt32_t
 
NbrOfCÚv”siÚ
;

105 
ušt32_t
 
DiscÚtšuousCÚvMode
;

109 
ušt32_t
 
NbrOfDiscCÚv”siÚ
;

112 
ušt32_t
 
Ex‹º®TrigCÚv
;

116 
ušt32_t
 
Ex‹º®TrigCÚvEdge
;

119 
ušt32_t
 
DMACÚtšuousReque¡s
;

124 }
	tADC_In™Ty³Def
;

135 
ušt32_t
 
ChªÃl
;

137 
ušt32_t
 
Rªk
;

139 
ušt32_t
 
Sam¶šgTime
;

148 
ušt32_t
 
Off£t
;

149 }
	tADC_ChªÃlCÚfTy³Def
;

156 
ušt32_t
 
W©chdogMode
;

158 
ušt32_t
 
HighTh»shÞd
;

160 
ušt32_t
 
LowTh»shÞd
;

162 
ušt32_t
 
ChªÃl
;

165 
ušt32_t
 
ITMode
;

168 
ušt32_t
 
W©chdogNumb”
;

169 }
	tADC_AÇlogWDGCÚfTy³Def
;

175 
	#HAL_ADC_STATE_RESET
 ((
ušt32_t
)0x00000000Uè

	)

176 
	#HAL_ADC_STATE_READY
 ((
ušt32_t
)0x00000001Uè

	)

177 
	#HAL_ADC_STATE_BUSY_INTERNAL
 ((
ušt32_t
)0x00000002Uè

	)

178 
	#HAL_ADC_STATE_TIMEOUT
 ((
ušt32_t
)0x00000004Uè

	)

181 
	#HAL_ADC_STATE_ERROR_INTERNAL
 ((
ušt32_t
)0x00000010Uè

	)

182 
	#HAL_ADC_STATE_ERROR_CONFIG
 ((
ušt32_t
)0x00000020Uè

	)

183 
	#HAL_ADC_STATE_ERROR_DMA
 ((
ušt32_t
)0x00000040Uè

	)

186 
	#HAL_ADC_STATE_REG_BUSY
 ((
ušt32_t
)0x00000100Uè

	)

188 
	#HAL_ADC_STATE_REG_EOC
 ((
ušt32_t
)0x00000200Uè

	)

189 
	#HAL_ADC_STATE_REG_OVR
 ((
ušt32_t
)0x00000400Uè

	)

192 
	#HAL_ADC_STATE_INJ_BUSY
 ((
ušt32_t
)0x00001000Uè

	)

194 
	#HAL_ADC_STATE_INJ_EOC
 ((
ušt32_t
)0x00002000Uè

	)

197 
	#HAL_ADC_STATE_AWD1
 ((
ušt32_t
)0x00010000Uè

	)

198 
	#HAL_ADC_STATE_AWD2
 ((
ušt32_t
)0x00020000Uè

	)

199 
	#HAL_ADC_STATE_AWD3
 ((
ušt32_t
)0x00040000Uè

	)

202 
	#HAL_ADC_STATE_MULTIMODE_SLAVE
 ((
ušt32_t
)0x00100000Uè

	)

210 
ADC_Ty³Def
 *
In¡ªû
;

212 
ADC_In™Ty³Def
 
In™
;

214 
__IO
 
ušt32_t
 
NbrOfCu¼’tCÚv”siÚRªk
;

216 
DMA_HªdËTy³Def
 *
DMA_HªdË
;

218 
HAL_LockTy³Def
 
Lock
;

220 
__IO
 
ušt32_t
 
S‹
;

222 
__IO
 
ušt32_t
 
E¼ÜCode
;

223 }
	tADC_HªdËTy³Def
;

236 
	#HAL_ADC_ERROR_NONE
 ((
ušt32_t
)0x00Uè

	)

237 
	#HAL_ADC_ERROR_INTERNAL
 ((
ušt32_t
)0x01Uè

	)

239 
	#HAL_ADC_ERROR_OVR
 ((
ušt32_t
)0x02Uè

	)

240 
	#HAL_ADC_ERROR_DMA
 ((
ušt32_t
)0x04Uè

	)

249 
	#ADC_CLOCK_SYNC_PCLK_DIV2
 ((
ušt32_t
)0x00000000U)

	)

250 
	#ADC_CLOCK_SYNC_PCLK_DIV4
 ((
ušt32_t
)
ADC_CCR_ADCPRE_0
)

	)

251 
	#ADC_CLOCK_SYNC_PCLK_DIV6
 ((
ušt32_t
)
ADC_CCR_ADCPRE_1
)

	)

252 
	#ADC_CLOCK_SYNC_PCLK_DIV8
 ((
ušt32_t
)
ADC_CCR_ADCPRE
)

	)

260 
	#ADC_TWOSAMPLINGDELAY_5CYCLES
 ((
ušt32_t
)0x00000000U)

	)

261 
	#ADC_TWOSAMPLINGDELAY_6CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY_0
)

	)

262 
	#ADC_TWOSAMPLINGDELAY_7CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY_1
)

	)

263 
	#ADC_TWOSAMPLINGDELAY_8CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_1
 | 
ADC_CCR_DELAY_0
))

	)

264 
	#ADC_TWOSAMPLINGDELAY_9CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY_2
)

	)

265 
	#ADC_TWOSAMPLINGDELAY_10CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_0
))

	)

266 
	#ADC_TWOSAMPLINGDELAY_11CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_1
))

	)

267 
	#ADC_TWOSAMPLINGDELAY_12CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_1
 | 
ADC_CCR_DELAY_0
))

	)

268 
	#ADC_TWOSAMPLINGDELAY_13CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY_3
)

	)

269 
	#ADC_TWOSAMPLINGDELAY_14CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_0
))

	)

270 
	#ADC_TWOSAMPLINGDELAY_15CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_1
))

	)

271 
	#ADC_TWOSAMPLINGDELAY_16CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_1
 | 
ADC_CCR_DELAY_0
))

	)

272 
	#ADC_TWOSAMPLINGDELAY_17CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_2
))

	)

273 
	#ADC_TWOSAMPLINGDELAY_18CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_0
))

	)

274 
	#ADC_TWOSAMPLINGDELAY_19CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_1
))

	)

275 
	#ADC_TWOSAMPLINGDELAY_20CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY
)

	)

283 
	#ADC_RESOLUTION_12B
 ((
ušt32_t
)0x00000000U)

	)

284 
	#ADC_RESOLUTION_10B
 ((
ušt32_t
)
ADC_CR1_RES_0
)

	)

285 
	#ADC_RESOLUTION_8B
 ((
ušt32_t
)
ADC_CR1_RES_1
)

	)

286 
	#ADC_RESOLUTION_6B
 ((
ušt32_t
)
ADC_CR1_RES
)

	)

294 
	#ADC_EXTERNALTRIGCONVEDGE_NONE
 ((
ušt32_t
)0x00000000U)

	)

295 
	#ADC_EXTERNALTRIGCONVEDGE_RISING
 ((
ušt32_t
)
ADC_CR2_EXTEN_0
)

	)

296 
	#ADC_EXTERNALTRIGCONVEDGE_FALLING
 ((
ušt32_t
)
ADC_CR2_EXTEN_1
)

	)

297 
	#ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
 ((
ušt32_t
)
ADC_CR2_EXTEN
)

	)

307 
	#ADC_EXTERNALTRIGCONV_T1_CC1
 ((
ušt32_t
)0x00000000U)

	)

308 
	#ADC_EXTERNALTRIGCONV_T1_CC2
 ((
ušt32_t
)
ADC_CR2_EXTSEL_0
)

	)

309 
	#ADC_EXTERNALTRIGCONV_T1_CC3
 ((
ušt32_t
)
ADC_CR2_EXTSEL_1
)

	)

310 
	#ADC_EXTERNALTRIGCONV_T2_CC2
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_1
 | 
ADC_CR2_EXTSEL_0
))

	)

311 
	#ADC_EXTERNALTRIGCONV_T2_CC3
 ((
ušt32_t
)
ADC_CR2_EXTSEL_2
)

	)

312 
	#ADC_EXTERNALTRIGCONV_T2_CC4
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_0
))

	)

313 
	#ADC_EXTERNALTRIGCONV_T2_TRGO
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_1
))

	)

314 
	#ADC_EXTERNALTRIGCONV_T3_CC1
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_1
 | 
ADC_CR2_EXTSEL_0
))

	)

315 
	#ADC_EXTERNALTRIGCONV_T3_TRGO
 ((
ušt32_t
)
ADC_CR2_EXTSEL_3
)

	)

316 
	#ADC_EXTERNALTRIGCONV_T4_CC4
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_0
))

	)

317 
	#ADC_EXTERNALTRIGCONV_T5_CC1
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_1
))

	)

318 
	#ADC_EXTERNALTRIGCONV_T5_CC2
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_1
 | 
ADC_CR2_EXTSEL_0
))

	)

319 
	#ADC_EXTERNALTRIGCONV_T5_CC3
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_2
))

	)

320 
	#ADC_EXTERNALTRIGCONV_T8_CC1
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_0
))

	)

321 
	#ADC_EXTERNALTRIGCONV_T8_TRGO
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_1
))

	)

322 
	#ADC_EXTERNALTRIGCONV_Ext_IT11
 ((
ušt32_t
)
ADC_CR2_EXTSEL
)

	)

323 
	#ADC_SOFTWARE_START
 ((
ušt32_t
)
ADC_CR2_EXTSEL
 + 1U)

	)

331 
	#ADC_DATAALIGN_RIGHT
 ((
ušt32_t
)0x00000000U)

	)

332 
	#ADC_DATAALIGN_LEFT
 ((
ušt32_t
)
ADC_CR2_ALIGN
)

	)

340 
	#ADC_CHANNEL_0
 ((
ušt32_t
)0x00000000U)

	)

341 
	#ADC_CHANNEL_1
 ((
ušt32_t
)
ADC_CR1_AWDCH_0
)

	)

342 
	#ADC_CHANNEL_2
 ((
ušt32_t
)
ADC_CR1_AWDCH_1
)

	)

343 
	#ADC_CHANNEL_3
 ((
ušt32_t
)(
ADC_CR1_AWDCH_1
 | 
ADC_CR1_AWDCH_0
))

	)

344 
	#ADC_CHANNEL_4
 ((
ušt32_t
)
ADC_CR1_AWDCH_2
)

	)

345 
	#ADC_CHANNEL_5
 ((
ušt32_t
)(
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_0
))

	)

346 
	#ADC_CHANNEL_6
 ((
ušt32_t
)(
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_1
))

	)

347 
	#ADC_CHANNEL_7
 ((
ušt32_t
)(
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_1
 | 
ADC_CR1_AWDCH_0
))

	)

348 
	#ADC_CHANNEL_8
 ((
ušt32_t
)
ADC_CR1_AWDCH_3
)

	)

349 
	#ADC_CHANNEL_9
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_0
))

	)

350 
	#ADC_CHANNEL_10
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_1
))

	)

351 
	#ADC_CHANNEL_11
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_1
 | 
ADC_CR1_AWDCH_0
))

	)

352 
	#ADC_CHANNEL_12
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_2
))

	)

353 
	#ADC_CHANNEL_13
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_0
))

	)

354 
	#ADC_CHANNEL_14
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_1
))

	)

355 
	#ADC_CHANNEL_15
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_1
 | 
ADC_CR1_AWDCH_0
))

	)

356 
	#ADC_CHANNEL_16
 ((
ušt32_t
)
ADC_CR1_AWDCH_4
)

	)

357 
	#ADC_CHANNEL_17
 ((
ušt32_t
)(
ADC_CR1_AWDCH_4
 | 
ADC_CR1_AWDCH_0
))

	)

358 
	#ADC_CHANNEL_18
 ((
ušt32_t
)(
ADC_CR1_AWDCH_4
 | 
ADC_CR1_AWDCH_1
))

	)

360 
	#ADC_CHANNEL_VREFINT
 ((
ušt32_t
)
ADC_CHANNEL_17
)

	)

361 
	#ADC_CHANNEL_VBAT
 ((
ušt32_t
)
ADC_CHANNEL_18
)

	)

369 
	#ADC_SAMPLETIME_3CYCLES
 ((
ušt32_t
)0x00000000U)

	)

370 
	#ADC_SAMPLETIME_15CYCLES
 ((
ušt32_t
)
ADC_SMPR1_SMP10_0
)

	)

371 
	#ADC_SAMPLETIME_28CYCLES
 ((
ušt32_t
)
ADC_SMPR1_SMP10_1
)

	)

372 
	#ADC_SAMPLETIME_56CYCLES
 ((
ušt32_t
)(
ADC_SMPR1_SMP10_1
 | 
ADC_SMPR1_SMP10_0
))

	)

373 
	#ADC_SAMPLETIME_84CYCLES
 ((
ušt32_t
)
ADC_SMPR1_SMP10_2
)

	)

374 
	#ADC_SAMPLETIME_112CYCLES
 ((
ušt32_t
)(
ADC_SMPR1_SMP10_2
 | 
ADC_SMPR1_SMP10_0
))

	)

375 
	#ADC_SAMPLETIME_144CYCLES
 ((
ušt32_t
)(
ADC_SMPR1_SMP10_2
 | 
ADC_SMPR1_SMP10_1
))

	)

376 
	#ADC_SAMPLETIME_480CYCLES
 ((
ušt32_t
)
ADC_SMPR1_SMP10
)

	)

384 
	#ADC_EOC_SEQ_CONV
 ((
ušt32_t
)0x00000000U)

	)

385 
	#ADC_EOC_SINGLE_CONV
 ((
ušt32_t
)0x00000001U)

	)

386 
	#ADC_EOC_SINGLE_SEQ_CONV
 ((
ušt32_t
)0x00000002Uè

	)

394 
	#ADC_AWD_EVENT
 ((
ušt32_t
)
ADC_FLAG_AWD
)

	)

395 
	#ADC_OVR_EVENT
 ((
ušt32_t
)
ADC_FLAG_OVR
)

	)

403 
	#ADC_ANALOGWATCHDOG_SINGLE_REG
 ((
ušt32_t
)(
ADC_CR1_AWDSGL
 | 
ADC_CR1_AWDEN
))

	)

404 
	#ADC_ANALOGWATCHDOG_SINGLE_INJEC
 ((
ušt32_t
)(
ADC_CR1_AWDSGL
 | 
ADC_CR1_JAWDEN
))

	)

405 
	#ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
 ((
ušt32_t
)(
ADC_CR1_AWDSGL
 | 
ADC_CR1_AWDEN
 | 
ADC_CR1_JAWDEN
))

	)

406 
	#ADC_ANALOGWATCHDOG_ALL_REG
 ((
ušt32_t
)
ADC_CR1_AWDEN
)

	)

407 
	#ADC_ANALOGWATCHDOG_ALL_INJEC
 ((
ušt32_t
)
ADC_CR1_JAWDEN
)

	)

408 
	#ADC_ANALOGWATCHDOG_ALL_REGINJEC
 ((
ušt32_t
)(
ADC_CR1_AWDEN
 | 
ADC_CR1_JAWDEN
))

	)

409 
	#ADC_ANALOGWATCHDOG_NONE
 ((
ušt32_t
)0x00000000U)

	)

417 
	#ADC_IT_EOC
 ((
ušt32_t
)
ADC_CR1_EOCIE
)

	)

418 
	#ADC_IT_AWD
 ((
ušt32_t
)
ADC_CR1_AWDIE
)

	)

419 
	#ADC_IT_JEOC
 ((
ušt32_t
)
ADC_CR1_JEOCIE
)

	)

420 
	#ADC_IT_OVR
 ((
ušt32_t
)
ADC_CR1_OVRIE
)

	)

428 
	#ADC_FLAG_AWD
 ((
ušt32_t
)
ADC_SR_AWD
)

	)

429 
	#ADC_FLAG_EOC
 ((
ušt32_t
)
ADC_SR_EOC
)

	)

430 
	#ADC_FLAG_JEOC
 ((
ušt32_t
)
ADC_SR_JEOC
)

	)

431 
	#ADC_FLAG_JSTRT
 ((
ušt32_t
)
ADC_SR_JSTRT
)

	)

432 
	#ADC_FLAG_STRT
 ((
ušt32_t
)
ADC_SR_STRT
)

	)

433 
	#ADC_FLAG_OVR
 ((
ušt32_t
)
ADC_SR_OVR
)

	)

441 
	#ADC_ALL_CHANNELS
 ((
ušt32_t
)0x00000001U)

	)

442 
	#ADC_REGULAR_CHANNELS
 ((
ušt32_t
)0x00000002Uè

	)

443 
	#ADC_INJECTED_CHANNELS
 ((
ušt32_t
)0x00000003Uè

	)

461 
	#__HAL_ADC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_ADC_STATE_RESET
)

	)

468 
	#__HAL_ADC_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð
ADC_CR2_ADON
)

	)

475 
	#__HAL_ADC_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð~
ADC_CR2_ADON
)

	)

483 
	#__HAL_ADC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR1
è|ð(__INTERRUPT__))

	)

491 
	#__HAL_ADC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR1
è&ð~(__INTERRUPT__))

	)

498 
	#__HAL_ADC_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR1
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

506 
	#__HAL_ADC_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
èð~(__FLAG__))

	)

514 
	#__HAL_ADC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

521 
	~"¡m32f4xx_h®_adc_ex.h
"

532 
HAL_StusTy³Def
 
HAL_ADC_In™
(
ADC_HªdËTy³Def
* 
hadc
);

533 
HAL_StusTy³Def
 
HAL_ADC_DeIn™
(
ADC_HªdËTy³Def
 *
hadc
);

534 
HAL_ADC_M¥In™
(
ADC_HªdËTy³Def
* 
hadc
);

535 
HAL_ADC_M¥DeIn™
(
ADC_HªdËTy³Def
* 
hadc
);

544 
HAL_StusTy³Def
 
HAL_ADC_S¹
(
ADC_HªdËTy³Def
* 
hadc
);

545 
HAL_StusTy³Def
 
HAL_ADC_StÝ
(
ADC_HªdËTy³Def
* 
hadc
);

546 
HAL_StusTy³Def
 
HAL_ADC_PÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
);

548 
HAL_StusTy³Def
 
HAL_ADC_PÞlFÜEv’t
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Ev’tTy³
, ušt32_ˆ
Timeout
);

550 
HAL_StusTy³Def
 
HAL_ADC_S¹_IT
(
ADC_HªdËTy³Def
* 
hadc
);

551 
HAL_StusTy³Def
 
HAL_ADC_StÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
);

553 
HAL_ADC_IRQHªdËr
(
ADC_HªdËTy³Def
* 
hadc
);

555 
HAL_StusTy³Def
 
HAL_ADC_S¹_DMA
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
* 
pD©a
, ušt32_ˆ
L’gth
);

556 
HAL_StusTy³Def
 
HAL_ADC_StÝ_DMA
(
ADC_HªdËTy³Def
* 
hadc
);

558 
ušt32_t
 
HAL_ADC_G‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
);

560 
HAL_ADC_CÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

561 
HAL_ADC_CÚvH®fC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

562 
HAL_ADC_Lev–OutOfWšdowC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

563 
HAL_ADC_E¼ÜC®lback
(
ADC_HªdËTy³Def
 *
hadc
);

572 
HAL_StusTy³Def
 
HAL_ADC_CÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_ChªÃlCÚfTy³Def
* 
sCÚfig
);

573 
HAL_StusTy³Def
 
HAL_ADC_AÇlogWDGCÚfig
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_AÇlogWDGCÚfTy³Def
* 
AÇlogWDGCÚfig
);

582 
ušt32_t
 
HAL_ADC_G‘S‹
(
ADC_HªdËTy³Def
* 
hadc
);

583 
ušt32_t
 
HAL_ADC_G‘E¼Ü
(
ADC_HªdËTy³Def
 *
hadc
);

600 
	#ADC_STAB_DELAY_US
 ((
ušt32_t
è3U)

	)

604 
	#ADC_TEMPSENSOR_DELAY_US
 ((
ušt32_t
è10U)

	)

622 
	#ADC_IS_ENABLE
(
__HANDLE__
) \

623 ((Ð((
__HANDLE__
)->
In¡ªû
->
SR
 & 
ADC_SR_ADONS
) == ADC_SR_ADONS ) \

624 è? 
SET
 : 
RESET
)

	)

632 
	#ADC_IS_SOFTWARE_START_REGULAR
(
__HANDLE__
) \

633 (((
__HANDLE__
)->
In¡ªû
->
CR2
 & 
ADC_CR2_EXTEN
è=ð
RESET
)

	)

641 
	#ADC_IS_SOFTWARE_START_INJECTED
(
__HANDLE__
) \

642 (((
__HANDLE__
)->
In¡ªû
->
CR2
 & 
ADC_CR2_JEXTEN
è=ð
RESET
)

	)

651 
	#ADC_STATE_CLR_SET
 
MODIFY_REG


	)

658 
	#ADC_CLEAR_ERRORCODE
(
__HANDLE__
) \

659 ((
__HANDLE__
)->
E¼ÜCode
 = 
HAL_ADC_ERROR_NONE
)

	)

662 
	#IS_ADC_CLOCKPRESCALER
(
ADC_CLOCK
è(((ADC_CLOCKè=ð
ADC_CLOCK_SYNC_PCLK_DIV2
) || \

663 ((
ADC_CLOCK
è=ð
ADC_CLOCK_SYNC_PCLK_DIV4
) || \

664 ((
ADC_CLOCK
è=ð
ADC_CLOCK_SYNC_PCLK_DIV6
) || \

665 ((
ADC_CLOCK
è=ð
ADC_CLOCK_SYNC_PCLK_DIV8
))

	)

666 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
è(((DELAYè=ð
ADC_TWOSAMPLINGDELAY_5CYCLES
) || \

667 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_6CYCLES
) || \

668 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_7CYCLES
) || \

669 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_8CYCLES
) || \

670 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_9CYCLES
) || \

671 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_10CYCLES
) || \

672 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_11CYCLES
) || \

673 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_12CYCLES
) || \

674 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_13CYCLES
) || \

675 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_14CYCLES
) || \

676 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_15CYCLES
) || \

677 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_16CYCLES
) || \

678 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_17CYCLES
) || \

679 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_18CYCLES
) || \

680 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_19CYCLES
) || \

681 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_20CYCLES
))

	)

682 
	#IS_ADC_RESOLUTION
(
RESOLUTION
è(((RESOLUTIONè=ð
ADC_RESOLUTION_12B
) || \

683 ((
RESOLUTION
è=ð
ADC_RESOLUTION_10B
) || \

684 ((
RESOLUTION
è=ð
ADC_RESOLUTION_8B
) || \

685 ((
RESOLUTION
è=ð
ADC_RESOLUTION_6B
))

	)

686 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
è(((EDGEè=ð
ADC_EXTERNALTRIGCONVEDGE_NONE
) || \

687 ((
EDGE
è=ð
ADC_EXTERNALTRIGCONVEDGE_RISING
) || \

688 ((
EDGE
è=ð
ADC_EXTERNALTRIGCONVEDGE_FALLING
) || \

689 ((
EDGE
è=ð
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
))

	)

690 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGCONV_T1_CC1
) || \

691 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T1_CC2
) || \

692 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T1_CC3
) || \

693 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC2
) || \

694 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC3
) || \

695 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC4
) || \

696 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_TRGO
) || \

697 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T3_CC1
) || \

698 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T3_TRGO
) || \

699 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T4_CC4
) || \

700 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T5_CC1
) || \

701 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T5_CC2
) || \

702 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T5_CC3
) || \

703 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T8_CC1
) || \

704 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T8_TRGO
) || \

705 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_Ext_IT11
)|| \

706 ((
REGTRIG
è=ð
ADC_SOFTWARE_START
))

	)

707 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ð
ADC_DATAALIGN_RIGHT
) || \

708 ((
ALIGN
è=ð
ADC_DATAALIGN_LEFT
))

	)

709 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ð
ADC_SAMPLETIME_3CYCLES
) || \

710 ((
TIME
è=ð
ADC_SAMPLETIME_15CYCLES
) || \

711 ((
TIME
è=ð
ADC_SAMPLETIME_28CYCLES
) || \

712 ((
TIME
è=ð
ADC_SAMPLETIME_56CYCLES
) || \

713 ((
TIME
è=ð
ADC_SAMPLETIME_84CYCLES
) || \

714 ((
TIME
è=ð
ADC_SAMPLETIME_112CYCLES
) || \

715 ((
TIME
è=ð
ADC_SAMPLETIME_144CYCLES
) || \

716 ((
TIME
è=ð
ADC_SAMPLETIME_480CYCLES
))

	)

717 
	#IS_ADC_EOCS–eùiÚ
(
EOCS–eùiÚ
è(((EOCS–eùiÚè=ð
ADC_EOC_SINGLE_CONV
) || \

718 ((
EOCS–eùiÚ
è=ð
ADC_EOC_SEQ_CONV
) || \

719 ((
EOCS–eùiÚ
è=ð
ADC_EOC_SINGLE_SEQ_CONV
))

	)

720 
	#IS_ADC_EVENT_TYPE
(
EVENT
è(((EVENTè=ð
ADC_AWD_EVENT
) || \

721 ((
EVENT
è=ð
ADC_OVR_EVENT
))

	)

722 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ð
ADC_ANALOGWATCHDOG_SINGLE_REG
) || \

723 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_SINGLE_INJEC
) || \

724 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
) || \

725 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_ALL_REG
) || \

726 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_ALL_INJEC
) || \

727 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_ALL_REGINJEC
) || \

728 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_NONE
))

	)

729 
	#IS_ADC_CHANNELS_TYPE
(
CHANNEL_TYPE
è(((CHANNEL_TYPEè=ð
ADC_ALL_CHANNELS
) || \

730 ((
CHANNEL_TYPE
è=ð
ADC_REGULAR_CHANNELS
) || \

731 ((
CHANNEL_TYPE
è=ð
ADC_INJECTED_CHANNELS
))

	)

732 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ð((
ušt32_t
)0xFFFU))

	)

734 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ð((
ušt32_t
)1U)è&& ((LENGTHè<ð((ušt32_t)16U)))

	)

735 
	#IS_ADC_REGULAR_RANK
(
RANK
è(((RANKè>ð((
ušt32_t
)1U)è&& ((RANKè<ð((ušt32_t)16U)))

	)

736 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ð((
ušt32_t
)1U)è&& ((NUMBERè<ð((ušt32_t)8U)))

	)

737 
	#IS_ADC_RANGE
(
RESOLUTION
, 
ADC_VALUE
) \

738 ((((
RESOLUTION
è=ð
ADC_RESOLUTION_12B
è&& ((
ADC_VALUE
è<ð((
ušt32_t
)0x0FFFU))) || \

739 (((
RESOLUTION
è=ð
ADC_RESOLUTION_10B
è&& ((
ADC_VALUE
è<ð((
ušt32_t
)0x03FFU))) || \

740 (((
RESOLUTION
è=ð
ADC_RESOLUTION_8B
è&& ((
ADC_VALUE
è<ð((
ušt32_t
)0x00FFU))) || \

741 (((
RESOLUTION
è=ð
ADC_RESOLUTION_6B
è&& ((
ADC_VALUE
è<ð((
ušt32_t
)0x003FU))))

	)

748 
	#ADC_SQR1
(
_NbrOfCÚv”siÚ_
è(((_NbrOfCÚv”siÚ_è- (
ušt8_t
)1Uè<< 20U)

	)

756 
	#ADC_SMPR1
(
_SAMPLETIME_
, 
_CHANNELNB_
è((_SAMPLETIME_è<< (3U * (((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è- 10U)))

	)

764 
	#ADC_SMPR2
(
_SAMPLETIME_
, 
_CHANNELNB_
è((_SAMPLETIME_è<< (3U * ((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_)))))

	)

772 
	#ADC_SQR3_RK
(
_CHANNELNB_
, 
_RANKNB_
è(((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è<< (5U * ((_RANKNB_è- 1U)))

	)

780 
	#ADC_SQR2_RK
(
_CHANNELNB_
, 
_RANKNB_
è(((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è<< (5U * ((_RANKNB_è- 7U)))

	)

788 
	#ADC_SQR1_RK
(
_CHANNELNB_
, 
_RANKNB_
è(((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è<< (5U * ((_RANKNB_è- 13U)))

	)

795 
	#ADC_CR2_CONTINUOUS
(
_CONTINUOUS_MODE_
è((_CONTINUOUS_MODE_è<< 1U)

	)

802 
	#ADC_CR1_DISCONTINUOUS
(
_NBR_DISCONTINUOUSCONV_
è(((_NBR_DISCONTINUOUSCONV_è- 1Uè<< 
	`POSITION_VAL
(
ADC_CR1_DISCNUM
))

	)

809 
	#ADC_CR1_SCANCONV
(
_SCANCONV_MODE_
è((_SCANCONV_MODE_è<< 8U)

	)

816 
	#ADC_CR2_EOCS–eùiÚ
(
_EOCS–eùiÚ_MODE_
è((_EOCS–eùiÚ_MODE_è<< 10U)

	)

823 
	#ADC_CR2_DMACÚtReq
(
_DMACÚtReq_MODE_
è((_DMACÚtReq_MODE_è<< 9U)

	)

830 
	#ADC_GET_RESOLUTION
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
è& 
ADC_CR1_RES
)

	)

853 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc_ex.h

39 #iâdeà
__STM32F4xx_ADC_EX_H


40 
	#__STM32F4xx_ADC_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

76 
ušt32_t
 
InjeùedChªÃl
;

79 
ušt32_t
 
InjeùedRªk
;

82 
ušt32_t
 
InjeùedSam¶šgTime
;

91 
ušt32_t
 
InjeùedOff£t
;

95 
ušt32_t
 
InjeùedNbrOfCÚv”siÚ
;

100 
ušt32_t
 
InjeùedDiscÚtšuousCÚvMode
;

107 
ušt32_t
 
AutoInjeùedCÚv
;

115 
ušt32_t
 
Ex‹º®TrigInjecCÚv
;

123 
ušt32_t
 
Ex‹º®TrigInjecCÚvEdge
;

128 }
	tADC_InjeùiÚCÚfTy³Def
;

135 
ušt32_t
 
Mode
;

137 
ušt32_t
 
DMAAcûssMode
;

139 
ušt32_t
 
TwoSam¶šgD–ay
;

141 }
	tADC_MuÉiModeTy³Def
;

155 
	#ADC_MODE_INDEPENDENT
 ((
ušt32_t
)0x00000000U)

	)

156 
	#ADC_DUALMODE_REGSIMULT_INJECSIMULT
 ((
ušt32_t
)
ADC_CCR_MULTI_0
)

	)

157 
	#ADC_DUALMODE_REGSIMULT_ALTERTRIG
 ((
ušt32_t
)
ADC_CCR_MULTI_1
)

	)

158 
	#ADC_DUALMODE_INJECSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_0
))

	)

159 
	#ADC_DUALMODE_REGSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_1
))

	)

160 
	#ADC_DUALMODE_INTERL
 ((
ušt32_t
)(
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_1
 | 
ADC_CCR_MULTI_0
))

	)

161 
	#ADC_DUALMODE_ALTERTRIG
 ((
ušt32_t
)(
ADC_CCR_MULTI_3
 | 
ADC_CCR_MULTI_0
))

	)

162 
	#ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_0
))

	)

163 
	#ADC_TRIPLEMODE_REGSIMULT_AÉ”Trig
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_1
))

	)

164 
	#ADC_TRIPLEMODE_INJECSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_0
))

	)

165 
	#ADC_TRIPLEMODE_REGSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_1
))

	)

166 
	#ADC_TRIPLEMODE_INTERL
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_1
 | 
ADC_CCR_MULTI_0
))

	)

167 
	#ADC_TRIPLEMODE_ALTERTRIG
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_3
 | 
ADC_CCR_MULTI_0
))

	)

175 
	#ADC_DMAACCESSMODE_DISABLED
 ((
ušt32_t
)0x00000000Uè

	)

176 
	#ADC_DMAACCESSMODE_1
 ((
ušt32_t
)
ADC_CCR_DMA_0
è

	)

177 
	#ADC_DMAACCESSMODE_2
 ((
ušt32_t
)
ADC_CCR_DMA_1
è

	)

178 
	#ADC_DMAACCESSMODE_3
 ((
ušt32_t
)
ADC_CCR_DMA
è

	)

186 
	#ADC_EXTERNALTRIGINJECCONVEDGE_NONE
 ((
ušt32_t
)0x00000000U)

	)

187 
	#ADC_EXTERNALTRIGINJECCONVEDGE_RISING
 ((
ušt32_t
)
ADC_CR2_JEXTEN_0
)

	)

188 
	#ADC_EXTERNALTRIGINJECCONVEDGE_FALLING
 ((
ušt32_t
)
ADC_CR2_JEXTEN_1
)

	)

189 
	#ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING
 ((
ušt32_t
)
ADC_CR2_JEXTEN
)

	)

197 
	#ADC_EXTERNALTRIGINJECCONV_T1_CC4
 ((
ušt32_t
)0x00000000U)

	)

198 
	#ADC_EXTERNALTRIGINJECCONV_T1_TRGO
 ((
ušt32_t
)
ADC_CR2_JEXTSEL_0
)

	)

199 
	#ADC_EXTERNALTRIGINJECCONV_T2_CC1
 ((
ušt32_t
)
ADC_CR2_JEXTSEL_1
)

	)

200 
	#ADC_EXTERNALTRIGINJECCONV_T2_TRGO
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_1
 | 
ADC_CR2_JEXTSEL_0
))

	)

201 
	#ADC_EXTERNALTRIGINJECCONV_T3_CC2
 ((
ušt32_t
)
ADC_CR2_JEXTSEL_2
)

	)

202 
	#ADC_EXTERNALTRIGINJECCONV_T3_CC4
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_0
))

	)

203 
	#ADC_EXTERNALTRIGINJECCONV_T4_CC1
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_1
))

	)

204 
	#ADC_EXTERNALTRIGINJECCONV_T4_CC2
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_1
 | 
ADC_CR2_JEXTSEL_0
))

	)

205 
	#ADC_EXTERNALTRIGINJECCONV_T4_CC3
 ((
ušt32_t
)
ADC_CR2_JEXTSEL_3
)

	)

206 
	#ADC_EXTERNALTRIGINJECCONV_T4_TRGO
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_0
))

	)

207 
	#ADC_EXTERNALTRIGINJECCONV_T5_CC4
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_1
))

	)

208 
	#ADC_EXTERNALTRIGINJECCONV_T5_TRGO
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_1
 | 
ADC_CR2_JEXTSEL_0
))

	)

209 
	#ADC_EXTERNALTRIGINJECCONV_T8_CC2
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_2
))

	)

210 
	#ADC_EXTERNALTRIGINJECCONV_T8_CC3
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_0
))

	)

211 
	#ADC_EXTERNALTRIGINJECCONV_T8_CC4
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_1
))

	)

212 
	#ADC_EXTERNALTRIGINJECCONV_EXT_IT15
 ((
ušt32_t
)
ADC_CR2_JEXTSEL
)

	)

213 
	#ADC_INJECTED_SOFTWARE_START
 ((
ušt32_t
)
ADC_CR2_JEXTSEL
 + 1U)

	)

221 
	#ADC_INJECTED_RANK_1
 ((
ušt32_t
)0x00000001U)

	)

222 
	#ADC_INJECTED_RANK_2
 ((
ušt32_t
)0x00000002U)

	)

223 
	#ADC_INJECTED_RANK_3
 ((
ušt32_t
)0x00000003U)

	)

224 
	#ADC_INJECTED_RANK_4
 ((
ušt32_t
)0x00000004U)

	)

232 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

233 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) || \

234 
defšed
(
STM32F410Rx
)

235 
	#ADC_CHANNEL_TEMPSENSOR
 ((
ušt32_t
)
ADC_CHANNEL_16
)

	)

238 #ià
defšed
(
STM32F411xE
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

239 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

240 
	#ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT
 ((
ušt32_t
)0x10000000Uè

	)

241 
	#ADC_CHANNEL_TEMPSENSOR
 ((
ušt32_t
)
ADC_CHANNEL_18
 | 
ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT
)

	)

271 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedS¹
(
ADC_HªdËTy³Def
* 
hadc
);

272 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedStÝ
(
ADC_HªdËTy³Def
* 
hadc
);

273 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedPÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
);

274 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedS¹_IT
(
ADC_HªdËTy³Def
* 
hadc
);

275 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedStÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
);

276 
ušt32_t
 
HAL_ADCEx_InjeùedG‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
, ušt32_ˆ
InjeùedRªk
);

277 
HAL_StusTy³Def
 
HAL_ADCEx_MuÉiModeS¹_DMA
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
* 
pD©a
, ušt32_ˆ
L’gth
);

278 
HAL_StusTy³Def
 
HAL_ADCEx_MuÉiModeStÝ_DMA
(
ADC_HªdËTy³Def
* 
hadc
);

279 
ušt32_t
 
HAL_ADCEx_MuÉiModeG‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
);

280 
HAL_ADCEx_InjeùedCÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

283 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedCÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
,
ADC_InjeùiÚCÚfTy³Def
* 
sCÚfigInjeùed
);

284 
HAL_StusTy³Def
 
HAL_ADCEx_MuÉiModeCÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_MuÉiModeTy³Def
* 
muÉimode
);

308 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

309 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) || \

310 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
)

311 
	#IS_ADC_CHANNEL
(
CHANNEL
è((CHANNELè<ð
ADC_CHANNEL_18
)

	)

314 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

315 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

316 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè<ð
ADC_CHANNEL_18
) || \

317 ((
CHANNEL
è=ð
ADC_CHANNEL_TEMPSENSOR
))

	)

320 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ð
ADC_MODE_INDEPENDENT
) || \

321 ((
MODE
è=ð
ADC_DUALMODE_REGSIMULT_INJECSIMULT
) || \

322 ((
MODE
è=ð
ADC_DUALMODE_REGSIMULT_ALTERTRIG
) || \

323 ((
MODE
è=ð
ADC_DUALMODE_INJECSIMULT
) || \

324 ((
MODE
è=ð
ADC_DUALMODE_REGSIMULT
) || \

325 ((
MODE
è=ð
ADC_DUALMODE_INTERL
) || \

326 ((
MODE
è=ð
ADC_DUALMODE_ALTERTRIG
) || \

327 ((
MODE
è=ð
ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT
) || \

328 ((
MODE
è=ð
ADC_TRIPLEMODE_REGSIMULT_AÉ”Trig
) || \

329 ((
MODE
è=ð
ADC_TRIPLEMODE_INJECSIMULT
) || \

330 ((
MODE
è=ð
ADC_TRIPLEMODE_REGSIMULT
) || \

331 ((
MODE
è=ð
ADC_TRIPLEMODE_INTERL
) || \

332 ((
MODE
è=ð
ADC_TRIPLEMODE_ALTERTRIG
))

	)

333 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
è(((MODEè=ð
ADC_DMAACCESSMODE_DISABLED
) || \

334 ((
MODE
è=ð
ADC_DMAACCESSMODE_1
) || \

335 ((
MODE
è=ð
ADC_DMAACCESSMODE_2
) || \

336 ((
MODE
è=ð
ADC_DMAACCESSMODE_3
))

	)

337 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
è(((EDGEè=ð
ADC_EXTERNALTRIGINJECCONVEDGE_NONE
) || \

338 ((
EDGE
è=ð
ADC_EXTERNALTRIGINJECCONVEDGE_RISING
) || \

339 ((
EDGE
è=ð
ADC_EXTERNALTRIGINJECCONVEDGE_FALLING
) || \

340 ((
EDGE
è=ð
ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING
))

	)

341 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ð
ADC_EXTERNALTRIGINJECCONV_T1_CC4
) || \

342 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_TRGO
) || \

343 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T2_CC1
) || \

344 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T2_TRGO
) || \

345 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T3_CC2
) || \

346 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T3_CC4
) || \

347 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_CC1
) || \

348 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_CC2
) || \

349 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_CC3
) || \

350 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_TRGO
) || \

351 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T5_CC4
) || \

352 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T5_TRGO
) || \

353 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC2
) || \

354 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC3
) || \

355 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC4
) || \

356 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_EXT_IT15
)|| \

357 ((
INJTRIG
è=ð
ADC_INJECTED_SOFTWARE_START
))

	)

358 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ð((
ušt32_t
)1U)è&& ((LENGTHè<ð((ušt32_t)4U)))

	)

359 
	#IS_ADC_INJECTED_RANK
(
RANK
è(((RANKè>ð((
ušt32_t
)1U)è&& ((RANKè<ð((ušt32_t)4U)))

	)

368 
	#ADC_JSQR
(
_CHANNELNB_
, 
_RANKNB_
, 
_JSQR_JL_
è(((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è<< (5U * (
ušt8_t
)(((_RANKNB_è+ 3Uè- (_JSQR_JL_))))

	)

391 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_can.h

39 #iâdeà
__STM32F4xx_HAL_CAN_H


40 
	#__STM32F4xx_HAL_CAN_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

47 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

48 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_h®_def.h
"

70 
HAL_CAN_STATE_RESET
 = 0x00U,

71 
HAL_CAN_STATE_READY
 = 0x01U,

72 
HAL_CAN_STATE_BUSY
 = 0x02U,

73 
HAL_CAN_STATE_BUSY_TX
 = 0x12U,

74 
HAL_CAN_STATE_BUSY_RX
 = 0x22U,

75 
HAL_CAN_STATE_BUSY_TX_RX
 = 0x32U,

76 
HAL_CAN_STATE_TIMEOUT
 = 0x03U,

77 
HAL_CAN_STATE_ERROR
 = 0x04U

79 }
	tHAL_CAN_S‹Ty³Def
;

86 
ušt32_t
 
P»sÿËr
;

89 
ušt32_t
 
Mode
;

92 
ušt32_t
 
SJW
;

97 
ušt32_t
 
BS1
;

100 
ušt32_t
 
BS2
;

103 
ušt32_t
 
TTCM
;

106 
ušt32_t
 
ABOM
;

109 
ušt32_t
 
AWUM
;

112 
ušt32_t
 
NART
;

115 
ušt32_t
 
RFLM
;

118 
ušt32_t
 
TXFP
;

120 }
	tCAN_In™Ty³Def
;

127 
ušt32_t
 
Fž‹rIdHigh
;

131 
ušt32_t
 
Fž‹rIdLow
;

135 
ušt32_t
 
Fž‹rMaskIdHigh
;

140 
ušt32_t
 
Fž‹rMaskIdLow
;

145 
ušt32_t
 
Fž‹rFIFOAssignm’t
;

148 
ušt32_t
 
Fž‹rNumb”
;

151 
ušt32_t
 
Fž‹rMode
;

154 
ušt32_t
 
Fž‹rSÿË
;

157 
ušt32_t
 
Fž‹rAùiv©iÚ
;

160 
ušt32_t
 
BªkNumb”
;

163 }
	tCAN_Fž‹rCÚfTy³Def
;

170 
ušt32_t
 
StdId
;

173 
ušt32_t
 
ExtId
;

176 
ušt32_t
 
IDE
;

179 
ušt32_t
 
RTR
;

182 
ušt32_t
 
DLC
;

185 
ušt8_t
 
D©a
[8];

188 }
	tCªTxMsgTy³Def
;

195 
ušt32_t
 
StdId
;

198 
ušt32_t
 
ExtId
;

201 
ušt32_t
 
IDE
;

204 
ušt32_t
 
RTR
;

207 
ušt32_t
 
DLC
;

210 
ušt8_t
 
D©a
[8];

213 
ušt32_t
 
FMI
;

216 
ušt32_t
 
FIFONumb”
;

219 }
	tCªRxMsgTy³Def
;

226 
CAN_Ty³Def
 *
In¡ªû
;

228 
CAN_In™Ty³Def
 
In™
;

230 
CªTxMsgTy³Def
* 
pTxMsg
;

232 
CªRxMsgTy³Def
* 
pRxMsg
;

234 
__IO
 
HAL_CAN_S‹Ty³Def
 
S‹
;

236 
HAL_LockTy³Def
 
Lock
;

238 
__IO
 
ušt32_t
 
E¼ÜCode
;

240 }
	tCAN_HªdËTy³Def
;

254 
	#HAL_CAN_ERROR_NONE
 0x00U

	)

255 
	#HAL_CAN_ERROR_EWG
 0x01U

	)

256 
	#HAL_CAN_ERROR_EPV
 0x02U

	)

257 
	#HAL_CAN_ERROR_BOF
 0x04U

	)

258 
	#HAL_CAN_ERROR_STF
 0x08U

	)

259 
	#HAL_CAN_ERROR_FOR
 0x10U

	)

260 
	#HAL_CAN_ERROR_ACK
 0x20U

	)

261 
	#HAL_CAN_ERROR_BR
 0x40U

	)

262 
	#HAL_CAN_ERROR_BD
 0x80U

	)

263 
	#HAL_CAN_ERROR_CRC
 0x100U

	)

271 
	#CAN_INITSTATUS_FAILED
 ((
ušt8_t
)0x00Uè

	)

272 
	#CAN_INITSTATUS_SUCCESS
 ((
ušt8_t
)0x01Uè

	)

280 
	#CAN_MODE_NORMAL
 ((
ušt32_t
)0x00000000Uè

	)

281 
	#CAN_MODE_LOOPBACK
 ((
ušt32_t
)
CAN_BTR_LBKM
è

	)

282 
	#CAN_MODE_SILENT
 ((
ušt32_t
)
CAN_BTR_SILM
è

	)

283 
	#CAN_MODE_SILENT_LOOPBACK
 ((
ušt32_t
)(
CAN_BTR_LBKM
 | 
CAN_BTR_SILM
)è

	)

291 
	#CAN_SJW_1TQ
 ((
ušt32_t
)0x00000000Uè

	)

292 
	#CAN_SJW_2TQ
 ((
ušt32_t
)
CAN_BTR_SJW_0
è

	)

293 
	#CAN_SJW_3TQ
 ((
ušt32_t
)
CAN_BTR_SJW_1
è

	)

294 
	#CAN_SJW_4TQ
 ((
ušt32_t
)
CAN_BTR_SJW
è

	)

302 
	#CAN_BS1_1TQ
 ((
ušt32_t
)0x00000000Uè

	)

303 
	#CAN_BS1_2TQ
 ((
ušt32_t
)
CAN_BTR_TS1_0
è

	)

304 
	#CAN_BS1_3TQ
 ((
ušt32_t
)
CAN_BTR_TS1_1
è

	)

305 
	#CAN_BS1_4TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_1
 | 
CAN_BTR_TS1_0
)è

	)

306 
	#CAN_BS1_5TQ
 ((
ušt32_t
)
CAN_BTR_TS1_2
è

	)

307 
	#CAN_BS1_6TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_0
)è

	)

308 
	#CAN_BS1_7TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_1
)è

	)

309 
	#CAN_BS1_8TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_1
 | 
CAN_BTR_TS1_0
)è

	)

310 
	#CAN_BS1_9TQ
 ((
ušt32_t
)
CAN_BTR_TS1_3
è

	)

311 
	#CAN_BS1_10TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_0
)è

	)

312 
	#CAN_BS1_11TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_1
)è

	)

313 
	#CAN_BS1_12TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_1
 | 
CAN_BTR_TS1_0
)è

	)

314 
	#CAN_BS1_13TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_2
)è

	)

315 
	#CAN_BS1_14TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_0
)è

	)

316 
	#CAN_BS1_15TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_1
)è

	)

317 
	#CAN_BS1_16TQ
 ((
ušt32_t
)
CAN_BTR_TS1
è

	)

325 
	#CAN_BS2_1TQ
 ((
ušt32_t
)0x00000000Uè

	)

326 
	#CAN_BS2_2TQ
 ((
ušt32_t
)
CAN_BTR_TS2_0
è

	)

327 
	#CAN_BS2_3TQ
 ((
ušt32_t
)
CAN_BTR_TS2_1
è

	)

328 
	#CAN_BS2_4TQ
 ((
ušt32_t
)(
CAN_BTR_TS2_1
 | 
CAN_BTR_TS2_0
)è

	)

329 
	#CAN_BS2_5TQ
 ((
ušt32_t
)
CAN_BTR_TS2_2
è

	)

330 
	#CAN_BS2_6TQ
 ((
ušt32_t
)(
CAN_BTR_TS2_2
 | 
CAN_BTR_TS2_0
)è

	)

331 
	#CAN_BS2_7TQ
 ((
ušt32_t
)(
CAN_BTR_TS2_2
 | 
CAN_BTR_TS2_1
)è

	)

332 
	#CAN_BS2_8TQ
 ((
ušt32_t
)
CAN_BTR_TS2
è

	)

340 
	#CAN_FILTERMODE_IDMASK
 ((
ušt8_t
)0x00Uè

	)

341 
	#CAN_FILTERMODE_IDLIST
 ((
ušt8_t
)0x01Uè

	)

349 
	#CAN_FILTERSCALE_16BIT
 ((
ušt8_t
)0x00Uè

	)

350 
	#CAN_FILTERSCALE_32BIT
 ((
ušt8_t
)0x01Uè

	)

358 
	#CAN_FILTER_FIFO0
 ((
ušt8_t
)0x00Uè

	)

359 
	#CAN_FILTER_FIFO1
 ((
ušt8_t
)0x01Uè

	)

367 
	#CAN_ID_STD
 ((
ušt32_t
)0x00000000Uè

	)

368 
	#CAN_ID_EXT
 ((
ušt32_t
)0x00000004Uè

	)

376 
	#CAN_RTR_DATA
 ((
ušt32_t
)0x00000000Uè

	)

377 
	#CAN_RTR_REMOTE
 ((
ušt32_t
)0x00000002Uè

	)

385 
	#CAN_FIFO0
 ((
ušt8_t
)0x00Uè

	)

386 
	#CAN_FIFO1
 ((
ušt8_t
)0x01Uè

	)

400 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x00000500Uè

	)

401 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x00000508Uè

	)

402 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x00000510Uè

	)

403 
	#CAN_FLAG_TXOK0
 ((
ušt32_t
)0x00000501Uè

	)

404 
	#CAN_FLAG_TXOK1
 ((
ušt32_t
)0x00000509Uè

	)

405 
	#CAN_FLAG_TXOK2
 ((
ušt32_t
)0x00000511Uè

	)

406 
	#CAN_FLAG_TME0
 ((
ušt32_t
)0x0000051AUè

	)

407 
	#CAN_FLAG_TME1
 ((
ušt32_t
)0x0000051BUè

	)

408 
	#CAN_FLAG_TME2
 ((
ušt32_t
)0x0000051CUè

	)

411 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x00000203Uè

	)

412 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x00000204Uè

	)

414 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x00000403Uè

	)

415 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x00000404Uè

	)

418 
	#CAN_FLAG_INAK
 ((
ušt32_t
)0x00000100Uè

	)

419 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x00000101Uè

	)

420 
	#CAN_FLAG_ERRI
 ((
ušt32_t
)0x00000102Uè

	)

421 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x00000103Uè

	)

422 
	#CAN_FLAG_SLAKI
 ((
ušt32_t
)0x00000104Uè

	)

428 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x00000300Uè

	)

429 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x00000301Uè

	)

430 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x00000302Uè

	)

438 
	#CAN_IT_TME
 ((
ušt32_t
)
CAN_IER_TMEIE
è

	)

441 
	#CAN_IT_FMP0
 ((
ušt32_t
)
CAN_IER_FMPIE0
è

	)

442 
	#CAN_IT_FF0
 ((
ušt32_t
)
CAN_IER_FFIE0
è

	)

443 
	#CAN_IT_FOV0
 ((
ušt32_t
)
CAN_IER_FOVIE0
è

	)

444 
	#CAN_IT_FMP1
 ((
ušt32_t
)
CAN_IER_FMPIE1
è

	)

445 
	#CAN_IT_FF1
 ((
ušt32_t
)
CAN_IER_FFIE1
è

	)

446 
	#CAN_IT_FOV1
 ((
ušt32_t
)
CAN_IER_FOVIE1
è

	)

449 
	#CAN_IT_WKU
 ((
ušt32_t
)
CAN_IER_WKUIE
è

	)

450 
	#CAN_IT_SLK
 ((
ušt32_t
)
CAN_IER_SLKIE
è

	)

453 
	#CAN_IT_EWG
 ((
ušt32_t
)
CAN_IER_EWGIE
è

	)

454 
	#CAN_IT_EPV
 ((
ušt32_t
)
CAN_IER_EPVIE
è

	)

455 
	#CAN_IT_BOF
 ((
ušt32_t
)
CAN_IER_BOFIE
è

	)

456 
	#CAN_IT_LEC
 ((
ušt32_t
)
CAN_IER_LECIE
è

	)

457 
	#CAN_IT_ERR
 ((
ušt32_t
)
CAN_IER_ERRIE
è

	)

465 
	#CAN_TXMAILBOX_0
 ((
ušt8_t
)0x00U)

	)

466 
	#CAN_TXMAILBOX_1
 ((
ušt8_t
)0x01U)

	)

467 
	#CAN_TXMAILBOX_2
 ((
ušt8_t
)0x02U)

	)

485 
	#__HAL_CAN_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_CAN_STATE_RESET
)

	)

493 
	#__HAL_CAN_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
IER
è|ð(__INTERRUPT__))

	)

501 
	#__HAL_CAN_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
IER
è&ð~(__INTERRUPT__))

	)

509 
	#__HAL_CAN_MSG_PENDING
(
__HANDLE__
, 
__FIFONUMBER__
è(((__FIFONUMBER__è=ð
CAN_FIFO0
)? \

510 ((
ušt8_t
)((
__HANDLE__
)->
In¡ªû
->
RF0R
&(
ušt32_t
)0x03U)è: ((ušt8_t)((__HANDLE__)->In¡ªû->
RF1R
 & (ušt32_t)0x03U)))

	)

539 
	#__HAL_CAN_GET_FLAG
(
__HANDLE__
, 
__FLAG__
) \

540 ((((
__FLAG__
è>> 8Uè=ð5U)? ((((
__HANDLE__
)->
In¡ªû
->
TSR
è& (1U << ((__FLAG__è& 
CAN_FLAG_MASK
))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \

541 (((
__FLAG__
è>> 8Uè=ð2U)? ((((
__HANDLE__
)->
In¡ªû
->
RF0R
è& (1U << ((__FLAG__è& 
CAN_FLAG_MASK
))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \

542 (((
__FLAG__
è>> 8Uè=ð4U)? ((((
__HANDLE__
)->
In¡ªû
->
RF1R
è& (1U << ((__FLAG__è& 
CAN_FLAG_MASK
))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \

543 (((
__FLAG__
è>> 8Uè=ð1U)? ((((
__HANDLE__
)->
In¡ªû
->
MSR
è& (1U << ((__FLAG__è& 
CAN_FLAG_MASK
))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \

544 ((((
__HANDLE__
)->
In¡ªû
->
ESR
è& (1U << ((
__FLAG__
è& 
CAN_FLAG_MASK
))è=ð(1U << ((__FLAG__è& CAN_FLAG_MASK))))

	)

570 
	#__HAL_CAN_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
) \

571 ((((
__FLAG__
è>> 8Uè=ð5U)? (((
__HANDLE__
)->
In¡ªû
->
TSR
èð((
ušt32_t
)1U << ((__FLAG__è& 
CAN_FLAG_MASK
))): \

572 (((
__FLAG__
è>> 8Uè=ð2U)? (((
__HANDLE__
)->
In¡ªû
->
RF0R
èð((
ušt32_t
)1U << ((__FLAG__è& 
CAN_FLAG_MASK
))): \

573 (((
__FLAG__
è>> 8Uè=ð4U)? (((
__HANDLE__
)->
In¡ªû
->
RF1R
èð((
ušt32_t
)1U << ((__FLAG__è& 
CAN_FLAG_MASK
))): \

574 (((
__HANDLE__
)->
In¡ªû
->
MSR
èð((
ušt32_t
)1U << ((
__FLAG__
è& 
CAN_FLAG_MASK
))))

	)

585 
	#__HAL_CAN_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
IER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

593 
	#__HAL_CAN_TRANSMIT_STATUS
(
__HANDLE__
, 
__TRANSMITMAILBOX__
)\

594 (((
__TRANSMITMAILBOX__
è=ð
CAN_TXMAILBOX_0
)? ((((
__HANDLE__
)->
In¡ªû
->
TSR
è& (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
)) == (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) :\

595 ((
__TRANSMITMAILBOX__
è=ð
CAN_TXMAILBOX_1
)? ((((
__HANDLE__
)->
In¡ªû
->
TSR
è& (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
)) == (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) :\

596 ((((
__HANDLE__
)->
In¡ªû
->
TSR
è& (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
)è=ð(CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)))

	)

604 
	#__HAL_CAN_FIFO_RELEASE
(
__HANDLE__
, 
__FIFONUMBER__
è(((__FIFONUMBER__è=ð
CAN_FIFO0
)? \

605 ((
__HANDLE__
)->
In¡ªû
->
RF0R
 = 
CAN_RF0R_RFOM0
è: ((__HANDLE__)->In¡ªû->
RF1R
 = 
CAN_RF1R_RFOM1
))

	)

613 
	#__HAL_CAN_CANCEL_TRANSMIT
(
__HANDLE__
, 
__TRANSMITMAILBOX__
)\

614 (((
__TRANSMITMAILBOX__
è=ð
CAN_TXMAILBOX_0
)? ((
__HANDLE__
)->
In¡ªû
->
TSR
 = 
CAN_TSR_ABRQ0
) :\

615 ((
__TRANSMITMAILBOX__
è=ð
CAN_TXMAILBOX_1
)? ((
__HANDLE__
)->
In¡ªû
->
TSR
 = 
CAN_TSR_ABRQ1
) :\

616 ((
__HANDLE__
)->
In¡ªû
->
TSR
 = 
CAN_TSR_ABRQ2
))

	)

627 
	#__HAL_CAN_DBG_FREEZE
(
__HANDLE__
, 
__NEWSTATE__
è(((__NEWSTATE__è=ð
ENABLE
)? \

628 ((
__HANDLE__
)->
In¡ªû
->
MCR
 |ð
CAN_MCR_DBF
è: ((__HANDLE__)->In¡ªû->MCR &ð~CAN_MCR_DBF))

	)

643 
HAL_StusTy³Def
 
	`HAL_CAN_In™
(
CAN_HªdËTy³Def
* 
hÿn
);

644 
HAL_StusTy³Def
 
	`HAL_CAN_CÚfigFž‹r
(
CAN_HªdËTy³Def
* 
hÿn
, 
CAN_Fž‹rCÚfTy³Def
* 
sFž‹rCÚfig
);

645 
HAL_StusTy³Def
 
	`HAL_CAN_DeIn™
(
CAN_HªdËTy³Def
* 
hÿn
);

646 
	`HAL_CAN_M¥In™
(
CAN_HªdËTy³Def
* 
hÿn
);

647 
	`HAL_CAN_M¥DeIn™
(
CAN_HªdËTy³Def
* 
hÿn
);

656 
HAL_StusTy³Def
 
	`HAL_CAN_T¿nsm™
(
CAN_HªdËTy³Def
 *
hÿn
, 
ušt32_t
 
Timeout
);

657 
HAL_StusTy³Def
 
	`HAL_CAN_T¿nsm™_IT
(
CAN_HªdËTy³Def
 *
hÿn
);

658 
HAL_StusTy³Def
 
	`HAL_CAN_Reûive
(
CAN_HªdËTy³Def
 *
hÿn
, 
ušt8_t
 
FIFONumb”
, 
ušt32_t
 
Timeout
);

659 
HAL_StusTy³Def
 
	`HAL_CAN_Reûive_IT
(
CAN_HªdËTy³Def
 *
hÿn
, 
ušt8_t
 
FIFONumb”
);

660 
HAL_StusTy³Def
 
	`HAL_CAN_SË•
(
CAN_HªdËTy³Def
 *
hÿn
);

661 
HAL_StusTy³Def
 
	`HAL_CAN_WakeUp
(
CAN_HªdËTy³Def
 *
hÿn
);

662 
	`HAL_CAN_IRQHªdËr
(
CAN_HªdËTy³Def
* 
hÿn
);

663 
	`HAL_CAN_TxC¶tC®lback
(
CAN_HªdËTy³Def
* 
hÿn
);

664 
	`HAL_CAN_RxC¶tC®lback
(
CAN_HªdËTy³Def
* 
hÿn
);

665 
	`HAL_CAN_E¼ÜC®lback
(
CAN_HªdËTy³Def
 *
hÿn
);

674 
ušt32_t
 
	`HAL_CAN_G‘E¼Ü
(
CAN_HªdËTy³Def
 *
hÿn
);

675 
HAL_CAN_S‹Ty³Def
 
	`HAL_CAN_G‘S‹
(
CAN_HªdËTy³Def
* 
hÿn
);

706 
	#CAN_TXSTATUS_NOMAILBOX
 ((
ušt8_t
)0x04Uè

	)

707 
	#CAN_FLAG_MASK
 ((
ušt32_t
)0x000000FFU)

	)

716 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ð
CAN_MODE_NORMAL
) || \

717 ((
MODE
è=ð
CAN_MODE_LOOPBACK
)|| \

718 ((
MODE
è=ð
CAN_MODE_SILENT
) || \

719 ((
MODE
è=ð
CAN_MODE_SILENT_LOOPBACK
))

	)

720 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ð
CAN_SJW_1TQ
è|| ((SJWè=ð
CAN_SJW_2TQ
)|| \

721 ((
SJW
è=ð
CAN_SJW_3TQ
è|| ((SJWè=ð
CAN_SJW_4TQ
))

	)

722 
	#IS_CAN_BS1
(
BS1
è((BS1è<ð
CAN_BS1_16TQ
)

	)

723 
	#IS_CAN_BS2
(
BS2
è((BS2è<ð
CAN_BS2_8TQ
)

	)

724 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ð1Uè&& ((PRESCALERè<ð1024U))

	)

725 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð27U)

	)

726 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ð
CAN_FILTERMODE_IDMASK
) || \

727 ((
MODE
è=ð
CAN_FILTERMODE_IDLIST
))

	)

728 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ð
CAN_FILTERSCALE_16BIT
) || \

729 ((
SCALE
è=ð
CAN_FILTERSCALE_32BIT
))

	)

730 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ð
CAN_FILTER_FIFO0
) || \

731 ((
FIFO
è=ð
CAN_FILTER_FIFO1
))

	)

732 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è((BANKNUMBERè<ð28U)

	)

734 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ð((
ušt8_t
)0x02U))

	)

735 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ð((
ušt32_t
)0x7FFU))

	)

736 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ð((
ušt32_t
)0x1FFFFFFFU))

	)

737 
	#IS_CAN_DLC
(
DLC
è((DLCè<ð((
ušt8_t
)0x08U))

	)

739 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ð
CAN_ID_STD
) || \

740 ((
IDTYPE
è=ð
CAN_ID_EXT
))

	)

741 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ð
CAN_RTR_DATA
è|| ((RTRè=ð
CAN_RTR_REMOTE
))

	)

742 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ð
CAN_FIFO0
è|| ((FIFOè=ð
CAN_FIFO1
))

	)

758 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

768 #ifdeà
__ýlu¥lus


769 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cec.h

39 #iâdeà
__STM32F4xx_HAL_CEC_H


40 
	#__STM32F4xx_HAL_CEC_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F446xx
)

48 
	~"¡m32f4xx_h®_def.h
"

68 
ušt32_t
 
SigÇlF»eTime
;

74 
ušt32_t
 
TÞ”ªû
;

78 
ušt32_t
 
BRERxStÝ
;

82 
ušt32_t
 
BREE¼ÜB™G’
;

87 
ušt32_t
 
LBPEE¼ÜB™G’
;

92 
ušt32_t
 
Brßdÿ¡MsgNoE¼ÜB™G’
;

108 
ušt32_t
 
SigÇlF»eTimeO±iÚ
;

112 
ušt32_t
 
OwnAdd»ss
;

114 
ušt32_t
 
Li¡’Mode
;

124 
ušt8_t
 
In™ŸtÜAdd»ss
;

126 }
	tCEC_In™Ty³Def
;

133 
	mHAL_CEC_STATE_RESET
 = 0x00U,

134 
	mHAL_CEC_STATE_READY
 = 0x01U,

135 
	mHAL_CEC_STATE_BUSY
 = 0x02U,

136 
	mHAL_CEC_STATE_BUSY_TX
 = 0x03U,

137 
	mHAL_CEC_STATE_BUSY_RX
 = 0x04U,

138 
	mHAL_CEC_STATE_STANDBY_RX
 = 0x05U,

139 
	mHAL_CEC_STATE_TIMEOUT
 = 0x06U,

140 
	mHAL_CEC_STATE_ERROR
 = 0x07U

141 }
	tHAL_CEC_S‹Ty³Def
;

148 
CEC_Ty³Def
 *
	mIn¡ªû
;

150 
CEC_In™Ty³Def
 
	mIn™
;

152 
ušt8_t
 *
	mpTxBuffPŒ
;

154 
ušt16_t
 
	mTxXãrCouÁ
;

156 
ušt8_t
 *
	mpRxBuffPŒ
;

158 
ušt16_t
 
	mRxXãrSize
;

160 
ušt32_t
 
	mE¼ÜCode
;

163 
HAL_LockTy³Def
 
	mLock
;

165 
HAL_CEC_S‹Ty³Def
 
	mS‹
;

167 }
	tCEC_HªdËTy³Def
;

180 
	#HAL_CEC_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

181 
	#HAL_CEC_ERROR_RXOVR
 
CEC_ISR_RXOVR


	)

182 
	#HAL_CEC_ERROR_BRE
 
CEC_ISR_BRE


	)

183 
	#HAL_CEC_ERROR_SBPE
 
CEC_ISR_SBPE


	)

184 
	#HAL_CEC_ERROR_LBPE
 
CEC_ISR_LBPE


	)

185 
	#HAL_CEC_ERROR_RXACKE
 
CEC_ISR_RXACKE


	)

186 
	#HAL_CEC_ERROR_ARBLST
 
CEC_ISR_ARBLST


	)

187 
	#HAL_CEC_ERROR_TXUDR
 
CEC_ISR_TXUDR


	)

188 
	#HAL_CEC_ERROR_TXERR
 
CEC_ISR_TXERR


	)

189 
	#HAL_CEC_ERROR_TXACKE
 
CEC_ISR_TXACKE


	)

197 
	#CEC_DEFAULT_SFT
 ((
ušt32_t
)0x00000000U)

	)

198 
	#CEC_0_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000001U)

	)

199 
	#CEC_1_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000002U)

	)

200 
	#CEC_2_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000003U)

	)

201 
	#CEC_3_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000004U)

	)

202 
	#CEC_4_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000005U)

	)

203 
	#CEC_5_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000006U)

	)

204 
	#CEC_6_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000007U)

	)

212 
	#CEC_STANDARD_TOLERANCE
 ((
ušt32_t
)0x00000000U)

	)

213 
	#CEC_EXTENDED_TOLERANCE
 ((
ušt32_t
)
CEC_CFGR_RXTOL
)

	)

221 
	#CEC_NO_RX_STOP_ON_BRE
 ((
ušt32_t
)0x00000000U)

	)

222 
	#CEC_RX_STOP_ON_BRE
 ((
ušt32_t
)
CEC_CFGR_BRESTP
)

	)

230 
	#CEC_BRE_ERRORBIT_NO_GENERATION
 ((
ušt32_t
)0x00000000U)

	)

231 
	#CEC_BRE_ERRORBIT_GENERATION
 ((
ušt32_t
)
CEC_CFGR_BREGEN
)

	)

239 
	#CEC_LBPE_ERRORBIT_NO_GENERATION
 ((
ušt32_t
)0x00000000U)

	)

240 
	#CEC_LBPE_ERRORBIT_GENERATION
 ((
ušt32_t
)
CEC_CFGR_LBPEGEN
)

	)

248 
	#CEC_BROADCASTERROR_ERRORBIT_GENERATION
 ((
ušt32_t
)0x00000000U)

	)

249 
	#CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION
 ((
ušt32_t
)
CEC_CFGR_BRDNOGEN
)

	)

257 
	#CEC_SFT_START_ON_TXSOM
 ((
ušt32_t
)0x00000000U)

	)

258 
	#CEC_SFT_START_ON_TX_RX_END
 ((
ušt32_t
)
CEC_CFGR_SFTOPT
)

	)

266 
	#CEC_REDUCED_LISTENING_MODE
 ((
ušt32_t
)0x00000000U)

	)

267 
	#CEC_FULL_LISTENING_MODE
 ((
ušt32_t
)
CEC_CFGR_LSTN
)

	)

275 
	#CEC_CFGR_OAR_LSB_POS
 ((
ušt32_t
è16U)

	)

283 
	#CEC_INITIATOR_LSB_POS
 ((
ušt32_t
è4U)

	)

291 
	#CEC_IT_TXACKE
 
CEC_IER_TXACKEIE


	)

292 
	#CEC_IT_TXERR
 
CEC_IER_TXERRIE


	)

293 
	#CEC_IT_TXUDR
 
CEC_IER_TXUDRIE


	)

294 
	#CEC_IT_TXEND
 
CEC_IER_TXENDIE


	)

295 
	#CEC_IT_TXBR
 
CEC_IER_TXBRIE


	)

296 
	#CEC_IT_ARBLST
 
CEC_IER_ARBLSTIE


	)

297 
	#CEC_IT_RXACKE
 
CEC_IER_RXACKEIE


	)

298 
	#CEC_IT_LBPE
 
CEC_IER_LBPEIE


	)

299 
	#CEC_IT_SBPE
 
CEC_IER_SBPEIE


	)

300 
	#CEC_IT_BRE
 
CEC_IER_BREIE


	)

301 
	#CEC_IT_RXOVR
 
CEC_IER_RXOVRIE


	)

302 
	#CEC_IT_RXEND
 
CEC_IER_RXENDIE


	)

303 
	#CEC_IT_RXBR
 
CEC_IER_RXBRIE


	)

311 
	#CEC_FLAG_TXACKE
 
CEC_ISR_TXACKE


	)

312 
	#CEC_FLAG_TXERR
 
CEC_ISR_TXERR


	)

313 
	#CEC_FLAG_TXUDR
 
CEC_ISR_TXUDR


	)

314 
	#CEC_FLAG_TXEND
 
CEC_ISR_TXEND


	)

315 
	#CEC_FLAG_TXBR
 
CEC_ISR_TXBR


	)

316 
	#CEC_FLAG_ARBLST
 
CEC_ISR_ARBLST


	)

317 
	#CEC_FLAG_RXACKE
 
CEC_ISR_RXACKE


	)

318 
	#CEC_FLAG_LBPE
 
CEC_ISR_LBPE


	)

319 
	#CEC_FLAG_SBPE
 
CEC_ISR_SBPE


	)

320 
	#CEC_FLAG_BRE
 
CEC_ISR_BRE


	)

321 
	#CEC_FLAG_RXOVR
 
CEC_ISR_RXOVR


	)

322 
	#CEC_FLAG_RXEND
 
CEC_ISR_RXEND


	)

323 
	#CEC_FLAG_RXBR
 
CEC_ISR_RXBR


	)

331 
	#CEC_ISR_ALL_ERROR
 ((
ušt32_t
)
CEC_ISR_RXOVR
|
CEC_ISR_BRE
|
CEC_ISR_SBPE
|
CEC_ISR_LBPE
|
CEC_ISR_RXACKE
|\

332 
CEC_ISR_ARBLST
|
CEC_ISR_TXUDR
|
CEC_ISR_TXERR
|
CEC_ISR_TXACKE
)

	)

340 
	#CEC_IER_RX_ALL_ERR
 ((
ušt32_t
)
CEC_IER_RXACKEIE
|
CEC_IER_LBPEIE
|
CEC_IER_SBPEIE
|
CEC_IER_BREIE
|
CEC_IER_RXOVRIE
)

	)

348 
	#CEC_IER_TX_ALL_ERR
 ((
ušt32_t
)
CEC_IER_TXACKEIE
|
CEC_IER_TXERRIE
|
CEC_IER_TXUDRIE
|
CEC_IER_ARBLSTIE
)

	)

366 
	#__HAL_CEC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_CEC_STATE_RESET
)

	)

386 
	#__HAL_CEC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
 & (__FLAG__))

	)

407 
	#__HAL_CEC_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
 |ð(__FLAG__))

	)

428 
	#__HAL_CEC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 |ð(__INTERRUPT__))

	)

449 
	#__HAL_CEC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 &ð(~(__INTERRUPT__)))

	)

470 
	#__HAL_CEC_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 & (__INTERRUPT__))

	)

476 
	#__HAL_CEC_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CEC_CR_CECEN
)

	)

482 
	#__HAL_CEC_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
CEC_CR_CECEN
)

	)

488 
	#__HAL_CEC_FIRST_BYTE_TX_SET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CEC_CR_TXSOM
)

	)

495 
	#__HAL_CEC_LAST_BYTE_TX_SET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CEC_CR_TXEOM
)

	)

501 
	#__HAL_CEC_GET_TRANSMISSION_START_FLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 & 
CEC_CR_TXSOM
)

	)

507 
	#__HAL_CEC_GET_TRANSMISSION_END_FLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 & 
CEC_CR_TXEOM
)

	)

513 
	#__HAL_CEC_CLEAR_OAR
(
__HANDLE__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CFGR
, 
CEC_CFGR_OAR
)

	)

521 
	#__HAL_CEC_SET_OAR
(
__HANDLE__
,
__ADDRESS__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CFGR
, (__ADDRESS__è<< 
CEC_CFGR_OAR_LSB_POS
)

	)

536 
HAL_StusTy³Def
 
HAL_CEC_In™
(
CEC_HªdËTy³Def
 *
hûc
);

537 
HAL_StusTy³Def
 
HAL_CEC_DeIn™
(
CEC_HªdËTy³Def
 *
hûc
);

538 
HAL_CEC_M¥In™
(
CEC_HªdËTy³Def
 *
hûc
);

539 
HAL_CEC_M¥DeIn™
(
CEC_HªdËTy³Def
 *
hûc
);

548 
HAL_StusTy³Def
 
HAL_CEC_T¿nsm™
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 
De¡š©iÚAdd»ss
, ušt8_ˆ*
pD©a
, 
ušt32_t
 
Size
, ušt32_ˆ
Timeout
);

549 
HAL_StusTy³Def
 
HAL_CEC_Reûive
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 *
pD©a
, 
ušt32_t
 
Timeout
);

550 
HAL_StusTy³Def
 
HAL_CEC_T¿nsm™_IT
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 
De¡š©iÚAdd»ss
, ušt8_ˆ*
pD©a
, 
ušt32_t
 
Size
);

551 
HAL_StusTy³Def
 
HAL_CEC_Reûive_IT
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 *
pD©a
);

552 
ušt32_t
 
HAL_CEC_G‘ReûivedF¿meSize
(
CEC_HªdËTy³Def
 *
hûc
);

553 
HAL_CEC_IRQHªdËr
(
CEC_HªdËTy³Def
 *
hûc
);

554 
HAL_CEC_TxC¶tC®lback
(
CEC_HªdËTy³Def
 *
hûc
);

555 
HAL_CEC_RxC¶tC®lback
(
CEC_HªdËTy³Def
 *
hûc
);

556 
HAL_CEC_E¼ÜC®lback
(
CEC_HªdËTy³Def
 *
hûc
);

565 
HAL_CEC_S‹Ty³Def
 
HAL_CEC_G‘S‹
(
CEC_HªdËTy³Def
 *
hûc
);

566 
ušt32_t
 
HAL_CEC_G‘E¼Ü
(
CEC_HªdËTy³Def
 *
hûc
);

607 
	#IS_CEC_SIGNALFREETIME
(
__SFT__
è((__SFT__è<ð
CEC_CFGR_SFT
)

	)

609 
	#IS_CEC_TOLERANCE
(
__RXTOL__
è(((__RXTOL__è=ð
CEC_STANDARD_TOLERANCE
) || \

610 ((
__RXTOL__
è=ð
CEC_EXTENDED_TOLERANCE
))

	)

612 
	#IS_CEC_BRERXSTOP
(
__BRERXSTOP__
è(((__BRERXSTOP__è=ð
CEC_NO_RX_STOP_ON_BRE
) || \

613 ((
__BRERXSTOP__
è=ð
CEC_RX_STOP_ON_BRE
))

	)

615 
	#IS_CEC_BREERRORBITGEN
(
__ERRORBITGEN__
è(((__ERRORBITGEN__è=ð
CEC_BRE_ERRORBIT_NO_GENERATION
) || \

616 ((
__ERRORBITGEN__
è=ð
CEC_BRE_ERRORBIT_GENERATION
))

	)

618 
	#IS_CEC_LBPEERRORBITGEN
(
__ERRORBITGEN__
è(((__ERRORBITGEN__è=ð
CEC_LBPE_ERRORBIT_NO_GENERATION
) || \

619 ((
__ERRORBITGEN__
è=ð
CEC_LBPE_ERRORBIT_GENERATION
))

	)

621 
	#IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION
(
__ERRORBITGEN__
è(((__ERRORBITGEN__è=ð
CEC_BROADCASTERROR_ERRORBIT_GENERATION
) || \

622 ((
__ERRORBITGEN__
è=ð
CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION
))

	)

624 
	#IS_CEC_SFTOP
(
__SFTOP__
è(((__SFTOP__è=ð
CEC_SFT_START_ON_TXSOM
) || \

625 ((
__SFTOP__
è=ð
CEC_SFT_START_ON_TX_RX_END
))

	)

627 
	#IS_CEC_LISTENING_MODE
(
__MODE__
è(((__MODE__è=ð
CEC_REDUCED_LISTENING_MODE
) || \

628 ((
__MODE__
è=ð
CEC_FULL_LISTENING_MODE
))

	)

635 
	#IS_CEC_OAR_ADDRESS
(
__ADDRESS__
è((__ADDRESS__è<ð0x07FFFU)

	)

642 
	#IS_CEC_ADDRESS
(
__ADDRESS__
è((__ADDRESS__è<ð0x0FU)

	)

651 
	#IS_CEC_MSGSIZE
(
__SIZE__
è((__SIZE__è<ð0xFU)

	)

675 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cortex.h

39 #iâdeà
__STM32F4xx_HAL_CORTEX_H


40 
	#__STM32F4xx_HAL_CORTEX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

61 #ià(
__MPU_PRESENT
 == 1U)

68 
ušt8_t
 
EÇbË
;

70 
ušt8_t
 
Numb”
;

72 
ušt32_t
 
Ba£Add»ss
;

73 
ušt8_t
 
Size
;

75 
ušt8_t
 
SubRegiÚDi§bË
;

77 
ušt8_t
 
Ty³ExtF›ld
;

79 
ušt8_t
 
AcûssP”missiÚ
;

81 
ušt8_t
 
Di§bËExec
;

83 
ušt8_t
 
IsSh¬—bË
;

85 
ušt8_t
 
IsCach—bË
;

87 
ušt8_t
 
IsBufã¿bË
;

89 }
	tMPU_RegiÚ_In™Ty³Def
;

108 
	#NVIC_PRIORITYGROUP_0
 0x00000007U

	)

110 
	#NVIC_PRIORITYGROUP_1
 0x00000006U

	)

112 
	#NVIC_PRIORITYGROUP_2
 0x00000005U

	)

114 
	#NVIC_PRIORITYGROUP_3
 0x00000004U

	)

116 
	#NVIC_PRIORITYGROUP_4
 0x00000003U

	)

125 
	#SYSTICK_CLKSOURCE_HCLK_DIV8
 0x00000000U

	)

126 
	#SYSTICK_CLKSOURCE_HCLK
 0x00000004U

	)

132 #ià(
__MPU_PRESENT
 == 1)

136 
	#MPU_HFNMI_PRIVDEF_NONE
 0x00000000U

	)

137 
	#MPU_HARDFAULT_NMI
 
MPU_CTRL_HFNMIENA_Msk


	)

138 
	#MPU_PRIVILEGED_DEFAULT
 
MPU_CTRL_PRIVDEFENA_Msk


	)

139 
	#MPU_HFNMI_PRIVDEF
 (
MPU_CTRL_HFNMIENA_Msk
 | 
MPU_CTRL_PRIVDEFENA_Msk
)

	)

148 
	#MPU_REGION_ENABLE
 ((
ušt8_t
)0x01)

	)

149 
	#MPU_REGION_DISABLE
 ((
ušt8_t
)0x00)

	)

157 
	#MPU_INSTRUCTION_ACCESS_ENABLE
 ((
ušt8_t
)0x00)

	)

158 
	#MPU_INSTRUCTION_ACCESS_DISABLE
 ((
ušt8_t
)0x01)

	)

166 
	#MPU_ACCESS_SHAREABLE
 ((
ušt8_t
)0x01)

	)

167 
	#MPU_ACCESS_NOT_SHAREABLE
 ((
ušt8_t
)0x00)

	)

175 
	#MPU_ACCESS_CACHEABLE
 ((
ušt8_t
)0x01)

	)

176 
	#MPU_ACCESS_NOT_CACHEABLE
 ((
ušt8_t
)0x00)

	)

184 
	#MPU_ACCESS_BUFFERABLE
 ((
ušt8_t
)0x01)

	)

185 
	#MPU_ACCESS_NOT_BUFFERABLE
 ((
ušt8_t
)0x00)

	)

193 
	#MPU_TEX_LEVEL0
 ((
ušt8_t
)0x00)

	)

194 
	#MPU_TEX_LEVEL1
 ((
ušt8_t
)0x01)

	)

195 
	#MPU_TEX_LEVEL2
 ((
ušt8_t
)0x02)

	)

203 
	#MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04)

	)

204 
	#MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05)

	)

205 
	#MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06)

	)

206 
	#MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07)

	)

207 
	#MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08)

	)

208 
	#MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09)

	)

209 
	#MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0A)

	)

210 
	#MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0B)

	)

211 
	#MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0C)

	)

212 
	#MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0D)

	)

213 
	#MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0E)

	)

214 
	#MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0F)

	)

215 
	#MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10)

	)

216 
	#MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11)

	)

217 
	#MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12)

	)

218 
	#MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13)

	)

219 
	#MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14)

	)

220 
	#MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15)

	)

221 
	#MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16)

	)

222 
	#MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17)

	)

223 
	#MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18)

	)

224 
	#MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19)

	)

225 
	#MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1A)

	)

226 
	#MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1B)

	)

227 
	#MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1C)

	)

228 
	#MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1D)

	)

229 
	#MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1E)

	)

230 
	#MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1F)

	)

238 
	#MPU_REGION_NO_ACCESS
 ((
ušt8_t
)0x00)

	)

239 
	#MPU_REGION_PRIV_RW
 ((
ušt8_t
)0x01)

	)

240 
	#MPU_REGION_PRIV_RW_URO
 ((
ušt8_t
)0x02)

	)

241 
	#MPU_REGION_FULL_ACCESS
 ((
ušt8_t
)0x03)

	)

242 
	#MPU_REGION_PRIV_RO
 ((
ušt8_t
)0x05)

	)

243 
	#MPU_REGION_PRIV_RO_URO
 ((
ušt8_t
)0x06)

	)

251 
	#MPU_REGION_NUMBER0
 ((
ušt8_t
)0x00)

	)

252 
	#MPU_REGION_NUMBER1
 ((
ušt8_t
)0x01)

	)

253 
	#MPU_REGION_NUMBER2
 ((
ušt8_t
)0x02)

	)

254 
	#MPU_REGION_NUMBER3
 ((
ušt8_t
)0x03)

	)

255 
	#MPU_REGION_NUMBER4
 ((
ušt8_t
)0x04)

	)

256 
	#MPU_REGION_NUMBER5
 ((
ušt8_t
)0x05)

	)

257 
	#MPU_REGION_NUMBER6
 ((
ušt8_t
)0x06)

	)

258 
	#MPU_REGION_NUMBER7
 ((
ušt8_t
)0x07)

	)

280 
HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
);

281 
HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
);

282 
HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
);

283 
HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
);

284 
HAL_NVIC_Sy¡emRe£t
();

285 
ušt32_t
 
HAL_SYSTICK_CÚfig
(ušt32_ˆ
TicksNumb
);

294 
ušt32_t
 
HAL_NVIC_G‘PriÜ™yGroupšg
();

295 
HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
);

296 
ušt32_t
 
HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

297 
HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

298 
HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

299 
ušt32_t
 
HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
);

300 
HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
);

301 
HAL_SYSTICK_IRQHªdËr
();

302 
HAL_SYSTICK_C®lback
();

304 #ià(
__MPU_PRESENT
 == 1U)

305 
HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
);

306 
HAL_MPU_Di§bË
();

307 
HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
);

324 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PRIORITYGROUP_0
) || \

325 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_1
) || \

326 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_2
) || \

327 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_3
) || \

328 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_4
))

	)

330 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

332 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

334 
	#IS_NVIC_DEVICE_IRQ
(
IRQ
è((IRQè>ð(
IRQn_Ty³
)0x00U)

	)

336 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SYSTICK_CLKSOURCE_HCLK
) || \

337 ((
SOURCE
è=ð
SYSTICK_CLKSOURCE_HCLK_DIV8
))

	)

339 #ià(
__MPU_PRESENT
 == 1U)

340 
	#IS_MPU_REGION_ENABLE
(
STATE
è(((STATEè=ð
MPU_REGION_ENABLE
) || \

341 ((
STATE
è=ð
MPU_REGION_DISABLE
))

	)

343 
	#IS_MPU_INSTRUCTION_ACCESS
(
STATE
è(((STATEè=ð
MPU_INSTRUCTION_ACCESS_ENABLE
) || \

344 ((
STATE
è=ð
MPU_INSTRUCTION_ACCESS_DISABLE
))

	)

346 
	#IS_MPU_ACCESS_SHAREABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_SHAREABLE
) || \

347 ((
STATE
è=ð
MPU_ACCESS_NOT_SHAREABLE
))

	)

349 
	#IS_MPU_ACCESS_CACHEABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_CACHEABLE
) || \

350 ((
STATE
è=ð
MPU_ACCESS_NOT_CACHEABLE
))

	)

352 
	#IS_MPU_ACCESS_BUFFERABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_BUFFERABLE
) || \

353 ((
STATE
è=ð
MPU_ACCESS_NOT_BUFFERABLE
))

	)

355 
	#IS_MPU_TEX_LEVEL
(
TYPE
è(((TYPEè=ð
MPU_TEX_LEVEL0
) || \

356 ((
TYPE
è=ð
MPU_TEX_LEVEL1
) || \

357 ((
TYPE
è=ð
MPU_TEX_LEVEL2
))

	)

359 
	#IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
TYPE
è(((TYPEè=ð
MPU_REGION_NO_ACCESS
) || \

360 ((
TYPE
è=ð
MPU_REGION_PRIV_RW
) || \

361 ((
TYPE
è=ð
MPU_REGION_PRIV_RW_URO
) || \

362 ((
TYPE
è=ð
MPU_REGION_FULL_ACCESS
) || \

363 ((
TYPE
è=ð
MPU_REGION_PRIV_RO
) || \

364 ((
TYPE
è=ð
MPU_REGION_PRIV_RO_URO
))

	)

366 
	#IS_MPU_REGION_NUMBER
(
NUMBER
è(((NUMBERè=ð
MPU_REGION_NUMBER0
) || \

367 ((
NUMBER
è=ð
MPU_REGION_NUMBER1
) || \

368 ((
NUMBER
è=ð
MPU_REGION_NUMBER2
) || \

369 ((
NUMBER
è=ð
MPU_REGION_NUMBER3
) || \

370 ((
NUMBER
è=ð
MPU_REGION_NUMBER4
) || \

371 ((
NUMBER
è=ð
MPU_REGION_NUMBER5
) || \

372 ((
NUMBER
è=ð
MPU_REGION_NUMBER6
) || \

373 ((
NUMBER
è=ð
MPU_REGION_NUMBER7
))

	)

375 
	#IS_MPU_REGION_SIZE
(
SIZE
è(((SIZEè=ð
MPU_REGION_SIZE_32B
) || \

376 ((
SIZE
è=ð
MPU_REGION_SIZE_64B
) || \

377 ((
SIZE
è=ð
MPU_REGION_SIZE_128B
) || \

378 ((
SIZE
è=ð
MPU_REGION_SIZE_256B
) || \

379 ((
SIZE
è=ð
MPU_REGION_SIZE_512B
) || \

380 ((
SIZE
è=ð
MPU_REGION_SIZE_1KB
) || \

381 ((
SIZE
è=ð
MPU_REGION_SIZE_2KB
) || \

382 ((
SIZE
è=ð
MPU_REGION_SIZE_4KB
) || \

383 ((
SIZE
è=ð
MPU_REGION_SIZE_8KB
) || \

384 ((
SIZE
è=ð
MPU_REGION_SIZE_16KB
) || \

385 ((
SIZE
è=ð
MPU_REGION_SIZE_32KB
) || \

386 ((
SIZE
è=ð
MPU_REGION_SIZE_64KB
) || \

387 ((
SIZE
è=ð
MPU_REGION_SIZE_128KB
) || \

388 ((
SIZE
è=ð
MPU_REGION_SIZE_256KB
) || \

389 ((
SIZE
è=ð
MPU_REGION_SIZE_512KB
) || \

390 ((
SIZE
è=ð
MPU_REGION_SIZE_1MB
) || \

391 ((
SIZE
è=ð
MPU_REGION_SIZE_2MB
) || \

392 ((
SIZE
è=ð
MPU_REGION_SIZE_4MB
) || \

393 ((
SIZE
è=ð
MPU_REGION_SIZE_8MB
) || \

394 ((
SIZE
è=ð
MPU_REGION_SIZE_16MB
) || \

395 ((
SIZE
è=ð
MPU_REGION_SIZE_32MB
) || \

396 ((
SIZE
è=ð
MPU_REGION_SIZE_64MB
) || \

397 ((
SIZE
è=ð
MPU_REGION_SIZE_128MB
) || \

398 ((
SIZE
è=ð
MPU_REGION_SIZE_256MB
) || \

399 ((
SIZE
è=ð
MPU_REGION_SIZE_512MB
) || \

400 ((
SIZE
è=ð
MPU_REGION_SIZE_1GB
) || \

401 ((
SIZE
è=ð
MPU_REGION_SIZE_2GB
) || \

402 ((
SIZE
è=ð
MPU_REGION_SIZE_4GB
))

	)

404 
	#IS_MPU_SUB_REGION_DISABLE
(
SUBREGION
è((SUBREGIONè< (
ušt16_t
)0x00FF)

	)

421 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_crc.h

39 #iâdeà
__STM32F4xx_HAL_CRC_H


40 
	#__STM32F4xx_HAL_CRC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

68 
HAL_CRC_STATE_RESET
 = 0x00U,

69 
HAL_CRC_STATE_READY
 = 0x01U,

70 
HAL_CRC_STATE_BUSY
 = 0x02U,

71 
HAL_CRC_STATE_TIMEOUT
 = 0x03U,

72 
HAL_CRC_STATE_ERROR
 = 0x04U

74 }
	tHAL_CRC_S‹Ty³Def
;

84 
CRC_Ty³Def
 *
In¡ªû
;

86 
HAL_LockTy³Def
 
Lock
;

88 
__IO
 
HAL_CRC_S‹Ty³Def
 
S‹
;

90 }
	tCRC_HªdËTy³Def
;

109 
	#__HAL_CRC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_CRC_STATE_RESET
)

	)

116 
	#__HAL_CRC_DR_RESET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CRC_CR_RESET
)

	)

124 
	#__HAL_CRC_SET_IDR
(
__HANDLE__
, 
__VALUE__
è(
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
IDR
, (__VALUE__)))

	)

131 
	#__HAL_CRC_GET_IDR
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
IDR
è& 
CRC_IDR_IDR
)

	)

144 
HAL_StusTy³Def
 
HAL_CRC_In™
(
CRC_HªdËTy³Def
 *
hüc
);

145 
HAL_StusTy³Def
 
HAL_CRC_DeIn™
 (
CRC_HªdËTy³Def
 *
hüc
);

146 
HAL_CRC_M¥In™
(
CRC_HªdËTy³Def
 *
hüc
);

147 
HAL_CRC_M¥DeIn™
(
CRC_HªdËTy³Def
 *
hüc
);

155 
ušt32_t
 
HAL_CRC_AccumuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

156 
ušt32_t
 
HAL_CRC_C®cuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

164 
HAL_CRC_S‹Ty³Def
 
HAL_CRC_G‘S‹
(
CRC_HªdËTy³Def
 *
hüc
);

243 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cryp.h

39 #iâdeà
__STM32F4xx_HAL_CRYP_H


40 
	#__STM32F4xx_HAL_CRYP_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

70 
ušt32_t
 
D©aTy³
;

73 
ušt32_t
 
KeySize
;

76 
ušt8_t
* 
pKey
;

78 
ušt8_t
* 
pIn™Veù
;

81 
ušt8_t
 
IVSize
;

85 
ušt8_t
 
TagSize
;

89 
ušt8_t
* 
H—d”
;

91 
ušt32_t
 
H—d”Size
;

93 
ušt8_t
* 
pSü©ch
;

95 }
	tCRYP_In™Ty³Def
;

108 
	mHAL_CRYP_STATE_RESET
 = 0x00U,

109 
	mHAL_CRYP_STATE_READY
 = 0x01U,

110 
	mHAL_CRYP_STATE_BUSY
 = 0x02U,

111 
	mHAL_CRYP_STATE_TIMEOUT
 = 0x03U,

112 
	mHAL_CRYP_STATE_ERROR
 = 0x04U

113 }
	tHAL_CRYP_STATETy³Def
;

126 
	mHAL_CRYP_PHASE_READY
 = 0x01U,

127 
	mHAL_CRYP_PHASE_PROCESS
 = 0x02U,

128 
	mHAL_CRYP_PHASE_FINAL
 = 0x03U

130 }
	tHAL_Pha£Ty³Def
;

142 
CRYP_Ty³Def
 *
	mIn¡ªû
;

144 
CRYP_In™Ty³Def
 
	mIn™
;

146 
ušt8_t
 *
	mpCrypInBuffPŒ
;

148 
ušt8_t
 *
	mpCrypOutBuffPŒ
;

150 
__IO
 
ušt16_t
 
	mCrypInCouÁ
;

152 
__IO
 
ušt16_t
 
	mCrypOutCouÁ
;

154 
HAL_StusTy³Def
 
	mStus
;

156 
HAL_Pha£Ty³Def
 
	mPha£
;

158 
DMA_HªdËTy³Def
 *
	mhdmaš
;

160 
DMA_HªdËTy³Def
 *
	mhdmaout
;

162 
HAL_LockTy³Def
 
	mLock
;

164 
__IO
 
HAL_CRYP_STATETy³Def
 
	mS‹
;

165 }
	tCRYP_HªdËTy³Def
;

183 
	#CRYP_KEYSIZE_128B
 ((
ušt32_t
)0x00000000U)

	)

184 
	#CRYP_KEYSIZE_192B
 
CRYP_CR_KEYSIZE_0


	)

185 
	#CRYP_KEYSIZE_256B
 
CRYP_CR_KEYSIZE_1


	)

193 
	#CRYP_DATATYPE_32B
 ((
ušt32_t
)0x00000000U)

	)

194 
	#CRYP_DATATYPE_16B
 
CRYP_CR_DATATYPE_0


	)

195 
	#CRYP_DATATYPE_8B
 
CRYP_CR_DATATYPE_1


	)

196 
	#CRYP_DATATYPE_1B
 
CRYP_CR_DATATYPE


	)

204 
	#CRYP_CR_ALGOMODE_DIRECTION
 ((
ušt32_t
)0x0008003CU)

	)

205 
	#CRYP_CR_ALGOMODE_TDES_ECB_ENCRYPT
 ((
ušt32_t
)0x00000000U)

	)

206 
	#CRYP_CR_ALGOMODE_TDES_ECB_DECRYPT
 ((
ušt32_t
)0x00000004U)

	)

207 
	#CRYP_CR_ALGOMODE_TDES_CBC_ENCRYPT
 ((
ušt32_t
)0x00000008U)

	)

208 
	#CRYP_CR_ALGOMODE_TDES_CBC_DECRYPT
 ((
ušt32_t
)0x0000000CU)

	)

209 
	#CRYP_CR_ALGOMODE_DES_ECB_ENCRYPT
 ((
ušt32_t
)0x00000010U)

	)

210 
	#CRYP_CR_ALGOMODE_DES_ECB_DECRYPT
 ((
ušt32_t
)0x00000014U)

	)

211 
	#CRYP_CR_ALGOMODE_DES_CBC_ENCRYPT
 ((
ušt32_t
)0x00000018U)

	)

212 
	#CRYP_CR_ALGOMODE_DES_CBC_DECRYPT
 ((
ušt32_t
)0x0000001CU)

	)

213 
	#CRYP_CR_ALGOMODE_AES_ECB_ENCRYPT
 ((
ušt32_t
)0x00000020U)

	)

214 
	#CRYP_CR_ALGOMODE_AES_ECB_DECRYPT
 ((
ušt32_t
)0x00000024U)

	)

215 
	#CRYP_CR_ALGOMODE_AES_CBC_ENCRYPT
 ((
ušt32_t
)0x00000028U)

	)

216 
	#CRYP_CR_ALGOMODE_AES_CBC_DECRYPT
 ((
ušt32_t
)0x0000002CU)

	)

217 
	#CRYP_CR_ALGOMODE_AES_CTR_ENCRYPT
 ((
ušt32_t
)0x00000030U)

	)

218 
	#CRYP_CR_ALGOMODE_AES_CTR_DECRYPT
 ((
ušt32_t
)0x00000034U)

	)

226 
	#CRYP_IT_INI
 ((
ušt32_t
)
CRYP_IMSCR_INIM
è

	)

227 
	#CRYP_IT_OUTI
 ((
ušt32_t
)
CRYP_IMSCR_OUTIM
è

	)

235 
	#CRYP_FLAG_BUSY
 ((
ušt32_t
)0x00000010Uè

	)

239 
	#CRYP_FLAG_IFEM
 ((
ušt32_t
)0x00000001Uè

	)

240 
	#CRYP_FLAG_IFNF
 ((
ušt32_t
)0x00000002Uè

	)

241 
	#CRYP_FLAG_OFNE
 ((
ušt32_t
)0x00000004Uè

	)

242 
	#CRYP_FLAG_OFFU
 ((
ušt32_t
)0x00000008Uè

	)

243 
	#CRYP_FLAG_OUTRIS
 ((
ušt32_t
)0x01000002Uè

	)

245 
	#CRYP_FLAG_INRIS
 ((
ušt32_t
)0x01000001Uè

	)

264 
	#__HAL_CRYP_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_CRYP_STATE_RESET
)

	)

271 
	#__HAL_CRYP_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CRYP_CR_CRYPEN
)

	)

272 
	#__HAL_CRYP_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
CRYP_CR_CRYPEN
)

	)

279 
	#__HAL_CRYP_FIFO_FLUSH
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CRYP_CR_FFLUSH
)

	)

287 
	#__HAL_CRYP_SET_MODE
(
__HANDLE__
, 
MODE
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
ušt32_t
)(MODE))

	)

304 
	#__HAL_CRYP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((
ušt8_t
)((__FLAG__è>> 24U)è=ð0x01U)?((((__HANDLE__)->
In¡ªû
->
RISR
è& ((__FLAG__è& 
CRYP_FLAG_MASK
)) == ((__FLAG__) & CRYP_FLAG_MASK)): \

305 ((((
__HANDLE__
)->
In¡ªû
->
RISR
è& ((
__FLAG__
è& 
CRYP_FLAG_MASK
)è=ð((__FLAG__è& CRYP_FLAG_MASK)))

	)

315 
	#__HAL_CRYP_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
MISR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

323 
	#__HAL_CRYP_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
IMSCR
è|ð(__INTERRUPT__))

	)

331 
	#__HAL_CRYP_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
IMSCR
è&ð~(__INTERRUPT__))

	)

338 
	~"¡m32f4xx_h®_üyp_ex.h
"

348 
HAL_StusTy³Def
 
HAL_CRYP_In™
(
CRYP_HªdËTy³Def
 *
hüyp
);

349 
HAL_StusTy³Def
 
HAL_CRYP_DeIn™
(
CRYP_HªdËTy³Def
 *
hüyp
);

350 
HAL_CRYP_M¥In™
(
CRYP_HªdËTy³Def
 *
hüyp
);

351 
HAL_CRYP_M¥DeIn™
(
CRYP_HªdËTy³Def
 *
hüyp
);

360 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

361 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

362 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

363 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

364 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

365 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

368 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

369 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

370 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

371 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

372 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

373 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

376 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

377 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

378 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

379 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

380 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

381 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

390 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

391 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

392 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

393 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

396 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

397 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

398 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

399 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

402 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

403 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

404 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

405 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

414 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

415 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

416 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

417 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

420 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

421 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

422 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

423 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

426 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

427 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

428 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

429 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

437 
HAL_CRYP_InC¶tC®lback
(
CRYP_HªdËTy³Def
 *
hüyp
);

438 
HAL_CRYP_OutC¶tC®lback
(
CRYP_HªdËTy³Def
 *
hüyp
);

439 
HAL_CRYP_E¼ÜC®lback
(
CRYP_HªdËTy³Def
 *
hüyp
);

447 
HAL_CRYP_IRQHªdËr
(
CRYP_HªdËTy³Def
 *
hüyp
);

455 
HAL_CRYP_STATETy³Def
 
HAL_CRYP_G‘S‹
(
CRYP_HªdËTy³Def
 *
hüyp
);

486 
	#CRYP_FLAG_MASK
 ((
ušt32_t
)0x0000001FU)

	)

496 
	#IS_CRYP_KEYSIZE
(
__KEYSIZE__
è(((__KEYSIZE__è=ð
CRYP_KEYSIZE_128B
) || \

497 ((
__KEYSIZE__
è=ð
CRYP_KEYSIZE_192B
) || \

498 ((
__KEYSIZE__
è=ð
CRYP_KEYSIZE_256B
))

	)

501 
	#IS_CRYP_DATATYPE
(
__DATATYPE__
è(((__DATATYPE__è=ð
CRYP_DATATYPE_32B
) || \

502 ((
__DATATYPE__
è=ð
CRYP_DATATYPE_16B
) || \

503 ((
__DATATYPE__
è=ð
CRYP_DATATYPE_8B
) || \

504 ((
__DATATYPE__
è=ð
CRYP_DATATYPE_1B
))

	)

530 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cryp_ex.h

39 #iâdeà
__STM32F4xx_HAL_CRYP_EX_H


40 
	#__STM32F4xx_HAL_CRYP_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

68 
	#CRYP_CR_ALGOMODE_AES_GCM_ENCRYPT
 ((
ušt32_t
)0x00080000U)

	)

69 
	#CRYP_CR_ALGOMODE_AES_GCM_DECRYPT
 ((
ušt32_t
)0x00080004U)

	)

70 
	#CRYP_CR_ALGOMODE_AES_CCM_ENCRYPT
 ((
ušt32_t
)0x00080008U)

	)

71 
	#CRYP_CR_ALGOMODE_AES_CCM_DECRYPT
 ((
ušt32_t
)0x0008000CU)

	)

81 
	#CRYP_PHASE_INIT
 ((
ušt32_t
)0x00000000U)

	)

82 
	#CRYP_PHASE_HEADER
 
CRYP_CR_GCM_CCMPH_0


	)

83 
	#CRYP_PHASE_PAYLOAD
 
CRYP_CR_GCM_CCMPH_1


	)

84 
	#CRYP_PHASE_FINAL
 
CRYP_CR_GCM_CCMPH


	)

105 
	#__HAL_CRYP_SET_PHASE
(
__HANDLE__
, 
__PHASE__
èdo{(__HANDLE__)->
In¡ªû
->
CR
 &ð(
ušt32_t
)(~
CRYP_CR_GCM_CCMPH
);\

106 (
__HANDLE__
)->
In¡ªû
->
CR
 |ð(
ušt32_t
)(
__PHASE__
);\

107 }0)

	)

123 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

124 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

125 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Fšish
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
Size
, 
ušt8_t
 *
AuthTag
, ušt32_ˆ
Timeout
);

126 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

127 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

128 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Fšish
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
AuthTag
, 
ušt32_t
 
Timeout
);

131 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

132 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

133 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

134 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

137 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

138 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

139 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

140 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

150 
HAL_CRYPEx_GCMCCM_IRQHªdËr
(
CRYP_HªdËTy³Def
 *
hüyp
);

215 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dac.h

39 #iâdeà
__STM32F4xx_HAL_DAC_H


40 
	#__STM32F4xx_HAL_DAC_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

47 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

48 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

49 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

52 
	~"¡m32f4xx_h®_def.h
"

72 
HAL_DAC_STATE_RESET
 = 0x00U,

73 
HAL_DAC_STATE_READY
 = 0x01U,

74 
HAL_DAC_STATE_BUSY
 = 0x02U,

75 
HAL_DAC_STATE_TIMEOUT
 = 0x03U,

76 
HAL_DAC_STATE_ERROR
 = 0x04U

77 }
	tHAL_DAC_S‹Ty³Def
;

84 
DAC_Ty³Def
 *
In¡ªû
;

86 
__IO
 
HAL_DAC_S‹Ty³Def
 
S‹
;

88 
HAL_LockTy³Def
 
Lock
;

90 
DMA_HªdËTy³Def
 *
DMA_HªdË1
;

92 
DMA_HªdËTy³Def
 *
DMA_HªdË2
;

94 
__IO
 
ušt32_t
 
E¼ÜCode
;

96 }
	tDAC_HªdËTy³Def
;

103 
ušt32_t
 
DAC_Trigg”
;

106 
ušt32_t
 
DAC_OuutBufãr
;

108 }
	tDAC_ChªÃlCÚfTy³Def
;

121 
	#HAL_DAC_ERROR_NONE
 0x00U

	)

122 
	#HAL_DAC_ERROR_DMAUNDERRUNCH1
 0x01U

	)

123 
	#HAL_DAC_ERROR_DMAUNDERRUNCH2
 0x02U

	)

124 
	#HAL_DAC_ERROR_DMA
 0x04U

	)

133 
	#DAC_TRIGGER_NONE
 ((
ušt32_t
)0x00000000Uè

	)

135 
	#DAC_TRIGGER_T2_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_2
 | 
DAC_CR_TEN1
)è

	)

136 
	#DAC_TRIGGER_T4_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_0
 | 
DAC_CR_TEN1
)è

	)

137 
	#DAC_TRIGGER_T5_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_1
 | 
DAC_CR_TSEL1_0
 | 
DAC_CR_TEN1
)è

	)

138 
	#DAC_TRIGGER_T6_TRGO
 ((
ušt32_t
)
DAC_CR_TEN1
è

	)

139 
	#DAC_TRIGGER_T7_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_1
 | 
DAC_CR_TEN1
)è

	)

140 
	#DAC_TRIGGER_T8_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_0
 | 
DAC_CR_TEN1
)è

	)

142 
	#DAC_TRIGGER_EXT_IT9
 ((
ušt32_t
)(
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 | 
DAC_CR_TEN1
)è

	)

143 
	#DAC_TRIGGER_SOFTWARE
 ((
ušt32_t
)(
DAC_CR_TSEL1
 | 
DAC_CR_TEN1
)è

	)

151 
	#DAC_OUTPUTBUFFER_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

152 
	#DAC_OUTPUTBUFFER_DISABLE
 ((
ušt32_t
)
DAC_CR_BOFF1
)

	)

160 
	#DAC_CHANNEL_1
 ((
ušt32_t
)0x00000000U)

	)

161 
	#DAC_CHANNEL_2
 ((
ušt32_t
)0x00000010U)

	)

169 
	#DAC_ALIGN_12B_R
 ((
ušt32_t
)0x00000000U)

	)

170 
	#DAC_ALIGN_12B_L
 ((
ušt32_t
)0x00000004U)

	)

171 
	#DAC_ALIGN_8B_R
 ((
ušt32_t
)0x00000008U)

	)

179 
	#DAC_FLAG_DMAUDR1
 ((
ušt32_t
)
DAC_SR_DMAUDR1
)

	)

180 
	#DAC_FLAG_DMAUDR2
 ((
ušt32_t
)
DAC_SR_DMAUDR2
)

	)

188 
	#DAC_IT_DMAUDR1
 ((
ušt32_t
)
DAC_SR_DMAUDR1
)

	)

189 
	#DAC_IT_DMAUDR2
 ((
ušt32_t
)
DAC_SR_DMAUDR2
)

	)

207 
	#__HAL_DAC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DAC_STATE_RESET
)

	)

214 
	#__HAL_DAC_ENABLE
(
__HANDLE__
, 
__DAC_ChªÃl__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
DAC_CR_EN1
 << (__DAC_ChªÃl__)))

	)

221 
	#__HAL_DAC_DISABLE
(
__HANDLE__
, 
__DAC_ChªÃl__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
DAC_CR_EN1
 << (__DAC_ChªÃl__)))

	)

228 
	#__HAL_DAC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR
è|ð(__INTERRUPT__))

	)

235 
	#__HAL_DAC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR
è&ð~(__INTERRUPT__))

	)

245 
	#__HAL_DAC_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

255 
	#__HAL_DAC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

265 
	#__HAL_DAC_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
èð(__FLAG__))

	)

271 
	~"¡m32f4xx_h®_dac_ex.h
"

282 
HAL_StusTy³Def
 
	`HAL_DAC_In™
(
DAC_HªdËTy³Def
* 
hdac
);

283 
HAL_StusTy³Def
 
	`HAL_DAC_DeIn™
(
DAC_HªdËTy³Def
* 
hdac
);

284 
	`HAL_DAC_M¥In™
(
DAC_HªdËTy³Def
* 
hdac
);

285 
	`HAL_DAC_M¥DeIn™
(
DAC_HªdËTy³Def
* 
hdac
);

294 
HAL_StusTy³Def
 
	`HAL_DAC_S¹
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
);

295 
HAL_StusTy³Def
 
	`HAL_DAC_StÝ
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
);

296 
HAL_StusTy³Def
 
	`HAL_DAC_S¹_DMA
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_t* 
pD©a
, ušt32_ˆ
L’gth
, ušt32_ˆ
Alignm’t
);

297 
HAL_StusTy³Def
 
	`HAL_DAC_StÝ_DMA
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
);

298 
ušt32_t
 
	`HAL_DAC_G‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
, ušt32_ˆ
ChªÃl
);

307 
HAL_StusTy³Def
 
	`HAL_DAC_CÚfigChªÃl
(
DAC_HªdËTy³Def
* 
hdac
, 
DAC_ChªÃlCÚfTy³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

308 
HAL_StusTy³Def
 
	`HAL_DAC_S‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Alignm’t
, ušt32_ˆ
D©a
);

317 
HAL_DAC_S‹Ty³Def
 
	`HAL_DAC_G‘S‹
(
DAC_HªdËTy³Def
* 
hdac
);

318 
	`HAL_DAC_IRQHªdËr
(
DAC_HªdËTy³Def
* 
hdac
);

319 
ušt32_t
 
	`HAL_DAC_G‘E¼Ü
(
DAC_HªdËTy³Def
 *
hdac
);

321 
	`HAL_DAC_CÚvC¶tC®lbackCh1
(
DAC_HªdËTy³Def
* 
hdac
);

322 
	`HAL_DAC_CÚvH®fC¶tC®lbackCh1
(
DAC_HªdËTy³Def
* 
hdac
);

323 
	`HAL_DAC_E¼ÜC®lbackCh1
(
DAC_HªdËTy³Def
 *
hdac
);

324 
	`HAL_DAC_DMAUnd”runC®lbackCh1
(
DAC_HªdËTy³Def
 *
hdac
);

347 
	#IS_DAC_DATA
(
DATA
è((DATAè<ð0xFFF0U)

	)

348 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ð
DAC_ALIGN_12B_R
) || \

349 ((
ALIGN
è=ð
DAC_ALIGN_12B_L
) || \

350 ((
ALIGN
è=ð
DAC_ALIGN_8B_R
))

	)

351 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DAC_CHANNEL_1
) || \

352 ((
CHANNEL
è=ð
DAC_CHANNEL_2
))

	)

353 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ð
DAC_OUTPUTBUFFER_ENABLE
) || \

354 ((
STATE
è=ð
DAC_OUTPUTBUFFER_DISABLE
))

	)

356 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
DAC_TRIGGER_NONE
) || \

357 ((
TRIGGER
è=ð
DAC_TRIGGER_T2_TRGO
) || \

358 ((
TRIGGER
è=ð
DAC_TRIGGER_T8_TRGO
) || \

359 ((
TRIGGER
è=ð
DAC_TRIGGER_T7_TRGO
) || \

360 ((
TRIGGER
è=ð
DAC_TRIGGER_T5_TRGO
) || \

361 ((
TRIGGER
è=ð
DAC_TRIGGER_T6_TRGO
) || \

362 ((
TRIGGER
è=ð
DAC_TRIGGER_T4_TRGO
) || \

363 ((
TRIGGER
è=ð
DAC_TRIGGER_EXT_IT9
) || \

364 ((
TRIGGER
è=ð
DAC_TRIGGER_SOFTWARE
))

	)

370 
	#DAC_DHR12R1_ALIGNMENT
(
__ALIGNMENT__
è(((
ušt32_t
)0x00000008Uè+ (__ALIGNMENT__))

	)

376 
	#DAC_DHR12R2_ALIGNMENT
(
__ALIGNMENT__
è(((
ušt32_t
)0x00000014Uè+ (__ALIGNMENT__))

	)

382 
	#DAC_DHR12RD_ALIGNMENT
(
__ALIGNMENT__
è(((
ušt32_t
)0x00000020Uè+ (__ALIGNMENT__))

	)

396 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 ||\

397 
STM32F410xx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

407 #ifdeà
__ýlu¥lus


408 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dac_ex.h

39 #iâdeà
__STM32F4xx_HAL_DAC_EX_H


40 
	#__STM32F4xx_HAL_DAC_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

47 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

48 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

49 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

52 
	~"¡m32f4xx_h®_def.h
"

71 
	#DAC_LFSRUNMASK_BIT0
 ((
ušt32_t
)0x00000000Uè

	)

72 
	#DAC_LFSRUNMASK_BITS1_0
 ((
ušt32_t
)
DAC_CR_MAMP1_0
è

	)

73 
	#DAC_LFSRUNMASK_BITS2_0
 ((
ušt32_t
)
DAC_CR_MAMP1_1
è

	)

74 
	#DAC_LFSRUNMASK_BITS3_0
 ((
ušt32_t
)
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
)

	)

75 
	#DAC_LFSRUNMASK_BITS4_0
 ((
ušt32_t
)
DAC_CR_MAMP1_2
è

	)

76 
	#DAC_LFSRUNMASK_BITS5_0
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_0
è

	)

77 
	#DAC_LFSRUNMASK_BITS6_0
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
è

	)

78 
	#DAC_LFSRUNMASK_BITS7_0
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

79 
	#DAC_LFSRUNMASK_BITS8_0
 ((
ušt32_t
)
DAC_CR_MAMP1_3
è

	)

80 
	#DAC_LFSRUNMASK_BITS9_0
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_0
è

	)

81 
	#DAC_LFSRUNMASK_BITS10_0
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
è

	)

82 
	#DAC_LFSRUNMASK_BITS11_0
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

83 
	#DAC_TRIANGLEAMPLITUDE_1
 ((
ušt32_t
)0x00000000Uè

	)

84 
	#DAC_TRIANGLEAMPLITUDE_3
 ((
ušt32_t
)
DAC_CR_MAMP1_0
è

	)

85 
	#DAC_TRIANGLEAMPLITUDE_7
 ((
ušt32_t
)
DAC_CR_MAMP1_1
è

	)

86 
	#DAC_TRIANGLEAMPLITUDE_15
 ((
ušt32_t
)
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

87 
	#DAC_TRIANGLEAMPLITUDE_31
 ((
ušt32_t
)
DAC_CR_MAMP1_2
è

	)

88 
	#DAC_TRIANGLEAMPLITUDE_63
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_0
è

	)

89 
	#DAC_TRIANGLEAMPLITUDE_127
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
è

	)

90 
	#DAC_TRIANGLEAMPLITUDE_255
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

91 
	#DAC_TRIANGLEAMPLITUDE_511
 ((
ušt32_t
)
DAC_CR_MAMP1_3
è

	)

92 
	#DAC_TRIANGLEAMPLITUDE_1023
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_0
è

	)

93 
	#DAC_TRIANGLEAMPLITUDE_2047
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
è

	)

94 
	#DAC_TRIANGLEAMPLITUDE_4095
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

113 
ušt32_t
 
	`HAL_DACEx_Du®G‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
);

114 
HAL_StusTy³Def
 
	`HAL_DACEx_TrŸngËWaveG’”©e
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Am¶™ude
);

115 
HAL_StusTy³Def
 
	`HAL_DACEx_Noi£WaveG’”©e
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Am¶™ude
);

116 
HAL_StusTy³Def
 
	`HAL_DACEx_Du®S‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
Alignm’t
, ušt32_ˆ
D©a1
, ušt32_ˆ
D©a2
);

118 
	`HAL_DACEx_CÚvC¶tC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
);

119 
	`HAL_DACEx_CÚvH®fC¶tC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
);

120 
	`HAL_DACEx_E¼ÜC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
);

121 
	`HAL_DACEx_DMAUnd”runC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
);

144 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ð
DAC_LFSRUNMASK_BIT0
) || \

145 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS1_0
) || \

146 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS2_0
) || \

147 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS3_0
) || \

148 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS4_0
) || \

149 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS5_0
) || \

150 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS6_0
) || \

151 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS7_0
) || \

152 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS8_0
) || \

153 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS9_0
) || \

154 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS10_0
) || \

155 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS11_0
) || \

156 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_1
) || \

157 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_3
) || \

158 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_7
) || \

159 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_15
) || \

160 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_31
) || \

161 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_63
) || \

162 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_127
) || \

163 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_255
) || \

164 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_511
) || \

165 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_1023
) || \

166 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_2047
) || \

167 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_4095
))

	)

176 
	`DAC_DMACÚvC¶tCh2
(
DMA_HªdËTy³Def
 *
hdma
);

177 
	`DAC_DMAE¼ÜCh2
(
DMA_HªdËTy³Def
 *
hdma
);

178 
	`DAC_DMAH®fCÚvC¶tCh2
(
DMA_HªdËTy³Def
 *
hdma
);

183 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 ||\

184 
STM32F410xx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

194 #ifdeà
__ýlu¥lus


195 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dcmi.h

39 #iâdeà
__STM32F4xx_HAL_DCMI_H


40 
	#__STM32F4xx_HAL_DCMI_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

47 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

48 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_h®_def.h
"

54 
	~"¡m32f4xx_h®_dcmi_ex.h
"

74 
DCMI_ERROR_SYNC
 = 1,

75 
DCMI_OVERRUN
 = 2,

76 }
	tDCMI_E¼ÜTy³Def
;

84 
HAL_DCMI_STATE_RESET
 = 0x00U,

85 
HAL_DCMI_STATE_READY
 = 0x01U,

86 
HAL_DCMI_STATE_BUSY
 = 0x02U,

87 
HAL_DCMI_STATE_TIMEOUT
 = 0x03U,

88 
HAL_DCMI_STATE_ERROR
 = 0x04U

89 }
	tHAL_DCMI_S‹Ty³Def
;

96 
DCMI_Ty³Def
 *
In¡ªû
;

98 
DCMI_In™Ty³Def
 
In™
;

100 
HAL_LockTy³Def
 
Lock
;

102 
__IO
 
HAL_DCMI_S‹Ty³Def
 
S‹
;

104 
__IO
 
ušt32_t
 
XãrCouÁ
;

106 
__IO
 
ušt32_t
 
XãrSize
;

108 
ušt32_t
 
XãrT¿nsãrNumb”
;

110 
ušt32_t
 
pBuffPŒ
;

112 
DMA_HªdËTy³Def
 *
DMA_HªdË
;

114 
__IO
 
ušt32_t
 
E¼ÜCode
;

116 }
	tDCMI_HªdËTy³Def
;

129 
	#HAL_DCMI_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

130 
	#HAL_DCMI_ERROR_OVF
 ((
ušt32_t
)0x00000001Uè

	)

131 
	#HAL_DCMI_ERROR_SYNC
 ((
ušt32_t
)0x00000002Uè

	)

132 
	#HAL_DCMI_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020Uè

	)

140 
	#DCMI_MODE_CONTINUOUS
 ((
ušt32_t
)0x00000000Uè

	)

142 
	#DCMI_MODE_SNAPSHOT
 ((
ušt32_t
)
DCMI_CR_CM
è

	)

151 
	#DCMI_SYNCHRO_HARDWARE
 ((
ušt32_t
)0x00000000Uè

	)

153 
	#DCMI_SYNCHRO_EMBEDDED
 ((
ušt32_t
)
DCMI_CR_ESS
è

	)

163 
	#DCMI_PCKPOLARITY_FALLING
 ((
ušt32_t
)0x00000000Uè

	)

164 
	#DCMI_PCKPOLARITY_RISING
 ((
ušt32_t
)
DCMI_CR_PCKPOL
è

	)

173 
	#DCMI_VSPOLARITY_LOW
 ((
ušt32_t
)0x00000000Uè

	)

174 
	#DCMI_VSPOLARITY_HIGH
 ((
ušt32_t
)
DCMI_CR_VSPOL
è

	)

183 
	#DCMI_HSPOLARITY_LOW
 ((
ušt32_t
)0x00000000Uè

	)

184 
	#DCMI_HSPOLARITY_HIGH
 ((
ušt32_t
)
DCMI_CR_HSPOL
è

	)

193 
	#DCMI_JPEG_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

194 
	#DCMI_JPEG_ENABLE
 ((
ušt32_t
)
DCMI_CR_JPEG
è

	)

203 
	#DCMI_CR_ALL_FRAME
 ((
ušt32_t
)0x00000000Uè

	)

204 
	#DCMI_CR_ALTERNATE_2_FRAME
 ((
ušt32_t
)
DCMI_CR_FCRC_0
è

	)

205 
	#DCMI_CR_ALTERNATE_4_FRAME
 ((
ušt32_t
)
DCMI_CR_FCRC_1
è

	)

214 
	#DCMI_EXTEND_DATA_8B
 ((
ušt32_t
)0x00000000Uè

	)

215 
	#DCMI_EXTEND_DATA_10B
 ((
ušt32_t
)
DCMI_CR_EDM_0
è

	)

216 
	#DCMI_EXTEND_DATA_12B
 ((
ušt32_t
)
DCMI_CR_EDM_1
è

	)

217 
	#DCMI_EXTEND_DATA_14B
 ((
ušt32_t
)(
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
)è

	)

226 
	#DCMI_WINDOW_COORDINATE
 ((
ušt32_t
)0x3FFFUè

	)

235 
	#DCMI_WINDOW_HEIGHT
 ((
ušt32_t
)0x1FFFUè

	)

244 
	#DCMI_IT_FRAME
 ((
ušt32_t
)
DCMI_IER_FRAME_IE
)

	)

245 
	#DCMI_IT_OVF
 ((
ušt32_t
)
DCMI_IER_OVF_IE
)

	)

246 
	#DCMI_IT_ERR
 ((
ušt32_t
)
DCMI_IER_ERR_IE
)

	)

247 
	#DCMI_IT_VSYNC
 ((
ušt32_t
)
DCMI_IER_VSYNC_IE
)

	)

248 
	#DCMI_IT_LINE
 ((
ušt32_t
)
DCMI_IER_LINE_IE
)

	)

260 
	#DCMI_FLAG_HSYNC
 ((
ušt32_t
)0x2001Uè

	)

261 
	#DCMI_FLAG_VSYNC
 ((
ušt32_t
)0x2002Uè

	)

262 
	#DCMI_FLAG_FNE
 ((
ušt32_t
)0x2004Uè

	)

266 
	#DCMI_FLAG_FRAMERI
 ((
ušt32_t
)
DCMI_RISR_FRAME_RIS
)

	)

267 
	#DCMI_FLAG_OVFRI
 ((
ušt32_t
)
DCMI_RISR_OVF_RIS
)

	)

268 
	#DCMI_FLAG_ERRRI
 ((
ušt32_t
)
DCMI_RISR_ERR_RIS
)

	)

269 
	#DCMI_FLAG_VSYNCRI
 ((
ušt32_t
)
DCMI_RISR_VSYNC_RIS
)

	)

270 
	#DCMI_FLAG_LINERI
 ((
ušt32_t
)
DCMI_RISR_LINE_RIS
)

	)

274 
	#DCMI_FLAG_FRAMEMI
 ((
ušt32_t
)0x1001U)

	)

275 
	#DCMI_FLAG_OVFMI
 ((
ušt32_t
)0x1002U)

	)

276 
	#DCMI_FLAG_ERRMI
 ((
ušt32_t
)0x1004U)

	)

277 
	#DCMI_FLAG_VSYNCMI
 ((
ušt32_t
)0x1008U)

	)

278 
	#DCMI_FLAG_LINEMI
 ((
ušt32_t
)0x1010U)

	)

296 
	#__HAL_DCMI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DCMI_STATE_RESET
)

	)

303 
	#__HAL_DCMI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DCMI_CR_ENABLE
)

	)

310 
	#__HAL_DCMI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
DCMI_CR_ENABLE
))

	)

333 
	#__HAL_DCMI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
)\

334 ((((
__FLAG__
è& 0x3000Uè=ð0x00U)? ((
__HANDLE__
)->
In¡ªû
->
RISR
 & (__FLAG__)) :\

335 (((
__FLAG__
è& 0x2000Uè=ð0x00U)? ((
__HANDLE__
)->
In¡ªû
->
MISR
 & (__FLAG__)è: ((__HANDLE__)->In¡ªû->
SR
 & (__FLAG__)))

	)

349 
	#__HAL_DCMI_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ICR
 = (__FLAG__))

	)

363 
	#__HAL_DCMI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 |ð(__INTERRUPT__))

	)

377 
	#__HAL_DCMI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 &ð~(__INTERRUPT__))

	)

391 
	#__HAL_DCMI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MISR
 & (__INTERRUPT__))

	)

407 
HAL_StusTy³Def
 
	`HAL_DCMI_In™
(
DCMI_HªdËTy³Def
 *
hdcmi
);

408 
HAL_StusTy³Def
 
	`HAL_DCMI_DeIn™
(
DCMI_HªdËTy³Def
 *
hdcmi
);

409 
	`HAL_DCMI_M¥In™
(
DCMI_HªdËTy³Def
* 
hdcmi
);

410 
	`HAL_DCMI_M¥DeIn™
(
DCMI_HªdËTy³Def
* 
hdcmi
);

420 
HAL_StusTy³Def
 
	`HAL_DCMI_S¹_DMA
(
DCMI_HªdËTy³Def
* 
hdcmi
, 
ušt32_t
 
DCMI_Mode
, ušt32_ˆ
pD©a
, ušt32_ˆ
L’gth
);

421 
HAL_StusTy³Def
 
	`HAL_DCMI_StÝ
(
DCMI_HªdËTy³Def
* 
hdcmi
);

422 
	`HAL_DCMI_E¼ÜC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
);

423 
	`HAL_DCMI_LšeEv’tC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
);

424 
	`HAL_DCMI_F¿meEv’tC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
);

425 
	`HAL_DCMI_VsyncEv’tC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
);

426 
	`HAL_DCMI_IRQHªdËr
(
DCMI_HªdËTy³Def
 *
hdcmi
);

435 
HAL_StusTy³Def
 
	`HAL_DCMI_CÚfigCROP
(
DCMI_HªdËTy³Def
 *
hdcmi
, 
ušt32_t
 
X0
, ušt32_ˆ
Y0
, ušt32_ˆ
XSize
, ušt32_ˆ
YSize
);

436 
HAL_StusTy³Def
 
	`HAL_DCMI_EÇbËCROP
(
DCMI_HªdËTy³Def
 *
hdcmi
);

437 
HAL_StusTy³Def
 
	`HAL_DCMI_Di§bËCROP
(
DCMI_HªdËTy³Def
 *
hdcmi
);

446 
HAL_DCMI_S‹Ty³Def
 
	`HAL_DCMI_G‘S‹
(
DCMI_HªdËTy³Def
 *
hdcmi
);

447 
ušt32_t
 
	`HAL_DCMI_G‘E¼Ü
(
DCMI_HªdËTy³Def
 *
hdcmi
);

463 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODEè=ð
DCMI_MODE_CONTINUOUS
) || \

464 ((
MODE
è=ð
DCMI_MODE_SNAPSHOT
))

	)

466 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODEè=ð
DCMI_SYNCHRO_HARDWARE
) || \

467 ((
MODE
è=ð
DCMI_SYNCHRO_EMBEDDED
))

	)

469 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITYè=ð
DCMI_PCKPOLARITY_FALLING
) || \

470 ((
POLARITY
è=ð
DCMI_PCKPOLARITY_RISING
))

	)

472 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITYè=ð
DCMI_VSPOLARITY_LOW
) || \

473 ((
POLARITY
è=ð
DCMI_VSPOLARITY_HIGH
))

	)

475 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITYè=ð
DCMI_HSPOLARITY_LOW
) || \

476 ((
POLARITY
è=ð
DCMI_HSPOLARITY_HIGH
))

	)

478 
	#IS_DCMI_MODE_JPEG
(
JPEG_MODE
)(((JPEG_MODEè=ð
DCMI_JPEG_DISABLE
) || \

479 ((
JPEG_MODE
è=ð
DCMI_JPEG_ENABLE
))

	)

481 
	#IS_DCMI_CAPTURE_RATE
(
RATE
è(((RATEè=ð
DCMI_CR_ALL_FRAME
) || \

482 ((
RATE
è=ð
DCMI_CR_ALTERNATE_2_FRAME
) || \

483 ((
RATE
è=ð
DCMI_CR_ALTERNATE_4_FRAME
))

	)

485 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATAè=ð
DCMI_EXTEND_DATA_8B
) || \

486 ((
DATA
è=ð
DCMI_EXTEND_DATA_10B
) || \

487 ((
DATA
è=ð
DCMI_EXTEND_DATA_12B
) || \

488 ((
DATA
è=ð
DCMI_EXTEND_DATA_14B
))

	)

490 
	#IS_DCMI_WINDOW_COORDINATE
(
COORDINATE
è((COORDINATEè<ð
DCMI_WINDOW_COORDINATE
)

	)

492 
	#IS_DCMI_WINDOW_HEIGHT
(
HEIGHT
è((HEIGHTè<ð
DCMI_WINDOW_HEIGHT
)

	)

508 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F446xx
 || 
STM32F469xx
 ||\

509 
STM32F479xx
 */

519 #ifdeà
__ýlu¥lus


520 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dcmi_ex.h

39 #iâdeà
__STM32F4xx_HAL_DCMI_EX_H


40 
	#__STM32F4xx_HAL_DCMI_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

47 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

48 
	$defšed
(
STM32F479xx
)

51 
	~"¡m32f4xx_h®_def.h
"

72 
ušt8_t
 
F¿meS¹Code
;

73 
ušt8_t
 
LšeS¹Code
;

74 
ušt8_t
 
LšeEndCode
;

75 
ušt8_t
 
F¿meEndCode
;

76 }
	tDCMI_CodesIn™Ty³Def
;

83 
ušt32_t
 
SynchroMode
;

86 
ušt32_t
 
PCKPÞ¬™y
;

89 
ušt32_t
 
VSPÞ¬™y
;

92 
ušt32_t
 
HSPÞ¬™y
;

95 
ušt32_t
 
C­tu»R©e
;

98 
ušt32_t
 
Ex‹ndedD©aMode
;

101 
DCMI_CodesIn™Ty³Def
 
SynüoCode
;

103 
ušt32_t
 
JPEGMode
;

105 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

106 
ušt32_t
 
By‹S–eùMode
;

109 
ušt32_t
 
By‹S–eùS¹
;

112 
ušt32_t
 
LšeS–eùMode
;

115 
ušt32_t
 
LšeS–eùS¹
;

119 }
	tDCMI_In™Ty³Def
;

126 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

134 
	#DCMI_BSM_ALL
 ((
ušt32_t
)0x00000000Uè

	)

135 
	#DCMI_BSM_OTHER
 ((
ušt32_t
)
DCMI_CR_BSM_0
è

	)

136 
	#DCMI_BSM_ALTERNATE_4
 ((
ušt32_t
)
DCMI_CR_BSM_1
è

	)

137 
	#DCMI_BSM_ALTERNATE_2
 ((
ušt32_t
)(
DCMI_CR_BSM_0
 | 
DCMI_CR_BSM_1
)è

	)

146 
	#DCMI_OEBS_ODD
 ((
ušt32_t
)0x00000000Uè

	)

147 
	#DCMI_OEBS_EVEN
 ((
ušt32_t
)
DCMI_CR_OEBS
è

	)

156 
	#DCMI_LSM_ALL
 ((
ušt32_t
)0x00000000Uè

	)

157 
	#DCMI_LSM_ALTERNATE_2
 ((
ušt32_t
)
DCMI_CR_LSM
è

	)

166 
	#DCMI_OELS_ODD
 ((
ušt32_t
)0x00000000Uè

	)

167 
	#DCMI_OELS_EVEN
 ((
ušt32_t
)
DCMI_CR_OELS
è

	)

187 
	#IS_DCMI_BYTE_SELECT_MODE
(
MODE
)(((MODEè=ð
DCMI_BSM_ALL
) || \

188 ((
MODE
è=ð
DCMI_BSM_OTHER
) || \

189 ((
MODE
è=ð
DCMI_BSM_ALTERNATE_4
) || \

190 ((
MODE
è=ð
DCMI_BSM_ALTERNATE_2
))

	)

192 
	#IS_DCMI_BYTE_SELECT_START
(
POLARITY
)(((POLARITYè=ð
DCMI_OEBS_ODD
) || \

193 ((
POLARITY
è=ð
DCMI_OEBS_EVEN
))

	)

195 
	#IS_DCMI_LINE_SELECT_MODE
(
MODE
)(((MODEè=ð
DCMI_LSM_ALL
) || \

196 ((
MODE
è=ð
DCMI_LSM_ALTERNATE_2
))

	)

198 
	#IS_DCMI_LINE_SELECT_START
(
POLARITY
)(((POLARITYè=ð
DCMI_OELS_ODD
) || \

199 ((
POLARITY
è=ð
DCMI_OELS_EVEN
))

	)

207 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F446xx
 || 
STM32F469xx
 ||\

208 
STM32F479xx
 */

217 #ifdeà
__ýlu¥lus


218 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h

40 #iâdeà
__STM32F4xx_HAL_DEF


41 
	#__STM32F4xx_HAL_DEF


	)

43 #ifdeà
__ýlu¥lus


48 
	~"¡m32f4xx.h
"

49 
	~"Legacy/¡m32_h®_Ëgacy.h
"

50 
	~<¡dio.h
>

59 
HAL_OK
 = 0x00U,

60 
HAL_ERROR
 = 0x01U,

61 
HAL_BUSY
 = 0x02U,

62 
HAL_TIMEOUT
 = 0x03U

63 } 
	tHAL_StusTy³Def
;

70 
HAL_UNLOCKED
 = 0x00U,

71 
HAL_LOCKED
 = 0x01U

72 } 
	tHAL_LockTy³Def
;

75 
	#HAL_MAX_DELAY
 0xFFFFFFFFU

	)

77 
	#HAL_IS_BIT_SET
(
REG
, 
BIT
è(((REGè& (BIT)è!ð
RESET
)

	)

78 
	#HAL_IS_BIT_CLR
(
REG
, 
BIT
è(((REGè& (BIT)è=ð
RESET
)

	)

80 
	#__HAL_LINKDMA
(
__HANDLE__
, 
__PPP_DMA_FIELD__
, 
__DMA_HANDLE__
) \

82 (
__HANDLE__
)->
__PPP_DMA_FIELD__
 = &(
__DMA_HANDLE__
); \

83 (
__DMA_HANDLE__
).
P¬’t
 = (
__HANDLE__
); \

84 } 0)

	)

86 
	#UNUSED
(
x
è(()(x))

	)

103 
	#__HAL_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 0U)

	)

105 #ià(
USE_RTOS
 == 1U)

109 
	#__HAL_LOCK
(
__HANDLE__
) \

111 if((
__HANDLE__
)->
Lock
 =ð
HAL_LOCKED
) \

113  
HAL_BUSY
; \

117 (
__HANDLE__
)->
Lock
 = 
HAL_LOCKED
; \

119 }0U)

	)

121 
	#__HAL_UNLOCK
(
__HANDLE__
) \

123 (
__HANDLE__
)->
Lock
 = 
HAL_UNLOCKED
; \

124 }0U)

	)

127 #ià 
defšed
 ( 
__GNUC__
 )

128 #iâdeà
__w—k


129 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

131 #iâdeà
__·cked


132 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

138 #ià
defšed
 (
__GNUC__
)

139 #iâdeà
__ALIGN_END


140 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

142 #iâdeà
__ALIGN_BEGIN


143 
	#__ALIGN_BEGIN


	)

146 #iâdeà
__ALIGN_END


147 
	#__ALIGN_END


	)

149 #iâdeà
__ALIGN_BEGIN


150 #ià
defšed
 (
__CC_ARM
)

151 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

152 #–ià
defšed
 (
__ICCARM__
)

153 
	#__ALIGN_BEGIN


	)

162 #ià
defšed
 ( 
__CC_ARM
 )

172 
	#__RAM_FUNC
 
HAL_StusTy³Def


	)

174 #–ià
defšed
 ( 
__ICCARM__
 )

179 
	#__RAM_FUNC
 
__¿mfunc
 
HAL_StusTy³Def


	)

181 #–ià
defšed
 ( 
__GNUC__
 )

187 
	#__RAM_FUNC
 
HAL_StusTy³Def
 
	`__©Œibu‹__
((
	`£ùiÚ
(".RamFunc")))

	)

194 #ià
defšed
 ( 
__CC_ARM
 ) || defšed ( 
__GNUC__
 )

198 
	#__NOINLINE
 
	`__©Œibu‹__
 ( (
nošlše
è)

	)

200 #–ià
defšed
 ( 
__ICCARM__
 )

204 
	#__NOINLINE
 
	`_P¿gma
("Ýtimizðno_šlše")

	)

208 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma.h

39 #iâdeà
__STM32F4xx_HAL_DMA_H


40 
	#__STM32F4xx_HAL_DMA_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

69 
ušt32_t
 
ChªÃl
;

72 
ušt32_t
 
DœeùiÚ
;

76 
ušt32_t
 
P”hInc
;

79 
ušt32_t
 
MemInc
;

82 
ušt32_t
 
P”hD©aAlignm’t
;

85 
ušt32_t
 
MemD©aAlignm’t
;

88 
ušt32_t
 
Mode
;

93 
ušt32_t
 
PriÜ™y
;

96 
ušt32_t
 
FIFOMode
;

101 
ušt32_t
 
FIFOTh»shÞd
;

104 
ušt32_t
 
MemBur¡
;

110 
ušt32_t
 
P”hBur¡
;

115 }
	tDMA_In™Ty³Def
;

123 
HAL_DMA_STATE_RESET
 = 0x00U,

124 
HAL_DMA_STATE_READY
 = 0x01U,

125 
HAL_DMA_STATE_BUSY
 = 0x02U,

126 
HAL_DMA_STATE_TIMEOUT
 = 0x03U,

127 
HAL_DMA_STATE_ERROR
 = 0x04U,

128 
HAL_DMA_STATE_ABORT
 = 0x05U,

129 }
	tHAL_DMA_S‹Ty³Def
;

136 
HAL_DMA_FULL_TRANSFER
 = 0x00U,

137 
HAL_DMA_HALF_TRANSFER
 = 0x01U

138 }
	tHAL_DMA_Lev–Com¶‘eTy³Def
;

145 
HAL_DMA_XFER_CPLT_CB_ID
 = 0x00U,

146 
HAL_DMA_XFER_HALFCPLT_CB_ID
 = 0x01U,

147 
HAL_DMA_XFER_M1CPLT_CB_ID
 = 0x02U,

148 
HAL_DMA_XFER_M1HALFCPLT_CB_ID
 = 0x03U,

149 
HAL_DMA_XFER_ERROR_CB_ID
 = 0x04U,

150 
HAL_DMA_XFER_ABORT_CB_ID
 = 0x05U,

151 
HAL_DMA_XFER_ALL_CB_ID
 = 0x06U

152 }
	tHAL_DMA_C®lbackIDTy³Def
;

157 
	s__DMA_HªdËTy³Def


159 
DMA_SŒ—m_Ty³Def
 *
In¡ªû
;

161 
DMA_In™Ty³Def
 
In™
;

163 
HAL_LockTy³Def
 
Lock
;

165 
__IO
 
HAL_DMA_S‹Ty³Def
 
S‹
;

167 *
P¬’t
;

169 (* 
XãrC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

171 (* 
XãrH®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

173 (* 
XãrM1C¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

175 (* 
XãrM1H®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

177 (* 
XãrE¼ÜC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

179 (* 
XãrAbÜtC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

181 
__IO
 
ušt32_t
 
E¼ÜCode
;

183 
ušt32_t
 
SŒ—mBa£Add»ss
;

185 
ušt32_t
 
SŒ—mIndex
;

187 }
	tDMA_HªdËTy³Def
;

204 
	#HAL_DMA_ERROR_NONE
 0x00000000U

	)

205 
	#HAL_DMA_ERROR_TE
 0x00000001U

	)

206 
	#HAL_DMA_ERROR_FE
 0x00000002U

	)

207 
	#HAL_DMA_ERROR_DME
 0x00000004U

	)

208 
	#HAL_DMA_ERROR_TIMEOUT
 0x00000020U

	)

209 
	#HAL_DMA_ERROR_PARAM
 0x00000040U

	)

210 
	#HAL_DMA_ERROR_NO_XFER
 0x00000080U

	)

211 
	#HAL_DMA_ERROR_NOT_SUPPORTED
 0x00000100U

	)

220 
	#DMA_CHANNEL_0
 0x00000000U

	)

221 
	#DMA_CHANNEL_1
 0x02000000U

	)

222 
	#DMA_CHANNEL_2
 0x04000000U

	)

223 
	#DMA_CHANNEL_3
 0x06000000U

	)

224 
	#DMA_CHANNEL_4
 0x08000000U

	)

225 
	#DMA_CHANNEL_5
 0x0A000000U

	)

226 
	#DMA_CHANNEL_6
 0x0C000000U

	)

227 
	#DMA_CHANNEL_7
 0x0E000000U

	)

228 #ià
defšed
 (
DMA_SxCR_CHSEL_3
)

229 
	#DMA_CHANNEL_8
 0x10000000U

	)

230 
	#DMA_CHANNEL_9
 0x12000000U

	)

231 
	#DMA_CHANNEL_10
 0x14000000U

	)

232 
	#DMA_CHANNEL_11
 0x16000000U

	)

233 
	#DMA_CHANNEL_12
 0x18000000U

	)

234 
	#DMA_CHANNEL_13
 0x1A000000U

	)

235 
	#DMA_CHANNEL_14
 0x1C000000U

	)

236 
	#DMA_CHANNEL_15
 0x1E000000U

	)

246 
	#DMA_PERIPH_TO_MEMORY
 0x00000000U

	)

247 
	#DMA_MEMORY_TO_PERIPH
 ((
ušt32_t
)
DMA_SxCR_DIR_0
è

	)

248 
	#DMA_MEMORY_TO_MEMORY
 ((
ušt32_t
)
DMA_SxCR_DIR_1
è

	)

257 
	#DMA_PINC_ENABLE
 ((
ušt32_t
)
DMA_SxCR_PINC
è

	)

258 
	#DMA_PINC_DISABLE
 0x00000000U

	)

267 
	#DMA_MINC_ENABLE
 ((
ušt32_t
)
DMA_SxCR_MINC
è

	)

268 
	#DMA_MINC_DISABLE
 0x00000000U

	)

277 
	#DMA_PDATAALIGN_BYTE
 0x00000000U

	)

278 
	#DMA_PDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_SxCR_PSIZE_0
è

	)

279 
	#DMA_PDATAALIGN_WORD
 ((
ušt32_t
)
DMA_SxCR_PSIZE_1
è

	)

288 
	#DMA_MDATAALIGN_BYTE
 0x00000000U

	)

289 
	#DMA_MDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_SxCR_MSIZE_0
è

	)

290 
	#DMA_MDATAALIGN_WORD
 ((
ušt32_t
)
DMA_SxCR_MSIZE_1
è

	)

299 
	#DMA_NORMAL
 0x00000000U

	)

300 
	#DMA_CIRCULAR
 ((
ušt32_t
)
DMA_SxCR_CIRC
è

	)

301 
	#DMA_PFCTRL
 ((
ušt32_t
)
DMA_SxCR_PFCTRL
è

	)

310 
	#DMA_PRIORITY_LOW
 0x00000000U

	)

311 
	#DMA_PRIORITY_MEDIUM
 ((
ušt32_t
)
DMA_SxCR_PL_0
è

	)

312 
	#DMA_PRIORITY_HIGH
 ((
ušt32_t
)
DMA_SxCR_PL_1
è

	)

313 
	#DMA_PRIORITY_VERY_HIGH
 ((
ušt32_t
)
DMA_SxCR_PL
è

	)

322 
	#DMA_FIFOMODE_DISABLE
 0x00000000U

	)

323 
	#DMA_FIFOMODE_ENABLE
 ((
ušt32_t
)
DMA_SxFCR_DMDIS
è

	)

332 
	#DMA_FIFO_THRESHOLD_1QUARTERFULL
 0x00000000U

	)

333 
	#DMA_FIFO_THRESHOLD_HALFFULL
 ((
ušt32_t
)
DMA_SxFCR_FTH_0
è

	)

334 
	#DMA_FIFO_THRESHOLD_3QUARTERSFULL
 ((
ušt32_t
)
DMA_SxFCR_FTH_1
è

	)

335 
	#DMA_FIFO_THRESHOLD_FULL
 ((
ušt32_t
)
DMA_SxFCR_FTH
è

	)

344 
	#DMA_MBURST_SINGLE
 0x00000000U

	)

345 
	#DMA_MBURST_INC4
 ((
ušt32_t
)
DMA_SxCR_MBURST_0
)

	)

346 
	#DMA_MBURST_INC8
 ((
ušt32_t
)
DMA_SxCR_MBURST_1
)

	)

347 
	#DMA_MBURST_INC16
 ((
ušt32_t
)
DMA_SxCR_MBURST
)

	)

356 
	#DMA_PBURST_SINGLE
 0x00000000U

	)

357 
	#DMA_PBURST_INC4
 ((
ušt32_t
)
DMA_SxCR_PBURST_0
)

	)

358 
	#DMA_PBURST_INC8
 ((
ušt32_t
)
DMA_SxCR_PBURST_1
)

	)

359 
	#DMA_PBURST_INC16
 ((
ušt32_t
)
DMA_SxCR_PBURST
)

	)

368 
	#DMA_IT_TC
 ((
ušt32_t
)
DMA_SxCR_TCIE
)

	)

369 
	#DMA_IT_HT
 ((
ušt32_t
)
DMA_SxCR_HTIE
)

	)

370 
	#DMA_IT_TE
 ((
ušt32_t
)
DMA_SxCR_TEIE
)

	)

371 
	#DMA_IT_DME
 ((
ušt32_t
)
DMA_SxCR_DMEIE
)

	)

372 
	#DMA_IT_FE
 0x00000080U

	)

381 
	#DMA_FLAG_FEIF0_4
 0x00800001U

	)

382 
	#DMA_FLAG_DMEIF0_4
 0x00800004U

	)

383 
	#DMA_FLAG_TEIF0_4
 0x00000008U

	)

384 
	#DMA_FLAG_HTIF0_4
 0x00000010U

	)

385 
	#DMA_FLAG_TCIF0_4
 0x00000020U

	)

386 
	#DMA_FLAG_FEIF1_5
 0x00000040U

	)

387 
	#DMA_FLAG_DMEIF1_5
 0x00000100U

	)

388 
	#DMA_FLAG_TEIF1_5
 0x00000200U

	)

389 
	#DMA_FLAG_HTIF1_5
 0x00000400U

	)

390 
	#DMA_FLAG_TCIF1_5
 0x00000800U

	)

391 
	#DMA_FLAG_FEIF2_6
 0x00010000U

	)

392 
	#DMA_FLAG_DMEIF2_6
 0x00040000U

	)

393 
	#DMA_FLAG_TEIF2_6
 0x00080000U

	)

394 
	#DMA_FLAG_HTIF2_6
 0x00100000U

	)

395 
	#DMA_FLAG_TCIF2_6
 0x00200000U

	)

396 
	#DMA_FLAG_FEIF3_7
 0x00400000U

	)

397 
	#DMA_FLAG_DMEIF3_7
 0x01000000U

	)

398 
	#DMA_FLAG_TEIF3_7
 0x02000000U

	)

399 
	#DMA_FLAG_HTIF3_7
 0x04000000U

	)

400 
	#DMA_FLAG_TCIF3_7
 0x08000000U

	)

415 
	#__HAL_DMA_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA_STATE_RESET
)

	)

429 
	#__HAL_DMA_GET_FS
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
FCR
 & (
DMA_SxFCR_FS
)))

	)

436 
	#__HAL_DMA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DMA_SxCR_EN
)

	)

443 
	#__HAL_DMA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
DMA_SxCR_EN
)

	)

452 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
) \

453 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_TCIF0_4
 :\

454 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_TCIF0_4
 :\

455 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_TCIF0_4
 :\

456 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_TCIF0_4
 :\

457 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_TCIF1_5
 :\

458 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_TCIF1_5
 :\

459 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_TCIF1_5
 :\

460 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_TCIF1_5
 :\

461 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_TCIF2_6
 :\

462 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_TCIF2_6
 :\

463 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_TCIF2_6
 :\

464 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_TCIF2_6
 :\

465 
DMA_FLAG_TCIF3_7
)

	)

472 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

473 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_HTIF0_4
 :\

474 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_HTIF0_4
 :\

475 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_HTIF0_4
 :\

476 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_HTIF0_4
 :\

477 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_HTIF1_5
 :\

478 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_HTIF1_5
 :\

479 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_HTIF1_5
 :\

480 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_HTIF1_5
 :\

481 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_HTIF2_6
 :\

482 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_HTIF2_6
 :\

483 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_HTIF2_6
 :\

484 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_HTIF2_6
 :\

485 
DMA_FLAG_HTIF3_7
)

	)

492 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

493 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_TEIF0_4
 :\

494 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_TEIF0_4
 :\

495 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_TEIF0_4
 :\

496 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_TEIF0_4
 :\

497 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_TEIF1_5
 :\

498 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_TEIF1_5
 :\

499 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_TEIF1_5
 :\

500 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_TEIF1_5
 :\

501 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_TEIF2_6
 :\

502 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_TEIF2_6
 :\

503 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_TEIF2_6
 :\

504 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_TEIF2_6
 :\

505 
DMA_FLAG_TEIF3_7
)

	)

512 
	#__HAL_DMA_GET_FE_FLAG_INDEX
(
__HANDLE__
)\

513 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_FEIF0_4
 :\

514 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_FEIF0_4
 :\

515 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_FEIF0_4
 :\

516 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_FEIF0_4
 :\

517 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_FEIF1_5
 :\

518 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_FEIF1_5
 :\

519 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_FEIF1_5
 :\

520 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_FEIF1_5
 :\

521 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_FEIF2_6
 :\

522 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_FEIF2_6
 :\

523 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_FEIF2_6
 :\

524 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_FEIF2_6
 :\

525 
DMA_FLAG_FEIF3_7
)

	)

532 
	#__HAL_DMA_GET_DME_FLAG_INDEX
(
__HANDLE__
)\

533 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_DMEIF0_4
 :\

534 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_DMEIF0_4
 :\

535 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_DMEIF0_4
 :\

536 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_DMEIF0_4
 :\

537 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_DMEIF1_5
 :\

538 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_DMEIF1_5
 :\

539 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_DMEIF1_5
 :\

540 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_DMEIF1_5
 :\

541 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_DMEIF2_6
 :\

542 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_DMEIF2_6
 :\

543 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_DMEIF2_6
 :\

544 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_DMEIF2_6
 :\

545 
DMA_FLAG_DMEIF3_7
)

	)

560 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
)\

561 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA2_SŒ—m3
)? (
DMA2
->
HISR
 & (
__FLAG__
)) :\

562 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m7
)? (
DMA2
->
LISR
 & (
__FLAG__
)) :\

563 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m3
)? (
DMA1
->
HISR
 & (
__FLAG__
)è: (DMA1->
LISR
 & (__FLAG__)))

	)

578 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
) \

579 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA2_SŒ—m3
)? (
DMA2
->
HIFCR
 = (
__FLAG__
)) :\

580 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m7
)? (
DMA2
->
LIFCR
 = (
__FLAG__
)) :\

581 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m3
)? (
DMA1
->
HIFCR
 = (
__FLAG__
)è: (DMA1->
LIFCR
 = (__FLAG__)))

	)

595 
	#__HAL_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

596 ((
__HANDLE__
)->
In¡ªû
->
CR
 |ð(
__INTERRUPT__
)è: ((__HANDLE__)->In¡ªû->
FCR
 |ð(__INTERRUPT__)))

	)

610 
	#__HAL_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

611 ((
__HANDLE__
)->
In¡ªû
->
CR
 &ð~(
__INTERRUPT__
)è: ((__HANDLE__)->In¡ªû->
FCR
 &ð~(__INTERRUPT__)))

	)

625 
	#__HAL_DMA_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

626 ((
__HANDLE__
)->
In¡ªû
->
CR
 & (
__INTERRUPT__
)) : \

627 ((
__HANDLE__
)->
In¡ªû
->
FCR
 & (
__INTERRUPT__
)))

	)

646 
	#__HAL_DMA_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
NDTR
 = (
ušt16_t
)(__COUNTER__))

	)

654 
	#__HAL_DMA_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
NDTR
)

	)

658 
	~"¡m32f4xx_h®_dma_ex.h
"

671 
HAL_StusTy³Def
 
HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
);

672 
HAL_StusTy³Def
 
HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
);

681 
HAL_StusTy³Def
 
HAL_DMA_S¹
 (
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

682 
HAL_StusTy³Def
 
HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

683 
HAL_StusTy³Def
 
HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

684 
HAL_StusTy³Def
 
HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
);

685 
HAL_StusTy³Def
 
HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_Lev–Com¶‘eTy³Def
 
Com¶‘eLev–
, 
ušt32_t
 
Timeout
);

686 
HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
);

687 
HAL_StusTy³Def
 
HAL_DMA_CËªC®lbacks
(
DMA_HªdËTy³Def
 *
hdma
);

688 
HAL_StusTy³Def
 
HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)(DMA_HªdËTy³Deà*
_hdma
));

689 
HAL_StusTy³Def
 
HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
);

699 
HAL_DMA_S‹Ty³Def
 
HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
);

700 
ušt32_t
 
HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

721 #ià
defšed
 (
DMA_SxCR_CHSEL_3
)

722 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DMA_CHANNEL_0
) || \

723 ((
CHANNEL
è=ð
DMA_CHANNEL_1
) || \

724 ((
CHANNEL
è=ð
DMA_CHANNEL_2
) || \

725 ((
CHANNEL
è=ð
DMA_CHANNEL_3
) || \

726 ((
CHANNEL
è=ð
DMA_CHANNEL_4
) || \

727 ((
CHANNEL
è=ð
DMA_CHANNEL_5
) || \

728 ((
CHANNEL
è=ð
DMA_CHANNEL_6
) || \

729 ((
CHANNEL
è=ð
DMA_CHANNEL_7
) || \

730 ((
CHANNEL
è=ð
DMA_CHANNEL_8
) || \

731 ((
CHANNEL
è=ð
DMA_CHANNEL_9
) || \

732 ((
CHANNEL
è=ð
DMA_CHANNEL_10
)|| \

733 ((
CHANNEL
è=ð
DMA_CHANNEL_11
)|| \

734 ((
CHANNEL
è=ð
DMA_CHANNEL_12
)|| \

735 ((
CHANNEL
è=ð
DMA_CHANNEL_13
)|| \

736 ((
CHANNEL
è=ð
DMA_CHANNEL_14
)|| \

737 ((
CHANNEL
è=ð
DMA_CHANNEL_15
))

	)

739 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DMA_CHANNEL_0
) || \

740 ((
CHANNEL
è=ð
DMA_CHANNEL_1
) || \

741 ((
CHANNEL
è=ð
DMA_CHANNEL_2
) || \

742 ((
CHANNEL
è=ð
DMA_CHANNEL_3
) || \

743 ((
CHANNEL
è=ð
DMA_CHANNEL_4
) || \

744 ((
CHANNEL
è=ð
DMA_CHANNEL_5
) || \

745 ((
CHANNEL
è=ð
DMA_CHANNEL_6
) || \

746 ((
CHANNEL
è=ð
DMA_CHANNEL_7
))

	)

749 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
DMA_PERIPH_TO_MEMORY
 ) || \

750 ((
DIRECTION
è=ð
DMA_MEMORY_TO_PERIPH
) || \

751 ((
DIRECTION
è=ð
DMA_MEMORY_TO_MEMORY
))

	)

753 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x01Uè&& ((SIZEè< 0x10000U))

	)

755 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_PINC_ENABLE
) || \

756 ((
STATE
è=ð
DMA_PINC_DISABLE
))

	)

758 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MINC_ENABLE
) || \

759 ((
STATE
è=ð
DMA_MINC_DISABLE
))

	)

761 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_PDATAALIGN_BYTE
) || \

762 ((
SIZE
è=ð
DMA_PDATAALIGN_HALFWORD
) || \

763 ((
SIZE
è=ð
DMA_PDATAALIGN_WORD
))

	)

765 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MDATAALIGN_BYTE
) || \

766 ((
SIZE
è=ð
DMA_MDATAALIGN_HALFWORD
) || \

767 ((
SIZE
è=ð
DMA_MDATAALIGN_WORD
 ))

	)

769 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_NORMAL
 ) || \

770 ((
MODE
è=ð
DMA_CIRCULAR
) || \

771 ((
MODE
è=ð
DMA_PFCTRL
))

	)

773 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PRIORITY_LOW
 ) || \

774 ((
PRIORITY
è=ð
DMA_PRIORITY_MEDIUM
) || \

775 ((
PRIORITY
è=ð
DMA_PRIORITY_HIGH
) || \

776 ((
PRIORITY
è=ð
DMA_PRIORITY_VERY_HIGH
))

	)

778 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
è(((STATEè=ð
DMA_FIFOMODE_DISABLE
 ) || \

779 ((
STATE
è=ð
DMA_FIFOMODE_ENABLE
))

	)

781 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
DMA_FIFO_THRESHOLD_1QUARTERFULL
 ) || \

782 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_HALFFULL
) || \

783 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_3QUARTERSFULL
) || \

784 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_FULL
))

	)

786 
	#IS_DMA_MEMORY_BURST
(
BURST
è(((BURSTè=ð
DMA_MBURST_SINGLE
) || \

787 ((
BURST
è=ð
DMA_MBURST_INC4
) || \

788 ((
BURST
è=ð
DMA_MBURST_INC8
) || \

789 ((
BURST
è=ð
DMA_MBURST_INC16
))

	)

791 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
è(((BURSTè=ð
DMA_PBURST_SINGLE
) || \

792 ((
BURST
è=ð
DMA_PBURST_INC4
) || \

793 ((
BURST
è=ð
DMA_PBURST_INC8
) || \

794 ((
BURST
è=ð
DMA_PBURST_INC16
))

	)

816 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma2d.h

39 #iâdeà
__STM32F4xx_HAL_DMA2D_H


40 
	#__STM32F4xx_HAL_DMA2D_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

47 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

49 
	~"¡m32f4xx_h®_def.h
"

64 
	#MAX_DMA2D_LAYER
 2

	)

71 
ušt32_t
 
Blue
;

74 
ušt32_t
 
G»’
;

77 
ušt32_t
 
Red
;

79 } 
	tDMA2D_CÞÜTy³Def
;

86 
ušt32_t
 *
pCLUT
;

88 
ušt32_t
 
CLUTCÞÜMode
;

91 
ušt32_t
 
Size
;

93 } 
	tDMA2D_CLUTCfgTy³Def
;

100 
ušt32_t
 
Mode
;

103 
ušt32_t
 
CÞÜMode
;

106 
ušt32_t
 
OuutOff£t
;

108 } 
	tDMA2D_In™Ty³Def
;

115 
ušt32_t
 
IÅutOff£t
;

118 
ušt32_t
 
IÅutCÞÜMode
;

121 
ušt32_t
 
AÍhaMode
;

124 
ušt32_t
 
IÅutAÍha
;

129 } 
	tDMA2D_Lay”CfgTy³Def
;

136 
HAL_DMA2D_STATE_RESET
 = 0x00U,

137 
HAL_DMA2D_STATE_READY
 = 0x01U,

138 
HAL_DMA2D_STATE_BUSY
 = 0x02U,

139 
HAL_DMA2D_STATE_TIMEOUT
 = 0x03U,

140 
HAL_DMA2D_STATE_ERROR
 = 0x04U,

141 
HAL_DMA2D_STATE_SUSPEND
 = 0x05U

142 }
	tHAL_DMA2D_S‹Ty³Def
;

147 
	s__DMA2D_HªdËTy³Def


149 
DMA2D_Ty³Def
 *
In¡ªû
;

151 
DMA2D_In™Ty³Def
 
In™
;

153 (* 
XãrC¶tC®lback
)(
__DMA2D_HªdËTy³Def
 * 
hdma2d
);

155 (* 
XãrE¼ÜC®lback
)(
__DMA2D_HªdËTy³Def
 * 
hdma2d
);

157 
DMA2D_Lay”CfgTy³Def
 
Lay”Cfg
[
MAX_DMA2D_LAYER
];

159 
HAL_LockTy³Def
 
Lock
;

161 
__IO
 
HAL_DMA2D_S‹Ty³Def
 
S‹
;

163 
__IO
 
ušt32_t
 
E¼ÜCode
;

164 } 
	tDMA2D_HªdËTy³Def
;

177 
	#HAL_DMA2D_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

178 
	#HAL_DMA2D_ERROR_TE
 ((
ušt32_t
)0x00000001Uè

	)

179 
	#HAL_DMA2D_ERROR_CE
 ((
ušt32_t
)0x00000002Uè

	)

180 
	#HAL_DMA2D_ERROR_CAE
 ((
ušt32_t
)0x00000004Uè

	)

181 
	#HAL_DMA2D_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020Uè

	)

189 
	#DMA2D_M2M
 ((
ušt32_t
)0x00000000Uè

	)

190 
	#DMA2D_M2M_PFC
 ((
ušt32_t
)0x00010000Uè

	)

191 
	#DMA2D_M2M_BLEND
 ((
ušt32_t
)0x00020000Uè

	)

192 
	#DMA2D_R2M
 ((
ušt32_t
)0x00030000Uè

	)

200 
	#DMA2D_ARGB8888
 ((
ušt32_t
)0x00000000Uè

	)

201 
	#DMA2D_RGB888
 ((
ušt32_t
)0x00000001Uè

	)

202 
	#DMA2D_RGB565
 ((
ušt32_t
)0x00000002Uè

	)

203 
	#DMA2D_ARGB1555
 ((
ušt32_t
)0x00000003Uè

	)

204 
	#DMA2D_ARGB4444
 ((
ušt32_t
)0x00000004Uè

	)

212 
	#COLOR_VALUE
 ((
ušt32_t
)0x000000FFUè

	)

220 
	#DMA2D_PIXEL
 (
DMA2D_NLR_PL
 >> 16Uè

	)

221 
	#DMA2D_LINE
 
DMA2D_NLR_NL


	)

229 
	#DMA2D_OFFSET
 
DMA2D_FGOR_LO


	)

237 
	#CM_ARGB8888
 ((
ušt32_t
)0x00000000Uè

	)

238 
	#CM_RGB888
 ((
ušt32_t
)0x00000001Uè

	)

239 
	#CM_RGB565
 ((
ušt32_t
)0x00000002Uè

	)

240 
	#CM_ARGB1555
 ((
ušt32_t
)0x00000003Uè

	)

241 
	#CM_ARGB4444
 ((
ušt32_t
)0x00000004Uè

	)

242 
	#CM_L8
 ((
ušt32_t
)0x00000005Uè

	)

243 
	#CM_AL44
 ((
ušt32_t
)0x00000006Uè

	)

244 
	#CM_AL88
 ((
ušt32_t
)0x00000007Uè

	)

245 
	#CM_L4
 ((
ušt32_t
)0x00000008Uè

	)

246 
	#CM_A8
 ((
ušt32_t
)0x00000009Uè

	)

247 
	#CM_A4
 ((
ušt32_t
)0x0000000AUè

	)

255 
	#DMA2D_NO_MODIF_ALPHA
 ((
ušt32_t
)0x00000000Uè

	)

256 
	#DMA2D_REPLACE_ALPHA
 ((
ušt32_t
)0x00000001Uè

	)

257 
	#DMA2D_COMBINE_ALPHA
 ((
ušt32_t
)0x00000002Uè

	)

266 
	#DMA2D_CCM_ARGB8888
 ((
ušt32_t
)0x00000000Uè

	)

267 
	#DMA2D_CCM_RGB888
 ((
ušt32_t
)0x00000001Uè

	)

275 
	#DMA2D_CLUT_SIZE
 (
DMA2D_FGPFCCR_CS
 >> 8Uè

	)

283 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

291 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

292 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

293 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

294 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

295 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

296 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

304 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

305 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

306 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

307 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

308 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

309 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

326 
	#__HAL_DMA2D_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA2D_STATE_RESET
)

	)

333 
	#__HAL_DMA2D_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DMA2D_CR_START
)

	)

350 
	#__HAL_DMA2D_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
 & (__FLAG__))

	)

365 
	#__HAL_DMA2D_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
IFCR
 = (__FLAG__))

	)

380 
	#__HAL_DMA2D_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

395 
	#__HAL_DMA2D_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

410 
	#__HAL_DMA2D_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 & (__INTERRUPT__))

	)

420 
HAL_StusTy³Def
 
	`HAL_DMA2D_In™
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

421 
HAL_StusTy³Def
 
	`HAL_DMA2D_DeIn™
 (
DMA2D_HªdËTy³Def
 *
hdma2d
);

422 
	`HAL_DMA2D_M¥In™
(
DMA2D_HªdËTy³Def
* 
hdma2d
);

423 
	`HAL_DMA2D_M¥DeIn™
(
DMA2D_HªdËTy³Def
* 
hdma2d
);

426 
HAL_StusTy³Def
 
	`HAL_DMA2D_S¹
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
pd©a
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
);

427 
HAL_StusTy³Def
 
	`HAL_DMA2D_BËndšgS¹
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
SrcAdd»ss1
, ušt32_ˆ
SrcAdd»ss2
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
);

428 
HAL_StusTy³Def
 
	`HAL_DMA2D_S¹_IT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
pd©a
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
);

429 
HAL_StusTy³Def
 
	`HAL_DMA2D_BËndšgS¹_IT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
SrcAdd»ss1
, ušt32_ˆ
SrcAdd»ss2
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
);

430 
HAL_StusTy³Def
 
	`HAL_DMA2D_Su¥’d
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

431 
HAL_StusTy³Def
 
	`HAL_DMA2D_Resume
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

432 
HAL_StusTy³Def
 
	`HAL_DMA2D_AbÜt
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

433 
HAL_StusTy³Def
 
	`HAL_DMA2D_CLUTLßd_IT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
DMA2D_CLUTCfgTy³Def
 
CLUTCfg
, 
ušt32_t
 
Lay”Idx
);

434 
HAL_StusTy³Def
 
	`HAL_DMA2D_PÞlFÜT¿nsãr
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Timeout
);

435 
	`HAL_DMA2D_IRQHªdËr
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

436 
	`HAL_DMA2D_LšeEv’tC®lback
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

437 
	`HAL_DMA2D_CLUTLßdšgC¶tC®lback
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

440 
HAL_StusTy³Def
 
	`HAL_DMA2D_CÚfigLay”
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lay”Idx
);

441 
HAL_StusTy³Def
 
	`HAL_DMA2D_CÚfigCLUT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
DMA2D_CLUTCfgTy³Def
 
CLUTCfg
, 
ušt32_t
 
Lay”Idx
);

442 
HAL_StusTy³Def
 
	`HAL_DMA2D_EÇbËCLUT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lay”Idx
);

443 
HAL_StusTy³Def
 
	`HAL_DMA2D_Di§bËCLUT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lay”Idx
);

444 
HAL_StusTy³Def
 
	`HAL_DMA2D_Prog¿mLšeEv’t
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lše
);

447 
HAL_DMA2D_S‹Ty³Def
 
	`HAL_DMA2D_G‘S‹
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

448 
ušt32_t
 
	`HAL_DMA2D_G‘E¼Ü
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

493 
	#IS_DMA2D_LAYER
(
LAYER
è((LAYERè<ð
MAX_DMA2D_LAYER
)

	)

494 
	#IS_DMA2D_MODE
(
MODE
è(((MODEè=ð
DMA2D_M2M
è|| ((MODEè=ð
DMA2D_M2M_PFC
) || \

495 ((
MODE
è=ð
DMA2D_M2M_BLEND
è|| ((MODEè=ð
DMA2D_R2M
))

	)

496 
	#IS_DMA2D_CMODE
(
MODE_ARGB
è(((MODE_ARGBè=ð
DMA2D_ARGB8888
è|| ((MODE_ARGBè=ð
DMA2D_RGB888
) || \

497 ((
MODE_ARGB
è=ð
DMA2D_RGB565
è|| ((MODE_ARGBè=ð
DMA2D_ARGB1555
) || \

498 ((
MODE_ARGB
è=ð
DMA2D_ARGB4444
))

	)

499 
	#IS_DMA2D_COLOR
(
COLOR
è((COLORè<ð
COLOR_VALUE
)

	)

500 
	#IS_DMA2D_LINE
(
LINE
è((LINEè<ð
DMA2D_LINE
)

	)

501 
	#IS_DMA2D_PIXEL
(
PIXEL
è((PIXELè<ð
DMA2D_PIXEL
)

	)

502 
	#IS_DMA2D_OFFSET
(
OOFFSET
è((OOFFSETè<ð
DMA2D_OFFSET
)

	)

503 
	#IS_DMA2D_INPUT_COLOR_MODE
(
INPUT_CM
è(((INPUT_CMè=ð
CM_ARGB8888
è|| ((INPUT_CMè=ð
CM_RGB888
) || \

504 ((
INPUT_CM
è=ð
CM_RGB565
è|| ((INPUT_CMè=ð
CM_ARGB1555
) || \

505 ((
INPUT_CM
è=ð
CM_ARGB4444
è|| ((INPUT_CMè=ð
CM_L8
) || \

506 ((
INPUT_CM
è=ð
CM_AL44
è|| ((INPUT_CMè=ð
CM_AL88
) || \

507 ((
INPUT_CM
è=ð
CM_L4
è|| ((INPUT_CMè=ð
CM_A8
) || \

508 ((
INPUT_CM
è=ð
CM_A4
))

	)

509 
	#IS_DMA2D_ALPHA_MODE
(
AÍhaMode
è(((AÍhaModeè=ð
DMA2D_NO_MODIF_ALPHA
) || \

510 ((
AÍhaMode
è=ð
DMA2D_REPLACE_ALPHA
) || \

511 ((
AÍhaMode
è=ð
DMA2D_COMBINE_ALPHA
))

	)

512 
	#IS_DMA2D_CLUT_CM
(
CLUT_CM
è(((CLUT_CMè=ð
DMA2D_CCM_ARGB8888
è|| ((CLUT_CMè=ð
DMA2D_CCM_RGB888
))

	)

513 
	#IS_DMA2D_CLUT_SIZE
(
CLUT_SIZE
è((CLUT_SIZEè<ð
DMA2D_CLUT_SIZE
)

	)

514 
	#IS_DMA2D_LšeW©”m¬k
(
LšeW©”m¬k
è((LšeW©”m¬kè<ð
LINE_WATERMARK
)

	)

547 #ifdeà
__ýlu¥lus


548 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma_ex.h

39 #iâdeà
__STM32F4xx_HAL_DMA_EX_H


40 
	#__STM32F4xx_HAL_DMA_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

68 
MEMORY0
 = 0x00U,

69 
MEMORY1
 = 0x01U

70 }
	tHAL_DMA_MemÜyTy³Def
;

88 
HAL_StusTy³Def
 
HAL_DMAEx_MuÉiBufãrS¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
);

89 
HAL_StusTy³Def
 
HAL_DMAEx_MuÉiBufãrS¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
);

90 
HAL_StusTy³Def
 
HAL_DMAEx_ChªgeMemÜy
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Add»ss
, 
HAL_DMA_MemÜyTy³Def
 
memÜy
);

116 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dsi.h

39 #iâdeà
__STM32F4xx_HAL_DSI_H


40 
	#__STM32F4xx_HAL_DSI_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
Autom©icClockLªeCÚŒÞ
;

68 
ušt32_t
 
TXEsÿ³Ckdiv
;

71 
ušt32_t
 
Numb”OfLªes
;

74 }
	tDSI_In™Ty³Def
;

81 
ušt32_t
 
	mPLLNDIV
;

84 
ušt32_t
 
	mPLLIDF
;

87 
ušt32_t
 
	mPLLODF
;

90 }
	tDSI_PLLIn™Ty³Def
;

97 
ušt32_t
 
	mVœtu®ChªÃlID
;

99 
ušt32_t
 
	mCÞÜCodšg
;

102 
ušt32_t
 
	mLoo£lyPacked
;

106 
ušt32_t
 
	mMode
;

109 
ušt32_t
 
	mPack‘Size
;

111 
ušt32_t
 
	mNumb”OfChunks
;

113 
ušt32_t
 
	mNuÎPack‘Size
;

115 
ušt32_t
 
	mHSPÞ¬™y
;

118 
ušt32_t
 
	mVSPÞ¬™y
;

121 
ušt32_t
 
	mDEPÞ¬™y
;

124 
ušt32_t
 
	mHÜizÚlSyncAùive
;

126 
ušt32_t
 
	mHÜizÚlBackPÜch
;

128 
ušt32_t
 
	mHÜizÚlLše
;

130 
ušt32_t
 
	mV”tiÿlSyncAùive
;

132 
ušt32_t
 
	mV”tiÿlBackPÜch
;

134 
ušt32_t
 
	mV”tiÿlFrÚtPÜch
;

136 
ušt32_t
 
	mV”tiÿlAùive
;

138 
ušt32_t
 
	mLPCommªdEÇbË
;

141 
ušt32_t
 
	mLPL¬ge¡Pack‘Size
;

144 
ušt32_t
 
	mLPVACTL¬ge¡Pack‘Size
;

147 
ušt32_t
 
	mLPHÜizÚlFrÚtPÜchEÇbË
;

150 
ušt32_t
 
	mLPHÜizÚlBackPÜchEÇbË
;

153 
ušt32_t
 
	mLPV”tiÿlAùiveEÇbË
;

156 
ušt32_t
 
	mLPV”tiÿlFrÚtPÜchEÇbË
;

159 
ušt32_t
 
	mLPV”tiÿlBackPÜchEÇbË
;

162 
ušt32_t
 
	mLPV”tiÿlSyncAùiveEÇbË
;

165 
ušt32_t
 
	mF¿meBTAAcknowËdgeEÇbË
;

168 }
	tDSI_VidCfgTy³Def
;

175 
ušt32_t
 
	mVœtu®ChªÃlID
;

177 
ušt32_t
 
	mCÞÜCodšg
;

180 
ušt32_t
 
	mCommªdSize
;

183 
ušt32_t
 
	mT—ršgEfãùSourû
;

186 
ušt32_t
 
	mT—ršgEfãùPÞ¬™y
;

189 
ušt32_t
 
	mHSPÞ¬™y
;

192 
ušt32_t
 
	mVSPÞ¬™y
;

195 
ušt32_t
 
	mDEPÞ¬™y
;

198 
ušt32_t
 
	mVSyncPÞ
;

201 
ušt32_t
 
	mAutom©icReäesh
;

204 
ušt32_t
 
	mTEAcknowËdgeReque¡
;

207 }
	tDSI_CmdCfgTy³Def
;

214 
ušt32_t
 
	mLPG’ShÜtWr™eNoP
;

217 
ušt32_t
 
	mLPG’ShÜtWr™eOÃP
;

220 
ušt32_t
 
	mLPG’ShÜtWr™eTwoP
;

223 
ušt32_t
 
	mLPG’ShÜtR—dNoP
;

226 
ušt32_t
 
	mLPG’ShÜtR—dOÃP
;

229 
ušt32_t
 
	mLPG’ShÜtR—dTwoP
;

232 
ušt32_t
 
	mLPG’LÚgWr™e
;

235 
ušt32_t
 
	mLPDcsShÜtWr™eNoP
;

238 
ušt32_t
 
	mLPDcsShÜtWr™eOÃP
;

241 
ušt32_t
 
	mLPDcsShÜtR—dNoP
;

244 
ušt32_t
 
	mLPDcsLÚgWr™e
;

247 
ušt32_t
 
	mLPMaxR—dPack‘
;

250 
ušt32_t
 
	mAcknowËdgeReque¡
;

253 }
	tDSI_LPCmdTy³Def
;

260 
ušt32_t
 
	mClockLªeHS2LPTime
;

263 
ušt32_t
 
	mClockLªeLP2HSTime
;

266 
ušt32_t
 
	mD©aLªeHS2LPTime
;

269 
ušt32_t
 
	mD©aLªeLP2HSTime
;

272 
ušt32_t
 
	mD©aLªeMaxR—dTime
;

274 
ušt32_t
 
	mStÝWa™Time
;

277 }
	tDSI_PHY_Tim”Ty³Def
;

284 
ušt32_t
 
	mTimeoutCkdiv
;

286 
ušt32_t
 
	mHighS³edT¿nsmissiÚTimeout
;

288 
ušt32_t
 
	mLowPow”Reû±iÚTimeout
;

290 
ušt32_t
 
	mHighS³edR—dTimeout
;

292 
ušt32_t
 
	mLowPow”R—dTimeout
;

294 
ušt32_t
 
	mHighS³edWr™eTimeout
;

296 
ušt32_t
 
	mHighS³edWr™eP»¥Mode
;

299 
ušt32_t
 
	mLowPow”Wr™eTimeout
;

301 
ušt32_t
 
	mBTATimeout
;

303 }
	tDSI_HOST_TimeoutTy³Def
;

310 
	mHAL_DSI_STATE_RESET
 = 0x00U,

311 
	mHAL_DSI_STATE_READY
 = 0x01U,

312 
	mHAL_DSI_STATE_ERROR
 = 0x02U,

313 
	mHAL_DSI_STATE_BUSY
 = 0x03U,

314 
	mHAL_DSI_STATE_TIMEOUT
 = 0x04U

315 }
	tHAL_DSI_S‹Ty³Def
;

322 
DSI_Ty³Def
 *
	mIn¡ªû
;

323 
DSI_In™Ty³Def
 
	mIn™
;

324 
HAL_LockTy³Def
 
	mLock
;

325 
__IO
 
HAL_DSI_S‹Ty³Def
 
	mS‹
;

326 
__IO
 
ušt32_t
 
	mE¼ÜCode
;

327 
ušt32_t
 
	mE¼ÜMsk
;

328 }
	tDSI_HªdËTy³Def
;

334 
	#DSI_ENTER_IDLE_MODE
 0x39U

	)

335 
	#DSI_ENTER_INVERT_MODE
 0x21U

	)

336 
	#DSI_ENTER_NORMAL_MODE
 0x13U

	)

337 
	#DSI_ENTER_PARTIAL_MODE
 0x12U

	)

338 
	#DSI_ENTER_SLEEP_MODE
 0x10U

	)

339 
	#DSI_EXIT_IDLE_MODE
 0x38U

	)

340 
	#DSI_EXIT_INVERT_MODE
 0x20U

	)

341 
	#DSI_EXIT_SLEEP_MODE
 0x11U

	)

342 
	#DSI_GET_3D_CONTROL
 0x3FU

	)

343 
	#DSI_GET_ADDRESS_MODE
 0x0BU

	)

344 
	#DSI_GET_BLUE_CHANNEL
 0x08U

	)

345 
	#DSI_GET_DIAGNOSTIC_RESULT
 0x0FU

	)

346 
	#DSI_GET_DISPLAY_MODE
 0x0DU

	)

347 
	#DSI_GET_GREEN_CHANNEL
 0x07U

	)

348 
	#DSI_GET_PIXEL_FORMAT
 0x0CU

	)

349 
	#DSI_GET_POWER_MODE
 0x0AU

	)

350 
	#DSI_GET_RED_CHANNEL
 0x06U

	)

351 
	#DSI_GET_SCANLINE
 0x45U

	)

352 
	#DSI_GET_SIGNAL_MODE
 0x0EU

	)

353 
	#DSI_NOP
 0x00U

	)

354 
	#DSI_READ_DDB_CONTINUE
 0xA8U

	)

355 
	#DSI_READ_DDB_START
 0xA1U

	)

356 
	#DSI_READ_MEMORY_CONTINUE
 0x3EU

	)

357 
	#DSI_READ_MEMORY_START
 0x2EU

	)

358 
	#DSI_SET_3D_CONTROL
 0x3DU

	)

359 
	#DSI_SET_ADDRESS_MODE
 0x36U

	)

360 
	#DSI_SET_COLUMN_ADDRESS
 0x2AU

	)

361 
	#DSI_SET_DISPLAY_OFF
 0x28U

	)

362 
	#DSI_SET_DISPLAY_ON
 0x29U

	)

363 
	#DSI_SET_GAMMA_CURVE
 0x26U

	)

364 
	#DSI_SET_PAGE_ADDRESS
 0x2BU

	)

365 
	#DSI_SET_PARTIAL_COLUMNS
 0x31U

	)

366 
	#DSI_SET_PARTIAL_ROWS
 0x30U

	)

367 
	#DSI_SET_PIXEL_FORMAT
 0x3AU

	)

368 
	#DSI_SET_SCROLL_AREA
 0x33U

	)

369 
	#DSI_SET_SCROLL_START
 0x37U

	)

370 
	#DSI_SET_TEAR_OFF
 0x34U

	)

371 
	#DSI_SET_TEAR_ON
 0x35U

	)

372 
	#DSI_SET_TEAR_SCANLINE
 0x44U

	)

373 
	#DSI_SET_VSYNC_TIMING
 0x40U

	)

374 
	#DSI_SOFT_RESET
 0x01U

	)

375 
	#DSI_WRITE_LUT
 0x2DU

	)

376 
	#DSI_WRITE_MEMORY_CONTINUE
 0x3CU

	)

377 
	#DSI_WRITE_MEMORY_START
 0x2CU

	)

385 
	#DSI_VID_MODE_NB_PULSES
 0U

	)

386 
	#DSI_VID_MODE_NB_EVENTS
 1U

	)

387 
	#DSI_VID_MODE_BURST
 2U

	)

395 
	#DSI_COLOR_MODE_FULL
 ((
ušt32_t
)0x00000000U)

	)

396 
	#DSI_COLOR_MODE_EIGHT
 
DSI_WCR_COLM


	)

404 
	#DSI_DISPLAY_ON
 ((
ušt32_t
)0x00000000U)

	)

405 
	#DSI_DISPLAY_OFF
 
DSI_WCR_SHTDN


	)

413 
	#DSI_LP_COMMAND_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

414 
	#DSI_LP_COMMAND_ENABLE
 
DSI_VMCR_LPCE


	)

422 
	#DSI_LP_HFP_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

423 
	#DSI_LP_HFP_ENABLE
 
DSI_VMCR_LPHFPE


	)

431 
	#DSI_LP_HBP_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

432 
	#DSI_LP_HBP_ENABLE
 
DSI_VMCR_LPHBPE


	)

440 
	#DSI_LP_VACT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

441 
	#DSI_LP_VACT_ENABLE
 
DSI_VMCR_LPVAE


	)

449 
	#DSI_LP_VFP_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

450 
	#DSI_LP_VFP_ENABLE
 
DSI_VMCR_LPVFPE


	)

458 
	#DSI_LP_VBP_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

459 
	#DSI_LP_VBP_ENABLE
 
DSI_VMCR_LPVBPE


	)

467 
	#DSI_LP_VSYNC_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

468 
	#DSI_LP_VSYNC_ENABLE
 
DSI_VMCR_LPVSAE


	)

476 
	#DSI_FBTAA_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

477 
	#DSI_FBTAA_ENABLE
 
DSI_VMCR_FBTAAE


	)

485 
	#DSI_TE_DSILINK
 ((
ušt32_t
)0x00000000U)

	)

486 
	#DSI_TE_EXTERNAL
 
DSI_WCFGR_TESRC


	)

494 
	#DSI_TE_RISING_EDGE
 ((
ušt32_t
)0x00000000U)

	)

495 
	#DSI_TE_FALLING_EDGE
 
DSI_WCFGR_TEPOL


	)

503 
	#DSI_VSYNC_FALLING
 ((
ušt32_t
)0x00000000U)

	)

504 
	#DSI_VSYNC_RISING
 
DSI_WCFGR_VSPOL


	)

512 
	#DSI_AR_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

513 
	#DSI_AR_ENABLE
 
DSI_WCFGR_AR


	)

521 
	#DSI_TE_ACKNOWLEDGE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

522 
	#DSI_TE_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_TEARE


	)

530 
	#DSI_ACKNOWLEDGE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

531 
	#DSI_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_ARE


	)

539 
	#DSI_LP_GSW0P_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

540 
	#DSI_LP_GSW0P_ENABLE
 
DSI_CMCR_GSW0TX


	)

548 
	#DSI_LP_GSW1P_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

549 
	#DSI_LP_GSW1P_ENABLE
 
DSI_CMCR_GSW1TX


	)

557 
	#DSI_LP_GSW2P_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

558 
	#DSI_LP_GSW2P_ENABLE
 
DSI_CMCR_GSW2TX


	)

566 
	#DSI_LP_GSR0P_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

567 
	#DSI_LP_GSR0P_ENABLE
 
DSI_CMCR_GSR0TX


	)

575 
	#DSI_LP_GSR1P_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

576 
	#DSI_LP_GSR1P_ENABLE
 
DSI_CMCR_GSR1TX


	)

584 
	#DSI_LP_GSR2P_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

585 
	#DSI_LP_GSR2P_ENABLE
 
DSI_CMCR_GSR2TX


	)

593 
	#DSI_LP_GLW_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

594 
	#DSI_LP_GLW_ENABLE
 
DSI_CMCR_GLWTX


	)

602 
	#DSI_LP_DSW0P_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

603 
	#DSI_LP_DSW0P_ENABLE
 
DSI_CMCR_DSW0TX


	)

611 
	#DSI_LP_DSW1P_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

612 
	#DSI_LP_DSW1P_ENABLE
 
DSI_CMCR_DSW1TX


	)

620 
	#DSI_LP_DSR0P_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

621 
	#DSI_LP_DSR0P_ENABLE
 
DSI_CMCR_DSR0TX


	)

629 
	#DSI_LP_DLW_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

630 
	#DSI_LP_DLW_ENABLE
 
DSI_CMCR_DLWTX


	)

638 
	#DSI_LP_MRDP_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

639 
	#DSI_LP_MRDP_ENABLE
 
DSI_CMCR_MRDPS


	)

647 
	#DSI_HS_PM_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

648 
	#DSI_HS_PM_ENABLE
 
DSI_TCCR3_PM


	)

657 
	#DSI_AUTO_CLK_LANE_CTRL_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

658 
	#DSI_AUTO_CLK_LANE_CTRL_ENABLE
 
DSI_CLCR_ACR


	)

666 
	#DSI_ONE_DATA_LANE
 0U

	)

667 
	#DSI_TWO_DATA_LANES
 1U

	)

675 
	#DSI_FLOW_CONTROL_CRC_RX
 
DSI_PCR_CRCRXE


	)

676 
	#DSI_FLOW_CONTROL_ECC_RX
 
DSI_PCR_ECCRXE


	)

677 
	#DSI_FLOW_CONTROL_BTA
 
DSI_PCR_BTAE


	)

678 
	#DSI_FLOW_CONTROL_EOTP_RX
 
DSI_PCR_ETRXE


	)

679 
	#DSI_FLOW_CONTROL_EOTP_TX
 
DSI_PCR_ETTXE


	)

680 
	#DSI_FLOW_CONTROL_ALL
 (
DSI_FLOW_CONTROL_CRC_RX
 | 
DSI_FLOW_CONTROL_ECC_RX
 | \

681 
DSI_FLOW_CONTROL_BTA
 | 
DSI_FLOW_CONTROL_EOTP_RX
 | \

682 
DSI_FLOW_CONTROL_EOTP_TX
)

	)

690 
	#DSI_RGB565
 ((
ušt32_t
)0x00000000Uè

	)

691 
	#DSI_RGB666
 ((
ušt32_t
)0x00000003Uè

	)

692 
	#DSI_RGB888
 ((
ušt32_t
)0x00000005U)

	)

700 
	#DSI_LOOSELY_PACKED_ENABLE
 
DSI_LCOLCR_LPE


	)

701 
	#DSI_LOOSELY_PACKED_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

709 
	#DSI_HSYNC_ACTIVE_HIGH
 ((
ušt32_t
)0x00000000U)

	)

710 
	#DSI_HSYNC_ACTIVE_LOW
 
DSI_LPCR_HSP


	)

718 
	#DSI_VSYNC_ACTIVE_HIGH
 ((
ušt32_t
)0x00000000U)

	)

719 
	#DSI_VSYNC_ACTIVE_LOW
 
DSI_LPCR_VSP


	)

727 
	#DSI_DATA_ENABLE_ACTIVE_HIGH
 ((
ušt32_t
)0x00000000U)

	)

728 
	#DSI_DATA_ENABLE_ACTIVE_LOW
 
DSI_LPCR_DEP


	)

736 
	#DSI_PLL_IN_DIV1
 ((
ušt32_t
)0x00000001U)

	)

737 
	#DSI_PLL_IN_DIV2
 ((
ušt32_t
)0x00000002U)

	)

738 
	#DSI_PLL_IN_DIV3
 ((
ušt32_t
)0x00000003U)

	)

739 
	#DSI_PLL_IN_DIV4
 ((
ušt32_t
)0x00000004U)

	)

740 
	#DSI_PLL_IN_DIV5
 ((
ušt32_t
)0x00000005U)

	)

741 
	#DSI_PLL_IN_DIV6
 ((
ušt32_t
)0x00000006U)

	)

742 
	#DSI_PLL_IN_DIV7
 ((
ušt32_t
)0x00000007U)

	)

750 
	#DSI_PLL_OUT_DIV1
 ((
ušt32_t
)0x00000000U)

	)

751 
	#DSI_PLL_OUT_DIV2
 ((
ušt32_t
)0x00000001U)

	)

752 
	#DSI_PLL_OUT_DIV4
 ((
ušt32_t
)0x00000002U)

	)

753 
	#DSI_PLL_OUT_DIV8
 ((
ušt32_t
)0x00000003U)

	)

761 
	#DSI_FLAG_TE
 
DSI_WISR_TEIF


	)

762 
	#DSI_FLAG_ER
 
DSI_WISR_ERIF


	)

763 
	#DSI_FLAG_BUSY
 
DSI_WISR_BUSY


	)

764 
	#DSI_FLAG_PLLLS
 
DSI_WISR_PLLLS


	)

765 
	#DSI_FLAG_PLLL
 
DSI_WISR_PLLLIF


	)

766 
	#DSI_FLAG_PLLU
 
DSI_WISR_PLLUIF


	)

767 
	#DSI_FLAG_RRS
 
DSI_WISR_RRS


	)

768 
	#DSI_FLAG_RR
 
DSI_WISR_RRIF


	)

776 
	#DSI_IT_TE
 
DSI_WIER_TEIE


	)

777 
	#DSI_IT_ER
 
DSI_WIER_ERIE


	)

778 
	#DSI_IT_PLLL
 
DSI_WIER_PLLLIE


	)

779 
	#DSI_IT_PLLU
 
DSI_WIER_PLLUIE


	)

780 
	#DSI_IT_RR
 
DSI_WIER_RRIE


	)

788 
	#DSI_DCS_SHORT_PKT_WRITE_P0
 ((
ušt32_t
)0x00000005Uè

	)

789 
	#DSI_DCS_SHORT_PKT_WRITE_P1
 ((
ušt32_t
)0x00000015Uè

	)

790 
	#DSI_GEN_SHORT_PKT_WRITE_P0
 ((
ušt32_t
)0x00000003Uè

	)

791 
	#DSI_GEN_SHORT_PKT_WRITE_P1
 ((
ušt32_t
)0x00000013Uè

	)

792 
	#DSI_GEN_SHORT_PKT_WRITE_P2
 ((
ušt32_t
)0x00000023Uè

	)

800 
	#DSI_DCS_LONG_PKT_WRITE
 ((
ušt32_t
)0x00000039Uè

	)

801 
	#DSI_GEN_LONG_PKT_WRITE
 ((
ušt32_t
)0x00000029Uè

	)

809 
	#DSI_DCS_SHORT_PKT_READ
 ((
ušt32_t
)0x00000006Uè

	)

810 
	#DSI_GEN_SHORT_PKT_READ_P0
 ((
ušt32_t
)0x00000004Uè

	)

811 
	#DSI_GEN_SHORT_PKT_READ_P1
 ((
ušt32_t
)0x00000014Uè

	)

812 
	#DSI_GEN_SHORT_PKT_READ_P2
 ((
ušt32_t
)0x00000024Uè

	)

820 
	#HAL_DSI_ERROR_NONE
 0

	)

821 
	#HAL_DSI_ERROR_ACK
 ((
ušt32_t
)0x00000001Uè

	)

822 
	#HAL_DSI_ERROR_PHY
 ((
ušt32_t
)0x00000002Uè

	)

823 
	#HAL_DSI_ERROR_TX
 ((
ušt32_t
)0x00000004Uè

	)

824 
	#HAL_DSI_ERROR_RX
 ((
ušt32_t
)0x00000008Uè

	)

825 
	#HAL_DSI_ERROR_ECC
 ((
ušt32_t
)0x00000010Uè

	)

826 
	#HAL_DSI_ERROR_CRC
 ((
ušt32_t
)0x00000020Uè

	)

827 
	#HAL_DSI_ERROR_PSE
 ((
ušt32_t
)0x00000040Uè

	)

828 
	#HAL_DSI_ERROR_EOT
 ((
ušt32_t
)0x00000080Uè

	)

829 
	#HAL_DSI_ERROR_OVF
 ((
ušt32_t
)0x00000100Uè

	)

830 
	#HAL_DSI_ERROR_GEN
 ((
ušt32_t
)0x00000200Uè

	)

838 
	#DSI_CLOCK_LANE
 ((
ušt32_t
)0x00000000U)

	)

839 
	#DSI_DATA_LANES
 ((
ušt32_t
)0x00000001U)

	)

847 
	#DSI_SLEW_RATE_HSTX
 ((
ušt32_t
)0x00000000U)

	)

848 
	#DSI_SLEW_RATE_LPTX
 ((
ušt32_t
)0x00000001U)

	)

849 
	#DSI_HS_DELAY
 ((
ušt32_t
)0x00000002U)

	)

857 
	#DSI_SWAP_LANE_PINS
 ((
ušt32_t
)0x00000000U)

	)

858 
	#DSI_INVERT_HS_SIGNAL
 ((
ušt32_t
)0x00000001U)

	)

866 
	#DSI_CLOCK_LANE
 ((
ušt32_t
)0x00000000U)

	)

867 
	#DSI_DATA_LANE0
 ((
ušt32_t
)0x00000001U)

	)

868 
	#DSI_DATA_LANE1
 ((
ušt32_t
)0x00000002U)

	)

876 
	#DSI_TCLK_POST
 ((
ušt32_t
)0x00000000U)

	)

877 
	#DSI_TLPX_CLK
 ((
ušt32_t
)0x00000001U)

	)

878 
	#DSI_THS_EXIT
 ((
ušt32_t
)0x00000002U)

	)

879 
	#DSI_TLPX_DATA
 ((
ušt32_t
)0x00000003U)

	)

880 
	#DSI_THS_ZERO
 ((
ušt32_t
)0x00000004U)

	)

881 
	#DSI_THS_TRAIL
 ((
ušt32_t
)0x00000005U)

	)

882 
	#DSI_THS_PREPARE
 ((
ušt32_t
)0x00000006U)

	)

883 
	#DSI_TCLK_ZERO
 ((
ušt32_t
)0x00000007U)

	)

884 
	#DSI_TCLK_PREPARE
 ((
ušt32_t
)0x00000008U)

	)

895 
	#__HAL_DSI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DSI_CR_EN
)

	)

902 
	#__HAL_DSI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
DSI_CR_EN
)

	)

909 
	#__HAL_DSI_WRAPPER_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WCR
 |ð
DSI_WCR_DSIEN
)

	)

916 
	#__HAL_DSI_WRAPPER_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WCR
 &ð~
DSI_WCR_DSIEN
)

	)

923 
	#__HAL_DSI_PLL_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WRPCR
 |ð
DSI_WRPCR_PLLEN
)

	)

930 
	#__HAL_DSI_PLL_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WRPCR
 &ð~
DSI_WRPCR_PLLEN
)

	)

937 
	#__HAL_DSI_REG_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WRPCR
 |ð
DSI_WRPCR_REGEN
)

	)

944 
	#__HAL_DSI_REG_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WRPCR
 &ð~
DSI_WRPCR_REGEN
)

	)

961 
	#__HAL_DSI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
WISR
 & (__FLAG__))

	)

975 
	#__HAL_DSI_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
WIFCR
 = (__FLAG__))

	)

989 
	#__HAL_DSI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
WIER
 |ð(__INTERRUPT__))

	)

1003 
	#__HAL_DSI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
WIER
 &ð~(__INTERRUPT__))

	)

1017 
	#__HAL_DSI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
WISR
 & (__INTERRUPT__))

	)

1023 
HAL_StusTy³Def
 
HAL_DSI_In™
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_PLLIn™Ty³Def
 *
PLLIn™
);

1024 
HAL_StusTy³Def
 
HAL_DSI_DeIn™
(
DSI_HªdËTy³Def
 *
hdsi
);

1025 
HAL_DSI_M¥In™
(
DSI_HªdËTy³Def
 *
hdsi
);

1026 
HAL_DSI_M¥DeIn™
(
DSI_HªdËTy³Def
 *
hdsi
);

1028 
HAL_DSI_IRQHªdËr
(
DSI_HªdËTy³Def
 *
hdsi
);

1029 
HAL_DSI_T—ršgEfãùC®lback
(
DSI_HªdËTy³Def
 *
hdsi
);

1030 
HAL_DSI_EndOfReäeshC®lback
(
DSI_HªdËTy³Def
 *
hdsi
);

1031 
HAL_DSI_E¼ÜC®lback
(
DSI_HªdËTy³Def
 *
hdsi
);

1033 
HAL_StusTy³Def
 
HAL_DSI_S‘G’”icVCID
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Vœtu®ChªÃlID
);

1034 
HAL_StusTy³Def
 
HAL_DSI_CÚfigVideoMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_VidCfgTy³Def
 *
VidCfg
);

1035 
HAL_StusTy³Def
 
HAL_DSI_CÚfigAd­‹dCommªdMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_CmdCfgTy³Def
 *
CmdCfg
);

1036 
HAL_StusTy³Def
 
HAL_DSI_CÚfigCommªd
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_LPCmdTy³Def
 *
LPCmd
);

1037 
HAL_StusTy³Def
 
HAL_DSI_CÚfigFlowCÚŒÞ
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
FlowCÚŒÞ
);

1038 
HAL_StusTy³Def
 
HAL_DSI_CÚfigPhyTim”
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_PHY_Tim”Ty³Def
 *
PhyTimšgs
);

1039 
HAL_StusTy³Def
 
HAL_DSI_CÚfigHo¡Timeouts
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_HOST_TimeoutTy³Def
 *
Ho¡Timeouts
);

1040 
HAL_StusTy³Def
 
HAL_DSI_S¹
(
DSI_HªdËTy³Def
 *
hdsi
);

1041 
HAL_StusTy³Def
 
HAL_DSI_StÝ
(
DSI_HªdËTy³Def
 *
hdsi
);

1042 
HAL_StusTy³Def
 
HAL_DSI_Reäesh
(
DSI_HªdËTy³Def
 *
hdsi
);

1043 
HAL_StusTy³Def
 
HAL_DSI_CÞÜMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
CÞÜMode
);

1044 
HAL_StusTy³Def
 
HAL_DSI_Shutdown
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Shutdown
);

1045 
HAL_StusTy³Def
 
HAL_DSI_ShÜtWr™e
(
DSI_HªdËTy³Def
 *
hdsi
,

1046 
ušt32_t
 
ChªÃlID
,

1047 
ušt32_t
 
Mode
,

1048 
ušt32_t
 
P¬am1
,

1049 
ušt32_t
 
P¬am2
);

1050 
HAL_StusTy³Def
 
HAL_DSI_LÚgWr™e
(
DSI_HªdËTy³Def
 *
hdsi
,

1051 
ušt32_t
 
ChªÃlID
,

1052 
ušt32_t
 
Mode
,

1053 
ušt32_t
 
Nb·¿ms
,

1054 
ušt32_t
 
P¬am1
,

1055 
ušt8_t
* 
P¬am‘”sTabË
);

1056 
HAL_StusTy³Def
 
HAL_DSI_R—d
(
DSI_HªdËTy³Def
 *
hdsi
,

1057 
ušt32_t
 
ChªÃlNbr
,

1058 
ušt8_t
* 
A¼ay
,

1059 
ušt32_t
 
Size
,

1060 
ušt32_t
 
Mode
,

1061 
ušt32_t
 
DCSCmd
,

1062 
ušt8_t
* 
P¬am‘”sTabË
);

1063 
HAL_StusTy³Def
 
HAL_DSI_EÁ”ULPMD©a
(
DSI_HªdËTy³Def
 *
hdsi
);

1064 
HAL_StusTy³Def
 
HAL_DSI_Ex™ULPMD©a
(
DSI_HªdËTy³Def
 *
hdsi
);

1065 
HAL_StusTy³Def
 
HAL_DSI_EÁ”ULPM
(
DSI_HªdËTy³Def
 *
hdsi
);

1066 
HAL_StusTy³Def
 
HAL_DSI_Ex™ULPM
(
DSI_HªdËTy³Def
 *
hdsi
);

1068 
HAL_StusTy³Def
 
HAL_DSI_P©‹ºG’”©ÜS¹
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Mode
, ušt32_ˆ
Or›Á©iÚ
);

1069 
HAL_StusTy³Def
 
HAL_DSI_P©‹ºG’”©ÜStÝ
(
DSI_HªdËTy³Def
 *
hdsi
);

1071 
HAL_StusTy³Def
 
HAL_DSI_S‘SËwR©eAndD–ayTunšg
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
CommD–ay
, ušt32_ˆ
Lªe
, ušt32_ˆ
V®ue
);

1072 
HAL_StusTy³Def
 
HAL_DSI_S‘LowPow”RXFž‹r
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
F»qu’cy
);

1073 
HAL_StusTy³Def
 
HAL_DSI_S‘SDD
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1074 
HAL_StusTy³Def
 
HAL_DSI_S‘LªePšsCÚfigu¿tiÚ
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Cu¡omLªe
, ušt32_ˆ
Lªe
, 
FunùiÚ®S‹
 
S‹
);

1075 
HAL_StusTy³Def
 
HAL_DSI_S‘PHYTimšgs
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Timšg
, 
FunùiÚ®S‹
 
S‹
, ušt32_ˆ
V®ue
);

1076 
HAL_StusTy³Def
 
HAL_DSI_FÜûTXStÝMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Lªe
, 
FunùiÚ®S‹
 
S‹
);

1077 
HAL_StusTy³Def
 
HAL_DSI_FÜûRXLowPow”
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1078 
HAL_StusTy³Def
 
HAL_DSI_FÜûD©aLªesInRX
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1079 
HAL_StusTy³Def
 
HAL_DSI_S‘PuÎDown
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1080 
HAL_StusTy³Def
 
HAL_DSI_S‘CÚ‹ÁiÚD‘eùiÚOff
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1082 
ušt32_t
 
HAL_DSI_G‘E¼Ü
(
DSI_HªdËTy³Def
 *
hdsi
);

1083 
HAL_StusTy³Def
 
HAL_DSI_CÚfigE¼ÜMÚ™Ü
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
AùiveE¼Üs
);

1084 
HAL_DSI_S‹Ty³Def
 
HAL_DSI_G‘S‹
(
DSI_HªdËTy³Def
 *
hdsi
);

1120 
	#DSI_MAX_RETURN_PKT_SIZE
 ((
ušt32_t
)0x00000037Uè

	)

1129 
	#IS_DSI_PLL_NDIV
(
NDIV
è((10U <ð(NDIV)è&& ((NDIVè<ð125U))

	)

1130 
	#IS_DSI_PLL_IDF
(
IDF
è(((IDFè=ð
DSI_PLL_IN_DIV1
) || \

1131 ((
IDF
è=ð
DSI_PLL_IN_DIV2
) || \

1132 ((
IDF
è=ð
DSI_PLL_IN_DIV3
) || \

1133 ((
IDF
è=ð
DSI_PLL_IN_DIV4
) || \

1134 ((
IDF
è=ð
DSI_PLL_IN_DIV5
) || \

1135 ((
IDF
è=ð
DSI_PLL_IN_DIV6
) || \

1136 ((
IDF
è=ð
DSI_PLL_IN_DIV7
))

	)

1137 
	#IS_DSI_PLL_ODF
(
ODF
è(((ODFè=ð
DSI_PLL_OUT_DIV1
) || \

1138 ((
ODF
è=ð
DSI_PLL_OUT_DIV2
) || \

1139 ((
ODF
è=ð
DSI_PLL_OUT_DIV4
) || \

1140 ((
ODF
è=ð
DSI_PLL_OUT_DIV8
))

	)

1141 
	#IS_DSI_AUTO_CLKLANE_CONTROL
(
AutoClkLªe
è(((AutoClkLªeè=ð
DSI_AUTO_CLK_LANE_CTRL_DISABLE
è|| ((AutoClkLªeè=ð
DSI_AUTO_CLK_LANE_CTRL_ENABLE
))

	)

1142 
	#IS_DSI_NUMBER_OF_LANES
(
Numb”OfLªes
è(((Numb”OfLªesè=ð
DSI_ONE_DATA_LANE
è|| ((Numb”OfLªesè=ð
DSI_TWO_DATA_LANES
))

	)

1143 
	#IS_DSI_FLOW_CONTROL
(
FlowCÚŒÞ
è(((FlowCÚŒÞè| 
DSI_FLOW_CONTROL_ALL
è=ðDSI_FLOW_CONTROL_ALL)

	)

1144 
	#IS_DSI_COLOR_CODING
(
CÞÜCodšg
è((CÞÜCodšgè<ð5U)

	)

1145 
	#IS_DSI_LOOSELY_PACKED
(
Loo£lyPacked
è(((Loo£lyPackedè=ð
DSI_LOOSELY_PACKED_ENABLE
è|| ((Loo£lyPackedè=ð
DSI_LOOSELY_PACKED_DISABLE
))

	)

1146 
	#IS_DSI_DE_POLARITY
(
D©aEÇbË
è(((D©aEÇbËè=ð
DSI_DATA_ENABLE_ACTIVE_HIGH
è|| ((D©aEÇbËè=ð
DSI_DATA_ENABLE_ACTIVE_LOW
))

	)

1147 
	#IS_DSI_VSYNC_POLARITY
(
VSYNC
è(((VSYNCè=ð
DSI_VSYNC_ACTIVE_HIGH
è|| ((VSYNCè=ð
DSI_VSYNC_ACTIVE_LOW
))

	)

1148 
	#IS_DSI_HSYNC_POLARITY
(
HSYNC
è(((HSYNCè=ð
DSI_HSYNC_ACTIVE_HIGH
è|| ((HSYNCè=ð
DSI_HSYNC_ACTIVE_LOW
))

	)

1149 
	#IS_DSI_VIDEO_MODE_TYPE
(
VideoModeTy³
è(((VideoModeTy³è=ð
DSI_VID_MODE_NB_PULSES
) || \

1150 ((
VideoModeTy³
è=ð
DSI_VID_MODE_NB_EVENTS
) || \

1151 ((
VideoModeTy³
è=ð
DSI_VID_MODE_BURST
))

	)

1152 
	#IS_DSI_COLOR_MODE
(
CÞÜMode
è(((CÞÜModeè=ð
DSI_COLOR_MODE_FULL
è|| ((CÞÜModeè=ð
DSI_COLOR_MODE_EIGHT
))

	)

1153 
	#IS_DSI_SHUT_DOWN
(
ShutDown
è(((ShutDownè=ð
DSI_DISPLAY_ON
è|| ((ShutDownè=ð
DSI_DISPLAY_OFF
))

	)

1154 
	#IS_DSI_LP_COMMAND
(
LPCommªd
è(((LPCommªdè=ð
DSI_LP_COMMAND_DISABLE
è|| ((LPCommªdè=ð
DSI_LP_COMMAND_ENABLE
))

	)

1155 
	#IS_DSI_LP_HFP
(
LPHFP
è(((LPHFPè=ð
DSI_LP_HFP_DISABLE
è|| ((LPHFPè=ð
DSI_LP_HFP_ENABLE
))

	)

1156 
	#IS_DSI_LP_HBP
(
LPHBP
è(((LPHBPè=ð
DSI_LP_HBP_DISABLE
è|| ((LPHBPè=ð
DSI_LP_HBP_ENABLE
))

	)

1157 
	#IS_DSI_LP_VACTIVE
(
LPVAùive
è(((LPVAùiveè=ð
DSI_LP_VACT_DISABLE
è|| ((LPVAùiveè=ð
DSI_LP_VACT_ENABLE
))

	)

1158 
	#IS_DSI_LP_VFP
(
LPVFP
è(((LPVFPè=ð
DSI_LP_VFP_DISABLE
è|| ((LPVFPè=ð
DSI_LP_VFP_ENABLE
))

	)

1159 
	#IS_DSI_LP_VBP
(
LPVBP
è(((LPVBPè=ð
DSI_LP_VBP_DISABLE
è|| ((LPVBPè=ð
DSI_LP_VBP_ENABLE
))

	)

1160 
	#IS_DSI_LP_VSYNC
(
LPVSYNC
è(((LPVSYNCè=ð
DSI_LP_VSYNC_DISABLE
è|| ((LPVSYNCè=ð
DSI_LP_VSYNC_ENABLE
))

	)

1161 
	#IS_DSI_FBTAA
(
F¿meBTAAcknowËdge
è(((F¿meBTAAcknowËdgeè=ð
DSI_FBTAA_DISABLE
è|| ((F¿meBTAAcknowËdgeè=ð
DSI_FBTAA_ENABLE
))

	)

1162 
	#IS_DSI_TE_SOURCE
(
TESourû
è(((TESourûè=ð
DSI_TE_DSILINK
è|| ((TESourûè=ð
DSI_TE_EXTERNAL
))

	)

1163 
	#IS_DSI_TE_POLARITY
(
TEPÞ¬™y
è(((TEPÞ¬™yè=ð
DSI_TE_RISING_EDGE
è|| ((TEPÞ¬™yè=ð
DSI_TE_FALLING_EDGE
))

	)

1164 
	#IS_DSI_AUTOMATIC_REFRESH
(
Autom©icReäesh
è(((Autom©icReäeshè=ð
DSI_AR_DISABLE
è|| ((Autom©icReäeshè=ð
DSI_AR_ENABLE
))

	)

1165 
	#IS_DSI_VS_POLARITY
(
VSPÞ¬™y
è(((VSPÞ¬™yè=ð
DSI_VSYNC_FALLING
è|| ((VSPÞ¬™yè=ð
DSI_VSYNC_RISING
))

	)

1166 
	#IS_DSI_TE_ACK_REQUEST
(
TEAcknowËdgeReque¡
è(((TEAcknowËdgeReque¡è=ð
DSI_TE_ACKNOWLEDGE_DISABLE
è|| ((TEAcknowËdgeReque¡è=ð
DSI_TE_ACKNOWLEDGE_ENABLE
))

	)

1167 
	#IS_DSI_ACK_REQUEST
(
AcknowËdgeReque¡
è(((AcknowËdgeReque¡è=ð
DSI_ACKNOWLEDGE_DISABLE
è|| ((AcknowËdgeReque¡è=ð
DSI_ACKNOWLEDGE_ENABLE
))

	)

1168 
	#IS_DSI_LP_GSW0P
(
LP_GSW0P
è(((LP_GSW0Pè=ð
DSI_LP_GSW0P_DISABLE
è|| ((LP_GSW0Pè=ð
DSI_LP_GSW0P_ENABLE
))

	)

1169 
	#IS_DSI_LP_GSW1P
(
LP_GSW1P
è(((LP_GSW1Pè=ð
DSI_LP_GSW1P_DISABLE
è|| ((LP_GSW1Pè=ð
DSI_LP_GSW1P_ENABLE
))

	)

1170 
	#IS_DSI_LP_GSW2P
(
LP_GSW2P
è(((LP_GSW2Pè=ð
DSI_LP_GSW2P_DISABLE
è|| ((LP_GSW2Pè=ð
DSI_LP_GSW2P_ENABLE
))

	)

1171 
	#IS_DSI_LP_GSR0P
(
LP_GSR0P
è(((LP_GSR0Pè=ð
DSI_LP_GSR0P_DISABLE
è|| ((LP_GSR0Pè=ð
DSI_LP_GSR0P_ENABLE
))

	)

1172 
	#IS_DSI_LP_GSR1P
(
LP_GSR1P
è(((LP_GSR1Pè=ð
DSI_LP_GSR1P_DISABLE
è|| ((LP_GSR1Pè=ð
DSI_LP_GSR1P_ENABLE
))

	)

1173 
	#IS_DSI_LP_GSR2P
(
LP_GSR2P
è(((LP_GSR2Pè=ð
DSI_LP_GSR2P_DISABLE
è|| ((LP_GSR2Pè=ð
DSI_LP_GSR2P_ENABLE
))

	)

1174 
	#IS_DSI_LP_GLW
(
LP_GLW
è(((LP_GLWè=ð
DSI_LP_GLW_DISABLE
è|| ((LP_GLWè=ð
DSI_LP_GLW_ENABLE
))

	)

1175 
	#IS_DSI_LP_DSW0P
(
LP_DSW0P
è(((LP_DSW0Pè=ð
DSI_LP_DSW0P_DISABLE
è|| ((LP_DSW0Pè=ð
DSI_LP_DSW0P_ENABLE
))

	)

1176 
	#IS_DSI_LP_DSW1P
(
LP_DSW1P
è(((LP_DSW1Pè=ð
DSI_LP_DSW1P_DISABLE
è|| ((LP_DSW1Pè=ð
DSI_LP_DSW1P_ENABLE
))

	)

1177 
	#IS_DSI_LP_DSR0P
(
LP_DSR0P
è(((LP_DSR0Pè=ð
DSI_LP_DSR0P_DISABLE
è|| ((LP_DSR0Pè=ð
DSI_LP_DSR0P_ENABLE
))

	)

1178 
	#IS_DSI_LP_DLW
(
LP_DLW
è(((LP_DLWè=ð
DSI_LP_DLW_DISABLE
è|| ((LP_DLWè=ð
DSI_LP_DLW_ENABLE
))

	)

1179 
	#IS_DSI_LP_MRDP
(
LP_MRDP
è(((LP_MRDPè=ð
DSI_LP_MRDP_DISABLE
è|| ((LP_MRDPè=ð
DSI_LP_MRDP_ENABLE
))

	)

1180 
	#IS_DSI_SHORT_WRITE_PACKET_TYPE
(
MODE
è(((MODEè=ð
DSI_DCS_SHORT_PKT_WRITE_P0
) || \

1181 ((
MODE
è=ð
DSI_DCS_SHORT_PKT_WRITE_P1
) || \

1182 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_WRITE_P0
) || \

1183 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_WRITE_P1
) || \

1184 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_WRITE_P2
))

	)

1185 
	#IS_DSI_LONG_WRITE_PACKET_TYPE
(
MODE
è(((MODEè=ð
DSI_DCS_LONG_PKT_WRITE
) || \

1186 ((
MODE
è=ð
DSI_GEN_LONG_PKT_WRITE
))

	)

1187 
	#IS_DSI_READ_PACKET_TYPE
(
MODE
è(((MODEè=ð
DSI_DCS_SHORT_PKT_READ
) || \

1188 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_READ_P0
) || \

1189 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_READ_P1
) || \

1190 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_READ_P2
))

	)

1191 
	#IS_DSI_COMMUNICATION_DELAY
(
CommD–ay
è(((CommD–ayè=ð
DSI_SLEW_RATE_HSTX
è|| ((CommD–ayè=ð
DSI_SLEW_RATE_LPTX
è|| ((CommD–ayè=ð
DSI_HS_DELAY
))

	)

1192 
	#IS_DSI_LANE_GROUP
(
Lªe
è(((Lªeè=ð
DSI_CLOCK_LANE
è|| ((Lªeè=ð
DSI_DATA_LANES
))

	)

1193 
	#IS_DSI_CUSTOM_LANE
(
Cu¡omLªe
è(((Cu¡omLªeè=ð
DSI_SWAP_LANE_PINS
è|| ((Cu¡omLªeè=ð
DSI_INVERT_HS_SIGNAL
))

	)

1194 
	#IS_DSI_LANE
(
Lªe
è(((Lªeè=ð
DSI_CLOCK_LANE
è|| ((Lªeè=ð
DSI_DATA_LANE0
è|| ((Lªeè=ð
DSI_DATA_LANE1
))

	)

1195 
	#IS_DSI_PHY_TIMING
(
Timšg
è(((Timšgè=ð
DSI_TCLK_POST
 ) || \

1196 ((
Timšg
è=ð
DSI_TLPX_CLK
 ) || \

1197 ((
Timšg
è=ð
DSI_THS_EXIT
 ) || \

1198 ((
Timšg
è=ð
DSI_TLPX_DATA
 ) || \

1199 ((
Timšg
è=ð
DSI_THS_ZERO
 ) || \

1200 ((
Timšg
è=ð
DSI_THS_TRAIL
 ) || \

1201 ((
Timšg
è=ð
DSI_THS_PREPARE
 ) || \

1202 ((
Timšg
è=ð
DSI_TCLK_ZERO
 ) || \

1203 ((
Timšg
è=ð
DSI_TCLK_PREPARE
))

	)

1236 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_eth.h

39 #iâdeà
__STM32F4xx_HAL_ETH_H


40 
	#__STM32F4xx_HAL_ETH_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

47 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

49 
	~"¡m32f4xx_h®_def.h
"

62 
	#IS_ETH_PHY_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0x20U)

	)

63 
	#IS_ETH_AUTONEGOTIATION
(
CMD
è(((CMDè=ð
ETH_AUTONEGOTIATION_ENABLE
) || \

64 ((
CMD
è=ð
ETH_AUTONEGOTIATION_DISABLE
))

	)

65 
	#IS_ETH_SPEED
(
SPEED
è(((SPEEDè=ð
ETH_SPEED_10M
) || \

66 ((
SPEED
è=ð
ETH_SPEED_100M
))

	)

67 
	#IS_ETH_DUPLEX_MODE
(
MODE
è(((MODEè=ð
ETH_MODE_FULLDUPLEX
) || \

68 ((
MODE
è=ð
ETH_MODE_HALFDUPLEX
))

	)

69 
	#IS_ETH_RX_MODE
(
MODE
è(((MODEè=ð
ETH_RXPOLLING_MODE
) || \

70 ((
MODE
è=ð
ETH_RXINTERRUPT_MODE
))

	)

71 
	#IS_ETH_CHECKSUM_MODE
(
MODE
è(((MODEè=ð
ETH_CHECKSUM_BY_HARDWARE
) || \

72 ((
MODE
è=ð
ETH_CHECKSUM_BY_SOFTWARE
))

	)

73 
	#IS_ETH_MEDIA_INTERFACE
(
MODE
è(((MODEè=ð
ETH_MEDIA_INTERFACE_MII
) || \

74 ((
MODE
è=ð
ETH_MEDIA_INTERFACE_RMII
))

	)

75 
	#IS_ETH_WATCHDOG
(
CMD
è(((CMDè=ð
ETH_WATCHDOG_ENABLE
) || \

76 ((
CMD
è=ð
ETH_WATCHDOG_DISABLE
))

	)

77 
	#IS_ETH_JABBER
(
CMD
è(((CMDè=ð
ETH_JABBER_ENABLE
) || \

78 ((
CMD
è=ð
ETH_JABBER_DISABLE
))

	)

79 
	#IS_ETH_INTER_FRAME_GAP
(
GAP
è(((GAPè=ð
ETH_INTERFRAMEGAP_96BIT
) || \

80 ((
GAP
è=ð
ETH_INTERFRAMEGAP_88BIT
) || \

81 ((
GAP
è=ð
ETH_INTERFRAMEGAP_80BIT
) || \

82 ((
GAP
è=ð
ETH_INTERFRAMEGAP_72BIT
) || \

83 ((
GAP
è=ð
ETH_INTERFRAMEGAP_64BIT
) || \

84 ((
GAP
è=ð
ETH_INTERFRAMEGAP_56BIT
) || \

85 ((
GAP
è=ð
ETH_INTERFRAMEGAP_48BIT
) || \

86 ((
GAP
è=ð
ETH_INTERFRAMEGAP_40BIT
))

	)

87 
	#IS_ETH_CARRIER_SENSE
(
CMD
è(((CMDè=ð
ETH_CARRIERSENCE_ENABLE
) || \

88 ((
CMD
è=ð
ETH_CARRIERSENCE_DISABLE
))

	)

89 
	#IS_ETH_RECEIVE_OWN
(
CMD
è(((CMDè=ð
ETH_RECEIVEOWN_ENABLE
) || \

90 ((
CMD
è=ð
ETH_RECEIVEOWN_DISABLE
))

	)

91 
	#IS_ETH_LOOPBACK_MODE
(
CMD
è(((CMDè=ð
ETH_LOOPBACKMODE_ENABLE
) || \

92 ((
CMD
è=ð
ETH_LOOPBACKMODE_DISABLE
))

	)

93 
	#IS_ETH_CHECKSUM_OFFLOAD
(
CMD
è(((CMDè=ð
ETH_CHECKSUMOFFLAOD_ENABLE
) || \

94 ((
CMD
è=ð
ETH_CHECKSUMOFFLAOD_DISABLE
))

	)

95 
	#IS_ETH_RETRY_TRANSMISSION
(
CMD
è(((CMDè=ð
ETH_RETRYTRANSMISSION_ENABLE
) || \

96 ((
CMD
è=ð
ETH_RETRYTRANSMISSION_DISABLE
))

	)

97 
	#IS_ETH_AUTOMATIC_PADCRC_STRIP
(
CMD
è(((CMDè=ð
ETH_AUTOMATICPADCRCSTRIP_ENABLE
) || \

98 ((
CMD
è=ð
ETH_AUTOMATICPADCRCSTRIP_DISABLE
))

	)

99 
	#IS_ETH_BACKOFF_LIMIT
(
LIMIT
è(((LIMITè=ð
ETH_BACKOFFLIMIT_10
) || \

100 ((
LIMIT
è=ð
ETH_BACKOFFLIMIT_8
) || \

101 ((
LIMIT
è=ð
ETH_BACKOFFLIMIT_4
) || \

102 ((
LIMIT
è=ð
ETH_BACKOFFLIMIT_1
))

	)

103 
	#IS_ETH_DEFERRAL_CHECK
(
CMD
è(((CMDè=ð
ETH_DEFFERRALCHECK_ENABLE
) || \

104 ((
CMD
è=ð
ETH_DEFFERRALCHECK_DISABLE
))

	)

105 
	#IS_ETH_RECEIVE_ALL
(
CMD
è(((CMDè=ð
ETH_RECEIVEALL_ENABLE
) || \

106 ((
CMD
è=ð
ETH_RECEIVEAÎ_DISABLE
))

	)

107 
	#IS_ETH_SOURCE_ADDR_FILTER
(
CMD
è(((CMDè=ð
ETH_SOURCEADDRFILTER_NORMAL_ENABLE
) || \

108 ((
CMD
è=ð
ETH_SOURCEADDRFILTER_INVERSE_ENABLE
) || \

109 ((
CMD
è=ð
ETH_SOURCEADDRFILTER_DISABLE
))

	)

110 
	#IS_ETH_CONTROL_FRAMES
(
PASS
è(((PASSè=ð
ETH_PASSCONTROLFRAMES_BLOCKALL
) || \

111 ((
PASS
è=ð
ETH_PASSCONTROLFRAMES_FORWARDALL
) || \

112 ((
PASS
è=ð
ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER
))

	)

113 
	#IS_ETH_BROADCAST_FRAMES_RECEPTION
(
CMD
è(((CMDè=ð
ETH_BROADCASTFRAMESRECEPTION_ENABLE
) || \

114 ((
CMD
è=ð
ETH_BROADCASTFRAMESRECEPTION_DISABLE
))

	)

115 
	#IS_ETH_DESTINATION_ADDR_FILTER
(
FILTER
è(((FILTERè=ð
ETH_DESTINATIONADDRFILTER_NORMAL
) || \

116 ((
FILTER
è=ð
ETH_DESTINATIONADDRFILTER_INVERSE
))

	)

117 
	#IS_ETH_PROMISCUOUS_MODE
(
CMD
è(((CMDè=ð
ETH_PROMISCUOUS_MODE_ENABLE
) || \

118 ((
CMD
è=ð
ETH_PROMISCUOUS_MODE_DISABLE
))

	)

119 
	#IS_ETH_MULTICAST_FRAMES_FILTER
(
FILTER
è(((FILTERè=ð
ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE
) || \

120 ((
FILTER
è=ð
ETH_MULTICASTFRAMESFILTER_HASHTABLE
) || \

121 ((
FILTER
è=ð
ETH_MULTICASTFRAMESFILTER_PERFECT
) || \

122 ((
FILTER
è=ð
ETH_MULTICASTFRAMESFILTER_NONE
))

	)

123 
	#IS_ETH_UNICAST_FRAMES_FILTER
(
FILTER
è(((FILTERè=ð
ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE
) || \

124 ((
FILTER
è=ð
ETH_UNICASTFRAMESFILTER_HASHTABLE
) || \

125 ((
FILTER
è=ð
ETH_UNICASTFRAMESFILTER_PERFECT
))

	)

126 
	#IS_ETH_PAUSE_TIME
(
TIME
è((TIMEè<ð0xFFFFU)

	)

127 
	#IS_ETH_ZEROQUANTA_PAUSE
(
CMD
è(((CMDè=ð
ETH_ZEROQUANTAPAUSE_ENABLE
) || \

128 ((
CMD
è=ð
ETH_ZEROQUANTAPAUSE_DISABLE
))

	)

129 
	#IS_ETH_PAUSE_LOW_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
ETH_PAUSELOWTHRESHOLD_MINUS4
) || \

130 ((
THRESHOLD
è=ð
ETH_PAUSELOWTHRESHOLD_MINUS28
) || \

131 ((
THRESHOLD
è=ð
ETH_PAUSELOWTHRESHOLD_MINUS144
) || \

132 ((
THRESHOLD
è=ð
ETH_PAUSELOWTHRESHOLD_MINUS256
))

	)

133 
	#IS_ETH_UNICAST_PAUSE_FRAME_DETECT
(
CMD
è(((CMDè=ð
ETH_UNICASTPAUSEFRAMEDETECT_ENABLE
) || \

134 ((
CMD
è=ð
ETH_UNICASTPAUSEFRAMEDETECT_DISABLE
))

	)

135 
	#IS_ETH_RECEIVE_FLOWCONTROL
(
CMD
è(((CMDè=ð
ETH_RECEIVEFLOWCONTROL_ENABLE
) || \

136 ((
CMD
è=ð
ETH_RECEIVEFLOWCONTROL_DISABLE
))

	)

137 
	#IS_ETH_TRANSMIT_FLOWCONTROL
(
CMD
è(((CMDè=ð
ETH_TRANSMITFLOWCONTROL_ENABLE
) || \

138 ((
CMD
è=ð
ETH_TRANSMITFLOWCONTROL_DISABLE
))

	)

139 
	#IS_ETH_VLAN_TAG_COMPARISON
(
COMPARISON
è(((COMPARISONè=ð
ETH_VLANTAGCOMPARISON_12BIT
) || \

140 ((
COMPARISON
è=ð
ETH_VLANTAGCOMPARISON_16BIT
))

	)

141 
	#IS_ETH_VLAN_TAG_IDENTIFIER
(
IDENTIFIER
è((IDENTIFIERè<ð0xFFFFU)

	)

142 
	#IS_ETH_MAC_ADDRESS0123
(
ADDRESS
è(((ADDRESSè=ð
ETH_MAC_ADDRESS0
) || \

143 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS1
) || \

144 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS2
) || \

145 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS3
))

	)

146 
	#IS_ETH_MAC_ADDRESS123
(
ADDRESS
è(((ADDRESSè=ð
ETH_MAC_ADDRESS1
) || \

147 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS2
) || \

148 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS3
))

	)

149 
	#IS_ETH_MAC_ADDRESS_FILTER
(
FILTER
è(((FILTERè=ð
ETH_MAC_ADDRESSFILTER_SA
) || \

150 ((
FILTER
è=ð
ETH_MAC_ADDRESSFILTER_DA
))

	)

151 
	#IS_ETH_MAC_ADDRESS_MASK
(
MASK
è(((MASKè=ð
ETH_MAC_ADDRESSMASK_BYTE6
) || \

152 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE5
) || \

153 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE4
) || \

154 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE3
) || \

155 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE2
) || \

156 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE1
))

	)

157 
	#IS_ETH_DROP_TCPIP_CHECKSUM_FRAME
(
CMD
è(((CMDè=ð
ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE
) || \

158 ((
CMD
è=ð
ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE
))

	)

159 
	#IS_ETH_RECEIVE_STORE_FORWARD
(
CMD
è(((CMDè=ð
ETH_RECEIVESTOREFORWARD_ENABLE
) || \

160 ((
CMD
è=ð
ETH_RECEIVESTOREFORWARD_DISABLE
))

	)

161 
	#IS_ETH_FLUSH_RECEIVE_FRAME
(
CMD
è(((CMDè=ð
ETH_FLUSHRECEIVEDFRAME_ENABLE
) || \

162 ((
CMD
è=ð
ETH_FLUSHRECEIVEDFRAME_DISABLE
))

	)

163 
	#IS_ETH_TRANSMIT_STORE_FORWARD
(
CMD
è(((CMDè=ð
ETH_TRANSMITSTOREFORWARD_ENABLE
) || \

164 ((
CMD
è=ð
ETH_TRANSMITSTOREFORWARD_DISABLE
))

	)

165 
	#IS_ETH_TRANSMIT_THRESHOLD_CONTROL
(
THRESHOLD
è(((THRESHOLDè=ð
ETH_TRANSMITTHRESHOLDCONTROL_64BYTES
) || \

166 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_128BYTES
) || \

167 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_192BYTES
) || \

168 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_256BYTES
) || \

169 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_40BYTES
) || \

170 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_32BYTES
) || \

171 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_24BYTES
) || \

172 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_16BYTES
))

	)

173 
	#IS_ETH_FORWARD_ERROR_FRAMES
(
CMD
è(((CMDè=ð
ETH_FORWARDERRORFRAMES_ENABLE
) || \

174 ((
CMD
è=ð
ETH_FORWARDERRORFRAMES_DISABLE
))

	)

175 
	#IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES
(
CMD
è(((CMDè=ð
ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE
) || \

176 ((
CMD
è=ð
ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE
))

	)

177 
	#IS_ETH_RECEIVE_THRESHOLD_CONTROL
(
THRESHOLD
è(((THRESHOLDè=ð
ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES
) || \

178 ((
THRESHOLD
è=ð
ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES
) || \

179 ((
THRESHOLD
è=ð
ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES
) || \

180 ((
THRESHOLD
è=ð
ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES
))

	)

181 
	#IS_ETH_SECOND_FRAME_OPERATE
(
CMD
è(((CMDè=ð
ETH_SECONDFRAMEOPERARTE_ENABLE
) || \

182 ((
CMD
è=ð
ETH_SECONDFRAMEOPERARTE_DISABLE
))

	)

183 
	#IS_ETH_ADDRESS_ALIGNED_BEATS
(
CMD
è(((CMDè=ð
ETH_ADDRESSALIGNEDBEATS_ENABLE
) || \

184 ((
CMD
è=ð
ETH_ADDRESSALIGNEDBEATS_DISABLE
))

	)

185 
	#IS_ETH_FIXED_BURST
(
CMD
è(((CMDè=ð
ETH_FIXEDBURST_ENABLE
) || \

186 ((
CMD
è=ð
ETH_FIXEDBURST_DISABLE
))

	)

187 
	#IS_ETH_RXDMA_BURST_LENGTH
(
LENGTH
è(((LENGTHè=ð
ETH_RXDMABURSTLENGTH_1BEAT
) || \

188 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_2BEAT
) || \

189 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4BEAT
) || \

190 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_8BEAT
) || \

191 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_16BEAT
) || \

192 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_32BEAT
) || \

193 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_4BEAT
) || \

194 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_8BEAT
) || \

195 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_16BEAT
) || \

196 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_32BEAT
) || \

197 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_64BEAT
) || \

198 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_128BEAT
))

	)

199 
	#IS_ETH_TXDMA_BURST_LENGTH
(
LENGTH
è(((LENGTHè=ð
ETH_TXDMABURSTLENGTH_1BEAT
) || \

200 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_2BEAT
) || \

201 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4BEAT
) || \

202 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_8BEAT
) || \

203 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_16BEAT
) || \

204 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_32BEAT
) || \

205 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_4BEAT
) || \

206 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_8BEAT
) || \

207 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_16BEAT
) || \

208 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_32BEAT
) || \

209 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_64BEAT
) || \

210 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_128BEAT
))

	)

211 
	#IS_ETH_DMA_DESC_SKIP_LENGTH
(
LENGTH
è((LENGTHè<ð0x1FU)

	)

212 
	#IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX
(
RATIO
è(((RATIOè=ð
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1
) || \

213 ((
RATIO
è=ð
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1
) || \

214 ((
RATIO
è=ð
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1
) || \

215 ((
RATIO
è=ð
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1
) || \

216 ((
RATIO
è=ð
ETH_DMAARBITRATION_RXPRIORTX
))

	)

217 
	#IS_ETH_DMATXDESC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_DMATXDESC_OWN
) || \

218 ((
FLAG
è=ð
ETH_DMATXDESC_IC
) || \

219 ((
FLAG
è=ð
ETH_DMATXDESC_LS
) || \

220 ((
FLAG
è=ð
ETH_DMATXDESC_FS
) || \

221 ((
FLAG
è=ð
ETH_DMATXDESC_DC
) || \

222 ((
FLAG
è=ð
ETH_DMATXDESC_DP
) || \

223 ((
FLAG
è=ð
ETH_DMATXDESC_TTSE
) || \

224 ((
FLAG
è=ð
ETH_DMATXDESC_TER
) || \

225 ((
FLAG
è=ð
ETH_DMATXDESC_TCH
) || \

226 ((
FLAG
è=ð
ETH_DMATXDESC_TTSS
) || \

227 ((
FLAG
è=ð
ETH_DMATXDESC_IHE
) || \

228 ((
FLAG
è=ð
ETH_DMATXDESC_ES
) || \

229 ((
FLAG
è=ð
ETH_DMATXDESC_JT
) || \

230 ((
FLAG
è=ð
ETH_DMATXDESC_FF
) || \

231 ((
FLAG
è=ð
ETH_DMATXDESC_PCE
) || \

232 ((
FLAG
è=ð
ETH_DMATXDESC_LCA
) || \

233 ((
FLAG
è=ð
ETH_DMATXDESC_NC
) || \

234 ((
FLAG
è=ð
ETH_DMATXDESC_LCO
) || \

235 ((
FLAG
è=ð
ETH_DMATXDESC_EC
) || \

236 ((
FLAG
è=ð
ETH_DMATXDESC_VF
) || \

237 ((
FLAG
è=ð
ETH_DMATXDESC_CC
) || \

238 ((
FLAG
è=ð
ETH_DMATXDESC_ED
) || \

239 ((
FLAG
è=ð
ETH_DMATXDESC_UF
) || \

240 ((
FLAG
è=ð
ETH_DMATXDESC_DB
))

	)

241 
	#IS_ETH_DMA_TXDESC_SEGMENT
(
SEGMENT
è(((SEGMENTè=ð
ETH_DMATXDESC_LASTSEGMENTS
) || \

242 ((
SEGMENT
è=ð
ETH_DMATXDESC_FIRSTSEGMENT
))

	)

243 
	#IS_ETH_DMA_TXDESC_CHECKSUM
(
CHECKSUM
è(((CHECKSUMè=ð
ETH_DMATXDESC_CHECKSUMBYPASS
) || \

244 ((
CHECKSUM
è=ð
ETH_DMATXDESC_CHECKSUMIPV4HEADER
) || \

245 ((
CHECKSUM
è=ð
ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT
) || \

246 ((
CHECKSUM
è=ð
ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL
))

	)

247 
	#IS_ETH_DMATXDESC_BUFFER_SIZE
(
SIZE
è((SIZEè<ð0x1FFFU)

	)

248 
	#IS_ETH_DMARXDESC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_DMARXDESC_OWN
) || \

249 ((
FLAG
è=ð
ETH_DMARXDESC_AFM
) || \

250 ((
FLAG
è=ð
ETH_DMARXDESC_ES
) || \

251 ((
FLAG
è=ð
ETH_DMARXDESC_DE
) || \

252 ((
FLAG
è=ð
ETH_DMARXDESC_SAF
) || \

253 ((
FLAG
è=ð
ETH_DMARXDESC_LE
) || \

254 ((
FLAG
è=ð
ETH_DMARXDESC_OE
) || \

255 ((
FLAG
è=ð
ETH_DMARXDESC_VLAN
) || \

256 ((
FLAG
è=ð
ETH_DMARXDESC_FS
) || \

257 ((
FLAG
è=ð
ETH_DMARXDESC_LS
) || \

258 ((
FLAG
è=ð
ETH_DMARXDESC_IPV4HCE
) || \

259 ((
FLAG
è=ð
ETH_DMARXDESC_LC
) || \

260 ((
FLAG
è=ð
ETH_DMARXDESC_FT
) || \

261 ((
FLAG
è=ð
ETH_DMARXDESC_RWT
) || \

262 ((
FLAG
è=ð
ETH_DMARXDESC_RE
) || \

263 ((
FLAG
è=ð
ETH_DMARXDESC_DBE
) || \

264 ((
FLAG
è=ð
ETH_DMARXDESC_CE
) || \

265 ((
FLAG
è=ð
ETH_DMARXDESC_MAMPCE
))

	)

266 
	#IS_ETH_DMA_RXDESC_BUFFER
(
BUFFER
è(((BUFFERè=ð
ETH_DMARXDESC_BUFFER1
) || \

267 ((
BUFFER
è=ð
ETH_DMARXDESC_BUFFER2
))

	)

268 
	#IS_ETH_PMT_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_PMT_FLAG_WUFR
) || \

269 ((
FLAG
è=ð
ETH_PMT_FLAG_MPR
))

	)

270 
	#IS_ETH_DMA_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xC7FE1800Uè=ð0x00Uè&& ((FLAGè!ð0x00U))

	)

271 
	#IS_ETH_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_DMA_FLAG_TST
è|| ((FLAGè=ð
ETH_DMA_FLAG_PMT
) || \

272 ((
FLAG
è=ð
ETH_DMA_FLAG_MMC
è|| ((FLAGè=ð
ETH_DMA_FLAG_DATATRANSFERERROR
) || \

273 ((
FLAG
è=ð
ETH_DMA_FLAG_READWRITEERROR
è|| ((FLAGè=ð
ETH_DMA_FLAG_ACCESSERROR
) || \

274 ((
FLAG
è=ð
ETH_DMA_FLAG_NIS
è|| ((FLAGè=ð
ETH_DMA_FLAG_AIS
) || \

275 ((
FLAG
è=ð
ETH_DMA_FLAG_ER
è|| ((FLAGè=ð
ETH_DMA_FLAG_FBE
) || \

276 ((
FLAG
è=ð
ETH_DMA_FLAG_ET
è|| ((FLAGè=ð
ETH_DMA_FLAG_RWT
) || \

277 ((
FLAG
è=ð
ETH_DMA_FLAG_RPS
è|| ((FLAGè=ð
ETH_DMA_FLAG_RBU
) || \

278 ((
FLAG
è=ð
ETH_DMA_FLAG_R
è|| ((FLAGè=ð
ETH_DMA_FLAG_TU
) || \

279 ((
FLAG
è=ð
ETH_DMA_FLAG_RO
è|| ((FLAGè=ð
ETH_DMA_FLAG_TJT
) || \

280 ((
FLAG
è=ð
ETH_DMA_FLAG_TBU
è|| ((FLAGè=ð
ETH_DMA_FLAG_TPS
) || \

281 ((
FLAG
è=ð
ETH_DMA_FLAG_T
))

	)

282 
	#IS_ETH_MAC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFDF1Uè=ð0x00Uè&& ((ITè!ð0x00U))

	)

283 
	#IS_ETH_MAC_GET_IT
(
IT
è(((ITè=ð
ETH_MAC_IT_TST
è|| ((ITè=ð
ETH_MAC_IT_MMCT
) || \

284 ((
IT
è=ð
ETH_MAC_IT_MMCR
è|| ((ITè=ð
ETH_MAC_IT_MMC
) || \

285 ((
IT
è=ð
ETH_MAC_IT_PMT
))

	)

286 
	#IS_ETH_MAC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_MAC_FLAG_TST
è|| ((FLAGè=ð
ETH_MAC_FLAG_MMCT
) || \

287 ((
FLAG
è=ð
ETH_MAC_FLAG_MMCR
è|| ((FLAGè=ð
ETH_MAC_FLAG_MMC
) || \

288 ((
FLAG
è=ð
ETH_MAC_FLAG_PMT
))

	)

289 
	#IS_ETH_DMA_IT
(
IT
è((((ITè& (
ušt32_t
)0xC7FE1800Uè=ð0x00Uè&& ((ITè!ð0x00U))

	)

290 
	#IS_ETH_DMA_GET_IT
(
IT
è(((ITè=ð
ETH_DMA_IT_TST
è|| ((ITè=ð
ETH_DMA_IT_PMT
) || \

291 ((
IT
è=ð
ETH_DMA_IT_MMC
è|| ((ITè=ð
ETH_DMA_IT_NIS
) || \

292 ((
IT
è=ð
ETH_DMA_IT_AIS
è|| ((ITè=ð
ETH_DMA_IT_ER
) || \

293 ((
IT
è=ð
ETH_DMA_IT_FBE
è|| ((ITè=ð
ETH_DMA_IT_ET
) || \

294 ((
IT
è=ð
ETH_DMA_IT_RWT
è|| ((ITè=ð
ETH_DMA_IT_RPS
) || \

295 ((
IT
è=ð
ETH_DMA_IT_RBU
è|| ((ITè=ð
ETH_DMA_IT_R
) || \

296 ((
IT
è=ð
ETH_DMA_IT_TU
è|| ((ITè=ð
ETH_DMA_IT_RO
) || \

297 ((
IT
è=ð
ETH_DMA_IT_TJT
è|| ((ITè=ð
ETH_DMA_IT_TBU
) || \

298 ((
IT
è=ð
ETH_DMA_IT_TPS
è|| ((ITè=ð
ETH_DMA_IT_T
))

	)

299 
	#IS_ETH_DMA_GET_OVERFLOW
(
OVERFLOW
è(((OVERFLOWè=ð
ETH_DMA_OVERFLOW_RXFIFOCOUNTER
) || \

300 ((
OVERFLOW
è=ð
ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER
))

	)

301 
	#IS_ETH_MMC_IT
(
IT
è(((((ITè& (
ušt32_t
)0xFFDF3FFFU) == 0x00U) || (((IT) & (uint32_t)0xEFFDFF9FU) == 0x00U)) && \

302 ((
IT
è!ð0x00U))

	)

303 
	#IS_ETH_MMC_GET_IT
(
IT
è(((ITè=ð
ETH_MMC_IT_TGF
è|| ((ITè=ð
ETH_MMC_IT_TGFMSC
) || \

304 ((
IT
è=ð
ETH_MMC_IT_TGFSC
è|| ((ITè=ð
ETH_MMC_IT_RGUF
) || \

305 ((
IT
è=ð
ETH_MMC_IT_RFAE
è|| ((ITè=ð
ETH_MMC_IT_RFCE
))

	)

306 
	#IS_ETH_ENHANCED_DESCRIPTOR_FORMAT
(
CMD
è(((CMDè=ð
ETH_DMAENHANCEDDESCRIPTOR_ENABLE
) || \

307 ((
CMD
è=ð
ETH_DMAENHANCEDDESCRIPTOR_DISABLE
))

	)

317 
	#ETH_REG_WRITE_DELAY
 ((
ušt32_t
)0x00000001U)

	)

320 
	#ETH_SUCCESS
 ((
ušt32_t
)0U)

	)

321 
	#ETH_ERROR
 ((
ušt32_t
)1U)

	)

324 
	#ETH_DMATXDESC_COLLISION_COUNTSHIFT
 ((
ušt32_t
)3U)

	)

327 
	#ETH_DMATXDESC_BUFFER2_SIZESHIFT
 ((
ušt32_t
)16U)

	)

330 
	#ETH_DMARXDESC_FRAME_LENGTHSHIFT
 ((
ušt32_t
)16U)

	)

333 
	#ETH_DMARXDESC_BUFFER2_SIZESHIFT
 ((
ušt32_t
)16U)

	)

336 
	#ETH_DMARXDESC_FRAMELENGTHSHIFT
 ((
ušt32_t
)16U)

	)

339 
	#ETH_MAC_ADDR_HBASE
 (
ušt32_t
)(
ETH_MAC_BASE
 + (ušt32_t)0x40Uè

	)

340 
	#ETH_MAC_ADDR_LBASE
 (
ušt32_t
)(
ETH_MAC_BASE
 + (ušt32_t)0x44Uè

	)

343 
	#ETH_MACMIIAR_CR_MASK
 ((
ušt32_t
)0xFFFFFFE3U)

	)

346 
	#ETH_MACCR_CLEAR_MASK
 ((
ušt32_t
)0xFF20810FU)

	)

349 
	#ETH_MACFCR_CLEAR_MASK
 ((
ušt32_t
)0x0000FF41U)

	)

352 
	#ETH_DMAOMR_CLEAR_MASK
 ((
ušt32_t
)0xF8DE3F23U)

	)

355 
	#ETH_WAKEUP_REGISTER_LENGTH
 8

	)

358 
	#ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT
 17U

	)

373 
HAL_ETH_STATE_RESET
 = 0x00U,

374 
HAL_ETH_STATE_READY
 = 0x01U,

375 
HAL_ETH_STATE_BUSY
 = 0x02U,

376 
HAL_ETH_STATE_BUSY_TX
 = 0x12U,

377 
HAL_ETH_STATE_BUSY_RX
 = 0x22U,

378 
HAL_ETH_STATE_BUSY_TX_RX
 = 0x32U,

379 
HAL_ETH_STATE_BUSY_WR
 = 0x42U,

380 
HAL_ETH_STATE_BUSY_RD
 = 0x82U,

381 
HAL_ETH_STATE_TIMEOUT
 = 0x03U,

382 
HAL_ETH_STATE_ERROR
 = 0x04U

383 }
	tHAL_ETH_S‹Ty³Def
;

391 
ušt32_t
 
AutoNegÙŸtiÚ
;

396 
ušt32_t
 
S³ed
;

399 
ušt32_t
 
Du¶exMode
;

402 
ušt16_t
 
PhyAdd»ss
;

405 
ušt8_t
 *
MACAddr
;

407 
ušt32_t
 
RxMode
;

410 
ušt32_t
 
ChecksumMode
;

413 
ušt32_t
 
MedŸIÁ”çû
;

416 } 
	tETH_In™Ty³Def
;

425 
ušt32_t
 
W©chdog
;

430 
ušt32_t
 
Jabb”
;

435 
ušt32_t
 
IÁ”F¿meG­
;

438 
ušt32_t
 
C¬r›rS’£
;

441 
ušt32_t
 
ReûiveOwn
;

446 
ušt32_t
 
LoÝbackMode
;

449 
ušt32_t
 
ChecksumOfæßd
;

452 
ušt32_t
 
R‘ryT¿nsmissiÚ
;

456 
ušt32_t
 
Autom©icPadCRCSŒ
;

459 
ušt32_t
 
BackOffLim™
;

462 
ušt32_t
 
Deã¼®Check
;

465 
ušt32_t
 
ReûiveAÎ
;

468 
ušt32_t
 
SourûAddrFž‹r
;

471 
ušt32_t
 
PassCÚŒÞF¿mes
;

474 
ušt32_t
 
Brßdÿ¡F¿mesReû±iÚ
;

477 
ušt32_t
 
De¡š©iÚAddrFž‹r
;

480 
ušt32_t
 
PromiscuousMode
;

483 
ušt32_t
 
MuÉiÿ¡F¿mesFž‹r
;

486 
ušt32_t
 
Uniÿ¡F¿mesFž‹r
;

489 
ušt32_t
 
HashTabËHigh
;

492 
ušt32_t
 
HashTabËLow
;

495 
ušt32_t
 
Pau£Time
;

498 
ušt32_t
 
Z”oQuªPau£
;

501 
ušt32_t
 
Pau£LowTh»shÞd
;

505 
ušt32_t
 
Uniÿ¡Pau£F¿meD‘eù
;

509 
ušt32_t
 
ReûiveFlowCÚŒÞ
;

513 
ušt32_t
 
T¿nsm™FlowCÚŒÞ
;

517 
ušt32_t
 
VLANTagCom·risÚ
;

521 
ušt32_t
 
VLANTagId’tif›r
;

523 } 
	tETH_MACIn™Ty³Def
;

531 
ušt32_t
 
DrÝTCPIPChecksumE¼ÜF¿me
;

534 
ušt32_t
 
ReûiveStÜeFÜw¬d
;

537 
ušt32_t
 
FlushReûivedF¿me
;

540 
ušt32_t
 
T¿nsm™StÜeFÜw¬d
;

543 
ušt32_t
 
T¿nsm™Th»shÞdCÚŒÞ
;

546 
ušt32_t
 
FÜw¬dE¼ÜF¿mes
;

549 
ušt32_t
 
FÜw¬dUnd”sizedGoodF¿mes
;

553 
ušt32_t
 
ReûiveTh»shÞdCÚŒÞ
;

556 
ušt32_t
 
SecÚdF¿meO³¿‹
;

560 
ušt32_t
 
Add»ssAligÃdB—ts
;

563 
ušt32_t
 
FixedBur¡
;

566 
ušt32_t
 
RxDMABur¡L’gth
;

569 
ušt32_t
 
TxDMABur¡L’gth
;

572 
ušt32_t
 
EnhªûdDesütÜFÜm©
;

575 
ušt32_t
 
DesütÜSkL’gth
;

578 
ušt32_t
 
DMAArb™¿tiÚ
;

580 } 
	tETH_DMAIn™Ty³Def
;

589 
__IO
 
ušt32_t
 
Stus
;

591 
ušt32_t
 
CÚŒÞBufãrSize
;

593 
ušt32_t
 
Bufãr1Addr
;

595 
ušt32_t
 
Bufãr2NextDescAddr
;

598 
ušt32_t
 
Ex‹ndedStus
;

600 
ušt32_t
 
Re£rved1
;

602 
ušt32_t
 
TimeSmpLow
;

604 
ušt32_t
 
TimeSmpHigh
;

606 } 
	tETH_DMADescTy³Def
;

613 
ETH_DMADescTy³Def
 *
FSRxDesc
;

615 
ETH_DMADescTy³Def
 *
LSRxDesc
;

617 
ušt32_t
 
SegCouÁ
;

619 
ušt32_t
 
Ëngth
;

621 
ušt32_t
 
bufãr
;

623 } 
	tETH_DMARxF¿meInfos
;

631 
ETH_Ty³Def
 *
In¡ªû
;

633 
ETH_In™Ty³Def
 
In™
;

635 
ušt32_t
 
LškStus
;

637 
ETH_DMADescTy³Def
 *
RxDesc
;

639 
ETH_DMADescTy³Def
 *
TxDesc
;

641 
ETH_DMARxF¿meInfos
 
RxF¿meInfos
;

643 
__IO
 
HAL_ETH_S‹Ty³Def
 
S‹
;

645 
HAL_LockTy³Def
 
Lock
;

647 } 
	tETH_HªdËTy³Def
;

661 
	#ETH_MAX_PACKET_SIZE
 ((
ušt32_t
)1524Uè

	)

662 
	#ETH_HEADER
 ((
ušt32_t
)14Uè

	)

663 
	#ETH_CRC
 ((
ušt32_t
)4Uè

	)

664 
	#ETH_EXTRA
 ((
ušt32_t
)2Uè

	)

665 
	#ETH_VLAN_TAG
 ((
ušt32_t
)4Uè

	)

666 
	#ETH_MIN_ETH_PAYLOAD
 ((
ušt32_t
)46Uè

	)

667 
	#ETH_MAX_ETH_PAYLOAD
 ((
ušt32_t
)1500Uè

	)

668 
	#ETH_JUMBO_FRAME_PAYLOAD
 ((
ušt32_t
)9000Uè

	)

687 #iâdeà
ETH_RX_BUF_SIZE


688 
	#ETH_RX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

692 #iâdeà
ETH_RXBUFNB


693 
	#ETH_RXBUFNB
 ((
ušt32_t
)5Uè

	)

714 #iâdeà
ETH_TX_BUF_SIZE


715 
	#ETH_TX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

719 #iâdeà
ETH_TXBUFNB


720 
	#ETH_TXBUFNB
 ((
ušt32_t
)5Uè

	)

747 
	#ETH_DMATXDESC_OWN
 ((
ušt32_t
)0x80000000Uè

	)

748 
	#ETH_DMATXDESC_IC
 ((
ušt32_t
)0x40000000Uè

	)

749 
	#ETH_DMATXDESC_LS
 ((
ušt32_t
)0x20000000Uè

	)

750 
	#ETH_DMATXDESC_FS
 ((
ušt32_t
)0x10000000Uè

	)

751 
	#ETH_DMATXDESC_DC
 ((
ušt32_t
)0x08000000Uè

	)

752 
	#ETH_DMATXDESC_DP
 ((
ušt32_t
)0x04000000Uè

	)

753 
	#ETH_DMATXDESC_TTSE
 ((
ušt32_t
)0x02000000Uè

	)

754 
	#ETH_DMATXDESC_CIC
 ((
ušt32_t
)0x00C00000Uè

	)

755 
	#ETH_DMATXDESC_CIC_BYPASS
 ((
ušt32_t
)0x00000000Uè

	)

756 
	#ETH_DMATXDESC_CIC_IPV4HEADER
 ((
ušt32_t
)0x00400000Uè

	)

757 
	#ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT
 ((
ušt32_t
)0x00800000Uè

	)

758 
	#ETH_DMATXDESC_CIC_TCPUDPICMP_FULL
 ((
ušt32_t
)0x00C00000Uè

	)

759 
	#ETH_DMATXDESC_TER
 ((
ušt32_t
)0x00200000Uè

	)

760 
	#ETH_DMATXDESC_TCH
 ((
ušt32_t
)0x00100000Uè

	)

761 
	#ETH_DMATXDESC_TTSS
 ((
ušt32_t
)0x00020000Uè

	)

762 
	#ETH_DMATXDESC_IHE
 ((
ušt32_t
)0x00010000Uè

	)

763 
	#ETH_DMATXDESC_ES
 ((
ušt32_t
)0x00008000Uè

	)

764 
	#ETH_DMATXDESC_JT
 ((
ušt32_t
)0x00004000Uè

	)

765 
	#ETH_DMATXDESC_FF
 ((
ušt32_t
)0x00002000Uè

	)

766 
	#ETH_DMATXDESC_PCE
 ((
ušt32_t
)0x00001000Uè

	)

767 
	#ETH_DMATXDESC_LCA
 ((
ušt32_t
)0x00000800Uè

	)

768 
	#ETH_DMATXDESC_NC
 ((
ušt32_t
)0x00000400Uè

	)

769 
	#ETH_DMATXDESC_LCO
 ((
ušt32_t
)0x00000200Uè

	)

770 
	#ETH_DMATXDESC_EC
 ((
ušt32_t
)0x00000100Uè

	)

771 
	#ETH_DMATXDESC_VF
 ((
ušt32_t
)0x00000080Uè

	)

772 
	#ETH_DMATXDESC_CC
 ((
ušt32_t
)0x00000078Uè

	)

773 
	#ETH_DMATXDESC_ED
 ((
ušt32_t
)0x00000004Uè

	)

774 
	#ETH_DMATXDESC_UF
 ((
ušt32_t
)0x00000002Uè

	)

775 
	#ETH_DMATXDESC_DB
 ((
ušt32_t
)0x00000001Uè

	)

780 
	#ETH_DMATXDESC_TBS2
 ((
ušt32_t
)0x1FFF0000Uè

	)

781 
	#ETH_DMATXDESC_TBS1
 ((
ušt32_t
)0x00001FFFUè

	)

786 
	#ETH_DMATXDESC_B1AP
 ((
ušt32_t
)0xFFFFFFFFUè

	)

791 
	#ETH_DMATXDESC_B2AP
 ((
ušt32_t
)0xFFFFFFFFUè

	)

800 
	#ETH_DMAPTPTXDESC_TTSL
 ((
ušt32_t
)0xFFFFFFFFUè

	)

803 
	#ETH_DMAPTPTXDESC_TTSH
 ((
ušt32_t
)0xFFFFFFFFUè

	)

828 
	#ETH_DMARXDESC_OWN
 ((
ušt32_t
)0x80000000Uè

	)

829 
	#ETH_DMARXDESC_AFM
 ((
ušt32_t
)0x40000000Uè

	)

830 
	#ETH_DMARXDESC_FL
 ((
ušt32_t
)0x3FFF0000Uè

	)

831 
	#ETH_DMARXDESC_ES
 ((
ušt32_t
)0x00008000Uè

	)

832 
	#ETH_DMARXDESC_DE
 ((
ušt32_t
)0x00004000Uè

	)

833 
	#ETH_DMARXDESC_SAF
 ((
ušt32_t
)0x00002000Uè

	)

834 
	#ETH_DMARXDESC_LE
 ((
ušt32_t
)0x00001000Uè

	)

835 
	#ETH_DMARXDESC_OE
 ((
ušt32_t
)0x00000800Uè

	)

836 
	#ETH_DMARXDESC_VLAN
 ((
ušt32_t
)0x00000400Uè

	)

837 
	#ETH_DMARXDESC_FS
 ((
ušt32_t
)0x00000200Uè

	)

838 
	#ETH_DMARXDESC_LS
 ((
ušt32_t
)0x00000100Uè

	)

839 
	#ETH_DMARXDESC_IPV4HCE
 ((
ušt32_t
)0x00000080Uè

	)

840 
	#ETH_DMARXDESC_LC
 ((
ušt32_t
)0x00000040Uè

	)

841 
	#ETH_DMARXDESC_FT
 ((
ušt32_t
)0x00000020Uè

	)

842 
	#ETH_DMARXDESC_RWT
 ((
ušt32_t
)0x00000010Uè

	)

843 
	#ETH_DMARXDESC_RE
 ((
ušt32_t
)0x00000008Uè

	)

844 
	#ETH_DMARXDESC_DBE
 ((
ušt32_t
)0x00000004Uè

	)

845 
	#ETH_DMARXDESC_CE
 ((
ušt32_t
)0x00000002Uè

	)

846 
	#ETH_DMARXDESC_MAMPCE
 ((
ušt32_t
)0x00000001Uè

	)

851 
	#ETH_DMARXDESC_DIC
 ((
ušt32_t
)0x80000000Uè

	)

852 
	#ETH_DMARXDESC_RBS2
 ((
ušt32_t
)0x1FFF0000Uè

	)

853 
	#ETH_DMARXDESC_RER
 ((
ušt32_t
)0x00008000Uè

	)

854 
	#ETH_DMARXDESC_RCH
 ((
ušt32_t
)0x00004000Uè

	)

855 
	#ETH_DMARXDESC_RBS1
 ((
ušt32_t
)0x00001FFFUè

	)

860 
	#ETH_DMARXDESC_B1AP
 ((
ušt32_t
)0xFFFFFFFFUè

	)

865 
	#ETH_DMARXDESC_B2AP
 ((
ušt32_t
)0xFFFFFFFFUè

	)

878 
	#ETH_DMAPTPRXDESC_PTPV
 ((
ušt32_t
)0x00002000Uè

	)

879 
	#ETH_DMAPTPRXDESC_PTPFT
 ((
ušt32_t
)0x00001000Uè

	)

880 
	#ETH_DMAPTPRXDESC_PTPMT
 ((
ušt32_t
)0x00000F00Uè

	)

881 
	#ETH_DMAPTPRXDESC_PTPMT_SYNC
 ((
ušt32_t
)0x00000100Uè

	)

882 
	#ETH_DMAPTPRXDESC_PTPMT_FOLLOWUP
 ((
ušt32_t
)0x00000200Uè

	)

883 
	#ETH_DMAPTPRXDESC_PTPMT_DELAYREQ
 ((
ušt32_t
)0x00000300Uè

	)

884 
	#ETH_DMAPTPRXDESC_PTPMT_DELAYRESP
 ((
ušt32_t
)0x00000400Uè

	)

885 
	#ETH_DMAPTPRXDESC_PTPMT_PDELAYREQ_ANNOUNCE
 ((
ušt32_t
)0x00000500Uè

	)

886 
	#ETH_DMAPTPRXDESC_PTPMT_PDELAYRESP_MANAG
 ((
ušt32_t
)0x00000600Uè

	)

887 
	#ETH_DMAPTPRXDESC_PTPMT_PDELAYRESPFOLLOWUP_SIGNAL
 ((
ušt32_t
)0x00000700Uè

	)

888 
	#ETH_DMAPTPRXDESC_IPV6PR
 ((
ušt32_t
)0x00000080Uè

	)

889 
	#ETH_DMAPTPRXDESC_IPV4PR
 ((
ušt32_t
)0x00000040Uè

	)

890 
	#ETH_DMAPTPRXDESC_IPCB
 ((
ušt32_t
)0x00000020Uè

	)

891 
	#ETH_DMAPTPRXDESC_IPPE
 ((
ušt32_t
)0x00000010Uè

	)

892 
	#ETH_DMAPTPRXDESC_IPHE
 ((
ušt32_t
)0x00000008Uè

	)

893 
	#ETH_DMAPTPRXDESC_IPPT
 ((
ušt32_t
)0x00000007Uè

	)

894 
	#ETH_DMAPTPRXDESC_IPPT_UDP
 ((
ušt32_t
)0x00000001Uè

	)

895 
	#ETH_DMAPTPRXDESC_IPPT_TCP
 ((
ušt32_t
)0x00000002Uè

	)

896 
	#ETH_DMAPTPRXDESC_IPPT_ICMP
 ((
ušt32_t
)0x00000003Uè

	)

899 
	#ETH_DMAPTPRXDESC_RTSL
 ((
ušt32_t
)0xFFFFFFFFUè

	)

902 
	#ETH_DMAPTPRXDESC_RTSH
 ((
ušt32_t
)0xFFFFFFFFUè

	)

909 
	#ETH_AUTONEGOTIATION_ENABLE
 ((
ušt32_t
)0x00000001U)

	)

910 
	#ETH_AUTONEGOTIATION_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

918 
	#ETH_SPEED_10M
 ((
ušt32_t
)0x00000000U)

	)

919 
	#ETH_SPEED_100M
 ((
ušt32_t
)0x00004000U)

	)

927 
	#ETH_MODE_FULLDUPLEX
 ((
ušt32_t
)0x00000800U)

	)

928 
	#ETH_MODE_HALFDUPLEX
 ((
ušt32_t
)0x00000000U)

	)

935 
	#ETH_RXPOLLING_MODE
 ((
ušt32_t
)0x00000000U)

	)

936 
	#ETH_RXINTERRUPT_MODE
 ((
ušt32_t
)0x00000001U)

	)

944 
	#ETH_CHECKSUM_BY_HARDWARE
 ((
ušt32_t
)0x00000000U)

	)

945 
	#ETH_CHECKSUM_BY_SOFTWARE
 ((
ušt32_t
)0x00000001U)

	)

953 
	#ETH_MEDIA_INTERFACE_MII
 ((
ušt32_t
)0x00000000U)

	)

954 
	#ETH_MEDIA_INTERFACE_RMII
 ((
ušt32_t
)
SYSCFG_PMC_MII_RMII_SEL
)

	)

962 
	#ETH_WATCHDOG_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

963 
	#ETH_WATCHDOG_DISABLE
 ((
ušt32_t
)0x00800000U)

	)

971 
	#ETH_JABBER_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

972 
	#ETH_JABBER_DISABLE
 ((
ušt32_t
)0x00400000U)

	)

980 
	#ETH_INTERFRAMEGAP_96BIT
 ((
ušt32_t
)0x00000000Uè

	)

981 
	#ETH_INTERFRAMEGAP_88BIT
 ((
ušt32_t
)0x00020000Uè

	)

982 
	#ETH_INTERFRAMEGAP_80BIT
 ((
ušt32_t
)0x00040000Uè

	)

983 
	#ETH_INTERFRAMEGAP_72BIT
 ((
ušt32_t
)0x00060000Uè

	)

984 
	#ETH_INTERFRAMEGAP_64BIT
 ((
ušt32_t
)0x00080000Uè

	)

985 
	#ETH_INTERFRAMEGAP_56BIT
 ((
ušt32_t
)0x000A0000Uè

	)

986 
	#ETH_INTERFRAMEGAP_48BIT
 ((
ušt32_t
)0x000C0000Uè

	)

987 
	#ETH_INTERFRAMEGAP_40BIT
 ((
ušt32_t
)0x000E0000Uè

	)

995 
	#ETH_CARRIERSENCE_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

996 
	#ETH_CARRIERSENCE_DISABLE
 ((
ušt32_t
)0x00010000U)

	)

1004 
	#ETH_RECEIVEOWN_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

1005 
	#ETH_RECEIVEOWN_DISABLE
 ((
ušt32_t
)0x00002000U)

	)

1013 
	#ETH_LOOPBACKMODE_ENABLE
 ((
ušt32_t
)0x00001000U)

	)

1014 
	#ETH_LOOPBACKMODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1022 
	#ETH_CHECKSUMOFFLAOD_ENABLE
 ((
ušt32_t
)0x00000400U)

	)

1023 
	#ETH_CHECKSUMOFFLAOD_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1031 
	#ETH_RETRYTRANSMISSION_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

1032 
	#ETH_RETRYTRANSMISSION_DISABLE
 ((
ušt32_t
)0x00000200U)

	)

1040 
	#ETH_AUTOMATICPADCRCSTRIP_ENABLE
 ((
ušt32_t
)0x00000080U)

	)

1041 
	#ETH_AUTOMATICPADCRCSTRIP_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1049 
	#ETH_BACKOFFLIMIT_10
 ((
ušt32_t
)0x00000000U)

	)

1050 
	#ETH_BACKOFFLIMIT_8
 ((
ušt32_t
)0x00000020U)

	)

1051 
	#ETH_BACKOFFLIMIT_4
 ((
ušt32_t
)0x00000040U)

	)

1052 
	#ETH_BACKOFFLIMIT_1
 ((
ušt32_t
)0x00000060U)

	)

1060 
	#ETH_DEFFERRALCHECK_ENABLE
 ((
ušt32_t
)0x00000010U)

	)

1061 
	#ETH_DEFFERRALCHECK_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1069 
	#ETH_RECEIVEALL_ENABLE
 ((
ušt32_t
)0x80000000U)

	)

1070 
	#ETH_RECEIVEAÎ_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1078 
	#ETH_SOURCEADDRFILTER_NORMAL_ENABLE
 ((
ušt32_t
)0x00000200U)

	)

1079 
	#ETH_SOURCEADDRFILTER_INVERSE_ENABLE
 ((
ušt32_t
)0x00000300U)

	)

1080 
	#ETH_SOURCEADDRFILTER_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1088 
	#ETH_PASSCONTROLFRAMES_BLOCKALL
 ((
ušt32_t
)0x00000040Uè

	)

1089 
	#ETH_PASSCONTROLFRAMES_FORWARDALL
 ((
ušt32_t
)0x00000080Uè

	)

1090 
	#ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER
 ((
ušt32_t
)0x000000C0Uè

	)

1098 
	#ETH_BROADCASTFRAMESRECEPTION_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

1099 
	#ETH_BROADCASTFRAMESRECEPTION_DISABLE
 ((
ušt32_t
)0x00000020U)

	)

1107 
	#ETH_DESTINATIONADDRFILTER_NORMAL
 ((
ušt32_t
)0x00000000U)

	)

1108 
	#ETH_DESTINATIONADDRFILTER_INVERSE
 ((
ušt32_t
)0x00000008U)

	)

1116 
	#ETH_PROMISCUOUS_MODE_ENABLE
 ((
ušt32_t
)0x00000001U)

	)

1117 
	#ETH_PROMISCUOUS_MODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1125 
	#ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE
 ((
ušt32_t
)0x00000404U)

	)

1126 
	#ETH_MULTICASTFRAMESFILTER_HASHTABLE
 ((
ušt32_t
)0x00000004U)

	)

1127 
	#ETH_MULTICASTFRAMESFILTER_PERFECT
 ((
ušt32_t
)0x00000000U)

	)

1128 
	#ETH_MULTICASTFRAMESFILTER_NONE
 ((
ušt32_t
)0x00000010U)

	)

1136 
	#ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE
 ((
ušt32_t
)0x00000402U)

	)

1137 
	#ETH_UNICASTFRAMESFILTER_HASHTABLE
 ((
ušt32_t
)0x00000002U)

	)

1138 
	#ETH_UNICASTFRAMESFILTER_PERFECT
 ((
ušt32_t
)0x00000000U)

	)

1146 
	#ETH_ZEROQUANTAPAUSE_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

1147 
	#ETH_ZEROQUANTAPAUSE_DISABLE
 ((
ušt32_t
)0x00000080U)

	)

1155 
	#ETH_PAUSELOWTHRESHOLD_MINUS4
 ((
ušt32_t
)0x00000000Uè

	)

1156 
	#ETH_PAUSELOWTHRESHOLD_MINUS28
 ((
ušt32_t
)0x00000010Uè

	)

1157 
	#ETH_PAUSELOWTHRESHOLD_MINUS144
 ((
ušt32_t
)0x00000020Uè

	)

1158 
	#ETH_PAUSELOWTHRESHOLD_MINUS256
 ((
ušt32_t
)0x00000030Uè

	)

1166 
	#ETH_UNICASTPAUSEFRAMEDETECT_ENABLE
 ((
ušt32_t
)0x00000008U)

	)

1167 
	#ETH_UNICASTPAUSEFRAMEDETECT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1175 
	#ETH_RECEIVEFLOWCONTROL_ENABLE
 ((
ušt32_t
)0x00000004U)

	)

1176 
	#ETH_RECEIVEFLOWCONTROL_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1184 
	#ETH_TRANSMITFLOWCONTROL_ENABLE
 ((
ušt32_t
)0x00000002U)

	)

1185 
	#ETH_TRANSMITFLOWCONTROL_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1193 
	#ETH_VLANTAGCOMPARISON_12BIT
 ((
ušt32_t
)0x00010000U)

	)

1194 
	#ETH_VLANTAGCOMPARISON_16BIT
 ((
ušt32_t
)0x00000000U)

	)

1202 
	#ETH_MAC_ADDRESS0
 ((
ušt32_t
)0x00000000U)

	)

1203 
	#ETH_MAC_ADDRESS1
 ((
ušt32_t
)0x00000008U)

	)

1204 
	#ETH_MAC_ADDRESS2
 ((
ušt32_t
)0x00000010U)

	)

1205 
	#ETH_MAC_ADDRESS3
 ((
ušt32_t
)0x00000018U)

	)

1213 
	#ETH_MAC_ADDRESSFILTER_SA
 ((
ušt32_t
)0x00000000U)

	)

1214 
	#ETH_MAC_ADDRESSFILTER_DA
 ((
ušt32_t
)0x00000008U)

	)

1222 
	#ETH_MAC_ADDRESSMASK_BYTE6
 ((
ušt32_t
)0x20000000Uè

	)

1223 
	#ETH_MAC_ADDRESSMASK_BYTE5
 ((
ušt32_t
)0x10000000Uè

	)

1224 
	#ETH_MAC_ADDRESSMASK_BYTE4
 ((
ušt32_t
)0x08000000Uè

	)

1225 
	#ETH_MAC_ADDRESSMASK_BYTE3
 ((
ušt32_t
)0x04000000Uè

	)

1226 
	#ETH_MAC_ADDRESSMASK_BYTE2
 ((
ušt32_t
)0x02000000Uè

	)

1227 
	#ETH_MAC_ADDRESSMASK_BYTE1
 ((
ušt32_t
)0x01000000Uè

	)

1235 
	#ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

1236 
	#ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE
 ((
ušt32_t
)0x04000000U)

	)

1244 
	#ETH_RECEIVESTOREFORWARD_ENABLE
 ((
ušt32_t
)0x02000000U)

	)

1245 
	#ETH_RECEIVESTOREFORWARD_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1253 
	#ETH_FLUSHRECEIVEDFRAME_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

1254 
	#ETH_FLUSHRECEIVEDFRAME_DISABLE
 ((
ušt32_t
)0x01000000U)

	)

1262 
	#ETH_TRANSMITSTOREFORWARD_ENABLE
 ((
ušt32_t
)0x00200000U)

	)

1263 
	#ETH_TRANSMITSTOREFORWARD_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1271 
	#ETH_TRANSMITTHRESHOLDCONTROL_64BYTES
 ((
ušt32_t
)0x00000000Uè

	)

1272 
	#ETH_TRANSMITTHRESHOLDCONTROL_128BYTES
 ((
ušt32_t
)0x00004000Uè

	)

1273 
	#ETH_TRANSMITTHRESHOLDCONTROL_192BYTES
 ((
ušt32_t
)0x00008000Uè

	)

1274 
	#ETH_TRANSMITTHRESHOLDCONTROL_256BYTES
 ((
ušt32_t
)0x0000C000Uè

	)

1275 
	#ETH_TRANSMITTHRESHOLDCONTROL_40BYTES
 ((
ušt32_t
)0x00010000Uè

	)

1276 
	#ETH_TRANSMITTHRESHOLDCONTROL_32BYTES
 ((
ušt32_t
)0x00014000Uè

	)

1277 
	#ETH_TRANSMITTHRESHOLDCONTROL_24BYTES
 ((
ušt32_t
)0x00018000Uè

	)

1278 
	#ETH_TRANSMITTHRESHOLDCONTROL_16BYTES
 ((
ušt32_t
)0x0001C000Uè

	)

1286 
	#ETH_FORWARDERRORFRAMES_ENABLE
 ((
ušt32_t
)0x00000080U)

	)

1287 
	#ETH_FORWARDERRORFRAMES_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1295 
	#ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE
 ((
ušt32_t
)0x00000040U)

	)

1296 
	#ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1304 
	#ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES
 ((
ušt32_t
)0x00000000Uè

	)

1305 
	#ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES
 ((
ušt32_t
)0x00000008Uè

	)

1306 
	#ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES
 ((
ušt32_t
)0x00000010Uè

	)

1307 
	#ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES
 ((
ušt32_t
)0x00000018Uè

	)

1315 
	#ETH_SECONDFRAMEOPERARTE_ENABLE
 ((
ušt32_t
)0x00000004U)

	)

1316 
	#ETH_SECONDFRAMEOPERARTE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1324 
	#ETH_ADDRESSALIGNEDBEATS_ENABLE
 ((
ušt32_t
)0x02000000U)

	)

1325 
	#ETH_ADDRESSALIGNEDBEATS_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1333 
	#ETH_FIXEDBURST_ENABLE
 ((
ušt32_t
)0x00010000U)

	)

1334 
	#ETH_FIXEDBURST_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1342 
	#ETH_RXDMABURSTLENGTH_1BEAT
 ((
ušt32_t
)0x00020000Uè

	)

1343 
	#ETH_RXDMABURSTLENGTH_2BEAT
 ((
ušt32_t
)0x00040000Uè

	)

1344 
	#ETH_RXDMABURSTLENGTH_4BEAT
 ((
ušt32_t
)0x00080000Uè

	)

1345 
	#ETH_RXDMABURSTLENGTH_8BEAT
 ((
ušt32_t
)0x00100000Uè

	)

1346 
	#ETH_RXDMABURSTLENGTH_16BEAT
 ((
ušt32_t
)0x00200000Uè

	)

1347 
	#ETH_RXDMABURSTLENGTH_32BEAT
 ((
ušt32_t
)0x00400000Uè

	)

1348 
	#ETH_RXDMABURSTLENGTH_4XPBL_4BEAT
 ((
ušt32_t
)0x01020000Uè

	)

1349 
	#ETH_RXDMABURSTLENGTH_4XPBL_8BEAT
 ((
ušt32_t
)0x01040000Uè

	)

1350 
	#ETH_RXDMABURSTLENGTH_4XPBL_16BEAT
 ((
ušt32_t
)0x01080000Uè

	)

1351 
	#ETH_RXDMABURSTLENGTH_4XPBL_32BEAT
 ((
ušt32_t
)0x01100000Uè

	)

1352 
	#ETH_RXDMABURSTLENGTH_4XPBL_64BEAT
 ((
ušt32_t
)0x01200000Uè

	)

1353 
	#ETH_RXDMABURSTLENGTH_4XPBL_128BEAT
 ((
ušt32_t
)0x01400000Uè

	)

1361 
	#ETH_TXDMABURSTLENGTH_1BEAT
 ((
ušt32_t
)0x00000100Uè

	)

1362 
	#ETH_TXDMABURSTLENGTH_2BEAT
 ((
ušt32_t
)0x00000200Uè

	)

1363 
	#ETH_TXDMABURSTLENGTH_4BEAT
 ((
ušt32_t
)0x00000400Uè

	)

1364 
	#ETH_TXDMABURSTLENGTH_8BEAT
 ((
ušt32_t
)0x00000800Uè

	)

1365 
	#ETH_TXDMABURSTLENGTH_16BEAT
 ((
ušt32_t
)0x00001000Uè

	)

1366 
	#ETH_TXDMABURSTLENGTH_32BEAT
 ((
ušt32_t
)0x00002000Uè

	)

1367 
	#ETH_TXDMABURSTLENGTH_4XPBL_4BEAT
 ((
ušt32_t
)0x01000100Uè

	)

1368 
	#ETH_TXDMABURSTLENGTH_4XPBL_8BEAT
 ((
ušt32_t
)0x01000200Uè

	)

1369 
	#ETH_TXDMABURSTLENGTH_4XPBL_16BEAT
 ((
ušt32_t
)0x01000400Uè

	)

1370 
	#ETH_TXDMABURSTLENGTH_4XPBL_32BEAT
 ((
ušt32_t
)0x01000800Uè

	)

1371 
	#ETH_TXDMABURSTLENGTH_4XPBL_64BEAT
 ((
ušt32_t
)0x01001000Uè

	)

1372 
	#ETH_TXDMABURSTLENGTH_4XPBL_128BEAT
 ((
ušt32_t
)0x01002000Uè

	)

1380 
	#ETH_DMAENHANCEDDESCRIPTOR_ENABLE
 ((
ušt32_t
)0x00000080U)

	)

1381 
	#ETH_DMAENHANCEDDESCRIPTOR_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

1389 
	#ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1
 ((
ušt32_t
)0x00000000U)

	)

1390 
	#ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1
 ((
ušt32_t
)0x00004000U)

	)

1391 
	#ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1
 ((
ušt32_t
)0x00008000U)

	)

1392 
	#ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1
 ((
ušt32_t
)0x0000C000U)

	)

1393 
	#ETH_DMAARBITRATION_RXPRIORTX
 ((
ušt32_t
)0x00000002U)

	)

1401 
	#ETH_DMATXDESC_LASTSEGMENTS
 ((
ušt32_t
)0x40000000Uè

	)

1402 
	#ETH_DMATXDESC_FIRSTSEGMENT
 ((
ušt32_t
)0x20000000Uè

	)

1410 
	#ETH_DMATXDESC_CHECKSUMBYPASS
 ((
ušt32_t
)0x00000000Uè

	)

1411 
	#ETH_DMATXDESC_CHECKSUMIPV4HEADER
 ((
ušt32_t
)0x00400000Uè

	)

1412 
	#ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT
 ((
ušt32_t
)0x00800000Uè

	)

1413 
	#ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL
 ((
ušt32_t
)0x00C00000Uè

	)

1421 
	#ETH_DMARXDESC_BUFFER1
 ((
ušt32_t
)0x00000000Uè

	)

1422 
	#ETH_DMARXDESC_BUFFER2
 ((
ušt32_t
)0x00000001Uè

	)

1430 
	#ETH_PMT_FLAG_WUFFRPR
 ((
ušt32_t
)0x80000000Uè

	)

1431 
	#ETH_PMT_FLAG_WUFR
 ((
ušt32_t
)0x00000040Uè

	)

1432 
	#ETH_PMT_FLAG_MPR
 ((
ušt32_t
)0x00000020Uè

	)

1440 
	#ETH_MMC_IT_TGF
 ((
ušt32_t
)0x00200000Uè

	)

1441 
	#ETH_MMC_IT_TGFMSC
 ((
ušt32_t
)0x00008000Uè

	)

1442 
	#ETH_MMC_IT_TGFSC
 ((
ušt32_t
)0x00004000Uè

	)

1450 
	#ETH_MMC_IT_RGUF
 ((
ušt32_t
)0x10020000Uè

	)

1451 
	#ETH_MMC_IT_RFAE
 ((
ušt32_t
)0x10000040Uè

	)

1452 
	#ETH_MMC_IT_RFCE
 ((
ušt32_t
)0x10000020Uè

	)

1460 
	#ETH_MAC_FLAG_TST
 ((
ušt32_t
)0x00000200Uè

	)

1461 
	#ETH_MAC_FLAG_MMCT
 ((
ušt32_t
)0x00000040Uè

	)

1462 
	#ETH_MAC_FLAG_MMCR
 ((
ušt32_t
)0x00000020Uè

	)

1463 
	#ETH_MAC_FLAG_MMC
 ((
ušt32_t
)0x00000010Uè

	)

1464 
	#ETH_MAC_FLAG_PMT
 ((
ušt32_t
)0x00000008Uè

	)

1472 
	#ETH_DMA_FLAG_TST
 ((
ušt32_t
)0x20000000Uè

	)

1473 
	#ETH_DMA_FLAG_PMT
 ((
ušt32_t
)0x10000000Uè

	)

1474 
	#ETH_DMA_FLAG_MMC
 ((
ušt32_t
)0x08000000Uè

	)

1475 
	#ETH_DMA_FLAG_DATATRANSFERERROR
 ((
ušt32_t
)0x00800000Uè

	)

1476 
	#ETH_DMA_FLAG_READWRITEERROR
 ((
ušt32_t
)0x01000000Uè

	)

1477 
	#ETH_DMA_FLAG_ACCESSERROR
 ((
ušt32_t
)0x02000000Uè

	)

1478 
	#ETH_DMA_FLAG_NIS
 ((
ušt32_t
)0x00010000Uè

	)

1479 
	#ETH_DMA_FLAG_AIS
 ((
ušt32_t
)0x00008000Uè

	)

1480 
	#ETH_DMA_FLAG_ER
 ((
ušt32_t
)0x00004000Uè

	)

1481 
	#ETH_DMA_FLAG_FBE
 ((
ušt32_t
)0x00002000Uè

	)

1482 
	#ETH_DMA_FLAG_ET
 ((
ušt32_t
)0x00000400Uè

	)

1483 
	#ETH_DMA_FLAG_RWT
 ((
ušt32_t
)0x00000200Uè

	)

1484 
	#ETH_DMA_FLAG_RPS
 ((
ušt32_t
)0x00000100Uè

	)

1485 
	#ETH_DMA_FLAG_RBU
 ((
ušt32_t
)0x00000080Uè

	)

1486 
	#ETH_DMA_FLAG_R
 ((
ušt32_t
)0x00000040Uè

	)

1487 
	#ETH_DMA_FLAG_TU
 ((
ušt32_t
)0x00000020Uè

	)

1488 
	#ETH_DMA_FLAG_RO
 ((
ušt32_t
)0x00000010Uè

	)

1489 
	#ETH_DMA_FLAG_TJT
 ((
ušt32_t
)0x00000008Uè

	)

1490 
	#ETH_DMA_FLAG_TBU
 ((
ušt32_t
)0x00000004Uè

	)

1491 
	#ETH_DMA_FLAG_TPS
 ((
ušt32_t
)0x00000002Uè

	)

1492 
	#ETH_DMA_FLAG_T
 ((
ušt32_t
)0x00000001Uè

	)

1500 
	#ETH_MAC_IT_TST
 ((
ušt32_t
)0x00000200Uè

	)

1501 
	#ETH_MAC_IT_MMCT
 ((
ušt32_t
)0x00000040Uè

	)

1502 
	#ETH_MAC_IT_MMCR
 ((
ušt32_t
)0x00000020Uè

	)

1503 
	#ETH_MAC_IT_MMC
 ((
ušt32_t
)0x00000010Uè

	)

1504 
	#ETH_MAC_IT_PMT
 ((
ušt32_t
)0x00000008Uè

	)

1512 
	#ETH_DMA_IT_TST
 ((
ušt32_t
)0x20000000Uè

	)

1513 
	#ETH_DMA_IT_PMT
 ((
ušt32_t
)0x10000000Uè

	)

1514 
	#ETH_DMA_IT_MMC
 ((
ušt32_t
)0x08000000Uè

	)

1515 
	#ETH_DMA_IT_NIS
 ((
ušt32_t
)0x00010000Uè

	)

1516 
	#ETH_DMA_IT_AIS
 ((
ušt32_t
)0x00008000Uè

	)

1517 
	#ETH_DMA_IT_ER
 ((
ušt32_t
)0x00004000Uè

	)

1518 
	#ETH_DMA_IT_FBE
 ((
ušt32_t
)0x00002000Uè

	)

1519 
	#ETH_DMA_IT_ET
 ((
ušt32_t
)0x00000400Uè

	)

1520 
	#ETH_DMA_IT_RWT
 ((
ušt32_t
)0x00000200Uè

	)

1521 
	#ETH_DMA_IT_RPS
 ((
ušt32_t
)0x00000100Uè

	)

1522 
	#ETH_DMA_IT_RBU
 ((
ušt32_t
)0x00000080Uè

	)

1523 
	#ETH_DMA_IT_R
 ((
ušt32_t
)0x00000040Uè

	)

1524 
	#ETH_DMA_IT_TU
 ((
ušt32_t
)0x00000020Uè

	)

1525 
	#ETH_DMA_IT_RO
 ((
ušt32_t
)0x00000010Uè

	)

1526 
	#ETH_DMA_IT_TJT
 ((
ušt32_t
)0x00000008Uè

	)

1527 
	#ETH_DMA_IT_TBU
 ((
ušt32_t
)0x00000004Uè

	)

1528 
	#ETH_DMA_IT_TPS
 ((
ušt32_t
)0x00000002Uè

	)

1529 
	#ETH_DMA_IT_T
 ((
ušt32_t
)0x00000001Uè

	)

1537 
	#ETH_DMA_TRANSMITPROCESS_STOPPED
 ((
ušt32_t
)0x00000000Uè

	)

1538 
	#ETH_DMA_TRANSMITPROCESS_FETCHING
 ((
ušt32_t
)0x00100000Uè

	)

1539 
	#ETH_DMA_TRANSMITPROCESS_WAITING
 ((
ušt32_t
)0x00200000Uè

	)

1540 
	#ETH_DMA_TRANSMITPROCESS_READING
 ((
ušt32_t
)0x00300000Uè

	)

1541 
	#ETH_DMA_TRANSMITPROCESS_SUSPENDED
 ((
ušt32_t
)0x00600000Uè

	)

1542 
	#ETH_DMA_TRANSMITPROCESS_CLOSING
 ((
ušt32_t
)0x00700000Uè

	)

1552 
	#ETH_DMA_RECEIVEPROCESS_STOPPED
 ((
ušt32_t
)0x00000000Uè

	)

1553 
	#ETH_DMA_RECEIVEPROCESS_FETCHING
 ((
ušt32_t
)0x00020000Uè

	)

1554 
	#ETH_DMA_RECEIVEPROCESS_WAITING
 ((
ušt32_t
)0x00060000Uè

	)

1555 
	#ETH_DMA_RECEIVEPROCESS_SUSPENDED
 ((
ušt32_t
)0x00080000Uè

	)

1556 
	#ETH_DMA_RECEIVEPROCESS_CLOSING
 ((
ušt32_t
)0x000A0000Uè

	)

1557 
	#ETH_DMA_RECEIVEPROCESS_QUEUING
 ((
ušt32_t
)0x000E0000Uè

	)

1566 
	#ETH_DMA_OVERFLOW_RXFIFOCOUNTER
 ((
ušt32_t
)0x10000000Uè

	)

1567 
	#ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER
 ((
ušt32_t
)0x00010000Uè

	)

1575 
	#ETH_EXTI_LINE_WAKEUP
 ((
ušt32_t
)0x00080000Uè

	)

1595 
	#__HAL_ETH_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_ETH_STATE_RESET
)

	)

1603 
	#__HAL_ETH_DMATXDESC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
TxDesc
->
Stus
 & (__FLAG__è=ð(__FLAG__))

	)

1611 
	#__HAL_ETH_DMARXDESC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
RxDesc
->
Stus
 & (__FLAG__è=ð(__FLAG__))

	)

1618 
	#__HAL_ETH_DMARXDESC_ENABLE_IT
(
__HANDLE__
è((__HANDLE__)->
RxDesc
->
CÚŒÞBufãrSize
 &=(~(
ušt32_t
)
ETH_DMARXDESC_DIC
))

	)

1625 
	#__HAL_ETH_DMARXDESC_DISABLE_IT
(
__HANDLE__
è((__HANDLE__)->
RxDesc
->
CÚŒÞBufãrSize
 |ð
ETH_DMARXDESC_DIC
)

	)

1632 
	#__HAL_ETH_DMARXDESC_SET_OWN_BIT
(
__HANDLE__
è((__HANDLE__)->
RxDesc
->
Stus
 |ð
ETH_DMARXDESC_OWN
)

	)

1639 
	#__HAL_ETH_DMATXDESC_GET_COLLISION_COUNT
(
__HANDLE__
è(((__HANDLE__)->
TxDesc
->
Stus
 & 
ETH_DMATXDESC_CC
è>> 
ETH_DMATXDESC_COLLISION_COUNTSHIFT
)

	)

1646 
	#__HAL_ETH_DMATXDESC_SET_OWN_BIT
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_OWN
)

	)

1653 
	#__HAL_ETH_DMATXDESC_ENABLE_IT
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_IC
)

	)

1660 
	#__HAL_ETH_DMATXDESC_DISABLE_IT
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 &ð~
ETH_DMATXDESC_IC
)

	)

1673 
	#__HAL_ETH_DMATXDESC_CHECKSUM_INSERTION
(
__HANDLE__
, 
__CHECKSUM__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð(__CHECKSUM__))

	)

1680 
	#__HAL_ETH_DMATXDESC_CRC_ENABLE
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 &ð~
ETH_DMATXDESC_DC
)

	)

1687 
	#__HAL_ETH_DMATXDESC_CRC_DISABLE
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_DC
)

	)

1694 
	#__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_ENABLE
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 &ð~
ETH_DMATXDESC_DP
)

	)

1701 
	#__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_DISABLE
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_DP
)

	)

1713 
	#__HAL_ETH_MAC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MACIMR
 |ð(__INTERRUPT__))

	)

1725 
	#__HAL_ETH_MAC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MACIMR
 &ð~(__INTERRUPT__))

	)

1732 
	#__HAL_ETH_INITIATE_PAUSE_CONTROL_FRAME
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACFCR
 |ð
ETH_MACFCR_FCBBPA
)

	)

1739 
	#__HAL_ETH_GET_FLOW_CONTROL_BUSY_STATUS
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
MACFCR
 & 
ETH_MACFCR_FCBBPA
è=ðETH_MACFCR_FCBBPA)

	)

1746 
	#__HAL_ETH_BACK_PRESSURE_ACTIVATION_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACFCR
 |ð
ETH_MACFCR_FCBBPA
)

	)

1753 
	#__HAL_ETH_BACK_PRESSURE_ACTIVATION_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACFCR
 &ð~
ETH_MACFCR_FCBBPA
)

	)

1767 
	#__HAL_ETH_MAC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
MACSR
 &Ð__FLAG__)è=ðÐ__FLAG__))

	)

1776 
	#__HAL_ETH_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DMAIER
 |ð(__INTERRUPT__))

	)

1785 
	#__HAL_ETH_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DMAIER
 &ð~(__INTERRUPT__))

	)

1793 
	#__HAL_ETH_DMA_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DMASR
 =(__INTERRUPT__))

	)

1801 
	#__HAL_ETH_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
DMASR
 &Ð__FLAG__)è=ðÐ__FLAG__))

	)

1809 
	#__HAL_ETH_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
DMASR
 = (__FLAG__))

	)

1820 
	#__HAL_ETH_GET_DMA_OVERFLOW_STATUS
(
__HANDLE__
, 
__OVERFLOW__
è(((__HANDLE__)->
In¡ªû
->
DMAMFBOCR
 & (__OVERFLOW__)è=ð(__OVERFLOW__))

	)

1828 
	#__HAL_ETH_SET_RECEIVE_WATCHDOG_TIMER
(
__HANDLE__
, 
__VALUE__
è((__HANDLE__)->
In¡ªû
->
DMARSWTR
 = (__VALUE__))

	)

1836 
	#__HAL_ETH_GLOBAL_UNICAST_WAKEUP_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 |ð
ETH_MACPMTCSR_GU
)

	)

1844 
	#__HAL_ETH_GLOBAL_UNICAST_WAKEUP_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &ð~
ETH_MACPMTCSR_GU
)

	)

1851 
	#__HAL_ETH_WAKEUP_FRAME_DETECTION_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 |ð
ETH_MACPMTCSR_WFE
)

	)

1858 
	#__HAL_ETH_WAKEUP_FRAME_DETECTION_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &ð~
ETH_MACPMTCSR_WFE
)

	)

1865 
	#__HAL_ETH_MAGIC_PACKET_DETECTION_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 |ð
ETH_MACPMTCSR_MPE
)

	)

1872 
	#__HAL_ETH_MAGIC_PACKET_DETECTION_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &ð~
ETH_MACPMTCSR_WFE
)

	)

1879 
	#__HAL_ETH_POWER_DOWN_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 |ð
ETH_MACPMTCSR_PD
)

	)

1886 
	#__HAL_ETH_POWER_DOWN_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &ð~
ETH_MACPMTCSR_PD
)

	)

1898 
	#__HAL_ETH_GET_PMT_FLAG_STATUS
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &Ð__FLAG__)è=ðÐ__FLAG__))

	)

1905 
	#__HAL_ETH_MMC_COUNTER_FULL_PRESET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð(
ETH_MMCCR_MCFHP
 | 
ETH_MMCCR_MCP
))

	)

1912 
	#__HAL_ETH_MMC_COUNTER_HALF_PRESET
(
__HANDLE__
èdo{(__HANDLE__)->
In¡ªû
->
MMCCR
 &ð~
ETH_MMCCR_MCFHP
;\

1913 (
__HANDLE__
)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_MCP
;
	}
} 0)

	)

1920 
	#__HAL_ETH_MMC_COUNTER_FREEZE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_MCF
)

	)

1927 
	#__HAL_ETH_MMC_COUNTER_FREEZE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 &ð~
ETH_MMCCR_MCF
)

	)

1934 
	#__HAL_ETH_ETH_MMC_RESET_ONREAD_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_ROR
)

	)

1941 
	#__HAL_ETH_ETH_MMC_RESET_ONREAD_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 &ð~
ETH_MMCCR_ROR
)

	)

1948 
	#__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 &ð~
ETH_MMCCR_CSR
)

	)

1955 
	#__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_CSR
)

	)

1962 
	#__HAL_ETH_MMC_COUNTERS_RESET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_CR
)

	)

1974 
	#__HAL_ETH_MMC_RX_IT_ENABLE
(
__HANDLE__
, 
__INTERRUPT__
è(__HANDLE__)->
In¡ªû
->
MMCRIMR
 &ð~((__INTERRUPT__è& 0xEFFFFFFFU)

	)

1985 
	#__HAL_ETH_MMC_RX_IT_DISABLE
(
__HANDLE__
, 
__INTERRUPT__
è(__HANDLE__)->
In¡ªû
->
MMCRIMR
 |ð((__INTERRUPT__è& 0xEFFFFFFFU)

	)

1996 
	#__HAL_ETH_MMC_TX_IT_ENABLE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MMCRIMR
 &ð~ (__INTERRUPT__))

	)

2008 
	#__HAL_ETH_MMC_TX_IT_DISABLE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MMCRIMR
 |ð(__INTERRUPT__))

	)

2014 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_IT
(è
EXTI
->
IMR
 |ð(
ETH_EXTI_LINE_WAKEUP
)

	)

2020 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_IT
(è
EXTI
->
IMR
 &ð~(
ETH_EXTI_LINE_WAKEUP
)

	)

2026 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_EVENT
(è
EXTI
->
EMR
 |ð(
ETH_EXTI_LINE_WAKEUP
)

	)

2032 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_EVENT
(è
EXTI
->
EMR
 &ð~(
ETH_EXTI_LINE_WAKEUP
)

	)

2038 
	#__HAL_ETH_WAKEUP_EXTI_GET_FLAG
(è
EXTI
->
PR
 & (
ETH_EXTI_LINE_WAKEUP
)

	)

2044 
	#__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
(è
EXTI
->
PR
 = (
ETH_EXTI_LINE_WAKEUP
)

	)

2050 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
(è
EXTI
->
RTSR
 |ð
ETH_EXTI_LINE_WAKEUP


	)

2056 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER
(è
EXTI
->
RTSR
 &ð~(
ETH_EXTI_LINE_WAKEUP
)

	)

2062 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
(è
EXTI
->
FTSR
 |ð(
ETH_EXTI_LINE_WAKEUP
)

	)

2068 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER
(è
EXTI
->
FTSR
 &ð~(
ETH_EXTI_LINE_WAKEUP
)

	)

2074 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER
(èdo{
EXTI
->
RTSR
 |ð
ETH_EXTI_LINE_WAKEUP
;\

2075 
EXTI
->
FTSR
 |ð
ETH_EXTI_LINE_WAKEUP
;\

2076 }0)

	)

2082 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER
(èdo{
EXTI
->
RTSR
 &ð~(
ETH_EXTI_LINE_WAKEUP
);\

2083 
EXTI
->
FTSR
 &ð~(
ETH_EXTI_LINE_WAKEUP
);\

2084 }0)

	)

2090 
	#__HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT
(è
EXTI
->
SWIER
|ð
ETH_EXTI_LINE_WAKEUP


	)

2106 
HAL_StusTy³Def
 
HAL_ETH_In™
(
ETH_HªdËTy³Def
 *
h‘h
);

2107 
HAL_StusTy³Def
 
HAL_ETH_DeIn™
(
ETH_HªdËTy³Def
 *
h‘h
);

2108 
HAL_ETH_M¥In™
(
ETH_HªdËTy³Def
 *
h‘h
);

2109 
HAL_ETH_M¥DeIn™
(
ETH_HªdËTy³Def
 *
h‘h
);

2110 
HAL_StusTy³Def
 
HAL_ETH_DMATxDescLi¡In™
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_DMADescTy³Def
 *
DMATxDescTab
, 
ušt8_t
* 
TxBuff
, 
ušt32_t
 
TxBuffCouÁ
);

2111 
HAL_StusTy³Def
 
HAL_ETH_DMARxDescLi¡In™
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_DMADescTy³Def
 *
DMARxDescTab
, 
ušt8_t
 *
RxBuff
, 
ušt32_t
 
RxBuffCouÁ
);

2121 
HAL_StusTy³Def
 
HAL_ETH_T¿nsm™F¿me
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt32_t
 
F¿meL’gth
);

2122 
HAL_StusTy³Def
 
HAL_ETH_G‘ReûivedF¿me
(
ETH_HªdËTy³Def
 *
h‘h
);

2124 
HAL_StusTy³Def
 
HAL_ETH_R—dPHYRegi¡”
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt16_t
 
PHYReg
, 
ušt32_t
 *
RegV®ue
);

2125 
HAL_StusTy³Def
 
HAL_ETH_Wr™ePHYRegi¡”
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt16_t
 
PHYReg
, 
ušt32_t
 
RegV®ue
);

2127 
HAL_StusTy³Def
 
HAL_ETH_G‘ReûivedF¿me_IT
(
ETH_HªdËTy³Def
 *
h‘h
);

2128 
HAL_ETH_IRQHªdËr
(
ETH_HªdËTy³Def
 *
h‘h
);

2130 
HAL_ETH_TxC¶tC®lback
(
ETH_HªdËTy³Def
 *
h‘h
);

2131 
HAL_ETH_RxC¶tC®lback
(
ETH_HªdËTy³Def
 *
h‘h
);

2132 
HAL_ETH_E¼ÜC®lback
(
ETH_HªdËTy³Def
 *
h‘h
);

2143 
HAL_StusTy³Def
 
HAL_ETH_S¹
(
ETH_HªdËTy³Def
 *
h‘h
);

2144 
HAL_StusTy³Def
 
HAL_ETH_StÝ
(
ETH_HªdËTy³Def
 *
h‘h
);

2145 
HAL_StusTy³Def
 
HAL_ETH_CÚfigMAC
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_MACIn™Ty³Def
 *
maccÚf
);

2146 
HAL_StusTy³Def
 
HAL_ETH_CÚfigDMA
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_DMAIn™Ty³Def
 *
dmacÚf
);

2156 
HAL_ETH_S‹Ty³Def
 
HAL_ETH_G‘S‹
(
ETH_HªdËTy³Def
 *
h‘h
);

2174 
	gSTM32F437xx
 || 
	gSTM32F429xx
 || 
	gSTM32F439xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

2176 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h

39 #iâdeà
__STM32F4xx_HAL_FLASH_H


40 
	#__STM32F4xx_HAL_FLASH_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
FLASH_PROC_NONE
 = 0U,

68 
FLASH_PROC_SECTERASE
,

69 
FLASH_PROC_MASSERASE
,

70 
FLASH_PROC_PROGRAM


71 } 
	tFLASH_Proûdu»Ty³Def
;

78 
__IO
 
FLASH_Proûdu»Ty³Def
 
Proûdu»OnGošg
;

80 
__IO
 
ušt32_t
 
NbSeùÜsToE¿£
;

82 
__IO
 
ušt8_t
 
VÞgeFÜE¿£
;

84 
__IO
 
ušt32_t
 
SeùÜ
;

86 
__IO
 
ušt32_t
 
Bªk
;

88 
__IO
 
ušt32_t
 
Add»ss
;

90 
HAL_LockTy³Def
 
Lock
;

92 
__IO
 
ušt32_t
 
E¼ÜCode
;

94 }
	tFLASH_ProûssTy³Def
;

108 
	#HAL_FLASH_ERROR_NONE
 0x00000000U

	)

109 
	#HAL_FLASH_ERROR_RD
 0x00000001U

	)

110 
	#HAL_FLASH_ERROR_PGS
 0x00000002U

	)

111 
	#HAL_FLASH_ERROR_PGP
 0x00000004U

	)

112 
	#HAL_FLASH_ERROR_PGA
 0x00000008U

	)

113 
	#HAL_FLASH_ERROR_WRP
 0x00000010U

	)

114 
	#HAL_FLASH_ERROR_OPERATION
 0x00000020U

	)

122 
	#FLASH_TYPEPROGRAM_BYTE
 0x00000000U

	)

123 
	#FLASH_TYPEPROGRAM_HALFWORD
 0x00000001U

	)

124 
	#FLASH_TYPEPROGRAM_WORD
 0x00000002U

	)

125 
	#FLASH_TYPEPROGRAM_DOUBLEWORD
 0x00000003U

	)

134 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

135 
	#FLASH_FLAG_OPERR
 
FLASH_SR_SOP


	)

136 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

137 
	#FLASH_FLAG_PGAERR
 
FLASH_SR_PGAERR


	)

138 
	#FLASH_FLAG_PGPERR
 
FLASH_SR_PGPERR


	)

139 
	#FLASH_FLAG_PGSERR
 
FLASH_SR_PGSERR


	)

140 #ià
defšed
(
FLASH_SR_RDERR
)

141 
	#FLASH_FLAG_RDERR
 
FLASH_SR_RDERR


	)

143 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

152 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

153 
	#FLASH_IT_ERR
 0x02000000U

	)

161 
	#FLASH_PSIZE_BYTE
 0x00000000U

	)

162 
	#FLASH_PSIZE_HALF_WORD
 0x00000100U

	)

163 
	#FLASH_PSIZE_WORD
 0x00000200U

	)

164 
	#FLASH_PSIZE_DOUBLE_WORD
 0x00000300U

	)

165 
	#CR_PSIZE_MASK
 0xFFFFFCFFU

	)

173 
	#RDP_KEY
 ((
ušt16_t
)0x00A5)

	)

174 
	#FLASH_KEY1
 0x45670123U

	)

175 
	#FLASH_KEY2
 0xCDEF89ABU

	)

176 
	#FLASH_OPT_KEY1
 0x08192A3BU

	)

177 
	#FLASH_OPT_KEY2
 0x4C5D6E7FU

	)

196 
	#__HAL_FLASH_SET_LATENCY
(
__LATENCY__
è(*(
__IO
 
ušt8_t
 *)
ACR_BYTE0_ADDRESS
 = (ušt8_t)(__LATENCY__))

	)

203 
	#__HAL_FLASH_GET_LATENCY
(è(
	`READ_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_LATENCY
))

	)

209 
	#__HAL_FLASH_PREFETCH_BUFFER_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTEN
)

	)

215 
	#__HAL_FLASH_PREFETCH_BUFFER_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_PRFTEN
))

	)

221 
	#__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_ICEN
)

	)

227 
	#__HAL_FLASH_INSTRUCTION_CACHE_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_ICEN
))

	)

233 
	#__HAL_FLASH_DATA_CACHE_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_DCEN
)

	)

239 
	#__HAL_FLASH_DATA_CACHE_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_DCEN
))

	)

246 
	#__HAL_FLASH_INSTRUCTION_CACHE_RESET
(èdØ{
FLASH
->
ACR
 |ð
FLASH_ACR_ICRST
; \

247 
FLASH
->
ACR
 &ð~
FLASH_ACR_ICRST
; \

248 }0U)

	)

255 
	#__HAL_FLASH_DATA_CACHE_RESET
(èdØ{
FLASH
->
ACR
 |ð
FLASH_ACR_DCRST
; \

256 
FLASH
->
ACR
 &ð~
FLASH_ACR_DCRST
; \

257 }0U)

	)

266 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 |ð(__INTERRUPT__))

	)

276 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 &ð~(
ušt32_t
)(__INTERRUPT__))

	)

293 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è((
FLASH
->
SR
 & (__FLAG__)))

	)

309 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
è(
FLASH
->
SR
 = (__FLAG__))

	)

315 
	~"¡m32f4xx_h®_æash_ex.h
"

316 
	~"¡m32f4xx_h®_æash_¿mfunc.h
"

326 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

327 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

329 
HAL_FLASH_IRQHªdËr
();

331 
HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
);

332 
HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
);

341 
HAL_StusTy³Def
 
HAL_FLASH_UÆock
();

342 
HAL_StusTy³Def
 
HAL_FLASH_Lock
();

343 
HAL_StusTy³Def
 
HAL_FLASH_OB_UÆock
();

344 
HAL_StusTy³Def
 
HAL_FLASH_OB_Lock
();

346 
HAL_StusTy³Def
 
HAL_FLASH_OB_Launch
();

355 
ušt32_t
 
HAL_FLASH_G‘E¼Ü
();

356 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

381 
	#ACR_BYTE0_ADDRESS
 0x40023C00U

	)

385 
	#OPTCR_BYTE0_ADDRESS
 0x40023C14U

	)

389 
	#OPTCR_BYTE1_ADDRESS
 0x40023C15U

	)

393 
	#OPTCR_BYTE2_ADDRESS
 0x40023C16U

	)

397 
	#OPTCR_BYTE3_ADDRESS
 0x40023C17U

	)

411 
	#IS_FLASH_TYPEPROGRAM
(
VALUE
)(((VALUEè=ð
FLASH_TYPEPROGRAM_BYTE
) || \

412 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_HALFWORD
) || \

413 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_WORD
) || \

414 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_DOUBLEWORD
))

	)

440 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ex.h

39 #iâdeà
__STM32F4xx_HAL_FLASH_EX_H


40 
	#__STM32F4xx_HAL_FLASH_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Ty³E¿£
;

70 
ušt32_t
 
Bªks
;

73 
ušt32_t
 
SeùÜ
;

76 
ušt32_t
 
NbSeùÜs
;

79 
ušt32_t
 
VÞgeRªge
;

82 } 
	tFLASH_E¿£In™Ty³Def
;

89 
ušt32_t
 
O±iÚTy³
;

92 
ušt32_t
 
WRPS‹
;

95 
ušt32_t
 
WRPSeùÜ
;

98 
ušt32_t
 
Bªks
;

101 
ušt32_t
 
RDPLev–
;

104 
ušt32_t
 
BORLev–
;

107 
ušt8_t
 
USERCÚfig
;

109 } 
	tFLASH_OBProg¿mIn™Ty³Def
;

114 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

115 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

116 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

117 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

118 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

121 
ušt32_t
 
O±iÚTy³
;

124 
ušt32_t
 
PCROPS‹
;

127 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

128 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

129 
ušt16_t
 
SeùÜs
;

132 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

134 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

135 
ušt32_t
 
Bªks
;

138 
ušt16_t
 
SeùÜsBªk1
;

141 
ušt16_t
 
SeùÜsBªk2
;

144 
ušt8_t
 
BoÙCÚfig
;

148 }
	tFLASH_AdvOBProg¿mIn™Ty³Def
;

150 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

164 
	#FLASH_TYPEERASE_SECTORS
 0x00000000U

	)

165 
	#FLASH_TYPEERASE_MASSERASE
 0x00000001U

	)

173 
	#FLASH_VOLTAGE_RANGE_1
 0x00000000U

	)

174 
	#FLASH_VOLTAGE_RANGE_2
 0x00000001U

	)

175 
	#FLASH_VOLTAGE_RANGE_3
 0x00000002U

	)

176 
	#FLASH_VOLTAGE_RANGE_4
 0x00000003U

	)

184 
	#OB_WRPSTATE_DISABLE
 0x00000000U

	)

185 
	#OB_WRPSTATE_ENABLE
 0x00000001U

	)

193 
	#OPTIONBYTE_WRP
 0x00000001U

	)

194 
	#OPTIONBYTE_RDP
 0x00000002U

	)

195 
	#OPTIONBYTE_USER
 0x00000004U

	)

196 
	#OPTIONBYTE_BOR
 0x00000008U

	)

204 
	#OB_RDP_LEVEL_0
 ((
ušt8_t
)0xAA)

	)

205 
	#OB_RDP_LEVEL_1
 ((
ušt8_t
)0x55)

	)

206 
	#OB_RDP_LEVEL_2
 ((
ušt8_t
)0xCCè

	)

215 
	#OB_IWDG_SW
 ((
ušt8_t
)0x20è

	)

216 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00è

	)

224 
	#OB_STOP_NO_RST
 ((
ušt8_t
)0x40è

	)

225 
	#OB_STOP_RST
 ((
ušt8_t
)0x00è

	)

234 
	#OB_STDBY_NO_RST
 ((
ušt8_t
)0x80è

	)

235 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00è

	)

243 
	#OB_BOR_LEVEL3
 ((
ušt8_t
)0x00è

	)

244 
	#OB_BOR_LEVEL2
 ((
ušt8_t
)0x04è

	)

245 
	#OB_BOR_LEVEL1
 ((
ušt8_t
)0x08è

	)

246 
	#OB_BOR_OFF
 ((
ušt8_t
)0x0Cè

	)

251 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

252 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

253 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

254 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

255 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

259 
	#OB_PCROP_STATE_DISABLE
 0x00000000U

	)

260 
	#OB_PCROP_STATE_ENABLE
 0x00000001U

	)

265 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

266 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

271 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

272 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

273 
	#OPTIONBYTE_PCROP
 0x00000001U

	)

274 
	#OPTIONBYTE_BOOTCONFIG
 0x00000002U

	)

277 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

278 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

279 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

280 
defšed
(
STM32F423xx
)

281 
	#OPTIONBYTE_PCROP
 0x00000001U

	)

283 
STM32F413xx
 || 
STM32F423xx
 */

292 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

293 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

294 
	#FLASH_LATENCY_0
 
FLASH_ACR_LATENCY_0WS


	)

295 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_1WS


	)

296 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_2WS


	)

297 
	#FLASH_LATENCY_3
 
FLASH_ACR_LATENCY_3WS


	)

298 
	#FLASH_LATENCY_4
 
FLASH_ACR_LATENCY_4WS


	)

299 
	#FLASH_LATENCY_5
 
FLASH_ACR_LATENCY_5WS


	)

300 
	#FLASH_LATENCY_6
 
FLASH_ACR_LATENCY_6WS


	)

301 
	#FLASH_LATENCY_7
 
FLASH_ACR_LATENCY_7WS


	)

302 
	#FLASH_LATENCY_8
 
FLASH_ACR_LATENCY_8WS


	)

303 
	#FLASH_LATENCY_9
 
FLASH_ACR_LATENCY_9WS


	)

304 
	#FLASH_LATENCY_10
 
FLASH_ACR_LATENCY_10WS


	)

305 
	#FLASH_LATENCY_11
 
FLASH_ACR_LATENCY_11WS


	)

306 
	#FLASH_LATENCY_12
 
FLASH_ACR_LATENCY_12WS


	)

307 
	#FLASH_LATENCY_13
 
FLASH_ACR_LATENCY_13WS


	)

308 
	#FLASH_LATENCY_14
 
FLASH_ACR_LATENCY_14WS


	)

309 
	#FLASH_LATENCY_15
 
FLASH_ACR_LATENCY_15WS


	)

314 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

315 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

316 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

317 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

319 
	#FLASH_LATENCY_0
 
FLASH_ACR_LATENCY_0WS


	)

320 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_1WS


	)

321 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_2WS


	)

322 
	#FLASH_LATENCY_3
 
FLASH_ACR_LATENCY_3WS


	)

323 
	#FLASH_LATENCY_4
 
FLASH_ACR_LATENCY_4WS


	)

324 
	#FLASH_LATENCY_5
 
FLASH_ACR_LATENCY_5WS


	)

325 
	#FLASH_LATENCY_6
 
FLASH_ACR_LATENCY_6WS


	)

326 
	#FLASH_LATENCY_7
 
FLASH_ACR_LATENCY_7WS


	)

328 
STM32F413xx
 || 
STM32F423xx
 */

339 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

340 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

341 
	#FLASH_BANK_1
 1U

	)

342 
	#FLASH_BANK_2
 2U

	)

343 
	#FLASH_BANK_BOTH
 ((
ušt32_t
)
FLASH_BANK_1
 | 
FLASH_BANK_2
è

	)

346 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

347 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

348 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

349 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

350 
defšed
(
STM32F423xx
)

351 
	#FLASH_BANK_1
 1U

	)

353 
STM32F413xx
 || 
STM32F423xx
 */

361 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

362 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

363 
	#FLASH_MER_BIT
 (
FLASH_CR_MER1
 | 
FLASH_CR_MER2
è

	)

366 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

367 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

368 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

369 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

370 
defšed
(
STM32F423xx
)

371 
	#FLASH_MER_BIT
 (
FLASH_CR_MER
è

	)

373 
STM32F413xx
 || 
STM32F423xx
 */

382 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

383 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

384 
	#FLASH_SECTOR_0
 0U

	)

385 
	#FLASH_SECTOR_1
 1U

	)

386 
	#FLASH_SECTOR_2
 2U

	)

387 
	#FLASH_SECTOR_3
 3U

	)

388 
	#FLASH_SECTOR_4
 4U

	)

389 
	#FLASH_SECTOR_5
 5U

	)

390 
	#FLASH_SECTOR_6
 6U

	)

391 
	#FLASH_SECTOR_7
 7U

	)

392 
	#FLASH_SECTOR_8
 8U

	)

393 
	#FLASH_SECTOR_9
 9U

	)

394 
	#FLASH_SECTOR_10
 10U

	)

395 
	#FLASH_SECTOR_11
 11U

	)

396 
	#FLASH_SECTOR_12
 12U

	)

397 
	#FLASH_SECTOR_13
 13U

	)

398 
	#FLASH_SECTOR_14
 14U

	)

399 
	#FLASH_SECTOR_15
 15U

	)

400 
	#FLASH_SECTOR_16
 16U

	)

401 
	#FLASH_SECTOR_17
 17U

	)

402 
	#FLASH_SECTOR_18
 18U

	)

403 
	#FLASH_SECTOR_19
 19U

	)

404 
	#FLASH_SECTOR_20
 20U

	)

405 
	#FLASH_SECTOR_21
 21U

	)

406 
	#FLASH_SECTOR_22
 22U

	)

407 
	#FLASH_SECTOR_23
 23U

	)

412 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

413 
	#FLASH_SECTOR_0
 0U

	)

414 
	#FLASH_SECTOR_1
 1U

	)

415 
	#FLASH_SECTOR_2
 2U

	)

416 
	#FLASH_SECTOR_3
 3U

	)

417 
	#FLASH_SECTOR_4
 4U

	)

418 
	#FLASH_SECTOR_5
 5U

	)

419 
	#FLASH_SECTOR_6
 6U

	)

420 
	#FLASH_SECTOR_7
 7U

	)

421 
	#FLASH_SECTOR_8
 8U

	)

422 
	#FLASH_SECTOR_9
 9U

	)

423 
	#FLASH_SECTOR_10
 10U

	)

424 
	#FLASH_SECTOR_11
 11U

	)

425 
	#FLASH_SECTOR_12
 12U

	)

426 
	#FLASH_SECTOR_13
 13U

	)

427 
	#FLASH_SECTOR_14
 14U

	)

428 
	#FLASH_SECTOR_15
 15U

	)

433 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

434 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

435 
	#FLASH_SECTOR_0
 0U

	)

436 
	#FLASH_SECTOR_1
 1U

	)

437 
	#FLASH_SECTOR_2
 2U

	)

438 
	#FLASH_SECTOR_3
 3U

	)

439 
	#FLASH_SECTOR_4
 4U

	)

440 
	#FLASH_SECTOR_5
 5U

	)

441 
	#FLASH_SECTOR_6
 6U

	)

442 
	#FLASH_SECTOR_7
 7U

	)

443 
	#FLASH_SECTOR_8
 8U

	)

444 
	#FLASH_SECTOR_9
 9U

	)

445 
	#FLASH_SECTOR_10
 10U

	)

446 
	#FLASH_SECTOR_11
 11U

	)

451 #ià
defšed
(
STM32F401xC
)

452 
	#FLASH_SECTOR_0
 0U

	)

453 
	#FLASH_SECTOR_1
 1U

	)

454 
	#FLASH_SECTOR_2
 2U

	)

455 
	#FLASH_SECTOR_3
 3U

	)

456 
	#FLASH_SECTOR_4
 4U

	)

457 
	#FLASH_SECTOR_5
 5U

	)

462 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

463 
	#FLASH_SECTOR_0
 0U

	)

464 
	#FLASH_SECTOR_1
 1U

	)

465 
	#FLASH_SECTOR_2
 2U

	)

466 
	#FLASH_SECTOR_3
 3U

	)

467 
	#FLASH_SECTOR_4
 4U

	)

472 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

473 
	#FLASH_SECTOR_0
 0U

	)

474 
	#FLASH_SECTOR_1
 1U

	)

475 
	#FLASH_SECTOR_2
 2U

	)

476 
	#FLASH_SECTOR_3
 3U

	)

477 
	#FLASH_SECTOR_4
 4U

	)

478 
	#FLASH_SECTOR_5
 5U

	)

479 
	#FLASH_SECTOR_6
 6U

	)

480 
	#FLASH_SECTOR_7
 7U

	)

492 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

493 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

494 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

495 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

496 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

497 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

498 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

499 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

500 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

501 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

502 
	#OB_WRP_SECTOR_8
 0x00000100U

	)

503 
	#OB_WRP_SECTOR_9
 0x00000200U

	)

504 
	#OB_WRP_SECTOR_10
 0x00000400U

	)

505 
	#OB_WRP_SECTOR_11
 0x00000800U

	)

506 
	#OB_WRP_SECTOR_12
 0x00000001U << 12U

	)

507 
	#OB_WRP_SECTOR_13
 0x00000002U << 12U

	)

508 
	#OB_WRP_SECTOR_14
 0x00000004U << 12U

	)

509 
	#OB_WRP_SECTOR_15
 0x00000008U << 12U

	)

510 
	#OB_WRP_SECTOR_16
 0x00000010U << 12U

	)

511 
	#OB_WRP_SECTOR_17
 0x00000020U << 12U

	)

512 
	#OB_WRP_SECTOR_18
 0x00000040U << 12U

	)

513 
	#OB_WRP_SECTOR_19
 0x00000080U << 12U

	)

514 
	#OB_WRP_SECTOR_20
 0x00000100U << 12U

	)

515 
	#OB_WRP_SECTOR_21
 0x00000200U << 12U

	)

516 
	#OB_WRP_SECTOR_22
 0x00000400U << 12U

	)

517 
	#OB_WRP_SECTOR_23
 0x00000800U << 12U

	)

518 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU << 12U

	)

523 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

524 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

525 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

526 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

527 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

528 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

529 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

530 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

531 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

532 
	#OB_WRP_SECTOR_8
 0x00000100U

	)

533 
	#OB_WRP_SECTOR_9
 0x00000200U

	)

534 
	#OB_WRP_SECTOR_10
 0x00000400U

	)

535 
	#OB_WRP_SECTOR_11
 0x00000800U

	)

536 
	#OB_WRP_SECTOR_12
 0x00001000U

	)

537 
	#OB_WRP_SECTOR_13
 0x00002000U

	)

538 
	#OB_WRP_SECTOR_14
 0x00004000U

	)

539 
	#OB_WRP_SECTOR_15
 0x00004000U

	)

540 
	#OB_WRP_SECTOR_AÎ
 0x00007FFFU

	)

545 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

546 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

547 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

548 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

549 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

550 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

551 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

552 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

553 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

554 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

555 
	#OB_WRP_SECTOR_8
 0x00000100U

	)

556 
	#OB_WRP_SECTOR_9
 0x00000200U

	)

557 
	#OB_WRP_SECTOR_10
 0x00000400U

	)

558 
	#OB_WRP_SECTOR_11
 0x00000800U

	)

559 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

564 #ià
defšed
(
STM32F401xC
)

565 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

566 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

567 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

568 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

569 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

570 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

571 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

576 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

577 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

578 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

579 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

580 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

581 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

582 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

587 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

588 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

589 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

590 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

591 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

592 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

593 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

594 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

595 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

596 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

607 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

608 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

609 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

610 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

611 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

612 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

613 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

614 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

615 
	#OB_PCROP_SECTOR_6
 0x00000040U

	)

616 
	#OB_PCROP_SECTOR_7
 0x00000080U

	)

617 
	#OB_PCROP_SECTOR_8
 0x00000100U

	)

618 
	#OB_PCROP_SECTOR_9
 0x00000200U

	)

619 
	#OB_PCROP_SECTOR_10
 0x00000400U

	)

620 
	#OB_PCROP_SECTOR_11
 0x00000800U

	)

621 
	#OB_PCROP_SECTOR_12
 0x00000001U

	)

622 
	#OB_PCROP_SECTOR_13
 0x00000002U

	)

623 
	#OB_PCROP_SECTOR_14
 0x00000004U

	)

624 
	#OB_PCROP_SECTOR_15
 0x00000008U

	)

625 
	#OB_PCROP_SECTOR_16
 0x00000010U

	)

626 
	#OB_PCROP_SECTOR_17
 0x00000020U

	)

627 
	#OB_PCROP_SECTOR_18
 0x00000040U

	)

628 
	#OB_PCROP_SECTOR_19
 0x00000080U

	)

629 
	#OB_PCROP_SECTOR_20
 0x00000100U

	)

630 
	#OB_PCROP_SECTOR_21
 0x00000200U

	)

631 
	#OB_PCROP_SECTOR_22
 0x00000400U

	)

632 
	#OB_PCROP_SECTOR_23
 0x00000800U

	)

633 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

638 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

639 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

640 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

641 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

642 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

643 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

644 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

645 
	#OB_PCROP_SECTOR_6
 0x00000040U

	)

646 
	#OB_PCROP_SECTOR_7
 0x00000080U

	)

647 
	#OB_PCROP_SECTOR_8
 0x00000100U

	)

648 
	#OB_PCROP_SECTOR_9
 0x00000200U

	)

649 
	#OB_PCROP_SECTOR_10
 0x00000400U

	)

650 
	#OB_PCROP_SECTOR_11
 0x00000800U

	)

651 
	#OB_PCROP_SECTOR_12
 0x00001000U

	)

652 
	#OB_PCROP_SECTOR_13
 0x00002000U

	)

653 
	#OB_PCROP_SECTOR_14
 0x00004000U

	)

654 
	#OB_PCROP_SECTOR_15
 0x00004000U

	)

655 
	#OB_PCROP_SECTOR_AÎ
 0x00007FFFU

	)

660 #ià
defšed
(
STM32F401xC
)

661 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

662 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

663 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

664 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

665 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

666 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

667 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

672 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

673 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

674 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

675 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

676 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

677 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

678 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

683 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

684 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

685 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

686 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

687 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

688 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

689 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

690 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

691 
	#OB_PCROP_SECTOR_6
 0x00000040U

	)

692 
	#OB_PCROP_SECTOR_7
 0x00000080U

	)

693 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

704 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

705 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

706 
	#OB_DUAL_BOOT_ENABLE
 ((
ušt8_t
)0x10è

	)

707 
	#OB_DUAL_BOOT_DISABLE
 ((
ušt8_t
)0x00è

	)

716 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

717 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

718 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

719 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

720 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

721 
	#OB_PCROP_DESELECTED
 ((
ušt8_t
)0x00è

	)

722 
	#OB_PCROP_SELECTED
 ((
ušt8_t
)0x80è

	)

724 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

725 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

745 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
SeùÜE¼Ü
);

746 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
);

747 
HAL_StusTy³Def
 
HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

748 
HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

750 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

751 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

752 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

753 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

754 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

755 
HAL_StusTy³Def
 
HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

756 
HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

757 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_S–eùPCROP
();

758 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_DeS–eùPCROP
();

760 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

761 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

763 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

764 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

765 
ušt16_t
 
HAL_FLASHEx_OB_G‘Bªk2WRP
();

781 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

782 
	#FLASH_SECTOR_TOTAL
 24U

	)

786 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

787 
	#FLASH_SECTOR_TOTAL
 16U

	)

791 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

792 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

793 
	#FLASH_SECTOR_TOTAL
 12U

	)

797 #ià
defšed
(
STM32F401xC
)

798 
	#FLASH_SECTOR_TOTAL
 6U

	)

802 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

803 
	#FLASH_SECTOR_TOTAL
 5U

	)

807 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

808 
	#FLASH_SECTOR_TOTAL
 8U

	)

814 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

815 
	#OPTCR1_BYTE2_ADDRESS
 0x40023C1AU

	)

831 
	#IS_FLASH_TYPEERASE
(
VALUE
)(((VALUEè=ð
FLASH_TYPEERASE_SECTORS
) || \

832 ((
VALUE
è=ð
FLASH_TYPEERASE_MASSERASE
))

	)

834 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEè=ð
FLASH_VOLTAGE_RANGE_1
) || \

835 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_2
) || \

836 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_3
) || \

837 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_4
))

	)

839 
	#IS_WRPSTATE
(
VALUE
)(((VALUEè=ð
OB_WRPSTATE_DISABLE
) || \

840 ((
VALUE
è=ð
OB_WRPSTATE_ENABLE
))

	)

842 
	#IS_OPTIONBYTE
(
VALUE
)(((VALUEè<ð(
OPTIONBYTE_WRP
|
OPTIONBYTE_RDP
|
OPTIONBYTE_USER
|
OPTIONBYTE_BOR
)))

	)

844 
	#IS_OB_RDP_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_RDP_LEVEL_0
) ||\

845 ((
LEVEL
è=ð
OB_RDP_LEVEL_1
) ||\

846 ((
LEVEL
è=ð
OB_RDP_LEVEL_2
))

	)

848 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

850 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NO_RST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

852 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NO_RST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

854 
	#IS_OB_BOR_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_BOR_LEVEL1
è|| ((LEVELè=ð
OB_BOR_LEVEL2
) ||\

855 ((
LEVEL
è=ð
OB_BOR_LEVEL3
è|| ((LEVELè=ð
OB_BOR_OFF
))

	)

857 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

858 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

859 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

860 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

861 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

862 
	#IS_PCROPSTATE
(
VALUE
)(((VALUEè=ð
OB_PCROP_STATE_DISABLE
) || \

863 ((
VALUE
è=ð
OB_PCROP_STATE_ENABLE
))

	)

865 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

866 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

868 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

869 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

870 
	#IS_OBEX
(
VALUE
)(((VALUEè=ð
OPTIONBYTE_PCROP
) || \

871 ((
VALUE
è=ð
OPTIONBYTE_BOOTCONFIG
))

	)

874 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

875 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

876 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

877 
defšed
(
STM32F423xx
)

878 
	#IS_OBEX
(
VALUE
)(((VALUEè=ð
OPTIONBYTE_PCROP
))

	)

880 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

882 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

883 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

884 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_LATENCY_0
) || \

885 ((
LATENCY
è=ð
FLASH_LATENCY_1
) || \

886 ((
LATENCY
è=ð
FLASH_LATENCY_2
) || \

887 ((
LATENCY
è=ð
FLASH_LATENCY_3
) || \

888 ((
LATENCY
è=ð
FLASH_LATENCY_4
) || \

889 ((
LATENCY
è=ð
FLASH_LATENCY_5
) || \

890 ((
LATENCY
è=ð
FLASH_LATENCY_6
) || \

891 ((
LATENCY
è=ð
FLASH_LATENCY_7
) || \

892 ((
LATENCY
è=ð
FLASH_LATENCY_8
) || \

893 ((
LATENCY
è=ð
FLASH_LATENCY_9
) || \

894 ((
LATENCY
è=ð
FLASH_LATENCY_10
) || \

895 ((
LATENCY
è=ð
FLASH_LATENCY_11
) || \

896 ((
LATENCY
è=ð
FLASH_LATENCY_12
) || \

897 ((
LATENCY
è=ð
FLASH_LATENCY_13
) || \

898 ((
LATENCY
è=ð
FLASH_LATENCY_14
) || \

899 ((
LATENCY
è=ð
FLASH_LATENCY_15
))

	)

902 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

903 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

904 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

905 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

906 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_LATENCY_0
) || \

907 ((
LATENCY
è=ð
FLASH_LATENCY_1
) || \

908 ((
LATENCY
è=ð
FLASH_LATENCY_2
) || \

909 ((
LATENCY
è=ð
FLASH_LATENCY_3
) || \

910 ((
LATENCY
è=ð
FLASH_LATENCY_4
) || \

911 ((
LATENCY
è=ð
FLASH_LATENCY_5
) || \

912 ((
LATENCY
è=ð
FLASH_LATENCY_6
) || \

913 ((
LATENCY
è=ð
FLASH_LATENCY_7
))

	)

915 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

917 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

918 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
) || \

919 ((
BANK
è=ð
FLASH_BANK_2
) || \

920 ((
BANK
è=ð
FLASH_BANK_BOTH
))

	)

923 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

924 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

925 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

926 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

927 
defšed
(
STM32F423xx
)

928 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
))

	)

930 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

932 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

933 
	#IS_FLASH_SECTOR
(
SECTOR
èÐ((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

934 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

935 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

936 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

937 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

938 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
) ||\

939 ((
SECTOR
è=ð
FLASH_SECTOR_12
è|| ((SECTORè=ð
FLASH_SECTOR_13
) ||\

940 ((
SECTOR
è=ð
FLASH_SECTOR_14
è|| ((SECTORè=ð
FLASH_SECTOR_15
) ||\

941 ((
SECTOR
è=ð
FLASH_SECTOR_16
è|| ((SECTORè=ð
FLASH_SECTOR_17
) ||\

942 ((
SECTOR
è=ð
FLASH_SECTOR_18
è|| ((SECTORè=ð
FLASH_SECTOR_19
) ||\

943 ((
SECTOR
è=ð
FLASH_SECTOR_20
è|| ((SECTORè=ð
FLASH_SECTOR_21
) ||\

944 ((
SECTOR
è=ð
FLASH_SECTOR_22
è|| ((SECTORè=ð
FLASH_SECTOR_23
))

	)

947 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

948 
	#IS_FLASH_SECTOR
(
SECTOR
èÐ((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

949 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

950 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

951 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

952 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

953 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
) ||\

954 ((
SECTOR
è=ð
FLASH_SECTOR_12
è|| ((SECTORè=ð
FLASH_SECTOR_13
) ||\

955 ((
SECTOR
è=ð
FLASH_SECTOR_14
è|| ((SECTORè=ð
FLASH_SECTOR_15
))

	)

958 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

959 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

960 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

961 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

962 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

963 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

964 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

965 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
))

	)

968 #ià
defšed
(
STM32F401xC
)

969 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

970 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

971 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
))

	)

974 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

975 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

976 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

977 ((
SECTOR
è=ð
FLASH_SECTOR_4
))

	)

980 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

981 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

982 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

983 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

984 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
))

	)

987 
	#IS_FLASH_ADDRESS
(
ADDRESS
è((((ADDRESSè>ð
FLASH_BASE
è&& ((ADDRESSè<ð
FLASH_END
)) || \

988 (((
ADDRESS
è>ð
FLASH_OTP_BASE
è&& ((ADDRESSè<ð
FLASH_OTP_END
)))

	)

990 
	#IS_FLASH_NBSECTORS
(
NBSECTORS
è(((NBSECTORSè!ð0è&& ((NBSECTORSè<ð
FLASH_SECTOR_TOTAL
))

	)

992 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

993 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFF000000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

996 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

997 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFF8000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1000 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

1001 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1004 #ià
defšed
(
STM32F401xC
)

1005 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1008 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1009 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1012 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

1013 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

1014 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1017 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1018 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1021 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1022 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFF8000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1025 #ià
defšed
(
STM32F401xC
)

1026 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1029 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1030 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1033 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

1034 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

1035 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1038 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1039 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1040 
	#IS_OB_BOOT
(
BOOT
è(((BOOTè=ð
OB_DUAL_BOOT_ENABLE
è|| ((BOOTè=ð
OB_DUAL_BOOT_DISABLE
))

	)

1043 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1044 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

1045 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

1046 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

1047 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1048 
	#IS_OB_PCROP_SELECT
(
PCROP
è(((PCROPè=ð
OB_PCROP_SELECTED
è|| ((PCROPè=ð
OB_PCROP_DESELECTED
))

	)

1050 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

1051 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

1064 
FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
);

1065 
FLASH_FlushCaches
();

1078 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ramfunc.h

39 #iâdeà
__STM32F4xx_FLASH_RAMFUNC_H


40 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

46 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| 
	$defšed
(
STM32F412Cx
)

49 
	~"¡m32f4xx_h®_def.h
"

69 
__RAM_FUNC
 
	`HAL_FLASHEx_StÝFÏshIÁ”çûClk
();

70 
__RAM_FUNC
 
	`HAL_FLASHEx_S¹FÏshIÁ”çûClk
();

71 
__RAM_FUNC
 
	`HAL_FLASHEx_EÇbËFÏshSË•Mode
();

72 
__RAM_FUNC
 
	`HAL_FLASHEx_Di§bËFÏshSË•Mode
();

90 #ifdeà
__ýlu¥lus


91 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_fmpi2c.h

39 #iâdeà
__STM32F4xx_HAL_FMPI2C_H


40 
	#__STM32F4xx_HAL_FMPI2C_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
)

49 
	~"¡m32f4xx_h®_def.h
"

70 
ušt32_t
 
Timšg
;

74 
ušt32_t
 
OwnAdd»ss1
;

77 
ušt32_t
 
Add»ssšgMode
;

80 
ušt32_t
 
Du®Add»ssMode
;

83 
ušt32_t
 
OwnAdd»ss2
;

86 
ušt32_t
 
OwnAdd»ss2Masks
;

89 
ušt32_t
 
G’”®C®lMode
;

92 
ušt32_t
 
NoSŒ‘chMode
;

95 }
	tFMPI2C_In™Ty³Def
;

108 
	mHAL_FMPI2C_STATE_RESET
 = 0x00U,

109 
	mHAL_FMPI2C_STATE_READY
 = 0x20U,

110 
	mHAL_FMPI2C_STATE_BUSY
 = 0x24U,

111 
	mHAL_FMPI2C_STATE_BUSY_TX
 = 0x21U,

112 
	mHAL_FMPI2C_STATE_BUSY_RX
 = 0x22U,

113 
	mHAL_FMPI2C_STATE_LISTEN
 = 0x28U,

114 
	mHAL_FMPI2C_STATE_BUSY_TX_LISTEN
 = 0x29U,

116 
	mHAL_FMPI2C_STATE_BUSY_RX_LISTEN
 = 0x2AU,

118 
	mHAL_FMPI2C_STATE_TIMEOUT
 = 0xA0U,

119 
	mHAL_FMPI2C_STATE_ERROR
 = 0xE0U

120 }
	tHAL_FMPI2C_S‹Ty³Def
;

127 
	mHAL_FMPI2C_MODE_NONE
 = 0x00U,

128 
	mHAL_FMPI2C_MODE_MASTER
 = 0x10U,

129 
	mHAL_FMPI2C_MODE_SLAVE
 = 0x20U,

130 
	mHAL_FMPI2C_MODE_MEM
 = 0x40U

132 }
	tHAL_FMPI2C_ModeTy³Def
;

142 
	#HAL_FMPI2C_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

143 
	#HAL_FMPI2C_ERROR_BERR
 ((
ušt32_t
)0x00000001Uè

	)

144 
	#HAL_FMPI2C_ERROR_ARLO
 ((
ušt32_t
)0x00000002Uè

	)

145 
	#HAL_FMPI2C_ERROR_AF
 ((
ušt32_t
)0x00000004Uè

	)

146 
	#HAL_FMPI2C_ERROR_OVR
 ((
ušt32_t
)0x00000008Uè

	)

147 
	#HAL_FMPI2C_ERROR_DMA
 ((
ušt32_t
)0x00000010Uè

	)

148 
	#HAL_FMPI2C_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020Uè

	)

149 
	#HAL_FMPI2C_ERROR_SIZE
 ((
ušt32_t
)0x00000040Uè

	)

157 
	#FMPI2C_NO_OPTION_FRAME
 ((
ušt32_t
)0xFFFF0000U)

	)

158 
	#FMPI2C_FIRST_FRAME
 ((
ušt32_t
)
FMPI2C_SOFTEND_MODE
)

	)

159 
	#FMPI2C_NEXT_FRAME
 ((
ušt32_t
)(
FMPI2C_RELOAD_MODE
 | 
FMPI2C_SOFTEND_MODE
))

	)

160 
	#FMPI2C_FIRST_AND_LAST_FRAME
 ((
ušt32_t
)
FMPI2C_AUTOEND_MODE
)

	)

161 
	#FMPI2C_LAST_FRAME
 ((
ušt32_t
)
FMPI2C_AUTOEND_MODE
)

	)

172 
FMPI2C_Ty³Def
 *
	mIn¡ªû
;

174 
FMPI2C_In™Ty³Def
 
	mIn™
;

176 
ušt8_t
 *
	mpBuffPŒ
;

178 
ušt16_t
 
	mXãrSize
;

180 
__IO
 
ušt16_t
 
	mXãrCouÁ
;

182 
__IO
 
ušt32_t
 
	mXãrO±iÚs
;

184 
__IO
 
ušt32_t
 
	mP»viousS‹
;

186 
DMA_HªdËTy³Def
 *
	mhdm©x
;

188 
DMA_HªdËTy³Def
 *
	mhdm¬x
;

190 
HAL_LockTy³Def
 
	mLock
;

192 
__IO
 
HAL_FMPI2C_S‹Ty³Def
 
	mS‹
;

194 
__IO
 
HAL_FMPI2C_ModeTy³Def
 
	mMode
;

196 
__IO
 
ušt32_t
 
	mE¼ÜCode
;

198 
__IO
 
ušt32_t
 
	mAddrEv’tCouÁ
;

199 }
	tFMPI2C_HªdËTy³Def
;

216 
	#FMPI2C_ADDRESSINGMODE_7BIT
 ((
ušt32_t
)0x00000001U)

	)

217 
	#FMPI2C_ADDRESSINGMODE_10BIT
 ((
ušt32_t
)0x00000002U)

	)

227 
	#FMPI2C_DUALADDRESS_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

228 
	#FMPI2C_DUALADDRESS_ENABLE
 
FMPI2C_OAR2_OA2EN


	)

238 
	#FMPI2C_OA2_NOMASK
 ((
ušt8_t
)0x00U)

	)

239 
	#FMPI2C_OA2_MASK01
 ((
ušt8_t
)0x01U)

	)

240 
	#FMPI2C_OA2_MASK02
 ((
ušt8_t
)0x02U)

	)

241 
	#FMPI2C_OA2_MASK03
 ((
ušt8_t
)0x03U)

	)

242 
	#FMPI2C_OA2_MASK04
 ((
ušt8_t
)0x04U)

	)

243 
	#FMPI2C_OA2_MASK05
 ((
ušt8_t
)0x05U)

	)

244 
	#FMPI2C_OA2_MASK06
 ((
ušt8_t
)0x06U)

	)

245 
	#FMPI2C_OA2_MASK07
 ((
ušt8_t
)0x07U)

	)

254 
	#FMPI2C_GENERALCALL_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

255 
	#FMPI2C_GENERALCALL_ENABLE
 
FMPI2C_CR1_GCEN


	)

264 
	#FMPI2C_NOSTRETCH_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

265 
	#FMPI2C_NOSTRETCH_ENABLE
 
FMPI2C_CR1_NOSTRETCH


	)

274 
	#FMPI2C_MEMADD_SIZE_8BIT
 ((
ušt32_t
)0x00000001U)

	)

275 
	#FMPI2C_MEMADD_SIZE_16BIT
 ((
ušt32_t
)0x00000002U)

	)

284 
	#FMPI2C_DIRECTION_RECEIVE
 ((
ušt32_t
)0x00000000U)

	)

285 
	#FMPI2C_DIRECTION_TRANSMIT
 ((
ušt32_t
)0x00000001U)

	)

294 
	#FMPI2C_RELOAD_MODE
 
FMPI2C_CR2_RELOAD


	)

295 
	#FMPI2C_AUTOEND_MODE
 
FMPI2C_CR2_AUTOEND


	)

296 
	#FMPI2C_SOFTEND_MODE
 ((
ušt32_t
)0x00000000U)

	)

306 
	#FMPI2C_NO_STARTSTOP
 ((
ušt32_t
)0x00000000U)

	)

307 
	#FMPI2C_GENERATE_STOP
 
FMPI2C_CR2_STOP


	)

308 
	#FMPI2C_GENERATE_START_READ
 (
ušt32_t
)(
FMPI2C_CR2_START
 | 
FMPI2C_CR2_RD_WRN
)

	)

309 
	#FMPI2C_GENERATE_START_WRITE
 
FMPI2C_CR2_START


	)

321 
	#FMPI2C_IT_ERRI
 
FMPI2C_CR1_ERRIE


	)

322 
	#FMPI2C_IT_TCI
 
FMPI2C_CR1_TCIE


	)

323 
	#FMPI2C_IT_STOPI
 
FMPI2C_CR1_STOPIE


	)

324 
	#FMPI2C_IT_NACKI
 
FMPI2C_CR1_NACKIE


	)

325 
	#FMPI2C_IT_ADDRI
 
FMPI2C_CR1_ADDRIE


	)

326 
	#FMPI2C_IT_RXI
 
FMPI2C_CR1_RXIE


	)

327 
	#FMPI2C_IT_TXI
 
FMPI2C_CR1_TXIE


	)

328 
	#FMPI2C_IT_TX
 (
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
 | 
FMPI2C_IT_STOPI
 | 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_TXI
)

	)

329 
	#FMPI2C_IT_RX
 (
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
 | 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_RXI
)

	)

330 
	#FMPI2C_IT_ADDR
 (
FMPI2C_IT_ADDRI
 | 
FMPI2C_IT_STOPI
 | 
FMPI2C_IT_NACKI
)

	)

340 
	#FMPI2C_FLAG_TXE
 
FMPI2C_ISR_TXE


	)

341 
	#FMPI2C_FLAG_TXIS
 
FMPI2C_ISR_TXIS


	)

342 
	#FMPI2C_FLAG_RXNE
 
FMPI2C_ISR_RXNE


	)

343 
	#FMPI2C_FLAG_ADDR
 
FMPI2C_ISR_ADDR


	)

344 
	#FMPI2C_FLAG_AF
 
FMPI2C_ISR_NACKF


	)

345 
	#FMPI2C_FLAG_STOPF
 
FMPI2C_ISR_STOPF


	)

346 
	#FMPI2C_FLAG_TC
 
FMPI2C_ISR_TC


	)

347 
	#FMPI2C_FLAG_TCR
 
FMPI2C_ISR_TCR


	)

348 
	#FMPI2C_FLAG_BERR
 
FMPI2C_ISR_BERR


	)

349 
	#FMPI2C_FLAG_ARLO
 
FMPI2C_ISR_ARLO


	)

350 
	#FMPI2C_FLAG_OVR
 
FMPI2C_ISR_OVR


	)

351 
	#FMPI2C_FLAG_PECERR
 
FMPI2C_ISR_PECERR


	)

352 
	#FMPI2C_FLAG_TIMEOUT
 
FMPI2C_ISR_TIMEOUT


	)

353 
	#FMPI2C_FLAG_ALERT
 
FMPI2C_ISR_ALERT


	)

354 
	#FMPI2C_FLAG_BUSY
 
FMPI2C_ISR_BUSY


	)

355 
	#FMPI2C_FLAG_DIR
 
FMPI2C_ISR_DIR


	)

373 
	#__HAL_FMPI2C_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_FMPI2C_STATE_RESET
)

	)

390 
	#__HAL_FMPI2C_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð(__INTERRUPT__))

	)

406 
	#__HAL_FMPI2C_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~(__INTERRUPT__)))

	)

422 
	#__HAL_FMPI2C_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR1
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

447 
	#FMPI2C_FLAG_MASK
 ((
ušt32_t
)0x0001FFFFU)

	)

448 
	#__HAL_FMPI2C_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__FLAG__è& 
FMPI2C_FLAG_MASK
)è=ð((__FLAG__è& FMPI2C_FLAG_MASK)))

	)

467 
	#__HAL_FMPI2C_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__FLAG__è=ð
FMPI2C_FLAG_TXE
è? ((__HANDLE__)->
In¡ªû
->
ISR
 |= (__FLAG__)) : \

468 ((
__HANDLE__
)->
In¡ªû
->
ICR
 = (
__FLAG__
)))

	)

474 
	#__HAL_FMPI2C_ENABLE
(
__HANDLE__
è(
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
FMPI2C_CR1_PE
))

	)

480 
	#__HAL_FMPI2C_DISABLE
(
__HANDLE__
è(
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
FMPI2C_CR1_PE
))

	)

487 
	~"¡m32f4xx_h®_fmpi2c_ex.h
"

498 
HAL_StusTy³Def
 
HAL_FMPI2C_In™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

499 
HAL_StusTy³Def
 
HAL_FMPI2C_DeIn™
 (
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

500 
HAL_FMPI2C_M¥In™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

501 
HAL_FMPI2C_M¥DeIn™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

511 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_T¿nsm™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

512 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_Reûive
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

513 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_T¿nsm™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

514 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_Reûive
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

515 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_Wr™e
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

516 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_R—d
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

517 
HAL_StusTy³Def
 
HAL_FMPI2C_IsDeviûR—dy
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
);

520 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_T¿nsm™_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

521 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_Reûive_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

522 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_T¿nsm™_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

523 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_Reûive_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

524 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_Wr™e_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

525 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_R—d_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

527 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

528 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

529 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

530 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_Sequ’tŸl_Reûive_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

531 
HAL_StusTy³Def
 
HAL_FMPI2C_EÇbËLi¡’_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

532 
HAL_StusTy³Def
 
HAL_FMPI2C_Di§bËLi¡’_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

533 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_AbÜt_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
);

536 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_T¿nsm™_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

537 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_Reûive_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

538 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_T¿nsm™_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

539 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_Reûive_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

540 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_Wr™e_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

541 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_R—d_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

550 
HAL_FMPI2C_EV_IRQHªdËr
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

551 
HAL_FMPI2C_ER_IRQHªdËr
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

552 
HAL_FMPI2C_Ma¡”TxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

553 
HAL_FMPI2C_Ma¡”RxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

554 
HAL_FMPI2C_SÏveTxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

555 
HAL_FMPI2C_SÏveRxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

556 
HAL_FMPI2C_AddrC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
);

557 
HAL_FMPI2C_Li¡’C¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

558 
HAL_FMPI2C_MemTxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

559 
HAL_FMPI2C_MemRxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

560 
HAL_FMPI2C_E¼ÜC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

569 
HAL_FMPI2C_S‹Ty³Def
 
HAL_FMPI2C_G‘S‹
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

570 
HAL_FMPI2C_ModeTy³Def
 
HAL_FMPI2C_G‘Mode
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

571 
ušt32_t
 
HAL_FMPI2C_G‘E¼Ü
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

595 
	#IS_FMPI2C_ADDRESSING_MODE
(
MODE
è(((MODEè=ð
FMPI2C_ADDRESSINGMODE_7BIT
) || \

596 ((
MODE
è=ð
FMPI2C_ADDRESSINGMODE_10BIT
))

	)

598 
	#IS_FMPI2C_DUAL_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
FMPI2C_DUALADDRESS_DISABLE
) || \

599 ((
ADDRESS
è=ð
FMPI2C_DUALADDRESS_ENABLE
))

	)

601 
	#IS_FMPI2C_OWN_ADDRESS2_MASK
(
MASK
è(((MASKè=ð
FMPI2C_OA2_NOMASK
) || \

602 ((
MASK
è=ð
FMPI2C_OA2_MASK01
) || \

603 ((
MASK
è=ð
FMPI2C_OA2_MASK02
) || \

604 ((
MASK
è=ð
FMPI2C_OA2_MASK03
) || \

605 ((
MASK
è=ð
FMPI2C_OA2_MASK04
) || \

606 ((
MASK
è=ð
FMPI2C_OA2_MASK05
) || \

607 ((
MASK
è=ð
FMPI2C_OA2_MASK06
) || \

608 ((
MASK
è=ð
FMPI2C_OA2_MASK07
))

	)

610 
	#IS_FMPI2C_GENERAL_CALL
(
CALL
è(((CALLè=ð
FMPI2C_GENERALCALL_DISABLE
) || \

611 ((
CALL
è=ð
FMPI2C_GENERALCALL_ENABLE
))

	)

613 
	#IS_FMPI2C_NO_STRETCH
(
STRETCH
è(((STRETCHè=ð
FMPI2C_NOSTRETCH_DISABLE
) || \

614 ((
STRETCH
è=ð
FMPI2C_NOSTRETCH_ENABLE
))

	)

616 
	#IS_FMPI2C_MEMADD_SIZE
(
SIZE
è(((SIZEè=ð
FMPI2C_MEMADD_SIZE_8BIT
) || \

617 ((
SIZE
è=ð
FMPI2C_MEMADD_SIZE_16BIT
))

	)

619 
	#IS_TRANSFER_MODE
(
MODE
è(((MODEè=ð
FMPI2C_RELOAD_MODE
) || \

620 ((
MODE
è=ð
FMPI2C_AUTOEND_MODE
) || \

621 ((
MODE
è=ð
FMPI2C_AUTOEND_MODE
 |
FMPI2C_RELOAD_MODE
) || \

622 ((
MODE
è=ð
FMPI2C_SOFTEND_MODE
))

	)

624 
	#IS_TRANSFER_REQUEST
(
REQUEST
è(((REQUESTè=ð
FMPI2C_GENERATE_STOP
) || \

625 ((
REQUEST
è=ð
FMPI2C_GENERATE_START_READ
) || \

626 ((
REQUEST
è=ð
FMPI2C_GENERATE_START_WRITE
) || \

627 ((
REQUEST
è=ð
FMPI2C_NO_STARTSTOP
))

	)

629 
	#IS_FMPI2C_TRANSFER_OPTIONS_REQUEST
(
REQUEST
è(((REQUESTè=ð
FMPI2C_FIRST_FRAME
) || \

630 ((
REQUEST
è=ð
FMPI2C_NEXT_FRAME
) || \

631 ((
REQUEST
è=ð
FMPI2C_FIRST_AND_LAST_FRAME
) || \

632 ((
REQUEST
è=ð
FMPI2C_LAST_FRAME
))

	)

634 
	#FMPI2C_RESET_CR2
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)(
FMPI2C_CR2_SADD
 | 
FMPI2C_CR2_HEAD10R
 | 
FMPI2C_CR2_NBYTES
 | 
FMPI2C_CR2_RELOAD
 | 
FMPI2C_CR2_RD_WRN
)))

	)

636 
	#FMPI2C_GET_ADDR_MATCH
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
ISR
 & 
FMPI2C_ISR_ADDCODE
è>> 16U)

	)

637 
	#FMPI2C_GET_DIR
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
ISR
 & 
FMPI2C_ISR_DIR
è>> 16U)

	)

638 
	#FMPI2C_GET_STOP_MODE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 & 
FMPI2C_CR2_AUTOEND
)

	)

639 
	#FMPI2C_GET_ISR_REG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
ISR
)

	)

640 
	#FMPI2C_CHECK_FLAG
(
__ISR__
, 
__FLAG__
è((((__ISR__è& ((__FLAG__è& 
FMPI2C_FLAG_MASK
)è=ð((__FLAG__è& FMPI2C_FLAG_MASK)))

	)

641 
	#FMPI2C_GET_OWN_ADDRESS1
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
OAR1
 & 
FMPI2C_OAR1_OA1
)

	)

642 
	#FMPI2C_GET_OWN_ADDRESS2
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
OAR2
 & 
FMPI2C_OAR2_OA2
)

	)

645 
	#IS_FMPI2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ð(
ušt32_t
)0x000003FFU)

	)

646 
	#IS_FMPI2C_OWN_ADDRESS2
(
ADDRESS2
è((ADDRESS2è<ð(
ušt16_t
)0x00FFU)

	)

648 
	#FMPI2C_MEM_ADD_MSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0xFF00U))è>> 8U)))

	)

649 
	#FMPI2C_MEM_ADD_LSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)(0x00FFU))))

	)

651 
	#FMPI2C_GENERATE_START
(
__ADDMODE__
,
__ADDRESS__
è(((__ADDMODE__è=ð
FMPI2C_ADDRESSINGMODE_7BIT
è? (
ušt32_t
)((((ušt32_t)(__ADDRESS__è& (
FMPI2C_CR2_SADD
)è| (
FMPI2C_CR2_START
è| (
FMPI2C_CR2_AUTOEND
)è& (~
FMPI2C_CR2_RD_WRN
)) : \

652 (
ušt32_t
)((((ušt32_t)(
__ADDRESS__
è& (
FMPI2C_CR2_SADD
)è| (
FMPI2C_CR2_ADD10
è| (
FMPI2C_CR2_START
)è& (~
FMPI2C_CR2_RD_WRN
)))

	)

674 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_fmpi2c_ex.h

39 #iâdeà
__STM32F4xx_HAL_FMPI2C_EX_H


40 
	#__STM32F4xx_HAL_FMPI2C_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
)

49 
	~"¡m32f4xx_h®_def.h
"

69 
	#FMPI2C_ANALOGFILTER_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

70 
	#FMPI2C_ANALOGFILTER_DISABLE
 
FMPI2C_CR1_ANFOFF


	)

78 
	#FMPI2C_FASTMODEPLUS_SCL
 
SYSCFG_CFGR_FMPI2C1_SCL


	)

79 
	#FMPI2C_FASTMODEPLUS_SDA
 
SYSCFG_CFGR_FMPI2C1_SDA


	)

101 
HAL_StusTy³Def
 
HAL_FMPI2CEx_CÚfigAÇlogFž‹r
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
AÇlogFž‹r
);

102 
HAL_StusTy³Def
 
HAL_FMPI2CEx_CÚfigDig™®Fž‹r
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Dig™®Fž‹r
);

103 
HAL_StusTy³Def
 
HAL_FMPI2CEx_EÇbËWakeUp
 (
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

104 
HAL_StusTy³Def
 
HAL_FMPI2CEx_Di§bËWakeUp
 (
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

105 
HAL_FMPI2CEx_EÇbËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
);

106 
HAL_FMPI2CEx_Di§bËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
);

121 
	#IS_FMPI2C_ANALOG_FILTER
(
FILTER
è(((FILTERè=ð
FMPI2C_ANALOGFILTER_ENABLE
) || \

122 ((
FILTER
è=ð
FMPI2C_ANALOGFILTER_DISABLE
))

	)

124 
	#IS_FMPI2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ð0x0000000FU)

	)

126 
	#IS_FMPI2C_FASTMODEPLUS
(
__CONFIG__
è((((__CONFIG__è& (
FMPI2C_FASTMODEPLUS_SCL
)) == FMPI2C_FASTMODEPLUS_SCL) || \

127 (((
__CONFIG__
è& (
FMPI2C_FASTMODEPLUS_SDA
)è=ðFMPI2C_FASTMODEPLUS_SDA))

	)

157 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio.h

39 #iâdeà
__STM32F4xx_HAL_GPIO_H


40 
	#__STM32F4xx_HAL_GPIO_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Pš
;

70 
ušt32_t
 
Mode
;

73 
ušt32_t
 
PuÎ
;

76 
ušt32_t
 
S³ed
;

79 
ušt32_t
 
AÉ”Ç‹
;

81 }
	tGPIO_In™Ty³Def
;

88 
GPIO_PIN_RESET
 = 0,

89 
GPIO_PIN_SET


90 }
	tGPIO_PšS‹
;

104 
	#GPIO_PIN_0
 ((
ušt16_t
)0x0001è

	)

105 
	#GPIO_PIN_1
 ((
ušt16_t
)0x0002è

	)

106 
	#GPIO_PIN_2
 ((
ušt16_t
)0x0004è

	)

107 
	#GPIO_PIN_3
 ((
ušt16_t
)0x0008è

	)

108 
	#GPIO_PIN_4
 ((
ušt16_t
)0x0010è

	)

109 
	#GPIO_PIN_5
 ((
ušt16_t
)0x0020è

	)

110 
	#GPIO_PIN_6
 ((
ušt16_t
)0x0040è

	)

111 
	#GPIO_PIN_7
 ((
ušt16_t
)0x0080è

	)

112 
	#GPIO_PIN_8
 ((
ušt16_t
)0x0100è

	)

113 
	#GPIO_PIN_9
 ((
ušt16_t
)0x0200è

	)

114 
	#GPIO_PIN_10
 ((
ušt16_t
)0x0400è

	)

115 
	#GPIO_PIN_11
 ((
ušt16_t
)0x0800è

	)

116 
	#GPIO_PIN_12
 ((
ušt16_t
)0x1000è

	)

117 
	#GPIO_PIN_13
 ((
ušt16_t
)0x2000è

	)

118 
	#GPIO_PIN_14
 ((
ušt16_t
)0x4000è

	)

119 
	#GPIO_PIN_15
 ((
ušt16_t
)0x8000è

	)

120 
	#GPIO_PIN_AÎ
 ((
ušt16_t
)0xFFFFè

	)

122 
	#GPIO_PIN_MASK
 0x0000FFFFU

	)

137 
	#GPIO_MODE_INPUT
 0x00000000U

	)

138 
	#GPIO_MODE_OUTPUT_PP
 0x00000001U

	)

139 
	#GPIO_MODE_OUTPUT_OD
 0x00000011U

	)

140 
	#GPIO_MODE_AF_PP
 0x00000002U

	)

141 
	#GPIO_MODE_AF_OD
 0x00000012U

	)

143 
	#GPIO_MODE_ANALOG
 0x00000003U

	)

145 
	#GPIO_MODE_IT_RISING
 0x10110000U

	)

146 
	#GPIO_MODE_IT_FALLING
 0x10210000U

	)

147 
	#GPIO_MODE_IT_RISING_FALLING
 0x10310000U

	)

149 
	#GPIO_MODE_EVT_RISING
 0x10120000U

	)

150 
	#GPIO_MODE_EVT_FALLING
 0x10220000U

	)

151 
	#GPIO_MODE_EVT_RISING_FALLING
 0x10320000U

	)

160 
	#GPIO_SPEED_FREQ_LOW
 0x00000000U

	)

161 
	#GPIO_SPEED_FREQ_MEDIUM
 0x00000001U

	)

162 
	#GPIO_SPEED_FREQ_HIGH
 0x00000002U

	)

163 
	#GPIO_SPEED_FREQ_VERY_HIGH
 0x00000003U

	)

172 
	#GPIO_NOPULL
 0x00000000U

	)

173 
	#GPIO_PULLUP
 0x00000001U

	)

174 
	#GPIO_PULLDOWN
 0x00000002U

	)

194 
	#__HAL_GPIO_EXTI_GET_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

202 
	#__HAL_GPIO_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

210 
	#__HAL_GPIO_EXTI_GET_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

218 
	#__HAL_GPIO_EXTI_CLEAR_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

226 
	#__HAL_GPIO_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(
EXTI
->
SWIER
 |ð(__EXTI_LINE__))

	)

232 
	~"¡m32f4xx_h®_gpio_ex.h
"

243 
HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
);

244 
HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
);

253 
GPIO_PšS‹
 
HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

254 
HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
);

255 
HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

256 
HAL_StusTy³Def
 
HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

257 
HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
);

258 
HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
);

282 
	#IS_GPIO_PIN_ACTION
(
ACTION
è(((ACTIONè=ð
GPIO_PIN_RESET
è|| ((ACTIONè=ð
GPIO_PIN_SET
))

	)

283 
	#IS_GPIO_PIN
(
PIN
è((((PINè& 
GPIO_PIN_MASK
 ) !ð0x00Uè&& (((PINè& ~GPIO_PIN_MASKè=ð0x00U))

	)

284 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_MODE_INPUT
) ||\

285 ((
MODE
è=ð
GPIO_MODE_OUTPUT_PP
) ||\

286 ((
MODE
è=ð
GPIO_MODE_OUTPUT_OD
) ||\

287 ((
MODE
è=ð
GPIO_MODE_AF_PP
) ||\

288 ((
MODE
è=ð
GPIO_MODE_AF_OD
) ||\

289 ((
MODE
è=ð
GPIO_MODE_IT_RISING
) ||\

290 ((
MODE
è=ð
GPIO_MODE_IT_FALLING
) ||\

291 ((
MODE
è=ð
GPIO_MODE_IT_RISING_FALLING
) ||\

292 ((
MODE
è=ð
GPIO_MODE_EVT_RISING
) ||\

293 ((
MODE
è=ð
GPIO_MODE_EVT_FALLING
) ||\

294 ((
MODE
è=ð
GPIO_MODE_EVT_RISING_FALLING
) ||\

295 ((
MODE
è=ð
GPIO_MODE_ANALOG
))

	)

296 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_SPEED_FREQ_LOW
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_MEDIUM
) || \

297 ((
SPEED
è=ð
GPIO_SPEED_FREQ_HIGH
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_VERY_HIGH
))

	)

298 
	#IS_GPIO_PULL
(
PULL
è(((PULLè=ð
GPIO_NOPULL
è|| ((PULLè=ð
GPIO_PULLUP
) || \

299 ((
PULL
è=ð
GPIO_PULLDOWN
))

	)

321 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio_ex.h

39 #iâdeà
__STM32F4xx_HAL_GPIO_EX_H


40 
	#__STM32F4xx_HAL_GPIO_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

68 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
)

72 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

73 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

74 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

75 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

76 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

81 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

82 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

87 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

88 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

89 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

94 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

95 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

96 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

97 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

102 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

103 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

104 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

109 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

110 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

111 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

112 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

113 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

114 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

115 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

120 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

121 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

122 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

127 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

128 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

129 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

130 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

135 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

136 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

137 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

138 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

139 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

144 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

145 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

146 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

147 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

148 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

149 
	#GPIO_AF9_LTDC
 ((
ušt8_t
)0x09è

	)

154 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

155 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

160 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

165 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

166 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

167 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

172 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

177 
	#GPIO_AF14_LTDC
 ((
ušt8_t
)0x0Eè

	)

182 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

187 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
)

191 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

192 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

193 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

194 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

195 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

200 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

201 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

206 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

207 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

208 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

213 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

214 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

215 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

216 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

221 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

222 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

223 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

228 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

229 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

230 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

231 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

232 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

233 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

236 
	#GPIO_AF5_I2S3ext
 
GPIO_AF5_SPI3


	)

241 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

242 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

243 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

248 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

249 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

250 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

251 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

256 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

257 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

258 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

259 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

260 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

265 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

266 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

267 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

268 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

269 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

274 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

275 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

280 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

285 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

286 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

287 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

292 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

297 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

302 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
)

306 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

307 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

308 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

309 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

310 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

315 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

316 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

321 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

322 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

323 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

328 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

329 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

330 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

331 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

336 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

337 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

338 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

343 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

344 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

345 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

350 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

351 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

356 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

357 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

358 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

359 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

364 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

365 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

366 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

371 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

372 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

373 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

374 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

375 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

380 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

381 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

386 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

391 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

392 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

393 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

398 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

403 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

408 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
)

412 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

413 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

414 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

415 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

416 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

421 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

422 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

427 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

428 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

429 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

434 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

435 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

436 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

437 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

442 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

443 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

444 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

449 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

450 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

451 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

456 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

457 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

462 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

463 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

464 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

465 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

470 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

471 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

472 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

477 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

478 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

479 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

480 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

481 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

486 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

487 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

492 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

493 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

494 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

499 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

505 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

509 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

510 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

511 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

512 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

513 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

518 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

519 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

524 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

525 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

526 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

531 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

532 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

533 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

538 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

539 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

540 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

545 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

546 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

547 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

548 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

553 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

554 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

559 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

560 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

561 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

566 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

571 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

572 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

573 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

579 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

584 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

589 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

594 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

598 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

599 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

600 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

601 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

602 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

607 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

608 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

613 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

614 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

615 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

620 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

621 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

622 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

623 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

628 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

629 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

630 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

631 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

636 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

637 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

638 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

639 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

640 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

645 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

646 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

647 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

648 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

649 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

650 
	#GPIO_AF6_DFSDM1
 ((
ušt8_t
)0x06è

	)

654 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

655 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

656 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

657 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

658 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

663 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

664 
	#GPIO_AF8_USART3
 ((
ušt8_t
)0x08è

	)

665 
	#GPIO_AF8_DFSDM1
 ((
ušt8_t
)0x08è

	)

666 
	#GPIO_AF8_CAN1
 ((
ušt8_t
)0x08è

	)

671 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

672 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

673 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

674 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

675 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

676 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

677 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

678 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

679 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

684 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

685 
	#GPIO_AF10_DFSDM1
 ((
ušt8_t
)0x0Aè

	)

686 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

687 
	#GPIO_AF10_FMC
 ((
ušt8_t
)0x0Aè

	)

692 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

693 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

698 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

704 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

708 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

709 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

710 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

711 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

716 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

717 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

718 
	#GPIO_AF1_LPTIM1
 ((
ušt8_t
)0x01è

	)

723 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

724 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

725 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

730 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

731 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

732 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

733 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

734 
	#GPIO_AF3_DFSDM2
 ((
ušt8_t
)0x03è

	)

739 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

740 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

741 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

742 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

747 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

748 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

749 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

750 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

751 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

756 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

757 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

758 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

759 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

760 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

761 
	#GPIO_AF6_DFSDM1
 ((
ušt8_t
)0x06è

	)

762 
	#GPIO_AF6_DFSDM2
 ((
ušt8_t
)0x06è

	)

766 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

767 
	#GPIO_AF7_SAI1
 ((
ušt8_t
)0x07è

	)

768 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

769 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

770 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

771 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

772 
	#GPIO_AF7_DFSDM2
 ((
ušt8_t
)0x07è

	)

777 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

778 
	#GPIO_AF8_USART3
 ((
ušt8_t
)0x08è

	)

779 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

780 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

781 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

782 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

783 
	#GPIO_AF8_DFSDM1
 ((
ušt8_t
)0x08è

	)

784 
	#GPIO_AF8_CAN1
 ((
ušt8_t
)0x08è

	)

789 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

790 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

791 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

792 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

793 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

794 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

795 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

796 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

797 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

802 
	#GPIO_AF10_SAI1
 ((
ušt8_t
)0x0Aè

	)

803 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

804 
	#GPIO_AF10_DFSDM1
 ((
ušt8_t
)0x0Aè

	)

805 
	#GPIO_AF10_DFSDM2
 ((
ušt8_t
)0x0Aè

	)

806 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

807 
	#GPIO_AF10_FSMC
 ((
ušt8_t
)0x0Aè

	)

812 
	#GPIO_AF11_UART4
 ((
ušt8_t
)0x0Bè

	)

813 
	#GPIO_AF11_UART5
 ((
ušt8_t
)0x0Bè

	)

814 
	#GPIO_AF11_UART9
 ((
ušt8_t
)0x0Bè

	)

815 
	#GPIO_AF11_UART10
 ((
ušt8_t
)0x0Bè

	)

816 
	#GPIO_AF11_CAN3
 ((
ušt8_t
)0x0Bè

	)

821 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

822 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

827 
	#GPIO_AF14_RNG
 ((
ušt8_t
)0x0Eè

	)

832 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

836 #ià
defšed
(
STM32F411xE
)

840 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

841 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

842 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

843 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

844 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

849 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

850 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

855 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

856 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

857 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

862 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

863 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

864 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

869 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

870 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

871 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

876 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

877 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

878 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

879 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

880 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

885 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

886 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

887 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

888 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

889 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

894 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

895 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

896 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

897 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

902 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

907 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

908 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

909 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

914 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

919 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

924 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

928 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

932 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

933 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

934 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

935 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

936 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

941 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

942 
	#GPIO_AF1_LPTIM1
 ((
ušt8_t
)0x01è

	)

947 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

952 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

953 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

958 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

959 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

960 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

965 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

966 #ià
defšed
(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

967 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

973 
	#GPIO_AF6_SPI1
 ((
ušt8_t
)0x06è

	)

974 #ià
defšed
(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

975 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

977 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

981 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

982 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

987 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

992 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

993 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

998 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

1002 #ià
defšed
(
STM32F446xx
)

1006 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

1007 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

1008 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

1009 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

1010 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

1015 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

1016 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

1021 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

1022 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

1023 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

1028 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

1029 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

1030 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

1031 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

1032 
	#GPIO_AF3_CEC
 ((
ušt8_t
)0x03è

	)

1037 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

1038 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

1039 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

1040 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

1041 
	#GPIO_AF4_CEC
 ((
ušt8_t
)0x04è

	)

1046 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

1047 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

1048 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

1049 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

1054 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

1055 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

1056 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

1057 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

1062 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

1063 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

1064 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

1065 
	#GPIO_AF7_UART5
 ((
ušt8_t
)0x07è

	)

1066 
	#GPIO_AF7_SPI2
 ((
ušt8_t
)0x07è

	)

1067 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

1068 
	#GPIO_AF7_SPDIFRX
 ((
ušt8_t
)0x07è

	)

1073 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

1074 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

1075 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

1076 
	#GPIO_AF8_SPDIFRX
 ((
ušt8_t
)0x08è

	)

1077 
	#GPIO_AF8_SAI2
 ((
ušt8_t
)0x08è

	)

1082 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

1083 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

1084 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

1085 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

1086 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

1087 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

1092 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

1093 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

1094 
	#GPIO_AF10_SAI2
 ((
ušt8_t
)0x0Aè

	)

1095 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

1100 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

1105 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

1106 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

1107 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

1112 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

1117 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

1123 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1127 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

1128 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

1129 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

1130 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

1131 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

1136 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

1137 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

1142 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

1143 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

1144 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

1149 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

1150 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

1151 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

1152 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

1157 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

1158 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

1159 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

1164 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

1165 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

1166 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

1167 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

1168 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

1169 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

1170 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

1175 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

1176 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

1177 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

1182 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

1183 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

1184 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

1185 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

1190 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

1191 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

1192 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

1193 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

1194 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

1199 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

1200 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

1201 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

1202 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

1203 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

1204 
	#GPIO_AF9_LTDC
 ((
ušt8_t
)0x09è

	)

1205 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

1210 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

1211 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

1212 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

1217 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

1222 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

1223 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

1224 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

1229 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

1230 
	#GPIO_AF13_DSI
 ((
ušt8_t
)0x0Dè

	)

1235 
	#GPIO_AF14_LTDC
 ((
ušt8_t
)0x0Eè

	)

1240 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

1285 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

1286 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1287 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1288 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1289 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1290 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1291 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1292 ((
__GPIOx__
è=ð(
GPIOG
))? 6U :\

1293 ((
__GPIOx__
è=ð(
GPIOH
))? 7U : 8U)

	)

1296 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1297 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1298 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1299 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1300 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1301 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1302 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1303 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1304 ((
__GPIOx__
è=ð(
GPIOG
))? 6U :\

1305 ((
__GPIOx__
è=ð(
GPIOH
))? 7U :\

1306 ((
__GPIOx__
è=ð(
GPIOI
))? 8U :\

1307 ((
__GPIOx__
è=ð(
GPIOJ
))? 9U : 10U)

	)

1310 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1311 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1312 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1313 ((
__GPIOx__
è=ð(
GPIOC
))? 2U : 7U)

	)

1316 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

1317 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1318 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1319 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1320 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1321 ((
__GPIOx__
è=ð(
GPIOE
))? 4U : 7U)

	)

1324 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F412Zx
è||defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1325 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1326 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1327 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1328 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1329 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1330 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1331 ((
__GPIOx__
è=ð(
GPIOG
))? 6U : 7U)

	)

1342 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
)

1343 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1344 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1345 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1346 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1347 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1348 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1349 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1350 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1351 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1352 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1353 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1354 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1355 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1356 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1357 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1358 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1359 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1360 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1361 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1362 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1363 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1364 ((
AF
è=ð
GPIO_AF14_LTDC
))

	)

1370 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
)

1371 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1372 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1373 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1374 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1375 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1376 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1377 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1378 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1379 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1380 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1381 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1382 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1383 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1384 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1385 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1386 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1387 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1388 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1389 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1390 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1391 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
))

	)

1397 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
)

1398 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1399 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1400 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1401 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1402 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1403 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1404 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1405 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1406 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1407 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1408 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1409 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1410 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1411 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1412 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1413 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1414 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1415 ((
AF
è=ð
GPIO_AF12_FSMC
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

	)

1421 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
)

1422 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1423 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1424 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1425 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1426 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1427 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1428 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1429 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1430 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1431 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1432 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1433 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1434 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1435 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1436 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1437 ((
AF
è=ð
GPIO_AF12_OTG_HS_FS
è|| ((AFè=ð
GPIO_AF12_SDIO
) || \

1438 ((
AF
è=ð
GPIO_AF12_FSMC
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

	)

1445 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

1446 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1447 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1448 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1449 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1450 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1451 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF4_I2C1
) || \

1452 ((
AF
è=ð
GPIO_AF4_I2C2
è|| ((AFè=ð
GPIO_AF4_I2C3
) || \

1453 ((
AF
è=ð
GPIO_AF5_SPI1
è|| ((AFè=ð
GPIO_AF5_SPI2
) || \

1454 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1455 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1456 ((
AF
è=ð
GPIO_AF8_USART6
è|| ((AFè=ð
GPIO_AF10_OTG_FS
) || \

1457 ((
AF
è=ð
GPIO_AF9_I2C2
è|| ((AFè=ð
GPIO_AF9_I2C3
) || \

1458 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

	)

1463 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1464 
	#IS_GPIO_AF
(
AF
è(((AFè< 10Uè|| ((AFè=ð15U))

	)

1468 #ià
defšed
(
STM32F411xE
)

1469 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1470 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1471 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1472 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1473 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1474 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF4_I2C1
) || \

1475 ((
AF
è=ð
GPIO_AF4_I2C2
è|| ((AFè=ð
GPIO_AF4_I2C3
) || \

1476 ((
AF
è=ð
GPIO_AF5_SPI1
è|| ((AFè=ð
GPIO_AF5_SPI2
) || \

1477 ((
AF
è=ð
GPIO_AF5_SPI3
è|| ((AFè=ð
GPIO_AF6_SPI4
) || \

1478 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1479 ((
AF
è=ð
GPIO_AF6_SPI5
è|| ((AFè=ð
GPIO_AF7_SPI3
) || \

1480 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1481 ((
AF
è=ð
GPIO_AF8_USART6
è|| ((AFè=ð
GPIO_AF10_OTG_FS
) || \

1482 ((
AF
è=ð
GPIO_AF9_I2C2
è|| ((AFè=ð
GPIO_AF9_I2C3
) || \

1483 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

	)

1489 #ià
defšed
(
STM32F446xx
)

1490 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1491 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1492 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1493 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1494 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1495 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1496 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1497 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1498 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1499 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1500 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1501 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1502 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1503 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1504 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1505 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1506 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1507 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1508 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1509 ((
AF
è=ð
GPIO_AF3_CEC
è|| ((AFè=ð
GPIO_AF4_CEC
) || \

1510 ((
AF
è=ð
GPIO_AF5_SPI3
è|| ((AFè=ð
GPIO_AF6_SPI2
) || \

1511 ((
AF
è=ð
GPIO_AF6_SPI4
è|| ((AFè=ð
GPIO_AF7_UART5
) || \

1512 ((
AF
è=ð
GPIO_AF7_SPI2
è|| ((AFè=ð
GPIO_AF7_SPI3
) || \

1513 ((
AF
è=ð
GPIO_AF7_SPDIFRX
è|| ((AFè=ð
GPIO_AF8_SPDIFRX
) || \

1514 ((
AF
è=ð
GPIO_AF8_SAI2
è|| ((AFè=ð
GPIO_AF9_QSPI
) || \

1515 ((
AF
è=ð
GPIO_AF10_SAI2
è|| ((AFè=ð
GPIO_AF10_QSPI
))

	)

1521 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1522 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1523 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1524 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1525 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1526 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1527 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1528 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1529 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1530 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1531 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1532 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1533 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1534 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1535 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1536 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1537 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1538 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1539 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1540 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1541 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1542 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1543 ((
AF
è=ð
GPIO_AF14_LTDC
è|| ((AFè=ð
GPIO_AF13_DSI
) || \

1544 ((
AF
è=ð
GPIO_AF9_QSPI
è|| ((AFè=ð
GPIO_AF10_QSPI
))

	)

1550 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

1551 
	#IS_GPIO_AF
(
AF
è(((AFè< 16Uè&& ((AFè!ð11Uè&& ((AFè!ð14Uè&& ((AFè!ð13U))

	)

1556 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1557 
	#IS_GPIO_AF
(
AF
è(((AFè< 16Uè&& ((AFè!ð13U))

	)

1586 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hash.h

39 #iâdeà
__STM32F4xx_HAL_HASH_H


40 
	#__STM32F4xx_HAL_HASH_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

49 
	~"¡m32f4xx_h®_def.h
"

71 
ušt32_t
 
D©aTy³
;

74 
ušt32_t
 
KeySize
;

76 
ušt8_t
* 
pKey
;

77 }
	tHASH_In™Ty³Def
;

89 
	mHAL_HASH_STATE_RESET
 = 0x00U,

90 
	mHAL_HASH_STATE_READY
 = 0x01U,

91 
	mHAL_HASH_STATE_BUSY
 = 0x02U,

92 
	mHAL_HASH_STATE_TIMEOUT
 = 0x03U,

93 
	mHAL_HASH_STATE_ERROR
 = 0x04U

94 }
	tHAL_HASH_S‹Ty³Def
;

106 
	mHAL_HASH_PHASE_READY
 = 0x01U,

107 
	mHAL_HASH_PHASE_PROCESS
 = 0x02U

108 }
	tHAL_HASH_Pha£Ty³Def
;

120 
HASH_In™Ty³Def
 
	mIn™
;

122 
ušt8_t
 *
	mpHashInBuffPŒ
;

124 
ušt8_t
 *
	mpHashOutBuffPŒ
;

126 
__IO
 
ušt32_t
 
	mHashBuffSize
;

128 
__IO
 
ušt32_t
 
	mHashInCouÁ
;

130 
__IO
 
ušt32_t
 
	mHashITCouÁ”
;

132 
HAL_StusTy³Def
 
	mStus
;

134 
HAL_HASH_Pha£Ty³Def
 
	mPha£
;

136 
DMA_HªdËTy³Def
 *
	mhdmaš
;

138 
HAL_LockTy³Def
 
	mLock
;

140 
__IO
 
HAL_HASH_S‹Ty³Def
 
	mS‹
;

141 } 
	tHASH_HªdËTy³Def
;

160 
	#HASH_ALGOSELECTION_SHA1
 ((
ušt32_t
)0x00000000Uè

	)

161 
	#HASH_ALGOSELECTION_SHA224
 
HASH_CR_ALGO_1


	)

162 
	#HASH_ALGOSELECTION_SHA256
 
HASH_CR_ALGO


	)

163 
	#HASH_ALGOSELECTION_MD5
 
HASH_CR_ALGO_0


	)

171 
	#HASH_ALGOMODE_HASH
 ((
ušt32_t
)0x00000000Uè

	)

172 
	#HASH_ALGOMODE_HMAC
 
HASH_CR_MODE


	)

180 
	#HASH_DATATYPE_32B
 ((
ušt32_t
)0x00000000Uè

	)

181 
	#HASH_DATATYPE_16B
 
HASH_CR_DATATYPE_0


	)

182 
	#HASH_DATATYPE_8B
 
HASH_CR_DATATYPE_1


	)

183 
	#HASH_DATATYPE_1B
 
HASH_CR_DATATYPE


	)

192 
	#HASH_HMAC_KEYTYPE_SHORTKEY
 ((
ušt32_t
)0x00000000Uè

	)

193 
	#HASH_HMAC_KEYTYPE_LONGKEY
 
HASH_CR_LKEY


	)

201 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

202 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

203 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

204 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

205 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

213 
	#HASH_IT_DINI
 
HASH_IMR_DINIE


	)

214 
	#HASH_IT_DCI
 
HASH_IMR_DCIE


	)

232 
	#__HAL_HASH_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_HASH_STATE_RESET
)

	)

244 
	#__HAL_HASH_GET_FLAG
(
__FLAG__
è(((__FLAG__è> 8Uè? ((
HASH
->
CR
 & (__FLAG__)) == (__FLAG__)) :\

245 ((
HASH
->
SR
 & (
__FLAG__
)è=ð(__FLAG__)))

	)

252 
	#__HAL_HASH_SET_MDMAT
(è
HASH
->
CR
 |ð
HASH_CR_MDMAT


	)

258 
	#__HAL_HASH_RESET_MDMAT
(è
HASH
->
CR
 &ð(
ušt32_t
)(~
HASH_CR_MDMAT
)

	)

264 
	#__HAL_HASH_START_DIGEST
(è
HASH
->
STR
 |ð
HASH_STR_DCAL


	)

271 
	#__HAL_HASH_SET_NBVALIDBITS
(
SIZE
èdo{
HASH
->
STR
 &ð~(
HASH_STR_NBLW
);\

272 
HASH
->
STR
 |ð8U * ((
SIZE
) % 4U);\

273 }0)

	)

280 
	~"¡m32f4xx_h®_hash_ex.h
"

290 
HAL_StusTy³Def
 
HAL_HASH_In™
(
HASH_HªdËTy³Def
 *
hhash
);

291 
HAL_StusTy³Def
 
HAL_HASH_DeIn™
(
HASH_HªdËTy³Def
 *
hhash
);

299 
HAL_StusTy³Def
 
HAL_HASH_SHA1_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

300 
HAL_StusTy³Def
 
HAL_HASH_MD5_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

301 
HAL_StusTy³Def
 
HAL_HASH_MD5_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

302 
HAL_StusTy³Def
 
HAL_HASH_SHA1_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

310 
HAL_StusTy³Def
 
HAL_HMAC_SHA1_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

311 
HAL_StusTy³Def
 
HAL_HMAC_MD5_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

319 
HAL_StusTy³Def
 
HAL_HASH_SHA1_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
);

320 
HAL_StusTy³Def
 
HAL_HASH_MD5_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
);

328 
HAL_StusTy³Def
 
HAL_HASH_SHA1_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

329 
HAL_StusTy³Def
 
HAL_HASH_SHA1_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
);

330 
HAL_StusTy³Def
 
HAL_HASH_MD5_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

331 
HAL_StusTy³Def
 
HAL_HASH_MD5_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
);

339 
HAL_StusTy³Def
 
HAL_HMAC_SHA1_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

340 
HAL_StusTy³Def
 
HAL_HMAC_MD5_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

348 
HAL_HASH_IRQHªdËr
(
HASH_HªdËTy³Def
 *
hhash
);

356 
HAL_HASH_S‹Ty³Def
 
HAL_HASH_G‘S‹
(
HASH_HªdËTy³Def
 *
hhash
);

357 
HAL_HASH_M¥In™
(
HASH_HªdËTy³Def
 *
hhash
);

358 
HAL_HASH_M¥DeIn™
(
HASH_HªdËTy³Def
 *
hhash
);

359 
HAL_HASH_InC¶tC®lback
(
HASH_HªdËTy³Def
 *
hhash
);

360 
HAL_HASH_Dg¡C¶tC®lback
(
HASH_HªdËTy³Def
 *
hhash
);

361 
HAL_HASH_E¼ÜC®lback
(
HASH_HªdËTy³Def
 *
hhash
);

401 
	#IS_HASH_ALGOSELECTION
(
__ALGOSELECTION__
è(((__ALGOSELECTION__è=ð
HASH_ALGOSELECTION_SHA1
) || \

402 ((
__ALGOSELECTION__
è=ð
HASH_ALGOSELECTION_SHA224
) || \

403 ((
__ALGOSELECTION__
è=ð
HASH_ALGOSELECTION_SHA256
) || \

404 ((
__ALGOSELECTION__
è=ð
HASH_ALGOSELECTION_MD5
))

	)

407 
	#IS_HASH_ALGOMODE
(
__ALGOMODE__
è(((__ALGOMODE__è=ð
HASH_ALGOMODE_HASH
) || \

408 ((
__ALGOMODE__
è=ð
HASH_ALGOMODE_HMAC
))

	)

411 
	#IS_HASH_DATATYPE
(
__DATATYPE__
è(((__DATATYPE__è=ð
HASH_DATATYPE_32B
)|| \

412 ((
__DATATYPE__
è=ð
HASH_DATATYPE_16B
)|| \

413 ((
__DATATYPE__
è=ð
HASH_DATATYPE_8B
) || \

414 ((
__DATATYPE__
è=ð
HASH_DATATYPE_1B
))

	)

417 
	#IS_HASH_HMAC_KEYTYPE
(
__KEYTYPE__
è(((__KEYTYPE__è=ð
HASH_HMAC_KEYTYPE_SHORTKEY
) || \

418 ((
__KEYTYPE__
è=ð
HASH_HMAC_KEYTYPE_LONGKEY
))

	)

420 
	#IS_HASH_SHA1_BUFFER_SIZE
(
__SIZE__
è((((__SIZE__)%4è!ð0U)? 0U: 1U)

	)

444 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hash_ex.h

39 #iâdeà
__STM32F4xx_HAL_HASH_EX_H


40 
	#__STM32F4xx_HAL_HASH_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

72 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

73 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

74 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

75 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

85 
HAL_StusTy³Def
 
HAL_HMACEx_SHA224_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

86 
HAL_StusTy³Def
 
HAL_HMACEx_SHA256_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

96 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
);

97 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
);

107 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

108 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
);

109 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

110 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
);

120 
HAL_StusTy³Def
 
HAL_HMACEx_SHA224_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

121 
HAL_StusTy³Def
 
HAL_HMACEx_SHA256_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

130 
HAL_HASHEx_IRQHªdËr
(
HASH_HªdËTy³Def
 *
hhash
);

194 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hcd.h

39 #iâdeà
__STM32F4xx_HAL_HCD_H


40 
	#__STM32F4xx_HAL_HCD_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_Î_usb.h
"

70 
HAL_HCD_STATE_RESET
 = 0x00U,

71 
HAL_HCD_STATE_READY
 = 0x01U,

72 
HAL_HCD_STATE_ERROR
 = 0x02U,

73 
HAL_HCD_STATE_BUSY
 = 0x03U,

74 
HAL_HCD_STATE_TIMEOUT
 = 0x04U

75 } 
	tHCD_S‹Ty³Def
;

77 
USB_OTG_Glob®Ty³Def
 
	tHCD_Ty³Def
;

78 
USB_OTG_CfgTy³Def
 
	tHCD_In™Ty³Def
;

79 
USB_OTG_HCTy³Def
 
	tHCD_HCTy³Def
 ;

80 
USB_OTG_URBS‹Ty³Def
 
	tHCD_URBS‹Ty³Def
 ;

81 
USB_OTG_HCS‹Ty³Def
 
	tHCD_HCS‹Ty³Def
 ;

91 
HCD_Ty³Def
 *
In¡ªû
;

92 
HCD_In™Ty³Def
 
In™
;

93 
HCD_HCTy³Def
 
hc
[15];

94 
HAL_LockTy³Def
 
Lock
;

95 
__IO
 
HCD_S‹Ty³Def
 
S‹
;

96 *
pD©a
;

97 } 
	tHCD_HªdËTy³Def
;

114 
	#HCD_SPEED_HIGH
 0U

	)

115 
	#HCD_SPEED_LOW
 2U

	)

116 
	#HCD_SPEED_FULL
 3U

	)

124 
	#HCD_PHY_ULPI
 1U

	)

125 
	#HCD_PHY_EMBEDDED
 2U

	)

139 
	#__HAL_HCD_ENABLE
(
__HANDLE__
è
	`USB_EÇbËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

140 
	#__HAL_HCD_DISABLE
(
__HANDLE__
è
	`USB_Di§bËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

142 
	#__HAL_HCD_GET_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è((
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è& (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

143 
	#__HAL_HCD_CLEAR_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
GINTSTS
èð(__INTERRUPT__))

	)

144 
	#__HAL_HCD_IS_INVALID_INTERRUPT
(
__HANDLE__
è(
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è=ð0U)

	)

146 
	#__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
__INTERRUPT__
è(
	`USBx_HC
(chnum)->
HCINT
 = (__INTERRUPT__))

	)

147 
	#__HAL_HCD_MASK_HALT_HC_INT
(
chnum
è(
	`USBx_HC
(chnum)->
HCINTMSK
 &ð~
USB_OTG_HCINTMSK_CHHM
)

	)

148 
	#__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
è(
	`USBx_HC
(chnum)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_CHHM
)

	)

149 
	#__HAL_HCD_MASK_ACK_HC_INT
(
chnum
è(
	`USBx_HC
(chnum)->
HCINTMSK
 &ð~
USB_OTG_HCINTMSK_ACKM
)

	)

150 
	#__HAL_HCD_UNMASK_ACK_HC_INT
(
chnum
è(
	`USBx_HC
(chnum)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_ACKM
)

	)

164 
HAL_StusTy³Def
 
	`HAL_HCD_In™
(
HCD_HªdËTy³Def
 *
hhcd
);

165 
HAL_StusTy³Def
 
	`HAL_HCD_DeIn™
(
HCD_HªdËTy³Def
 *
hhcd
);

166 
HAL_StusTy³Def
 
	`HAL_HCD_HC_In™
(
HCD_HªdËTy³Def
 *
hhcd
,

167 
ušt8_t
 
ch_num
,

168 
ušt8_t
 
•num
,

169 
ušt8_t
 
dev_add»ss
,

170 
ušt8_t
 
¥“d
,

171 
ušt8_t
 
•_ty³
,

172 
ušt16_t
 
mps
);

174 
HAL_StusTy³Def
 
	`HAL_HCD_HC_H®t
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
ch_num
);

176 
	`HAL_HCD_M¥In™
(
HCD_HªdËTy³Def
 *
hhcd
);

177 
	`HAL_HCD_M¥DeIn™
(
HCD_HªdËTy³Def
 *
hhcd
);

186 
HAL_StusTy³Def
 
	`HAL_HCD_HC_Subm™Reque¡
(
HCD_HªdËTy³Def
 *
hhcd
,

187 
ušt8_t
 
pe
,

188 
ušt8_t
 
dœeùiÚ
,

189 
ušt8_t
 
•_ty³
,

190 
ušt8_t
 
tok’
,

191 
ušt8_t
* 
pbuff
,

192 
ušt16_t
 
Ëngth
,

193 
ušt8_t
 
do_pšg
);

196 
	`HAL_HCD_IRQHªdËr
(
HCD_HªdËTy³Def
 *
hhcd
);

197 
	`HAL_HCD_SOF_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
);

198 
	`HAL_HCD_CÚÃù_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
);

199 
	`HAL_HCD_DiscÚÃù_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
);

200 
	`HAL_HCD_HC_NÙifyURBChªge_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
,

201 
ušt8_t
 
chnum
,

202 
HCD_URBS‹Ty³Def
 
urb_¡©e
);

211 
HAL_StusTy³Def
 
	`HAL_HCD_Re£tPÜt
(
HCD_HªdËTy³Def
 *
hhcd
);

212 
HAL_StusTy³Def
 
	`HAL_HCD_S¹
(
HCD_HªdËTy³Def
 *
hhcd
);

213 
HAL_StusTy³Def
 
	`HAL_HCD_StÝ
(
HCD_HªdËTy³Def
 *
hhcd
);

222 
HCD_S‹Ty³Def
 
	`HAL_HCD_G‘S‹
(
HCD_HªdËTy³Def
 *
hhcd
);

223 
HCD_URBS‹Ty³Def
 
	`HAL_HCD_HC_G‘URBS‹
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
);

224 
ušt32_t
 
	`HAL_HCD_HC_G‘XãrCouÁ
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
);

225 
HCD_HCS‹Ty³Def
 
	`HAL_HCD_HC_G‘S‹
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
);

226 
ušt32_t
 
	`HAL_HCD_G‘Cu¼’tF¿me
(
HCD_HªdËTy³Def
 *
hhcd
);

227 
ušt32_t
 
	`HAL_HCD_G‘Cu¼’tS³ed
(
HCD_HªdËTy³Def
 *
hhcd
);

253 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

254 #ifdeà
__ýlu¥lus


255 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c.h

39 #iâdeà
__STM32F4xx_HAL_I2C_H


40 
	#__STM32F4xx_HAL_I2C_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
ClockS³ed
;

70 
ušt32_t
 
DutyCyþe
;

73 
ušt32_t
 
OwnAdd»ss1
;

76 
ušt32_t
 
Add»ssšgMode
;

79 
ušt32_t
 
Du®Add»ssMode
;

82 
ušt32_t
 
OwnAdd»ss2
;

85 
ušt32_t
 
G’”®C®lMode
;

88 
ušt32_t
 
NoSŒ‘chMode
;

91 }
	tI2C_In™Ty³Def
;

121 
HAL_I2C_STATE_RESET
 = 0x00U,

122 
HAL_I2C_STATE_READY
 = 0x20U,

123 
HAL_I2C_STATE_BUSY
 = 0x24U,

124 
HAL_I2C_STATE_BUSY_TX
 = 0x21U,

125 
HAL_I2C_STATE_BUSY_RX
 = 0x22U,

126 
HAL_I2C_STATE_LISTEN
 = 0x28U,

127 
HAL_I2C_STATE_BUSY_TX_LISTEN
 = 0x29U,

129 
HAL_I2C_STATE_BUSY_RX_LISTEN
 = 0x2AU,

131 
HAL_I2C_STATE_ABORT
 = 0x60U,

132 
HAL_I2C_STATE_TIMEOUT
 = 0xA0U,

133 
HAL_I2C_STATE_ERROR
 = 0xE0U

135 }
	tHAL_I2C_S‹Ty³Def
;

156 
HAL_I2C_MODE_NONE
 = 0x00U,

157 
HAL_I2C_MODE_MASTER
 = 0x10U,

158 
HAL_I2C_MODE_SLAVE
 = 0x20U,

159 
HAL_I2C_MODE_MEM
 = 0x40U

161 }
	tHAL_I2C_ModeTy³Def
;

168 
I2C_Ty³Def
 *
In¡ªû
;

170 
I2C_In™Ty³Def
 
In™
;

172 
ušt8_t
 *
pBuffPŒ
;

174 
ušt16_t
 
XãrSize
;

176 
__IO
 
ušt16_t
 
XãrCouÁ
;

178 
__IO
 
ušt32_t
 
XãrO±iÚs
;

180 
__IO
 
ušt32_t
 
P»viousS‹
;

183 
DMA_HªdËTy³Def
 *
hdm©x
;

185 
DMA_HªdËTy³Def
 *
hdm¬x
;

187 
HAL_LockTy³Def
 
Lock
;

189 
__IO
 
HAL_I2C_S‹Ty³Def
 
S‹
;

191 
__IO
 
HAL_I2C_ModeTy³Def
 
Mode
;

193 
__IO
 
ušt32_t
 
E¼ÜCode
;

195 
__IO
 
ušt32_t
 
Devadd»ss
;

197 
__IO
 
ušt32_t
 
Memadd»ss
;

199 
__IO
 
ušt32_t
 
MemaddSize
;

201 
__IO
 
ušt32_t
 
Ev’tCouÁ
;

203 }
	tI2C_HªdËTy³Def
;

218 
	#HAL_I2C_ERROR_NONE
 0x00000000U

	)

219 
	#HAL_I2C_ERROR_BERR
 0x00000001U

	)

220 
	#HAL_I2C_ERROR_ARLO
 0x00000002U

	)

221 
	#HAL_I2C_ERROR_AF
 0x00000004U

	)

222 
	#HAL_I2C_ERROR_OVR
 0x00000008U

	)

223 
	#HAL_I2C_ERROR_DMA
 0x00000010U

	)

224 
	#HAL_I2C_ERROR_TIMEOUT
 0x00000020U

	)

232 
	#I2C_DUTYCYCLE_2
 0x00000000U

	)

233 
	#I2C_DUTYCYCLE_16_9
 
I2C_CCR_DUTY


	)

241 
	#I2C_ADDRESSINGMODE_7BIT
 0x00004000U

	)

242 
	#I2C_ADDRESSINGMODE_10BIT
 (
I2C_OAR1_ADDMODE
 | 0x00004000U)

	)

250 
	#I2C_DUALADDRESS_DISABLE
 0x00000000U

	)

251 
	#I2C_DUALADDRESS_ENABLE
 
I2C_OAR2_ENDUAL


	)

259 
	#I2C_GENERALCALL_DISABLE
 0x00000000U

	)

260 
	#I2C_GENERALCALL_ENABLE
 
I2C_CR1_ENGC


	)

268 
	#I2C_NOSTRETCH_DISABLE
 0x00000000U

	)

269 
	#I2C_NOSTRETCH_ENABLE
 
I2C_CR1_NOSTRETCH


	)

277 
	#I2C_MEMADD_SIZE_8BIT
 0x00000001U

	)

278 
	#I2C_MEMADD_SIZE_16BIT
 0x00000010U

	)

286 
	#I2C_DIRECTION_RECEIVE
 0x00000000U

	)

287 
	#I2C_DIRECTION_TRANSMIT
 0x00000001U

	)

295 
	#I2C_FIRST_FRAME
 0x00000001U

	)

296 
	#I2C_NEXT_FRAME
 0x00000002U

	)

297 
	#I2C_FIRST_AND_LAST_FRAME
 0x00000004U

	)

298 
	#I2C_LAST_FRAME
 0x00000008U

	)

306 
	#I2C_IT_BUF
 
I2C_CR2_ITBUFEN


	)

307 
	#I2C_IT_EVT
 
I2C_CR2_ITEVTEN


	)

308 
	#I2C_IT_ERR
 
I2C_CR2_ITERREN


	)

316 
	#I2C_FLAG_SMBALERT
 0x00018000U

	)

317 
	#I2C_FLAG_TIMEOUT
 0x00014000U

	)

318 
	#I2C_FLAG_PECERR
 0x00011000U

	)

319 
	#I2C_FLAG_OVR
 0x00010800U

	)

320 
	#I2C_FLAG_AF
 0x00010400U

	)

321 
	#I2C_FLAG_ARLO
 0x00010200U

	)

322 
	#I2C_FLAG_BERR
 0x00010100U

	)

323 
	#I2C_FLAG_TXE
 0x00010080U

	)

324 
	#I2C_FLAG_RXNE
 0x00010040U

	)

325 
	#I2C_FLAG_STOPF
 0x00010010U

	)

326 
	#I2C_FLAG_ADD10
 0x00010008U

	)

327 
	#I2C_FLAG_BTF
 0x00010004U

	)

328 
	#I2C_FLAG_ADDR
 0x00010002U

	)

329 
	#I2C_FLAG_SB
 0x00010001U

	)

330 
	#I2C_FLAG_DUALF
 0x00100080U

	)

331 
	#I2C_FLAG_SMBHOST
 0x00100040U

	)

332 
	#I2C_FLAG_SMBDEFAULT
 0x00100020U

	)

333 
	#I2C_FLAG_GENCALL
 0x00100010U

	)

334 
	#I2C_FLAG_TRA
 0x00100004U

	)

335 
	#I2C_FLAG_BUSY
 0x00100002U

	)

336 
	#I2C_FLAG_MSL
 0x00100001U

	)

355 
	#__HAL_I2C_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_I2C_STATE_RESET
)

	)

367 
	#__HAL_I2C_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

368 
	#__HAL_I2C_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(~(__INTERRUPT__)))

	)

380 
	#__HAL_I2C_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

411 
	#__HAL_I2C_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((
ušt8_t
)((__FLAG__è>> 16U)è=ð0x01U)?((((__HANDLE__)->
In¡ªû
->
SR1
è& ((__FLAG__è& 
I2C_FLAG_MASK
)) == ((__FLAG__) & I2C_FLAG_MASK)): \

412 ((((
__HANDLE__
)->
In¡ªû
->
SR2
è& ((
__FLAG__
è& 
I2C_FLAG_MASK
)è=ð((__FLAG__è& I2C_FLAG_MASK)))

	)

428 
	#__HAL_I2C_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR1
 = ~((__FLAG__è& 
I2C_FLAG_MASK
))

	)

435 
	#__HAL_I2C_CLEAR_ADDRFLAG
(
__HANDLE__
) \

437 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

438 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR1
; \

439 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR2
; \

440 
	`UNUSED
(
tm´eg
); \

441 } 0)

	)

448 
	#__HAL_I2C_CLEAR_STOPFLAG
(
__HANDLE__
) \

450 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

451 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR1
; \

452 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð
I2C_CR1_PE
; \

453 
	`UNUSED
(
tm´eg
); \

454 } 0)

	)

461 
	#__HAL_I2C_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
I2C_CR1_PE
)

	)

468 
	#__HAL_I2C_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
I2C_CR1_PE
)

	)

475 
	~"¡m32f4xx_h®_i2c_ex.h
"

486 
HAL_StusTy³Def
 
HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
);

487 
HAL_StusTy³Def
 
HAL_I2C_DeIn™
 (
I2C_HªdËTy³Def
 *
hi2c
);

488 
HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
);

489 
HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
);

499 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

500 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

501 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

502 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

503 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

504 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

505 
HAL_StusTy³Def
 
HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
);

508 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

509 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

510 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

511 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

512 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

513 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

515 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

516 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

517 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

518 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

519 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
);

520 
HAL_StusTy³Def
 
HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

521 
HAL_StusTy³Def
 
HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

524 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

525 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

526 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

527 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

528 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

529 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

532 
HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

533 
HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

534 
HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

535 
HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

536 
HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

537 
HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

538 
HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
);

539 
HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

540 
HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

541 
HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

542 
HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

543 
HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

552 
HAL_I2C_S‹Ty³Def
 
HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
);

553 
HAL_I2C_ModeTy³Def
 
HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
);

554 
ušt32_t
 
HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
);

569 
	#I2C_FLAG_MASK
 0x0000FFFFU

	)

579 
	#I2C_FREQRANGE
(
__PCLK__
è((__PCLK__)/1000000U)

	)

580 
	#I2C_RISE_TIME
(
__FREQRANGE__
, 
__SPEED__
è(((__SPEED__è<ð100000Uè? ((__FREQRANGE__è+ 1Uè: ((((__FREQRANGE__è* 300Uè/ 1000Uè+ 1U))

	)

581 
	#I2C_SPEED_STANDARD
(
__PCLK__
, 
__SPEED__
è(((((__PCLK__)/((__SPEED__è<< 1U)è& 
I2C_CCR_CCR
è< 4U)? 4U:((__PCLK__è/ ((__SPEED__è<< 1U)))

	)

582 
	#I2C_SPEED_FAST
(
__PCLK__
, 
__SPEED__
, 
__DUTYCYCLE__
è(((__DUTYCYCLE__è=ð
I2C_DUTYCYCLE_2
)? ((__PCLK__è/ ((__SPEED__è* 3U)è: (((__PCLK__è/ ((__SPEED__è* 25U)è| 
I2C_DUTYCYCLE_16_9
))

	)

583 
	#I2C_SPEED
(
__PCLK__
, 
__SPEED__
, 
__DUTYCYCLE__
è(((__SPEED__è<ð100000U)? (
	`I2C_SPEED_STANDARD
((__PCLK__), (__SPEED__))) : \

584 ((
	`I2C_SPEED_FAST
((
__PCLK__
), (
__SPEED__
), (
__DUTYCYCLE__
)è& 
I2C_CCR_CCR
) == 0U)? 1U : \

585 ((
	`I2C_SPEED_FAST
((
__PCLK__
), (
__SPEED__
), (
__DUTYCYCLE__
))è| 
I2C_CCR_FS
))

	)

587 
	#I2C_7BIT_ADD_WRITE
(
__ADDRESS__
è((
ušt8_t
)((__ADDRESS__è& (~
I2C_OAR1_ADD0
)))

	)

588 
	#I2C_7BIT_ADD_READ
(
__ADDRESS__
è((
ušt8_t
)((__ADDRESS__è| 
I2C_OAR1_ADD0
))

	)

590 
	#I2C_10BIT_ADDRESS
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)0x00FF)))

	)

591 
	#I2C_10BIT_HEADER_WRITE
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((ušt16_t)(((ušt16_t)((__ADDRESS__è& (ušt16_t)0x0300)è>> 7è| (ušt16_t)0x00F0)))

	)

592 
	#I2C_10BIT_HEADER_READ
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((ušt16_t)(((ušt16_t)((__ADDRESS__è& (ušt16_t)0x0300)è>> 7è| (ušt16_t)(0x00F1))))

	)

594 
	#I2C_MEM_ADD_MSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)(((ušt16_t)((__ADDRESS__è& (ušt16_t)0xFF00)è>> 8)))

	)

595 
	#I2C_MEM_ADD_LSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)0x00FF)))

	)

600 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ð
I2C_DUTYCYCLE_2
) || \

601 ((
CYCLE
è=ð
I2C_DUTYCYCLE_16_9
))

	)

602 
	#IS_I2C_ADDRESSING_MODE
(
ADDRESS
è(((ADDRESSè=ð
I2C_ADDRESSINGMODE_7BIT
) || \

603 ((
ADDRESS
è=ð
I2C_ADDRESSINGMODE_10BIT
))

	)

604 
	#IS_I2C_DUAL_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_DUALADDRESS_DISABLE
) || \

605 ((
ADDRESS
è=ð
I2C_DUALADDRESS_ENABLE
))

	)

606 
	#IS_I2C_GENERAL_CALL
(
CALL
è(((CALLè=ð
I2C_GENERALCALL_DISABLE
) || \

607 ((
CALL
è=ð
I2C_GENERALCALL_ENABLE
))

	)

608 
	#IS_I2C_NO_STRETCH
(
STRETCH
è(((STRETCHè=ð
I2C_NOSTRETCH_DISABLE
) || \

609 ((
STRETCH
è=ð
I2C_NOSTRETCH_ENABLE
))

	)

610 
	#IS_I2C_MEMADD_SIZE
(
SIZE
è(((SIZEè=ð
I2C_MEMADD_SIZE_8BIT
) || \

611 ((
SIZE
è=ð
I2C_MEMADD_SIZE_16BIT
))

	)

612 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè> 0Uè&& ((SPEEDè<ð400000U))

	)

613 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è(((ADDRESS1è& 0xFFFFFC00Uè=ð0U)

	)

614 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
è(((ADDRESS2è& 0xFFFFFF01Uè=ð0U)

	)

615 
	#IS_I2C_TRANSFER_OPTIONS_REQUEST
(
REQUEST
è(((REQUESTè=ð
I2C_FIRST_FRAME
) || \

616 ((
REQUEST
è=ð
I2C_NEXT_FRAME
) || \

617 ((
REQUEST
è=ð
I2C_FIRST_AND_LAST_FRAME
) || \

618 ((
REQUEST
è=ð
I2C_LAST_FRAME
))

	)

644 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c_ex.h

39 #iâdeà
__STM32F4xx_HAL_I2C_EX_H


40 
	#__STM32F4xx_HAL_I2C_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) ||\

48 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

50 
	~"¡m32f4xx_h®_def.h
"

69 
	#I2C_ANALOGFILTER_ENABLE
 0x00000000U

	)

70 
	#I2C_ANALOGFILTER_DISABLE
 
I2C_FLTR_ANOFF


	)

89 
HAL_StusTy³Def
 
	`HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
);

90 
HAL_StusTy³Def
 
	`HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
);

113 
	#IS_I2C_ANALOG_FILTER
(
FILTER
è(((FILTERè=ð
I2C_ANALOGFILTER_ENABLE
) || \

114 ((
FILTER
è=ð
I2C_ANALOGFILTER_DISABLE
))

	)

115 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ð0x0000000FU)

	)

129 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 ||\

130 
STM32F413xx
 || 
STM32F423xx
 */

132 #ifdeà
__ýlu¥lus


133 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2s.h

39 #iâdeà
__STM32F4xx_HAL_I2S_H


40 
	#__STM32F4xx_HAL_I2S_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Mode
;

70 
ušt32_t
 
Snd¬d
;

73 
ušt32_t
 
D©aFÜm©
;

76 
ušt32_t
 
MCLKOuut
;

79 
ušt32_t
 
AudioF»q
;

82 
ušt32_t
 
CPOL
;

85 
ušt32_t
 
ClockSourû
;

88 
ušt32_t
 
FuÎDu¶exMode
;

91 }
	tI2S_In™Ty³Def
;

98 
HAL_I2S_STATE_RESET
 = 0x00U,

99 
HAL_I2S_STATE_READY
 = 0x01U,

100 
HAL_I2S_STATE_BUSY
 = 0x02U,

101 
HAL_I2S_STATE_BUSY_TX
 = 0x12U,

102 
HAL_I2S_STATE_BUSY_RX
 = 0x22U,

103 
HAL_I2S_STATE_BUSY_TX_RX
 = 0x32U,

104 
HAL_I2S_STATE_TIMEOUT
 = 0x03U,

105 
HAL_I2S_STATE_ERROR
 = 0x04U

107 }
	tHAL_I2S_S‹Ty³Def
;

114 
SPI_Ty³Def
 *
In¡ªû
;

116 
I2S_In™Ty³Def
 
In™
;

118 
ušt16_t
 *
pTxBuffPŒ
;

120 
__IO
 
ušt16_t
 
TxXãrSize
;

122 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

124 
ušt16_t
 *
pRxBuffPŒ
;

126 
__IO
 
ušt16_t
 
RxXãrSize
;

128 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

130 
DMA_HªdËTy³Def
 *
hdm©x
;

132 
DMA_HªdËTy³Def
 *
hdm¬x
;

134 
__IO
 
HAL_LockTy³Def
 
Lock
;

136 
__IO
 
HAL_I2S_S‹Ty³Def
 
S‹
;

138 
__IO
 
ušt32_t
 
E¼ÜCode
;

140 }
	tI2S_HªdËTy³Def
;

154 
	#HAL_I2S_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

155 
	#HAL_I2S_ERROR_UDR
 ((
ušt32_t
)0x00000001Uè

	)

156 
	#HAL_I2S_ERROR_OVR
 ((
ušt32_t
)0x00000002Uè

	)

157 
	#HAL_I2SEX_ERROR_UDR
 ((
ušt32_t
)0x00000004Uè

	)

158 
	#HAL_I2SEX_ERROR_OVR
 ((
ušt32_t
)0x00000008Uè

	)

159 
	#HAL_I2S_ERROR_FRE
 ((
ušt32_t
)0x00000010Uè

	)

160 
	#HAL_I2S_ERROR_DMA
 ((
ušt32_t
)0x00000020Uè

	)

168 
	#I2S_MODE_SLAVE_TX
 ((
ušt32_t
)0x00000000U)

	)

169 
	#I2S_MODE_SLAVE_RX
 ((
ušt32_t
)0x00000100U)

	)

170 
	#I2S_MODE_MASTER_TX
 ((
ušt32_t
)0x00000200U)

	)

171 
	#I2S_MODE_MASTER_RX
 ((
ušt32_t
)0x00000300U)

	)

179 
	#I2S_STANDARD_PHILIPS
 ((
ušt32_t
)0x00000000U)

	)

180 
	#I2S_STANDARD_MSB
 ((
ušt32_t
)0x00000010U)

	)

181 
	#I2S_STANDARD_LSB
 ((
ušt32_t
)0x00000020U)

	)

182 
	#I2S_STANDARD_PCM_SHORT
 ((
ušt32_t
)0x00000030U)

	)

183 
	#I2S_STANDARD_PCM_LONG
 ((
ušt32_t
)0x000000B0U)

	)

191 
	#I2S_DATAFORMAT_16B
 ((
ušt32_t
)0x00000000U)

	)

192 
	#I2S_DATAFORMAT_16B_EXTENDED
 ((
ušt32_t
)0x00000001U)

	)

193 
	#I2S_DATAFORMAT_24B
 ((
ušt32_t
)0x00000003U)

	)

194 
	#I2S_DATAFORMAT_32B
 ((
ušt32_t
)0x00000005U)

	)

202 
	#I2S_MCLKOUTPUT_ENABLE
 ((
ušt32_t
)
SPI_I2SPR_MCKOE
)

	)

203 
	#I2S_MCLKOUTPUT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

211 
	#I2S_AUDIOFREQ_192K
 ((
ušt32_t
)192000U)

	)

212 
	#I2S_AUDIOFREQ_96K
 ((
ušt32_t
)96000U)

	)

213 
	#I2S_AUDIOFREQ_48K
 ((
ušt32_t
)48000U)

	)

214 
	#I2S_AUDIOFREQ_44K
 ((
ušt32_t
)44100U)

	)

215 
	#I2S_AUDIOFREQ_32K
 ((
ušt32_t
)32000U)

	)

216 
	#I2S_AUDIOFREQ_22K
 ((
ušt32_t
)22050U)

	)

217 
	#I2S_AUDIOFREQ_16K
 ((
ušt32_t
)16000U)

	)

218 
	#I2S_AUDIOFREQ_11K
 ((
ušt32_t
)11025U)

	)

219 
	#I2S_AUDIOFREQ_8K
 ((
ušt32_t
)8000U)

	)

220 
	#I2S_AUDIOFREQ_DEFAULT
 ((
ušt32_t
)2U)

	)

228 
	#I2S_FULLDUPLEXMODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

229 
	#I2S_FULLDUPLEXMODE_ENABLE
 ((
ušt32_t
)0x00000001U)

	)

237 
	#I2S_CPOL_LOW
 ((
ušt32_t
)0x00000000U)

	)

238 
	#I2S_CPOL_HIGH
 ((
ušt32_t
)
SPI_I2SCFGR_CKPOL
)

	)

246 
	#I2S_IT_TXE
 
SPI_CR2_TXEIE


	)

247 
	#I2S_IT_RXNE
 
SPI_CR2_RXNEIE


	)

248 
	#I2S_IT_ERR
 
SPI_CR2_ERRIE


	)

256 
	#I2S_FLAG_TXE
 
SPI_SR_TXE


	)

257 
	#I2S_FLAG_RXNE
 
SPI_SR_RXNE


	)

259 
	#I2S_FLAG_UDR
 
SPI_SR_UDR


	)

260 
	#I2S_FLAG_OVR
 
SPI_SR_OVR


	)

261 
	#I2S_FLAG_FRE
 
SPI_SR_FRE


	)

263 
	#I2S_FLAG_CHSIDE
 
SPI_SR_CHSIDE


	)

264 
	#I2S_FLAG_BSY
 
SPI_SR_BSY


	)

282 
	#__HAL_I2S_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_I2S_STATE_RESET
)

	)

288 
	#__HAL_I2S_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
)

	)

289 
	#__HAL_I2S_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
I2SCFGR
 &ð~
SPI_I2SCFGR_I2SE
)

	)

300 
	#__HAL_I2S_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

301 
	#__HAL_I2S_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð~(__INTERRUPT__))

	)

313 
	#__HAL_I2S_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

328 
	#__HAL_I2S_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

334 
	#__HAL_I2S_CLEAR_OVRFLAG
(
__HANDLE__
) \

336 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

337 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

338 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

339 
	`UNUSED
(
tm´eg
); \

340 } 0)

	)

346 
	#__HAL_I2S_CLEAR_UDRFLAG
(
__HANDLE__
) \

348 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

349 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

350 
	`UNUSED
(
tm´eg
); \

351 } 0)

	)

357 
	~"¡m32f4xx_h®_i2s_ex.h
"

368 
HAL_StusTy³Def
 
HAL_I2S_In™
(
I2S_HªdËTy³Def
 *
hi2s
);

369 
HAL_StusTy³Def
 
HAL_I2S_DeIn™
 (
I2S_HªdËTy³Def
 *
hi2s
);

370 
HAL_I2S_M¥In™
(
I2S_HªdËTy³Def
 *
hi2s
);

371 
HAL_I2S_M¥DeIn™
(
I2S_HªdËTy³Def
 *
hi2s
);

381 
HAL_StusTy³Def
 
HAL_I2S_T¿nsm™
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

382 
HAL_StusTy³Def
 
HAL_I2S_Reûive
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

385 
HAL_StusTy³Def
 
HAL_I2S_T¿nsm™_IT
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
);

386 
HAL_StusTy³Def
 
HAL_I2S_Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
);

387 
HAL_I2S_IRQHªdËr
(
I2S_HªdËTy³Def
 *
hi2s
);

390 
HAL_StusTy³Def
 
HAL_I2S_T¿nsm™_DMA
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
);

391 
HAL_StusTy³Def
 
HAL_I2S_Reûive_DMA
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
);

393 
HAL_StusTy³Def
 
HAL_I2S_DMAPau£
(
I2S_HªdËTy³Def
 *
hi2s
);

394 
HAL_StusTy³Def
 
HAL_I2S_DMAResume
(
I2S_HªdËTy³Def
 *
hi2s
);

395 
HAL_StusTy³Def
 
HAL_I2S_DMAStÝ
(
I2S_HªdËTy³Def
 *
hi2s
);

398 
HAL_I2S_S‹Ty³Def
 
HAL_I2S_G‘S‹
(
I2S_HªdËTy³Def
 *
hi2s
);

399 
ušt32_t
 
HAL_I2S_G‘E¼Ü
(
I2S_HªdËTy³Def
 *
hi2s
);

402 
HAL_I2S_TxH®fC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

403 
HAL_I2S_TxC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

404 
HAL_I2S_RxH®fC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

405 
HAL_I2S_RxC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

406 
HAL_I2S_E¼ÜC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

430 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ð
I2S_MODE_SLAVE_TX
) || \

431 ((
MODE
è=ð
I2S_MODE_SLAVE_RX
) || \

432 ((
MODE
è=ð
I2S_MODE_MASTER_TX
) || \

433 ((
MODE
è=ð
I2S_MODE_MASTER_RX
))

	)

435 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ð
I2S_STANDARD_PHILIPS
) || \

436 ((
STANDARD
è=ð
I2S_STANDARD_MSB
) || \

437 ((
STANDARD
è=ð
I2S_STANDARD_LSB
) || \

438 ((
STANDARD
è=ð
I2S_STANDARD_PCM_SHORT
) || \

439 ((
STANDARD
è=ð
I2S_STANDARD_PCM_LONG
))

	)

441 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
I2S_DATAFORMAT_16B
) || \

442 ((
FORMAT
è=ð
I2S_DATAFORMAT_16B_EXTENDED
) || \

443 ((
FORMAT
è=ð
I2S_DATAFORMAT_24B
) || \

444 ((
FORMAT
è=ð
I2S_DATAFORMAT_32B
))

	)

446 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
I2S_MCLKOUTPUT_ENABLE
) || \

447 ((
OUTPUT
è=ð
I2S_MCLKOUTPUT_DISABLE
))

	)

449 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ð
I2S_AUDIOFREQ_8K
) && \

450 ((
FREQ
è<ð
I2S_AUDIOFREQ_192K
)) || \

451 ((
FREQ
è=ð
I2S_AUDIOFREQ_DEFAULT
))

	)

453 
	#IS_I2S_FULLDUPLEX_MODE
(
MODE
è(((MODEè=ð
I2S_FULLDUPLEXMODE_DISABLE
) || \

454 ((
MODE
è=ð
I2S_FULLDUPLEXMODE_ENABLE
))

	)

456 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ð
I2S_CPOL_LOW
) || \

457 ((
CPOL
è=ð
I2S_CPOL_HIGH
))

	)

467 
I2S_DMATxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

468 
I2S_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

469 
I2S_DMARxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

470 
I2S_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

471 
I2S_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

472 
HAL_StusTy³Def
 
I2S_Wa™FÏgS‹UÁžTimeout
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Stus
, ušt32_ˆ
Timeout
);

473 
HAL_StusTy³Def
 
I2S_T¿nsm™_IT
(
I2S_HªdËTy³Def
 *
hi2s
);

474 
HAL_StusTy³Def
 
I2S_Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
);

487 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2s_ex.h

39 #iâdeà
__STM32F4xx_HAL_I2S_EX_H


40 
	#__STM32F4xx_HAL_I2S_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

74 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

75 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

76 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) || \

77 
defšed
(
STM32F479xx
)

78 
	#I2S_CLOCK_PLL
 ((
ušt32_t
)0x00000000U)

	)

79 
	#I2S_CLOCK_EXTERNAL
 ((
ušt32_t
)0x00000001U)

	)

81 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F469xx
 || 
STM32F479xx
 */

83 #ià
defšed
(
STM32F446xx
)

84 
	#I2S_CLOCK_PLL
 ((
ušt32_t
)0x00000000U)

	)

85 
	#I2S_CLOCK_EXTERNAL
 ((
ušt32_t
)0x00000001U)

	)

86 
	#I2S_CLOCK_PLLR
 ((
ušt32_t
)0x00000002U)

	)

87 
	#I2S_CLOCK_PLLSRC
 ((
ušt32_t
)0x00000003U)

	)

90 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

91 
	#I2S_CLOCK_PLLSRC
 ((
ušt32_t
)0x00000000U)

	)

92 
	#I2S_CLOCK_EXTERNAL
 ((
ušt32_t
)0x00000001U)

	)

93 
	#I2S_CLOCK_PLLR
 ((
ušt32_t
)0x00000002U)

	)

123 
HAL_StusTy³Def
 
HAL_I2SEx_T¿nsm™Reûive
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pTxD©a
, ušt16_ˆ*
pRxD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

125 
HAL_StusTy³Def
 
HAL_I2SEx_T¿nsm™Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pTxD©a
, ušt16_ˆ*
pRxD©a
, ušt16_ˆ
Size
);

127 
HAL_StusTy³Def
 
HAL_I2SEx_T¿nsm™Reûive_DMA
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pTxD©a
, ušt16_ˆ*
pRxD©a
, ušt16_ˆ
Size
);

149 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

150 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

151 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) || \

152 
defšed
(
STM32F479xx
)

153 
	#IS_I2S_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
I2S_CLOCK_EXTERNAL
) ||\

154 ((
CLOCK
è=ð
I2S_CLOCK_PLL
))

	)

156 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F469xx
 || 
STM32F479xx
 */

158 #ià
defšed
(
STM32F446xx
)

159 
	#IS_I2S_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
I2S_CLOCK_EXTERNAL
) ||\

160 ((
CLOCK
è=ð
I2S_CLOCK_PLL
) ||\

161 ((
CLOCK
è=ð
I2S_CLOCK_PLLSRC
) ||\

162 ((
CLOCK
è=ð
I2S_CLOCK_PLLR
))

	)

165 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

166 
	#IS_I2S_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
I2S_CLOCK_EXTERNAL
) ||\

167 ((
CLOCK
è=ð
I2S_CLOCK_PLLSRC
) ||\

168 ((
CLOCK
è=ð
I2S_CLOCK_PLLR
))

	)

171 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

172 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

173 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) || \

174 
defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

175 
	#I2SxEXT
(
__INSTANCE__
è((__INSTANCE__è=ð(
SPI2
)? (
SPI_Ty³Def
 *)(
I2S2ext_BASE
): (SPI_Ty³Deà*)(
I2S3ext_BASE
))

	)

177 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F410Cx
 || 
STM32F410Rx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

187 
HAL_StusTy³Def
 
I2SEx_T¿nsm™Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
);

188 
ušt32_t
 
I2S_G‘IÅutClock
(
I2S_HªdËTy³Def
 *
hi2s
);

201 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_irda.h

39 #iâdeà
__STM32F4xx_HAL_IRDA_H


40 
	#__STM32F4xx_HAL_IRDA_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

66 
ušt32_t
 
BaudR©e
;

71 
ušt32_t
 
WÜdL’gth
;

74 
ušt32_t
 
P¬™y
;

81 
ušt32_t
 
Mode
;

84 
ušt8_t
 
P»sÿËr
;

86 
ušt32_t
 
IrDAMode
;

88 }
	tIRDA_In™Ty³Def
;

131 
HAL_IRDA_STATE_RESET
 = 0x00U,

133 
HAL_IRDA_STATE_READY
 = 0x20U,

135 
HAL_IRDA_STATE_BUSY
 = 0x24U,

137 
HAL_IRDA_STATE_BUSY_TX
 = 0x21U,

139 
HAL_IRDA_STATE_BUSY_RX
 = 0x22U,

141 
HAL_IRDA_STATE_BUSY_TX_RX
 = 0x23U,

144 
HAL_IRDA_STATE_TIMEOUT
 = 0xA0U,

146 
HAL_IRDA_STATE_ERROR
 = 0xE0U

148 }
	tHAL_IRDA_S‹Ty³Def
;

155 
USART_Ty³Def
 *
In¡ªû
;

157 
IRDA_In™Ty³Def
 
In™
;

159 
ušt8_t
 *
pTxBuffPŒ
;

161 
ušt16_t
 
TxXãrSize
;

163 
ušt16_t
 
TxXãrCouÁ
;

165 
ušt8_t
 *
pRxBuffPŒ
;

167 
ušt16_t
 
RxXãrSize
;

169 
ušt16_t
 
RxXãrCouÁ
;

171 
DMA_HªdËTy³Def
 *
hdm©x
;

173 
DMA_HªdËTy³Def
 *
hdm¬x
;

175 
HAL_LockTy³Def
 
Lock
;

177 
__IO
 
HAL_IRDA_S‹Ty³Def
 
gS‹
;

181 
__IO
 
HAL_IRDA_S‹Ty³Def
 
RxS‹
;

184 
__IO
 
ušt32_t
 
E¼ÜCode
;

186 }
	tIRDA_HªdËTy³Def
;

199 
	#HAL_IRDA_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

200 
	#HAL_IRDA_ERROR_PE
 ((
ušt32_t
)0x00000001Uè

	)

201 
	#HAL_IRDA_ERROR_NE
 ((
ušt32_t
)0x00000002Uè

	)

202 
	#HAL_IRDA_ERROR_FE
 ((
ušt32_t
)0x00000004Uè

	)

203 
	#HAL_IRDA_ERROR_ORE
 ((
ušt32_t
)0x00000008Uè

	)

204 
	#HAL_IRDA_ERROR_DMA
 ((
ušt32_t
)0x00000010Uè

	)

212 
	#IRDA_WORDLENGTH_8B
 ((
ušt32_t
)0x00000000U)

	)

213 
	#IRDA_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

221 
	#IRDA_PARITY_NONE
 ((
ušt32_t
)0x00000000U)

	)

222 
	#IRDA_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

223 
	#IRDA_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

231 
	#IRDA_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

232 
	#IRDA_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

233 
	#IRDA_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

241 
	#IRDA_POWERMODE_LOWPOWER
 ((
ušt32_t
)
USART_CR3_IRLP
)

	)

242 
	#IRDA_POWERMODE_NORMAL
 ((
ušt32_t
)0x00000000U)

	)

252 
	#IRDA_FLAG_TXE
 ((
ušt32_t
)0x00000080U)

	)

253 
	#IRDA_FLAG_TC
 ((
ušt32_t
)0x00000040U)

	)

254 
	#IRDA_FLAG_RXNE
 ((
ušt32_t
)0x00000020U)

	)

255 
	#IRDA_FLAG_IDLE
 ((
ušt32_t
)0x00000010U)

	)

256 
	#IRDA_FLAG_ORE
 ((
ušt32_t
)0x00000008U)

	)

257 
	#IRDA_FLAG_NE
 ((
ušt32_t
)0x00000004U)

	)

258 
	#IRDA_FLAG_FE
 ((
ušt32_t
)0x00000002U)

	)

259 
	#IRDA_FLAG_PE
 ((
ušt32_t
)0x00000001U)

	)

273 
	#IRDA_IT_PE
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28U | 
USART_CR1_PEIE
))

	)

274 
	#IRDA_IT_TXE
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28U | 
USART_CR1_TXEIE
))

	)

275 
	#IRDA_IT_TC
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28U | 
USART_CR1_TCIE
))

	)

276 
	#IRDA_IT_RXNE
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28U | 
USART_CR1_RXNEIE
))

	)

277 
	#IRDA_IT_IDLE
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28U | 
USART_CR1_IDLEIE
))

	)

279 
	#IRDA_IT_LBD
 ((
ušt32_t
)(
IRDA_CR2_REG_INDEX
 << 28U | 
USART_CR2_LBDIE
))

	)

281 
	#IRDA_IT_CTS
 ((
ušt32_t
)(
IRDA_CR3_REG_INDEX
 << 28U | 
USART_CR3_CTSIE
))

	)

282 
	#IRDA_IT_ERR
 ((
ušt32_t
)(
IRDA_CR3_REG_INDEX
 << 28U | 
USART_CR3_EIE
))

	)

302 
	#__HAL_IRDA_RESET_HANDLE_STATE
(
__HANDLE__
) do{ \

303 (
__HANDLE__
)->
gS‹
 = 
HAL_IRDA_STATE_RESET
; \

304 (
__HANDLE__
)->
RxS‹
 = 
HAL_IRDA_STATE_RESET
; \

305 } 0)

	)

312 
	#__HAL_IRDA_FLUSH_DRREGISTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
DR
)

	)

330 
	#__HAL_IRDA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

352 
	#__HAL_IRDA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

360 
	#__HAL_IRDA_CLEAR_PEFLAG
(
__HANDLE__
) \

362 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

363 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

364 
	`UNUSED
(
tm´eg
); \

365 } 0)

	)

373 
	#__HAL_IRDA_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_IRDA_CLEAR_PEFLAG
(__HANDLE__)

	)

381 
	#__HAL_IRDA_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_IRDA_CLEAR_PEFLAG
(__HANDLE__)

	)

389 
	#__HAL_IRDA_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_IRDA_CLEAR_PEFLAG
(__HANDLE__)

	)

397 
	#__HAL_IRDA_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_IRDA_CLEAR_PEFLAG
(__HANDLE__)

	)

413 
	#__HAL_IRDA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
IRDA_IT_MASK
)): \

414 (((
__INTERRUPT__
è>> 28Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð((__INTERRUPT__è& 
IRDA_IT_MASK
)): \

415 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
IRDA_IT_MASK
)))

	)

416 
	#__HAL_IRDA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
IRDA_IT_MASK
)): \

417 (((
__INTERRUPT__
è>> 28Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~((__INTERRUPT__è& 
IRDA_IT_MASK
)): \

418 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
IRDA_IT_MASK
)))

	)

434 
	#__HAL_IRDA_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28Uè=ð1U)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((
ušt32_t
)(__IT__)) >> 28U) == 2U)? \

435 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& (((
ušt32_t
)(
__IT__
)è& 
IRDA_IT_MASK
))

	)

441 
	#__HAL_IRDA_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

447 
	#__HAL_IRDA_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

455 
	#__HAL_IRDA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

463 
	#__HAL_IRDA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

478 
HAL_StusTy³Def
 
HAL_IRDA_In™
(
IRDA_HªdËTy³Def
 *
hœda
);

479 
HAL_StusTy³Def
 
HAL_IRDA_DeIn™
(
IRDA_HªdËTy³Def
 *
hœda
);

480 
HAL_IRDA_M¥In™
(
IRDA_HªdËTy³Def
 *
hœda
);

481 
HAL_IRDA_M¥DeIn™
(
IRDA_HªdËTy³Def
 *
hœda
);

490 
HAL_StusTy³Def
 
HAL_IRDA_T¿nsm™
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

491 
HAL_StusTy³Def
 
HAL_IRDA_Reûive
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

492 
HAL_StusTy³Def
 
HAL_IRDA_T¿nsm™_IT
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

493 
HAL_StusTy³Def
 
HAL_IRDA_Reûive_IT
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

494 
HAL_StusTy³Def
 
HAL_IRDA_T¿nsm™_DMA
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

495 
HAL_StusTy³Def
 
HAL_IRDA_Reûive_DMA
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

496 
HAL_StusTy³Def
 
HAL_IRDA_DMAPau£
(
IRDA_HªdËTy³Def
 *
hœda
);

497 
HAL_StusTy³Def
 
HAL_IRDA_DMAResume
(
IRDA_HªdËTy³Def
 *
hœda
);

498 
HAL_StusTy³Def
 
HAL_IRDA_DMAStÝ
(
IRDA_HªdËTy³Def
 *
hœda
);

499 
HAL_IRDA_IRQHªdËr
(
IRDA_HªdËTy³Def
 *
hœda
);

500 
HAL_IRDA_TxC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

501 
HAL_IRDA_RxC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

502 
HAL_IRDA_TxH®fC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

503 
HAL_IRDA_RxH®fC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

504 
HAL_IRDA_E¼ÜC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

513 
HAL_IRDA_S‹Ty³Def
 
HAL_IRDA_G‘S‹
(
IRDA_HªdËTy³Def
 *
hœda
);

514 
ušt32_t
 
HAL_IRDA_G‘E¼Ü
(
IRDA_HªdËTy³Def
 *
hœda
);

533 
	#IRDA_IT_MASK
 ((
ušt32_t
è
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
 | 
USART_CR1_RXNEIE
 | \

534 
USART_CR1_IDLEIE
 | 
USART_CR2_LBDIE
 | 
USART_CR3_CTSIE
 | 
USART_CR3_EIE
 )

	)

536 
	#IRDA_CR1_REG_INDEX
 1U

	)

537 
	#IRDA_CR2_REG_INDEX
 2U

	)

538 
	#IRDA_CR3_REG_INDEX
 3U

	)

547 
	#IS_IRDA_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
IRDA_WORDLENGTH_8B
) || \

548 ((
LENGTH
è=ð
IRDA_WORDLENGTH_9B
))

	)

549 
	#IS_IRDA_PARITY
(
PARITY
è(((PARITYè=ð
IRDA_PARITY_NONE
) || \

550 ((
PARITY
è=ð
IRDA_PARITY_EVEN
) || \

551 ((
PARITY
è=ð
IRDA_PARITY_ODD
))

	)

552 
	#IS_IRDA_MODE
(
MODE
è((((MODEè& (
ušt32_t
)0x0000FFF3Uè=ð0x00Uè&& ((MODEè!ð(ušt32_t)0x00000000U))

	)

553 
	#IS_IRDA_POWERMODE
(
MODE
è(((MODEè=ð
IRDA_POWERMODE_LOWPOWER
) || \

554 ((
MODE
è=ð
IRDA_POWERMODE_NORMAL
))

	)

555 
	#IS_IRDA_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 115201U)

	)

557 
	#IRDA_DIV
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(4U*(_BAUD_)))

	)

558 
	#IRDA_DIVMANT
(
_PCLK_
, 
_BAUD_
è(
	`IRDA_DIV
((_PCLK_), (_BAUD_))/100U)

	)

559 
	#IRDA_DIVFRAQ
(
_PCLK_
, 
_BAUD_
è(((
	`IRDA_DIV
((_PCLK_), (_BAUD_)è- (
	`IRDA_DIVMANT
((_PCLK_), (_BAUD_)è* 100U)è* 16U + 50Uè/ 100U)

	)

562 
	#IRDA_BRR
(
_PCLK_
, 
_BAUD_
è(((
	`IRDA_DIVMANT
((_PCLK_), (_BAUD_)) << 4U) + \

563 (
	`IRDA_DIVFRAQ
((
_PCLK_
), (
_BAUD_
)) & 0xF0U)) + \

564 (
	`IRDA_DIVFRAQ
((
_PCLK_
), (
_BAUD_
)è& 0x0FU))

	)

587 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_iwdg.h

39 #iâdeà
__STM32F4xx_HAL_IWDG_H


40 
	#__STM32F4xx_HAL_IWDG_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
HAL_IWDG_STATE_RESET
 = 0x00U,

68 
HAL_IWDG_STATE_READY
 = 0x01U,

69 
HAL_IWDG_STATE_BUSY
 = 0x02U,

70 
HAL_IWDG_STATE_TIMEOUT
 = 0x03U,

71 
HAL_IWDG_STATE_ERROR
 = 0x04U

72 }
	tHAL_IWDG_S‹Ty³Def
;

79 
ušt32_t
 
P»sÿËr
;

82 
ušt32_t
 
R–ßd
;

84 }
	tIWDG_In™Ty³Def
;

91 
IWDG_Ty³Def
 *
In¡ªû
;

93 
IWDG_In™Ty³Def
 
In™
;

95 
HAL_LockTy³Def
 
Lock
;

97 
__IO
 
HAL_IWDG_S‹Ty³Def
 
S‹
;

98 }
	tIWDG_HªdËTy³Def
;

115 
	#IWDG_KEY_RELOAD
 ((
ušt32_t
)0xAAAAUè

	)

116 
	#IWDG_KEY_ENABLE
 ((
ušt32_t
)0xCCCCUè

	)

117 
	#IWDG_KEY_WRITE_ACCESS_ENABLE
 ((
ušt32_t
)0x5555Uè

	)

118 
	#IWDG_KEY_WRITE_ACCESS_DISABLE
 ((
ušt32_t
)0x0000Uè

	)

126 
	#IWDG_FLAG_PVU
 ((
ušt32_t
)
IWDG_SR_PVU
è

	)

127 
	#IWDG_FLAG_RVU
 ((
ušt32_t
)
IWDG_SR_RVU
è

	)

135 
	#IWDG_PRESCALER_4
 ((
ušt8_t
)0x00Uè

	)

136 
	#IWDG_PRESCALER_8
 ((
ušt8_t
)(
IWDG_PR_PR_0
)è

	)

137 
	#IWDG_PRESCALER_16
 ((
ušt8_t
)(
IWDG_PR_PR_1
)è

	)

138 
	#IWDG_PRESCALER_32
 ((
ušt8_t
)(
IWDG_PR_PR_1
 | 
IWDG_PR_PR_0
)è

	)

139 
	#IWDG_PRESCALER_64
 ((
ušt8_t
)(
IWDG_PR_PR_2
)è

	)

140 
	#IWDG_PRESCALER_128
 ((
ušt8_t
)(
IWDG_PR_PR_2
 | 
IWDG_PR_PR_0
)è

	)

141 
	#IWDG_PRESCALER_256
 ((
ušt8_t
)(
IWDG_PR_PR_2
 | 
IWDG_PR_PR_1
)è

	)

159 
	#__HAL_IWDG_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_IWDG_STATE_RESET
)

	)

166 
	#__HAL_IWDG_START
(
__HANDLE__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
KR
, 
IWDG_KEY_ENABLE
)

	)

174 
	#__HAL_IWDG_RELOAD_COUNTER
(
__HANDLE__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
KR
, 
IWDG_KEY_RELOAD
)

	)

185 
	#__HAL_IWDG_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

200 
HAL_StusTy³Def
 
HAL_IWDG_In™
(
IWDG_HªdËTy³Def
 *
hiwdg
);

201 
HAL_IWDG_M¥In™
(
IWDG_HªdËTy³Def
 *
hiwdg
);

210 
HAL_StusTy³Def
 
HAL_IWDG_S¹
(
IWDG_HªdËTy³Def
 *
hiwdg
);

211 
HAL_StusTy³Def
 
HAL_IWDG_Reäesh
(
IWDG_HªdËTy³Def
 *
hiwdg
);

220 
HAL_IWDG_S‹Ty³Def
 
HAL_IWDG_G‘S‹
(
IWDG_HªdËTy³Def
 *
hiwdg
);

240 
	#IWDG_ENABLE_WRITE_ACCESS
(
__HANDLE__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
KR
, 
IWDG_KEY_WRITE_ACCESS_ENABLE
)

	)

247 
	#IWDG_DISABLE_WRITE_ACCESS
(
__HANDLE__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
KR
, 
IWDG_KEY_WRITE_ACCESS_DISABLE
)

	)

250 
	#IS_IWDG_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
IWDG_PRESCALER_4
) || \

251 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_8
) || \

252 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_16
) || \

253 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_32
) || \

254 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_64
) || \

255 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_128
)|| \

256 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_256
))

	)

259 
	#IS_IWDG_RELOAD
(
__RELOAD__
è((__RELOAD__è<ð0xFFFU)

	)

282 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_lptim.h

39 #iâdeà
__STM32F4xx_HAL_LPTIM_H


40 
	#__STM32F4xx_HAL_LPTIM_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

48 
	~"¡m32f4xx_h®_def.h
"

67 
	#LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR23
è

	)

77 
ušt32_t
 
Sourû
;

80 
ušt32_t
 
P»sÿËr
;

83 }
	tLPTIM_ClockCÚfigTy³Def
;

90 
ušt32_t
 
	mPÞ¬™y
;

97 
ušt32_t
 
	mSam¶eTime
;

101 }
	tLPTIM_ULPClockCÚfigTy³Def
;

108 
ušt32_t
 
	mSourû
;

111 
ušt32_t
 
	mAùiveEdge
;

115 
ušt32_t
 
	mSam¶eTime
;

118 }
	tLPTIM_Trigg”CÚfigTy³Def
;

125 
LPTIM_ClockCÚfigTy³Def
 
	mClock
;

127 
LPTIM_ULPClockCÚfigTy³Def
 
	mUÉ¿LowPow”Clock
;

129 
LPTIM_Trigg”CÚfigTy³Def
 
	mTrigg”
;

131 
ušt32_t
 
	mOuutPÞ¬™y
;

134 
ušt32_t
 
	mUpd©eMode
;

138 
ušt32_t
 
	mCouÁ”Sourû
;

142 }
	tLPTIM_In™Ty³Def
;

147 
	e__HAL_LPTIM_S‹Ty³Def


149 
	mHAL_LPTIM_STATE_RESET
 = 0x00U,

150 
	mHAL_LPTIM_STATE_READY
 = 0x01U,

151 
	mHAL_LPTIM_STATE_BUSY
 = 0x02U,

152 
	mHAL_LPTIM_STATE_TIMEOUT
 = 0x03U,

153 
	mHAL_LPTIM_STATE_ERROR
 = 0x04U

154 }
	tHAL_LPTIM_S‹Ty³Def
;

161 
LPTIM_Ty³Def
 *
	mIn¡ªû
;

163 
LPTIM_In™Ty³Def
 
	mIn™
;

165 
HAL_StusTy³Def
 
	mStus
;

167 
HAL_LockTy³Def
 
	mLock
;

169 
__IO
 
HAL_LPTIM_S‹Ty³Def
 
	mS‹
;

171 }
	tLPTIM_HªdËTy³Def
;

185 
	#LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC
 ((
ušt32_t
)0x00U)

	)

186 
	#LPTIM_CLOCKSOURCE_ULPTIM
 
LPTIM_CFGR_CKSEL


	)

194 
	#LPTIM_PRESCALER_DIV1
 ((
ušt32_t
)0x00000000U)

	)

195 
	#LPTIM_PRESCALER_DIV2
 
LPTIM_CFGR_PRESC_0


	)

196 
	#LPTIM_PRESCALER_DIV4
 
LPTIM_CFGR_PRESC_1


	)

197 
	#LPTIM_PRESCALER_DIV8
 ((
ušt32_t
)(
LPTIM_CFGR_PRESC_0
 | 
LPTIM_CFGR_PRESC_1
))

	)

198 
	#LPTIM_PRESCALER_DIV16
 
LPTIM_CFGR_PRESC_2


	)

199 
	#LPTIM_PRESCALER_DIV32
 ((
ušt32_t
)(
LPTIM_CFGR_PRESC_0
 | 
LPTIM_CFGR_PRESC_2
))

	)

200 
	#LPTIM_PRESCALER_DIV64
 ((
ušt32_t
)(
LPTIM_CFGR_PRESC_1
 | 
LPTIM_CFGR_PRESC_2
))

	)

201 
	#LPTIM_PRESCALER_DIV128
 ((
ušt32_t
)
LPTIM_CFGR_PRESC
)

	)

210 
	#LPTIM_OUTPUTPOLARITY_HIGH
 ((
ušt32_t
)0x00000000U)

	)

211 
	#LPTIM_OUTPUTPOLARITY_LOW
 (
LPTIM_CFGR_WAVPOL
)

	)

219 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
 ((
ušt32_t
)0x00000000U)

	)

220 
	#LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
 
LPTIM_CFGR_CKFLT_0


	)

221 
	#LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
 
LPTIM_CFGR_CKFLT_1


	)

222 
	#LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
 
LPTIM_CFGR_CKFLT


	)

231 
	#LPTIM_CLOCKPOLARITY_RISING
 ((
ušt32_t
)0x00000000U)

	)

232 
	#LPTIM_CLOCKPOLARITY_FALLING
 
LPTIM_CFGR_CKPOL_0


	)

233 
	#LPTIM_CLOCKPOLARITY_RISING_FALLING
 
LPTIM_CFGR_CKPOL_1


	)

241 
	#LPTIM_TRIGSOURCE_SOFTWARE
 ((
ušt32_t
)0x0000FFFFU)

	)

242 
	#LPTIM_TRIGSOURCE_0
 ((
ušt32_t
)0x00000000U)

	)

243 
	#LPTIM_TRIGSOURCE_1
 ((
ušt32_t
)
LPTIM_CFGR_TRIGSEL_0
)

	)

244 
	#LPTIM_TRIGSOURCE_2
 
LPTIM_CFGR_TRIGSEL_1


	)

245 
	#LPTIM_TRIGSOURCE_3
 ((
ušt32_t
)
LPTIM_CFGR_TRIGSEL_0
 | 
LPTIM_CFGR_TRIGSEL_1
)

	)

246 
	#LPTIM_TRIGSOURCE_4
 
LPTIM_CFGR_TRIGSEL_2


	)

247 
	#LPTIM_TRIGSOURCE_5
 ((
ušt32_t
)
LPTIM_CFGR_TRIGSEL_0
 | 
LPTIM_CFGR_TRIGSEL_2
)

	)

255 
	#LPTIM_ACTIVEEDGE_RISING
 
LPTIM_CFGR_TRIGEN_0


	)

256 
	#LPTIM_ACTIVEEDGE_FALLING
 
LPTIM_CFGR_TRIGEN_1


	)

257 
	#LPTIM_ACTIVEEDGE_RISING_FALLING
 
LPTIM_CFGR_TRIGEN


	)

265 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
 ((
ušt32_t
)0x00000000U)

	)

266 
	#LPTIM_TRIGSAMPLETIME_2TRANSITIONS
 
LPTIM_CFGR_TRGFLT_0


	)

267 
	#LPTIM_TRIGSAMPLETIME_4TRANSITIONS
 
LPTIM_CFGR_TRGFLT_1


	)

268 
	#LPTIM_TRIGSAMPLETIME_8TRANSITIONS
 
LPTIM_CFGR_TRGFLT


	)

277 
	#LPTIM_UPDATE_IMMEDIATE
 ((
ušt32_t
)0x00000000U)

	)

278 
	#LPTIM_UPDATE_ENDOFPERIOD
 
LPTIM_CFGR_PRELOAD


	)

287 
	#LPTIM_COUNTERSOURCE_INTERNAL
 ((
ušt32_t
)0x00000000U)

	)

288 
	#LPTIM_COUNTERSOURCE_EXTERNAL
 
LPTIM_CFGR_COUNTMODE


	)

297 
	#LPTIM_FLAG_DOWN
 
LPTIM_ISR_DOWN


	)

298 
	#LPTIM_FLAG_UP
 
LPTIM_ISR_UP


	)

299 
	#LPTIM_FLAG_ARROK
 
LPTIM_ISR_ARROK


	)

300 
	#LPTIM_FLAG_CMPOK
 
LPTIM_ISR_CMPOK


	)

301 
	#LPTIM_FLAG_EXTTRIG
 
LPTIM_ISR_EXTTRIG


	)

302 
	#LPTIM_FLAG_ARRM
 
LPTIM_ISR_ARRM


	)

303 
	#LPTIM_FLAG_CMPM
 
LPTIM_ISR_CMPM


	)

312 
	#LPTIM_IT_DOWN
 
LPTIM_IER_DOWNIE


	)

313 
	#LPTIM_IT_UP
 
LPTIM_IER_UPIE


	)

314 
	#LPTIM_IT_ARROK
 
LPTIM_IER_ARROKIE


	)

315 
	#LPTIM_IT_CMPOK
 
LPTIM_IER_CMPOKIE


	)

316 
	#LPTIM_IT_EXTTRIG
 
LPTIM_IER_EXTTRIGIE


	)

317 
	#LPTIM_IT_ARRM
 
LPTIM_IER_ARRMIE


	)

318 
	#LPTIM_IT_CMPM
 
LPTIM_IER_CMPMIE


	)

326 
	#LPTIM_OP_PAD_AF
 ((
ušt32_t
)0x00000000U)

	)

327 
	#LPTIM_OP_PAD_PA4
 
LPTIM_OR_OR_0


	)

328 
	#LPTIM_OP_PAD_PB9
 
LPTIM_OR_OR_1


	)

329 
	#LPTIM_OP_TIM_DAC
 
LPTIM_OR_OR


	)

348 
	#__HAL_LPTIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_LPTIM_STATE_RESET
)

	)

355 
	#__HAL_LPTIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
LPTIM_CR_ENABLE
))

	)

356 
	#__HAL_LPTIM_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
LPTIM_CR_ENABLE
))

	)

363 
	#__HAL_LPTIM_START_CONTINUOUS
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
LPTIM_CR_CNTSTRT
)

	)

364 
	#__HAL_LPTIM_START_SINGLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
LPTIM_CR_SNGSTRT
)

	)

373 
	#__HAL_LPTIM_AUTORELOAD_SET
(
__HANDLE__
 , 
__VALUE__
è((__HANDLE__)->
In¡ªû
->
ARR
 = (__VALUE__))

	)

381 
	#__HAL_LPTIM_COMPARE_SET
(
__HANDLE__
 , 
__VALUE__
è((__HANDLE__)->
In¡ªû
->
CMP
 = (__VALUE__))

	)

397 
	#__HAL_LPTIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
ISR
 &(__FLAG__)è=ð(__FLAG__))

	)

413 
	#__HAL_LPTIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ICR
 = (__FLAG__))

	)

429 
	#__HAL_LPTIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 |ð(__INTERRUPT__))

	)

445 
	#__HAL_LPTIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 &ð(~(__INTERRUPT__)))

	)

462 
	#__HAL_LPTIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
IER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

473 
	#__HAL_LPTIM_OPTR_CONFIG
(
__HANDLE__
 , 
__VALUE__
è((__HANDLE__)->
In¡ªû
->
OR
 = (__VALUE__))

	)

479 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

485 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

491 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

497 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

503 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

509 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

515 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

521 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

527 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE
(èdo{
	`__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
();\

528 
	`__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
();\

529 }0)

	)

536 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE
(èdo{
	`__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
();\

537 
	`__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
();\

538 }0)

	)

544 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

550 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

556 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

567 
HAL_StusTy³Def
 
HAL_LPTIM_In™
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

568 
HAL_StusTy³Def
 
HAL_LPTIM_DeIn™
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

571 
HAL_LPTIM_M¥In™
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

572 
HAL_LPTIM_M¥DeIn™
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

577 
HAL_StusTy³Def
 
HAL_LPTIM_PWM_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

578 
HAL_StusTy³Def
 
HAL_LPTIM_PWM_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

580 
HAL_StusTy³Def
 
HAL_LPTIM_PWM_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

581 
HAL_StusTy³Def
 
HAL_LPTIM_PWM_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

585 
HAL_StusTy³Def
 
HAL_LPTIM_OÃPul£_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

586 
HAL_StusTy³Def
 
HAL_LPTIM_OÃPul£_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

588 
HAL_StusTy³Def
 
HAL_LPTIM_OÃPul£_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

589 
HAL_StusTy³Def
 
HAL_LPTIM_OÃPul£_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

593 
HAL_StusTy³Def
 
HAL_LPTIM_S‘Onû_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

594 
HAL_StusTy³Def
 
HAL_LPTIM_S‘Onû_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

596 
HAL_StusTy³Def
 
HAL_LPTIM_S‘Onû_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

597 
HAL_StusTy³Def
 
HAL_LPTIM_S‘Onû_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

601 
HAL_StusTy³Def
 
HAL_LPTIM_Encod”_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
);

602 
HAL_StusTy³Def
 
HAL_LPTIM_Encod”_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

604 
HAL_StusTy³Def
 
HAL_LPTIM_Encod”_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
);

605 
HAL_StusTy³Def
 
HAL_LPTIM_Encod”_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

609 
HAL_StusTy³Def
 
HAL_LPTIM_TimeOut_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Timeout
);

610 
HAL_StusTy³Def
 
HAL_LPTIM_TimeOut_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

612 
HAL_StusTy³Def
 
HAL_LPTIM_TimeOut_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Timeout
);

613 
HAL_StusTy³Def
 
HAL_LPTIM_TimeOut_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

617 
HAL_StusTy³Def
 
HAL_LPTIM_CouÁ”_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
);

618 
HAL_StusTy³Def
 
HAL_LPTIM_CouÁ”_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

620 
HAL_StusTy³Def
 
HAL_LPTIM_CouÁ”_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
);

621 
HAL_StusTy³Def
 
HAL_LPTIM_CouÁ”_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

624 
ušt32_t
 
HAL_LPTIM_R—dCouÁ”
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

625 
ušt32_t
 
HAL_LPTIM_R—dAutoR–ßd
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

626 
ušt32_t
 
HAL_LPTIM_R—dCom·»
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

629 
HAL_LPTIM_IRQHªdËr
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

632 
HAL_LPTIM_Com·»M©chC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

633 
HAL_LPTIM_AutoR–ßdM©chC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

634 
HAL_LPTIM_Trigg”C®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

635 
HAL_LPTIM_Com·»Wr™eC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

636 
HAL_LPTIM_AutoR–ßdWr™eC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

637 
HAL_LPTIM_DœeùiÚUpC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

638 
HAL_LPTIM_DœeùiÚDownC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

641 
HAL_LPTIM_S‹Ty³Def
 
HAL_LPTIM_G‘S‹
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

679 
	#IS_LPTIM_CLOCK_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
LPTIM_CLOCKSOURCE_ULPTIM
) || \

680 ((
__SOURCE__
è=ð
LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC
))

	)

682 
	#IS_LPTIM_CLOCK_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
LPTIM_PRESCALER_DIV1
 ) || \

683 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV2
 ) || \

684 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV4
 ) || \

685 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV8
 ) || \

686 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV16
 ) || \

687 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV32
 ) || \

688 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV64
 ) || \

689 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV128
))

	)

690 
	#IS_LPTIM_CLOCK_PRESCALERDIV1
(
__PRESCALER__
è((__PRESCALER__è=ð
LPTIM_PRESCALER_DIV1
)

	)

692 
	#IS_LPTIM_OUTPUT_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
LPTIM_OUTPUTPOLARITY_LOW
 ) || \

693 ((
__POLARITY__
è=ð
LPTIM_OUTPUTPOLARITY_HIGH
))

	)

695 
	#IS_LPTIM_CLOCK_SAMPLE_TIME
(
__SAMPLETIME__
è(((__SAMPLETIME__è=ð
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
) || \

696 ((
__SAMPLETIME__
è=ð
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
) || \

697 ((
__SAMPLETIME__
è=ð
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
) || \

698 ((
__SAMPLETIME__
è=ð
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
))

	)

700 
	#IS_LPTIM_CLOCK_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
LPTIM_CLOCKPOLARITY_RISING
) || \

701 ((
__POLARITY__
è=ð
LPTIM_CLOCKPOLARITY_FALLING
) || \

702 ((
__POLARITY__
è=ð
LPTIM_CLOCKPOLARITY_RISING_FALLING
))

	)

704 
	#IS_LPTIM_TRG_SOURCE
(
__TRIG__
è(((__TRIG__è=ð
LPTIM_TRIGSOURCE_SOFTWARE
) || \

705 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_0
) || \

706 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_1
) || \

707 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_2
) || \

708 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_3
) || \

709 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_4
) || \

710 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_5
))

	)

712 
	#IS_LPTIM_EXT_TRG_POLARITY
(
__POLAR__
è(((__POLAR__è=ð
LPTIM_ACTIVEEDGE_RISING
 ) || \

713 ((
__POLAR__
è=ð
LPTIM_ACTIVEEDGE_FALLING
 ) || \

714 ((
__POLAR__
è=ð
LPTIM_ACTIVEEDGE_RISING_FALLING
 ))

	)

716 
	#IS_LPTIM_TRIG_SAMPLE_TIME
(
__SAMPLETIME__
è(((__SAMPLETIME__è=ð
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
) || \

717 ((
__SAMPLETIME__
è=ð
LPTIM_TRIGSAMPLETIME_2TRANSITIONS
 ) || \

718 ((
__SAMPLETIME__
è=ð
LPTIM_TRIGSAMPLETIME_4TRANSITIONS
 ) || \

719 ((
__SAMPLETIME__
è=ð
LPTIM_TRIGSAMPLETIME_8TRANSITIONS
 ))

	)

721 
	#IS_LPTIM_UPDATE_MODE
(
__MODE__
è(((__MODE__è=ð
LPTIM_UPDATE_IMMEDIATE
) || \

722 ((
__MODE__
è=ð
LPTIM_UPDATE_ENDOFPERIOD
))

	)

724 
	#IS_LPTIM_COUNTER_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
LPTIM_COUNTERSOURCE_INTERNAL
) || \

725 ((
__SOURCE__
è=ð
LPTIM_COUNTERSOURCE_EXTERNAL
))

	)

727 
	#IS_LPTIM_AUTORELOAD
(
__AUTORELOAD__
è((__AUTORELOAD__è<ð0x0000FFFFU)

	)

729 
	#IS_LPTIM_COMPARE
(
__COMPARE__
è((__COMPARE__è<ð0x0000FFFFU)

	)

731 
	#IS_LPTIM_PERIOD
(
PERIOD
è((PERIODè<ð0x0000FFFFU)

	)

733 
	#IS_LPTIM_PULSE
(
PULSE
è((PULSEè<ð0x0000FFFFU)

	)

757 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_ltdc.h

39 #iâdeà
__STM32F4xx_HAL_LTDC_H


40 
	#__STM32F4xx_HAL_LTDC_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

63 
	#MAX_LAYER
 2

	)

70 
ušt8_t
 
Blue
;

73 
ušt8_t
 
G»’
;

76 
ušt8_t
 
Red
;

79 
ušt8_t
 
Re£rved
;

80 } 
	tLTDC_CÞÜTy³Def
;

87 
ušt32_t
 
	mHSPÞ¬™y
;

90 
ušt32_t
 
	mVSPÞ¬™y
;

93 
ušt32_t
 
	mDEPÞ¬™y
;

96 
ušt32_t
 
	mPCPÞ¬™y
;

99 
ušt32_t
 
	mHÜizÚlSync
;

102 
ušt32_t
 
	mV”tiÿlSync
;

105 
ušt32_t
 
	mAccumuÏ‹dHBP
;

108 
ušt32_t
 
	mAccumuÏ‹dVBP
;

111 
ušt32_t
 
	mAccumuÏ‹dAùiveW
;

114 
ušt32_t
 
	mAccumuÏ‹dAùiveH
;

117 
ušt32_t
 
	mTÙ®Width
;

120 
ušt32_t
 
	mTÙ®Heigh
;

123 
LTDC_CÞÜTy³Def
 
	mBackcÞÜ
;

124 } 
	tLTDC_In™Ty³Def
;

131 
ušt32_t
 
	mWšdowX0
;

134 
ušt32_t
 
	mWšdowX1
;

137 
ušt32_t
 
	mWšdowY0
;

140 
ušt32_t
 
	mWšdowY1
;

143 
ušt32_t
 
	mPix–FÜm©
;

146 
ušt32_t
 
	mAÍha
;

149 
ušt32_t
 
	mAÍha0
;

152 
ušt32_t
 
	mBËndšgFaùÜ1
;

155 
ušt32_t
 
	mBËndšgFaùÜ2
;

158 
ušt32_t
 
	mFBS¹Ad»ss
;

160 
ušt32_t
 
	mImageWidth
;

163 
ušt32_t
 
	mImageHeight
;

166 
LTDC_CÞÜTy³Def
 
	mBackcÞÜ
;

167 } 
	tLTDC_Lay”CfgTy³Def
;

174 
	mHAL_LTDC_STATE_RESET
 = 0x00U,

175 
	mHAL_LTDC_STATE_READY
 = 0x01U,

176 
	mHAL_LTDC_STATE_BUSY
 = 0x02U,

177 
	mHAL_LTDC_STATE_TIMEOUT
 = 0x03U,

178 
	mHAL_LTDC_STATE_ERROR
 = 0x04U

179 }
	tHAL_LTDC_S‹Ty³Def
;

186 
LTDC_Ty³Def
 *
	mIn¡ªû
;

188 
LTDC_In™Ty³Def
 
	mIn™
;

190 
LTDC_Lay”CfgTy³Def
 
	mLay”Cfg
[
MAX_LAYER
];

192 
HAL_LockTy³Def
 
	mLock
;

194 
__IO
 
HAL_LTDC_S‹Ty³Def
 
	mS‹
;

196 
__IO
 
ušt32_t
 
	mE¼ÜCode
;

198 } 
	tLTDC_HªdËTy³Def
;

211 
	#HAL_LTDC_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

212 
	#HAL_LTDC_ERROR_TE
 ((
ušt32_t
)0x00000001Uè

	)

213 
	#HAL_LTDC_ERROR_FU
 ((
ušt32_t
)0x00000002Uè

	)

214 
	#HAL_LTDC_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020Uè

	)

222 
	#LTDC_HSPOLARITY_AL
 ((
ušt32_t
)0x00000000Uè

	)

223 
	#LTDC_HSPOLARITY_AH
 
LTDC_GCR_HSPOL


	)

231 
	#LTDC_VSPOLARITY_AL
 ((
ušt32_t
)0x00000000Uè

	)

232 
	#LTDC_VSPOLARITY_AH
 
LTDC_GCR_VSPOL


	)

240 
	#LTDC_DEPOLARITY_AL
 ((
ušt32_t
)0x00000000Uè

	)

241 
	#LTDC_DEPOLARITY_AH
 
LTDC_GCR_DEPOL


	)

249 
	#LTDC_PCPOLARITY_IPC
 ((
ušt32_t
)0x00000000Uè

	)

250 
	#LTDC_PCPOLARITY_IIPC
 
LTDC_GCR_PCPOL


	)

258 
	#LTDC_HORIZONTALSYNC
 (
LTDC_SSCR_HSW
 >> 16Uè

	)

259 
	#LTDC_VERTICALSYNC
 
LTDC_SSCR_VSH


	)

267 
	#LTDC_COLOR
 ((
ušt32_t
)0x000000FFUè

	)

275 
	#LTDC_BLENDING_FACTOR1_CA
 ((
ušt32_t
)0x00000400Uè

	)

276 
	#LTDC_BLENDING_FACTOR1_PAxCA
 ((
ušt32_t
)0x00000600Uè

	)

284 
	#LTDC_BLENDING_FACTOR2_CA
 ((
ušt32_t
)0x00000005Uè

	)

285 
	#LTDC_BLENDING_FACTOR2_PAxCA
 ((
ušt32_t
)0x00000007Uè

	)

293 
	#LTDC_PIXEL_FORMAT_ARGB8888
 ((
ušt32_t
)0x00000000Uè

	)

294 
	#LTDC_PIXEL_FORMAT_RGB888
 ((
ušt32_t
)0x00000001Uè

	)

295 
	#LTDC_PIXEL_FORMAT_RGB565
 ((
ušt32_t
)0x00000002Uè

	)

296 
	#LTDC_PIXEL_FORMAT_ARGB1555
 ((
ušt32_t
)0x00000003Uè

	)

297 
	#LTDC_PIXEL_FORMAT_ARGB4444
 ((
ušt32_t
)0x00000004Uè

	)

298 
	#LTDC_PIXEL_FORMAT_L8
 ((
ušt32_t
)0x00000005Uè

	)

299 
	#LTDC_PIXEL_FORMAT_AL44
 ((
ušt32_t
)0x00000006Uè

	)

300 
	#LTDC_PIXEL_FORMAT_AL88
 ((
ušt32_t
)0x00000007Uè

	)

308 
	#LTDC_ALPHA
 
LTDC_LxCACR_CONSTA


	)

316 
	#LTDC_STOPPOSITION
 (
LTDC_LxWHPCR_WHSPPOS
 >> 16Uè

	)

317 
	#LTDC_STARTPOSITION
 
LTDC_LxWHPCR_WHSTPOS


	)

319 
	#LTDC_COLOR_FRAME_BUFFER
 
LTDC_LxCFBLR_CFBLL


	)

320 
	#LTDC_LINE_NUMBER
 
LTDC_LxCFBLNR_CFBLNBR


	)

328 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

329 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

330 
	#LTDC_IT_TE
 
LTDC_IER_TERRIE


	)

331 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

339 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

340 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

341 
	#LTDC_FLAG_TE
 
LTDC_ISR_TERRIF


	)

342 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

360 
	#__HAL_LTDC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_LTDC_STATE_RESET
)

	)

367 
	#__HAL_LTDC_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
GCR
 |ð
LTDC_GCR_LTDCEN
)

	)

374 
	#__HAL_LTDC_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
GCR
 &ð~(
LTDC_GCR_LTDCEN
))

	)

383 
	#__HAL_LTDC_LAYER_ENABLE
(
__HANDLE__
, 
__LAYER__
è((
	`LTDC_LAYER
((__HANDLE__), (__LAYER__)))->
CR
 |ð(
ušt32_t
)
LTDC_LxCR_LEN
)

	)

392 
	#__HAL_LTDC_LAYER_DISABLE
(
__HANDLE__
, 
__LAYER__
è((
	`LTDC_LAYER
((__HANDLE__), (__LAYER__)))->
CR
 &ð~(
ušt32_t
)
LTDC_LxCR_LEN
)

	)

399 
	#__HAL_LTDC_RELOAD_CONFIG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
SRCR
 |ð
LTDC_SRCR_IMR
)

	)

413 
	#__HAL_LTDC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
 & (__FLAG__))

	)

426 
	#__HAL_LTDC_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ICR
 = (__FLAG__))

	)

439 
	#__HAL_LTDC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 |ð(__INTERRUPT__))

	)

452 
	#__HAL_LTDC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 &ð~(__INTERRUPT__))

	)

465 
	#__HAL_LTDC_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
ISR
 & (__INTERRUPT__))

	)

471 
	~"¡m32f4xx_h®_Édc_ex.h
"

481 
HAL_StusTy³Def
 
HAL_LTDC_In™
(
LTDC_HªdËTy³Def
 *
hÉdc
);

482 
HAL_StusTy³Def
 
HAL_LTDC_DeIn™
(
LTDC_HªdËTy³Def
 *
hÉdc
);

483 
HAL_LTDC_M¥In™
(
LTDC_HªdËTy³Def
* 
hÉdc
);

484 
HAL_LTDC_M¥DeIn™
(
LTDC_HªdËTy³Def
* 
hÉdc
);

485 
HAL_LTDC_E¼ÜC®lback
(
LTDC_HªdËTy³Def
 *
hÉdc
);

486 
HAL_LTDC_LšeEv’tC®lback
(
LTDC_HªdËTy³Def
 *
hÉdc
);

495 
HAL_LTDC_IRQHªdËr
(
LTDC_HªdËTy³Def
 *
hÉdc
);

504 
HAL_StusTy³Def
 
HAL_LTDC_CÚfigLay”
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
, 
ušt32_t
 
Lay”Idx
);

505 
HAL_StusTy³Def
 
HAL_LTDC_S‘WšdowSize
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
XSize
, ušt32_ˆ
YSize
, ušt32_ˆ
Lay”Idx
);

506 
HAL_StusTy³Def
 
HAL_LTDC_S‘WšdowPos™iÚ
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
X0
, ušt32_ˆ
Y0
, ušt32_ˆ
Lay”Idx
);

507 
HAL_StusTy³Def
 
HAL_LTDC_S‘Pix–FÜm©
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Pix–fÜm©
, ušt32_ˆ
Lay”Idx
);

508 
HAL_StusTy³Def
 
HAL_LTDC_S‘AÍha
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
AÍha
, ušt32_ˆ
Lay”Idx
);

509 
HAL_StusTy³Def
 
HAL_LTDC_S‘Add»ss
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Add»ss
, ušt32_ˆ
Lay”Idx
);

510 
HAL_StusTy³Def
 
HAL_LTDC_S‘P™ch
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
LšeP™chInPix–s
, ušt32_ˆ
Lay”Idx
);

511 
HAL_StusTy³Def
 
HAL_LTDC_CÚfigCÞÜKeyšg
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
RGBV®ue
, ušt32_ˆ
Lay”Idx
);

512 
HAL_StusTy³Def
 
HAL_LTDC_CÚfigCLUT
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 *
pCLUT
, ušt32_ˆ
CLUTSize
, ušt32_ˆ
Lay”Idx
);

513 
HAL_StusTy³Def
 
HAL_LTDC_EÇbËCÞÜKeyšg
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
);

514 
HAL_StusTy³Def
 
HAL_LTDC_Di§bËCÞÜKeyšg
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
);

515 
HAL_StusTy³Def
 
HAL_LTDC_EÇbËCLUT
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
);

516 
HAL_StusTy³Def
 
HAL_LTDC_Di§bËCLUT
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
);

517 
HAL_StusTy³Def
 
HAL_LTDC_Prog¿mLšeEv’t
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lše
);

518 
HAL_StusTy³Def
 
HAL_LTDC_EÇbËD™h”
(
LTDC_HªdËTy³Def
 *
hÉdc
);

519 
HAL_StusTy³Def
 
HAL_LTDC_Di§bËD™h”
(
LTDC_HªdËTy³Def
 *
hÉdc
);

528 
HAL_LTDC_S‹Ty³Def
 
HAL_LTDC_G‘S‹
(
LTDC_HªdËTy³Def
 *
hÉdc
);

529 
ušt32_t
 
HAL_LTDC_G‘E¼Ü
(
LTDC_HªdËTy³Def
 *
hÉdc
);

568 
	#LTDC_LAYER
(
__HANDLE__
, 
__LAYER__
è((
LTDC_Lay”_Ty³Def
 *)((
ušt32_t
)(((ušt32_t)((__HANDLE__)->
In¡ªû
)è+ 0x84U + (0x80U * (__LAYER__)))))

	)

569 
	#IS_LTDC_LAYER
(
LAYER
è((LAYERè<ð
MAX_LAYER
)

	)

570 
	#IS_LTDC_HSPOL
(
HSPOL
è(((HSPOLè=ð
LTDC_HSPOLARITY_AL
) || \

571 ((
HSPOL
è=ð
LTDC_HSPOLARITY_AH
))

	)

572 
	#IS_LTDC_VSPOL
(
VSPOL
è(((VSPOLè=ð
LTDC_VSPOLARITY_AL
) || \

573 ((
VSPOL
è=ð
LTDC_VSPOLARITY_AH
))

	)

574 
	#IS_LTDC_DEPOL
(
DEPOL
è(((DEPOLè=ð
LTDC_DEPOLARITY_AL
) || \

575 ((
DEPOL
è=ð
LTDC_DEPOLARITY_AH
))

	)

576 
	#IS_LTDC_PCPOL
(
PCPOL
è(((PCPOLè=ð
LTDC_PCPOLARITY_IPC
) || \

577 ((
PCPOL
è=ð
LTDC_PCPOLARITY_IIPC
))

	)

578 
	#IS_LTDC_HSYNC
(
HSYNC
è((HSYNCè<ð
LTDC_HORIZONTALSYNC
)

	)

579 
	#IS_LTDC_VSYNC
(
VSYNC
è((VSYNCè<ð
LTDC_VERTICALSYNC
)

	)

580 
	#IS_LTDC_AHBP
(
AHBP
è((AHBPè<ð
LTDC_HORIZONTALSYNC
)

	)

581 
	#IS_LTDC_AVBP
(
AVBP
è((AVBPè<ð
LTDC_VERTICALSYNC
)

	)

582 
	#IS_LTDC_AAW
(
AAW
è((AAWè<ð
LTDC_HORIZONTALSYNC
)

	)

583 
	#IS_LTDC_AAH
(
AAH
è((AAHè<ð
LTDC_VERTICALSYNC
)

	)

584 
	#IS_LTDC_TOTALW
(
TOTALW
è((TOTALWè<ð
LTDC_HORIZONTALSYNC
)

	)

585 
	#IS_LTDC_TOTALH
(
TOTALH
è((TOTALHè<ð
LTDC_VERTICALSYNC
)

	)

586 
	#IS_LTDC_BLUEVALUE
(
BBLUE
è((BBLUEè<ð
LTDC_COLOR
)

	)

587 
	#IS_LTDC_GREENVALUE
(
BGREEN
è((BGREENè<ð
LTDC_COLOR
)

	)

588 
	#IS_LTDC_REDVALUE
(
BRED
è((BREDè<ð
LTDC_COLOR
)

	)

589 
	#IS_LTDC_BLENDING_FACTOR1
(
BËndšgFaùÜ1
è(((BËndšgFaùÜ1è=ð
LTDC_BLENDING_FACTOR1_CA
) || \

590 ((
BËndšgFaùÜ1
è=ð
LTDC_BLENDING_FACTOR1_PAxCA
))

	)

591 
	#IS_LTDC_BLENDING_FACTOR2
(
BËndšgFaùÜ2
è(((BËndšgFaùÜ2è=ð
LTDC_BLENDING_FACTOR2_CA
) || \

592 ((
BËndšgFaùÜ2
è=ð
LTDC_BLENDING_FACTOR2_PAxCA
))

	)

593 
	#IS_LTDC_PIXEL_FORMAT
(
Pix–fÜm©
è(((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_ARGB8888
è|| ((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_RGB888
) || \

594 ((
Pix–fÜm©
è=ð
LTDC_PIXEL_FORMAT_RGB565
è|| ((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_ARGB1555
) || \

595 ((
Pix–fÜm©
è=ð
LTDC_PIXEL_FORMAT_ARGB4444
è|| ((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_L8
) || \

596 ((
Pix–fÜm©
è=ð
LTDC_PIXEL_FORMAT_AL44
è|| ((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_AL88
))

	)

597 
	#IS_LTDC_ALPHA
(
ALPHA
è((ALPHAè<ð
LTDC_ALPHA
)

	)

598 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
è((HCONFIGSTè<ð
LTDC_STARTPOSITION
)

	)

599 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
è((HCONFIGSPè<ð
LTDC_STOPPOSITION
)

	)

600 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
è((VCONFIGSTè<ð
LTDC_STARTPOSITION
)

	)

601 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
è((VCONFIGSPè<ð
LTDC_STOPPOSITION
)

	)

602 
	#IS_LTDC_CFBP
(
CFBP
è((CFBPè<ð
LTDC_COLOR_FRAME_BUFFER
)

	)

603 
	#IS_LTDC_CFBLL
(
CFBLL
è((CFBLLè<ð
LTDC_COLOR_FRAME_BUFFER
)

	)

604 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
è((CFBLNBRè<ð
LTDC_LINE_NUMBER
)

	)

605 
	#IS_LTDC_LIPOS
(
LIPOS
è((LIPOSè<ð0x7FFU)

	)

629 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_ltdc_ex.h

39 #iâdeà
__STM32F4xx_HAL_LTDC_EX_H


40 
	#__STM32F4xx_HAL_LTDC_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

49 
	~"¡m32f4xx_h®_dsi.h
"

83 
HAL_StusTy³Def
 
HAL_LTDC_SŒuùIn™FromVideoCÚfig
(
LTDC_HªdËTy³Def
* 
hÉdc
, 
DSI_VidCfgTy³Def
 *
VidCfg
);

84 
HAL_StusTy³Def
 
HAL_LTDC_SŒuùIn™FromAd­‹dCommªdCÚfig
(
LTDC_HªdËTy³Def
* 
hÉdc
, 
DSI_CmdCfgTy³Def
 *
CmdCfg
);

145 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_nand.h

39 #iâdeà
__STM32F4xx_HAL_NAND_H


40 
	#__STM32F4xx_HAL_NAND_H


	)

42 #ifdeà
__ýlu¥lus


47 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

48 
	~"¡m32f4xx_Î_fsmc.h
"

51 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

52 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

53 
	~"¡m32f4xx_Î_fmc.h
"

55 
STM32F479xx
 */

65 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

66 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

67 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

80 
HAL_NAND_STATE_RESET
 = 0x00U,

81 
HAL_NAND_STATE_READY
 = 0x01U,

82 
HAL_NAND_STATE_BUSY
 = 0x02U,

83 
HAL_NAND_STATE_ERROR
 = 0x03U

84 }
	tHAL_NAND_S‹Ty³Def
;

93 
ušt8_t
 
Mak”_Id
;

95 
ušt8_t
 
Deviû_Id
;

97 
ušt8_t
 
Thœd_Id
;

99 
ušt8_t
 
Fou¹h_Id
;

100 }
	tNAND_IDTy³Def
;

107 
ušt16_t
 
Page
;

109 
ušt16_t
 
ZÚe
;

111 
ušt16_t
 
Block
;

113 }
	tNAND_Add»ssTy³Def
;

120 
ušt32_t
 
PageSize
;

122 
ušt32_t
 
S·»A»aSize
;

124 
ušt32_t
 
BlockSize
;

126 
ušt32_t
 
BlockNbr
;

128 
ušt32_t
 
ZÚeSize
;

129 }
	tNAND_InfoTy³Def
;

136 
FMC_NAND_Ty³Def
 *
In¡ªû
;

138 
FMC_NAND_In™Ty³Def
 
In™
;

140 
HAL_LockTy³Def
 
Lock
;

142 
__IO
 
HAL_NAND_S‹Ty³Def
 
S‹
;

144 
NAND_InfoTy³Def
 
Info
;

145 }
	tNAND_HªdËTy³Def
;

160 
	#__HAL_NAND_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_NAND_STATE_RESET
)

	)

176 
HAL_StusTy³Def
 
	`HAL_NAND_In™
(
NAND_HªdËTy³Def
 *
hÇnd
, 
FMC_NAND_PCC_TimšgTy³Def
 *
ComS·û_Timšg
, FMC_NAND_PCC_TimšgTy³Deà*
A‰S·û_Timšg
);

177 
HAL_StusTy³Def
 
	`HAL_NAND_DeIn™
(
NAND_HªdËTy³Def
 *
hÇnd
);

178 
	`HAL_NAND_M¥In™
(
NAND_HªdËTy³Def
 *
hÇnd
);

179 
	`HAL_NAND_M¥DeIn™
(
NAND_HªdËTy³Def
 *
hÇnd
);

180 
	`HAL_NAND_IRQHªdËr
(
NAND_HªdËTy³Def
 *
hÇnd
);

181 
	`HAL_NAND_ITC®lback
(
NAND_HªdËTy³Def
 *
hÇnd
);

192 
HAL_StusTy³Def
 
	`HAL_NAND_R—d_ID
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_IDTy³Def
 *
pNAND_ID
);

193 
HAL_StusTy³Def
 
	`HAL_NAND_Re£t
(
NAND_HªdËTy³Def
 *
hÇnd
);

194 
HAL_StusTy³Def
 
	`HAL_NAND_R—d_Page
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumPageToR—d
);

195 
HAL_StusTy³Def
 
	`HAL_NAND_Wr™e_Page
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumPageToWr™e
);

196 
HAL_StusTy³Def
 
	`HAL_NAND_R—d_S·»A»a
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumS·»A»aToR—d
);

197 
HAL_StusTy³Def
 
	`HAL_NAND_Wr™e_S·»A»a
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumS·»A»aTowr™e
);

198 
HAL_StusTy³Def
 
	`HAL_NAND_E¿£_Block
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
);

199 
ušt32_t
 
	`HAL_NAND_R—d_Stus
(
NAND_HªdËTy³Def
 *
hÇnd
);

200 
ušt32_t
 
	`HAL_NAND_Add»ss_Inc
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
);

211 
HAL_StusTy³Def
 
	`HAL_NAND_ECC_EÇbË
(
NAND_HªdËTy³Def
 *
hÇnd
);

212 
HAL_StusTy³Def
 
	`HAL_NAND_ECC_Di§bË
(
NAND_HªdËTy³Def
 *
hÇnd
);

213 
HAL_StusTy³Def
 
	`HAL_NAND_G‘ECC
(
NAND_HªdËTy³Def
 *
hÇnd
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Timeout
);

223 
HAL_NAND_S‹Ty³Def
 
	`HAL_NAND_G‘S‹
(
NAND_HªdËTy³Def
 *
hÇnd
);

224 
ušt32_t
 
	`HAL_NAND_R—d_Stus
(
NAND_HªdËTy³Def
 *
hÇnd
);

239 
	#NAND_DEVICE1
 ((
ušt32_t
)0x70000000U)

	)

240 
	#NAND_DEVICE2
 ((
ušt32_t
)0x80000000U)

	)

241 
	#NAND_WRITE_TIMEOUT
 ((
ušt32_t
)0x01000000U)

	)

243 
	#CMD_AREA
 ((
ušt32_t
)(1U<<16U)è

	)

244 
	#ADDR_AREA
 ((
ušt32_t
)(1U<<17U)è

	)

246 
	#NAND_CMD_AREA_A
 ((
ušt8_t
)0x00U)

	)

247 
	#NAND_CMD_AREA_B
 ((
ušt8_t
)0x01U)

	)

248 
	#NAND_CMD_AREA_C
 ((
ušt8_t
)0x50U)

	)

249 
	#NAND_CMD_AREA_TRUE1
 ((
ušt8_t
)0x30U)

	)

251 
	#NAND_CMD_WRITE0
 ((
ušt8_t
)0x80U)

	)

252 
	#NAND_CMD_WRITE_TRUE1
 ((
ušt8_t
)0x10U)

	)

253 
	#NAND_CMD_ERASE0
 ((
ušt8_t
)0x60U)

	)

254 
	#NAND_CMD_ERASE1
 ((
ušt8_t
)0xD0U)

	)

255 
	#NAND_CMD_READID
 ((
ušt8_t
)0x90U)

	)

256 
	#NAND_CMD_STATUS
 ((
ušt8_t
)0x70U)

	)

257 
	#NAND_CMD_LOCK_STATUS
 ((
ušt8_t
)0x7AU)

	)

258 
	#NAND_CMD_RESET
 ((
ušt8_t
)0xFFU)

	)

261 
	#NAND_VALID_ADDRESS
 ((
ušt32_t
)0x00000100U)

	)

262 
	#NAND_INVALID_ADDRESS
 ((
ušt32_t
)0x00000200U)

	)

263 
	#NAND_TIMEOUT_ERROR
 ((
ušt32_t
)0x00000400U)

	)

264 
	#NAND_BUSY
 ((
ušt32_t
)0x00000000U)

	)

265 
	#NAND_ERROR
 ((
ušt32_t
)0x00000001U)

	)

266 
	#NAND_READY
 ((
ušt32_t
)0x00000040U)

	)

282 
	#ARRAY_ADDRESS
(
__ADDRESS__
 , 
__HANDLE__
è((__ADDRESS__)->
Page
 + \

283 (((
__ADDRESS__
)->
Block
 + (((__ADDRESS__)->
ZÚe
è* ((
__HANDLE__
)->
Info
.
ZÚeSize
)))* ((__HANDLE__)->Info.
BlockSize
)))

	)

290 
	#ADDR_1ST_CYCLE
(
__ADDRESS__
è(
ušt8_t
)(__ADDRESS__è

	)

291 
	#ADDR_2ND_CYCLE
(
__ADDRESS__
è(
ušt8_t
)((__ADDRESS__è>> 8Uè

	)

292 
	#ADDR_3RD_CYCLE
(
__ADDRESS__
è(
ušt8_t
)((__ADDRESS__è>> 16Uè

	)

293 
	#ADDR_4TH_CYCLE
(
__ADDRESS__
è(
ušt8_t
)((__ADDRESS__è>> 24Uè

	)

298 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 ||\

299 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

312 #ifdeà
__ýlu¥lus


313 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_nor.h

39 #iâdeà
__STM32F4xx_HAL_NOR_H


40 
	#__STM32F4xx_HAL_NOR_H


	)

42 #ifdeà
__ýlu¥lus


47 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

48 
	~"¡m32f4xx_Î_fsmc.h
"

51 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

52 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

53 
	~"¡m32f4xx_Î_fmc.h
"

64 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

65 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

66 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

78 
HAL_NOR_STATE_RESET
 = 0x00U,

79 
HAL_NOR_STATE_READY
 = 0x01U,

80 
HAL_NOR_STATE_BUSY
 = 0x02U,

81 
HAL_NOR_STATE_ERROR
 = 0x03U,

82 
HAL_NOR_STATE_PROTECTED
 = 0x04U

83 }
	tHAL_NOR_S‹Ty³Def
;

90 
HAL_NOR_STATUS_SUCCESS
 = 0U,

91 
HAL_NOR_STATUS_ONGOING
,

92 
HAL_NOR_STATUS_ERROR
,

93 
HAL_NOR_STATUS_TIMEOUT


94 }
	tHAL_NOR_StusTy³Def
;

101 
ušt16_t
 
Mªuçùu»r_Code
;

103 
ušt16_t
 
Deviû_Code1
;

105 
ušt16_t
 
Deviû_Code2
;

107 
ušt16_t
 
Deviû_Code3
;

111 }
	tNOR_IDTy³Def
;

122 
ušt16_t
 
CFI_1
;

124 
ušt16_t
 
CFI_2
;

126 
ušt16_t
 
CFI_3
;

128 
ušt16_t
 
CFI_4
;

129 }
	tNOR_CFITy³Def
;

136 
FMC_NORSRAM_Ty³Def
 *
In¡ªû
;

138 
FMC_NORSRAM_EXTENDED_Ty³Def
 *
Ex‹nded
;

140 
FMC_NORSRAM_In™Ty³Def
 
In™
;

142 
HAL_LockTy³Def
 
Lock
;

144 
__IO
 
HAL_NOR_S‹Ty³Def
 
S‹
;

146 }
	tNOR_HªdËTy³Def
;

160 
	#__HAL_NOR_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_NOR_STATE_RESET
)

	)

174 
HAL_StusTy³Def
 
	`HAL_NOR_In™
(
NOR_HªdËTy³Def
 *
hnÜ
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, FMC_NORSRAM_TimšgTy³Deà*
ExtTimšg
);

175 
HAL_StusTy³Def
 
	`HAL_NOR_DeIn™
(
NOR_HªdËTy³Def
 *
hnÜ
);

176 
	`HAL_NOR_M¥In™
(
NOR_HªdËTy³Def
 *
hnÜ
);

177 
	`HAL_NOR_M¥DeIn™
(
NOR_HªdËTy³Def
 *
hnÜ
);

178 
	`HAL_NOR_M¥Wa™
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
Timeout
);

187 
HAL_StusTy³Def
 
	`HAL_NOR_R—d_ID
(
NOR_HªdËTy³Def
 *
hnÜ
, 
NOR_IDTy³Def
 *
pNOR_ID
);

188 
HAL_StusTy³Def
 
	`HAL_NOR_R‘uºToR—dMode
(
NOR_HªdËTy³Def
 *
hnÜ
);

189 
HAL_StusTy³Def
 
	`HAL_NOR_R—d
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD©a
);

190 
HAL_StusTy³Def
 
	`HAL_NOR_Prog¿m
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD©a
);

192 
HAL_StusTy³Def
 
	`HAL_NOR_R—dBufãr
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
uwAdd»ss
, 
ušt16_t
 *
pD©a
, ušt32_ˆ
uwBufãrSize
);

193 
HAL_StusTy³Def
 
	`HAL_NOR_Prog¿mBufãr
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
uwAdd»ss
, 
ušt16_t
 *
pD©a
, ušt32_ˆ
uwBufãrSize
);

195 
HAL_StusTy³Def
 
	`HAL_NOR_E¿£_Block
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
BlockAdd»ss
, ušt32_ˆ
Add»ss
);

196 
HAL_StusTy³Def
 
	`HAL_NOR_E¿£_Ch
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
Add»ss
);

197 
HAL_StusTy³Def
 
	`HAL_NOR_R—d_CFI
(
NOR_HªdËTy³Def
 *
hnÜ
, 
NOR_CFITy³Def
 *
pNOR_CFI
);

206 
HAL_StusTy³Def
 
	`HAL_NOR_Wr™eO³¿tiÚ_EÇbË
(
NOR_HªdËTy³Def
 *
hnÜ
);

207 
HAL_StusTy³Def
 
	`HAL_NOR_Wr™eO³¿tiÚ_Di§bË
(
NOR_HªdËTy³Def
 *
hnÜ
);

216 
HAL_NOR_S‹Ty³Def
 
	`HAL_NOR_G‘S‹
(
NOR_HªdËTy³Def
 *
hnÜ
);

217 
HAL_NOR_StusTy³Def
 
	`HAL_NOR_G‘Stus
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
Add»ss
, ušt32_ˆ
Timeout
);

233 
	#MC_ADDRESS
 ((
ušt16_t
)0x0000U)

	)

234 
	#DEVICE_CODE1_ADDR
 ((
ušt16_t
)0x0001U)

	)

235 
	#DEVICE_CODE2_ADDR
 ((
ušt16_t
)0x000EU)

	)

236 
	#DEVICE_CODE3_ADDR
 ((
ušt16_t
)0x000FU)

	)

239 
	#CFI1_ADDRESS
 ((
ušt16_t
)0x0061U)

	)

240 
	#CFI2_ADDRESS
 ((
ušt16_t
)0x0062U)

	)

241 
	#CFI3_ADDRESS
 ((
ušt16_t
)0x0063U)

	)

242 
	#CFI4_ADDRESS
 ((
ušt16_t
)0x0064U)

	)

245 
	#NOR_TMEOUT
 ((
ušt16_t
)0xFFFFU)

	)

248 
	#NOR_MEMORY_8B
 ((
ušt8_t
)0x00U)

	)

249 
	#NOR_MEMORY_16B
 ((
ušt8_t
)0x01U)

	)

252 
	#NOR_MEMORY_ADRESS1
 ((
ušt32_t
)0x60000000U)

	)

253 
	#NOR_MEMORY_ADRESS2
 ((
ušt32_t
)0x64000000U)

	)

254 
	#NOR_MEMORY_ADRESS3
 ((
ušt32_t
)0x68000000U)

	)

255 
	#NOR_MEMORY_ADRESS4
 ((
ušt32_t
)0x6C000000U)

	)

271 
	#NOR_ADDR_SHIFT
(
__NOR_ADDRESS__
, 
NOR_MEMORY_WIDTH
, 
ADDRESS
è(
ušt32_t
)(((NOR_MEMORY_WIDTHè=ð
NOR_MEMORY_8B
)? ((uint32_t)((__NOR_ADDRESS__) + (2U * (ADDRESS)))):\

272 ((
ušt32_t
)((
__NOR_ADDRESS__
è+ (
ADDRESS
))))

	)

280 
	#NOR_WRITE
(
ADDRESS
, 
DATA
è(*(
__IO
 
ušt16_t
 *)((
ušt32_t
)(ADDRESS)èð(DATA))

	)

286 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 ||\

287 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

296 #ifdeà
__ýlu¥lus


297 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pccard.h

39 #iâdeà
__STM32F4xx_HAL_PCCARD_H


40 
	#__STM32F4xx_HAL_PCCARD_H


	)

42 #ifdeà
__ýlu¥lus


47 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

48 
	~"¡m32f4xx_Î_fsmc.h
"

51 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

52 
	~"¡m32f4xx_Î_fmc.h
"

59 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

60 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| 
	$defšed
(
STM32F439xx
)

76 
HAL_PCCARD_STATE_RESET
 = 0x00U,

77 
HAL_PCCARD_STATE_READY
 = 0x01U,

78 
HAL_PCCARD_STATE_BUSY
 = 0x02U,

79 
HAL_PCCARD_STATE_ERROR
 = 0x04U

80 }
	tHAL_PCCARD_S‹Ty³Def
;

84 
HAL_PCCARD_STATUS_SUCCESS
 = 0U,

85 
HAL_PCCARD_STATUS_ONGOING
,

86 
HAL_PCCARD_STATUS_ERROR
,

87 
HAL_PCCARD_STATUS_TIMEOUT


88 }
	tHAL_PCCARD_StusTy³Def
;

95 
FMC_PCCARD_Ty³Def
 *
In¡ªû
;

97 
FMC_PCCARD_In™Ty³Def
 
In™
;

99 
__IO
 
HAL_PCCARD_S‹Ty³Def
 
S‹
;

101 
HAL_LockTy³Def
 
Lock
;

103 }
	tPCCARD_HªdËTy³Def
;

117 
	#__HAL_PCCARD_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_PCCARD_STATE_RESET
)

	)

131 
HAL_StusTy³Def
 
	`HAL_PCCARD_In™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
FMC_NAND_PCC_TimšgTy³Def
 *
ComS·ûTimšg
, FMC_NAND_PCC_TimšgTy³Deà*
A‰S·ûTimšg
, FMC_NAND_PCC_TimšgTy³Deà*
IOS·ûTimšg
);

132 
HAL_StusTy³Def
 
	`HAL_PCCARD_DeIn™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

133 
	`HAL_PCCARD_M¥In™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

134 
	`HAL_PCCARD_M¥DeIn™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

143 
HAL_StusTy³Def
 
	`HAL_PCCARD_R—d_ID
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt8_t
 
Com·ùFÏsh_ID
[], ušt8_ˆ*
pStus
);

144 
HAL_StusTy³Def
 
	`HAL_PCCARD_Wr™e_SeùÜ
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt16_t
 *
pBufãr
, ušt16_ˆ
SeùÜAdd»ss
, 
ušt8_t
 *
pStus
);

145 
HAL_StusTy³Def
 
	`HAL_PCCARD_R—d_SeùÜ
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt16_t
 *
pBufãr
, ušt16_ˆ
SeùÜAdd»ss
, 
ušt8_t
 *
pStus
);

146 
HAL_StusTy³Def
 
	`HAL_PCCARD_E¿£_SeùÜ
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt16_t
 
SeùÜAdd»ss
, 
ušt8_t
 *
pStus
);

147 
HAL_StusTy³Def
 
	`HAL_PCCARD_Re£t
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

148 
	`HAL_PCCARD_IRQHªdËr
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

149 
	`HAL_PCCARD_ITC®lback
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

159 
HAL_PCCARD_S‹Ty³Def
 
	`HAL_PCCARD_G‘S‹
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

160 
HAL_PCCARD_StusTy³Def
 
	`HAL_PCCARD_G‘Stus
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

161 
HAL_PCCARD_StusTy³Def
 
	`HAL_PCCARD_R—dStus
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

175 
	#PCCARD_DEVICE_ADDRESS
 ((
ušt32_t
)0x90000000U)

	)

176 
	#PCCARD_ATTRIBUTE_SPACE_ADDRESS
 ((
ušt32_t
)0x98000000Uè

	)

177 
	#PCCARD_COMMON_SPACE_ADDRESS
 
PCCARD_DEVICE_ADDRESS


	)

178 
	#PCCARD_IO_SPACE_ADDRESS
 ((
ušt32_t
)0x9C000000Uè

	)

179 
	#PCCARD_IO_SPACE_PRIMARY_ADDR
 ((
ušt32_t
)0x9C0001F0Uè

	)

182 
	#ATA_DATA
 ((
ušt8_t
)0x00Uè

	)

183 
	#ATA_SECTOR_COUNT
 ((
ušt8_t
)0x02Uè

	)

184 
	#ATA_SECTOR_NUMBER
 ((
ušt8_t
)0x03Uè

	)

185 
	#ATA_CYLINDER_LOW
 ((
ušt8_t
)0x04Uè

	)

186 
	#ATA_CYLINDER_HIGH
 ((
ušt8_t
)0x05Uè

	)

187 
	#ATA_CARD_HEAD
 ((
ušt8_t
)0x06Uè

	)

188 
	#ATA_STATUS_CMD
 ((
ušt8_t
)0x07Uè

	)

189 
	#ATA_STATUS_CMD_ALTERNATE
 ((
ušt8_t
)0x0EUè

	)

190 
	#ATA_COMMON_DATA_AREA
 ((
ušt16_t
)0x0400Uè

	)

191 
	#ATA_CARD_CONFIGURATION
 ((
ušt16_t
)0x0202Uè

	)

194 
	#ATA_READ_SECTOR_CMD
 ((
ušt8_t
)0x20U)

	)

195 
	#ATA_WRITE_SECTOR_CMD
 ((
ušt8_t
)0x30U)

	)

196 
	#ATA_ERASE_SECTOR_CMD
 ((
ušt8_t
)0xC0)

	)

197 
	#ATA_IDENTIFY_CMD
 ((
ušt8_t
)0xEC)

	)

200 
	#PCCARD_TIMEOUT_ERROR
 ((
ušt8_t
)0x60U)

	)

201 
	#PCCARD_BUSY
 ((
ušt8_t
)0x80U)

	)

202 
	#PCCARD_PROGR
 ((
ušt8_t
)0x01U)

	)

203 
	#PCCARD_READY
 ((
ušt8_t
)0x40U)

	)

205 
	#PCCARD_SECTOR_SIZE
 ((
ušt32_t
)255Uè

	)

211 
	#HAL_CF_In™
 
HAL_PCCARD_In™


	)

212 
	#HAL_CF_DeIn™
 
HAL_PCCARD_DeIn™


	)

213 
	#HAL_CF_M¥In™
 
HAL_PCCARD_M¥In™


	)

214 
	#HAL_CF_M¥DeIn™
 
HAL_PCCARD_M¥DeIn™


	)

216 
	#HAL_CF_R—d_ID
 
HAL_PCCARD_R—d_ID


	)

217 
	#HAL_CF_Wr™e_SeùÜ
 
HAL_PCCARD_Wr™e_SeùÜ


	)

218 
	#HAL_CF_R—d_SeùÜ
 
HAL_PCCARD_R—d_SeùÜ


	)

219 
	#HAL_CF_E¿£_SeùÜ
 
HAL_PCCARD_E¿£_SeùÜ


	)

220 
	#HAL_CF_Re£t
 
HAL_PCCARD_Re£t


	)

221 
	#HAL_CF_IRQHªdËr
 
HAL_PCCARD_IRQHªdËr


	)

222 
	#HAL_CF_ITC®lback
 
HAL_PCCARD_ITC®lback


	)

224 
	#HAL_CF_G‘S‹
 
HAL_PCCARD_G‘S‹


	)

225 
	#HAL_CF_G‘Stus
 
HAL_PCCARD_G‘Stus


	)

226 
	#HAL_CF_R—dStus
 
HAL_PCCARD_R—dStus


	)

228 
	#HAL_CF_STATUS_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

229 
	#HAL_CF_STATUS_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

230 
	#HAL_CF_STATUS_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

231 
	#HAL_CF_STATUS_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

232 
	#HAL_CF_StusTy³Def
 
HAL_PCCARD_StusTy³Def


	)

234 
	#CF_DEVICE_ADDRESS
 
PCCARD_DEVICE_ADDRESS


	)

235 
	#CF_ATTRIBUTE_SPACE_ADDRESS
 
PCCARD_ATTRIBUTE_SPACE_ADDRESS


	)

236 
	#CF_COMMON_SPACE_ADDRESS
 
PCCARD_COMMON_SPACE_ADDRESS


	)

237 
	#CF_IO_SPACE_ADDRESS
 
PCCARD_IO_SPACE_ADDRESS


	)

238 
	#CF_IO_SPACE_PRIMARY_ADDR
 
PCCARD_IO_SPACE_PRIMARY_ADDR


	)

240 
	#CF_TIMEOUT_ERROR
 
PCCARD_TIMEOUT_ERROR


	)

241 
	#CF_BUSY
 
PCCARD_BUSY


	)

242 
	#CF_PROGR
 
PCCARD_PROGR


	)

243 
	#CF_READY
 
PCCARD_READY


	)

245 
	#CF_SECTOR_SIZE
 
PCCARD_SECTOR_SIZE


	)

253 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 */

260 #ifdeà
__ýlu¥lus


261 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pcd.h

39 #iâdeà
__STM32F4xx_HAL_PCD_H


40 
	#__STM32F4xx_HAL_PCD_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

49 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

51 
	~"¡m32f4xx_Î_usb.h
"

71 
HAL_PCD_STATE_RESET
 = 0x00U,

72 
HAL_PCD_STATE_READY
 = 0x01U,

73 
HAL_PCD_STATE_ERROR
 = 0x02U,

74 
HAL_PCD_STATE_BUSY
 = 0x03U,

75 
HAL_PCD_STATE_TIMEOUT
 = 0x04U

76 } 
	tPCD_S‹Ty³Def
;

78 #ifdeà
USB_OTG_GLPMCFG_LPMEN


82 
LPM_L0
 = 0x00U,

83 
LPM_L1
 = 0x01U,

84 
LPM_L2
 = 0x02U,

85 
LPM_L3
 = 0x03U

86 }
	tPCD_LPM_S‹Ty³Def
;

89 
USB_OTG_Glob®Ty³Def
 
	tPCD_Ty³Def
;

90 
USB_OTG_CfgTy³Def
 
	tPCD_In™Ty³Def
;

91 
USB_OTG_EPTy³Def
 
	tPCD_EPTy³Def
 ;

98 
PCD_Ty³Def
 *
In¡ªû
;

99 
PCD_In™Ty³Def
 
In™
;

100 
PCD_EPTy³Def
 
IN_•
[16U];

101 
PCD_EPTy³Def
 
OUT_•
[16U];

102 
HAL_LockTy³Def
 
Lock
;

103 
__IO
 
PCD_S‹Ty³Def
 
S‹
;

104 
ušt32_t
 
S‘up
[12U];

105 #ifdeà
USB_OTG_GLPMCFG_LPMEN


106 
PCD_LPM_S‹Ty³Def
 
LPM_S‹
;

107 
ušt32_t
 
BESL
;

108 
ušt32_t
 
Ím_aùive
;

111 #ifdeà
USB_OTG_GCCFG_BCDEN


112 
ušt32_t
 
b©‹ry_ch¬gšg_aùive
;

115 *
pD©a
;

116 } 
	tPCD_HªdËTy³Def
;

123 
	~"¡m32f4xx_h®_pcd_ex.h
"

133 
	#PCD_SPEED_HIGH
 0U

	)

134 
	#PCD_SPEED_HIGH_IN_FULL
 1U

	)

135 
	#PCD_SPEED_FULL
 2U

	)

143 
	#PCD_PHY_ULPI
 1U

	)

144 
	#PCD_PHY_EMBEDDED
 2U

	)

152 #iâdeà
USBD_HS_TRDT_VALUE


153 
	#USBD_HS_TRDT_VALUE
 9U

	)

155 #iâdeà
USBD_FS_TRDT_VALUE


156 
	#USBD_FS_TRDT_VALUE
 5U

	)

171 
	#__HAL_PCD_ENABLE
(
__HANDLE__
è
	`USB_EÇbËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

172 
	#__HAL_PCD_DISABLE
(
__HANDLE__
è
	`USB_Di§bËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

174 
	#__HAL_PCD_GET_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è((
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è& (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

175 
	#__HAL_PCD_CLEAR_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
GINTSTS
è&ð(__INTERRUPT__))

	)

176 
	#__HAL_PCD_IS_INVALID_INTERRUPT
(
__HANDLE__
è(
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è=ð0U)

	)

178 
	#__HAL_PCD_UNGATE_PHYCLOCK
(
__HANDLE__
è*(
__IO
 
ušt32_t
 *)((ušt32_t)((__HANDLE__)->
In¡ªû
è+ 
USB_OTG_PCGCCTL_BASE
) &= \

179 ~(
USB_OTG_PCGCCTL_STOPCLK
)

	)

181 
	#__HAL_PCD_GATE_PHYCLOCK
(
__HANDLE__
è*(
__IO
 
ušt32_t
 *)((ušt32_t)((__HANDLE__)->
In¡ªû
è+ 
USB_OTG_PCGCCTL_BASE
è|ð
USB_OTG_PCGCCTL_STOPCLK


	)

183 
	#__HAL_PCD_IS_PHY_SUSPENDED
(
__HANDLE__
è((*(
__IO
 
ušt32_t
 *)((ušt32_t)((__HANDLE__)->
In¡ªû
è+ 
USB_OTG_PCGCCTL_BASE
))&0x10U)

	)

185 
	#USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
 0x08U

	)

186 
	#USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
 0x0CU

	)

187 
	#USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
 0x10U

	)

189 
	#USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE
 0x08U

	)

190 
	#USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE
 0x0CU

	)

191 
	#USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE
 0x10U

	)

193 
	#USB_OTG_HS_WAKEUP_EXTI_LINE
 0x00100000U

	)

194 
	#USB_OTG_FS_WAKEUP_EXTI_LINE
 0x00040000U

	)

196 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT
(è
EXTI
->
IMR
 |ð(
USB_OTG_HS_WAKEUP_EXTI_LINE
)

	)

197 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT
(è
EXTI
->
IMR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
)

	)

198 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG
(è
EXTI
->
PR
 & (
USB_OTG_HS_WAKEUP_EXTI_LINE
)

	)

199 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG
(è
EXTI
->
PR
 = (
USB_OTG_HS_WAKEUP_EXTI_LINE
)

	)

201 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE
(èdo{
EXTI
->
FTSR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
);\

202 
EXTI
->
RTSR
 |ð
USB_OTG_HS_WAKEUP_EXTI_LINE
;\

203 
	}

	`}whže
(0U)

	)

205 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
(èdo{
EXTI
->
FTSR
 |ð(
USB_OTG_HS_WAKEUP_EXTI_LINE
);\

206 
EXTI
->
RTSR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
);\

207 }0U)

	)

209 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
(èdo{
EXTI
->
RTSR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
);\

210 
EXTI
->
FTSR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
);\

211 
EXTI
->
RTSR
 |ð
USB_OTG_HS_WAKEUP_EXTI_LINE
;\

212 
EXTI
->
FTSR
 |ð
USB_OTG_HS_WAKEUP_EXTI_LINE
;\

213 }0U)

	)

215 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

217 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
(è
EXTI
->
IMR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

218 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
(è
EXTI
->
IMR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

219 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
(è
EXTI
->
PR
 & (
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

220 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
(è
EXTI
->
PR
 = 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

222 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
(èdo{
EXTI
->
FTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
);\

223 
EXTI
->
RTSR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
;\

224 }0U)

	)

226 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
(èdo{
EXTI
->
FTSR
 |ð(
USB_OTG_FS_WAKEUP_EXTI_LINE
);\

227 
EXTI
->
RTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
);\

228 }0U)

	)

230 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
(èdo{
EXTI
->
RTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
);\

231 
EXTI
->
FTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
);\

232 
EXTI
->
RTSR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
;\

233 
EXTI
->
FTSR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
;\

234 }0U)

	)

236 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

250 
HAL_StusTy³Def
 
HAL_PCD_In™
(
PCD_HªdËTy³Def
 *
hpcd
);

251 
HAL_StusTy³Def
 
HAL_PCD_DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
);

252 
HAL_PCD_M¥In™
(
PCD_HªdËTy³Def
 *
hpcd
);

253 
HAL_PCD_M¥DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
);

264 
HAL_StusTy³Def
 
HAL_PCD_S¹
(
PCD_HªdËTy³Def
 *
hpcd
);

265 
HAL_StusTy³Def
 
HAL_PCD_StÝ
(
PCD_HªdËTy³Def
 *
hpcd
);

266 
HAL_PCD_IRQHªdËr
(
PCD_HªdËTy³Def
 *
hpcd
);

268 
HAL_PCD_D©aOutSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

269 
HAL_PCD_D©aInSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

270 
HAL_PCD_S‘upSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

271 
HAL_PCD_SOFC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

272 
HAL_PCD_Re£tC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

273 
HAL_PCD_Su¥’dC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

274 
HAL_PCD_ResumeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

275 
HAL_PCD_ISOOUTIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

276 
HAL_PCD_ISOINIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

277 
HAL_PCD_CÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

278 
HAL_PCD_DiscÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

287 
HAL_StusTy³Def
 
HAL_PCD_DevCÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
);

288 
HAL_StusTy³Def
 
HAL_PCD_DevDiscÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
);

289 
HAL_StusTy³Def
 
HAL_PCD_S‘Add»ss
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
add»ss
);

290 
HAL_StusTy³Def
 
HAL_PCD_EP_O³n
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, 
ušt16_t
 
•_mps
, ušt8_ˆ
•_ty³
);

291 
HAL_StusTy³Def
 
HAL_PCD_EP_Clo£
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

292 
HAL_StusTy³Def
 
HAL_PCD_EP_Reûive
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
);

293 
HAL_StusTy³Def
 
HAL_PCD_EP_T¿nsm™
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
);

294 
ušt16_t
 
HAL_PCD_EP_G‘RxCouÁ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

295 
HAL_StusTy³Def
 
HAL_PCD_EP_S‘SÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

296 
HAL_StusTy³Def
 
HAL_PCD_EP_CÌSÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

297 
HAL_StusTy³Def
 
HAL_PCD_EP_Flush
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

298 
HAL_StusTy³Def
 
HAL_PCD_Aùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
);

299 
HAL_StusTy³Def
 
HAL_PCD_DeAùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
);

308 
PCD_S‹Ty³Def
 
HAL_PCD_G‘S‹
(
PCD_HªdËTy³Def
 *
hpcd
);

334 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F412Zx
 || 
	gSTM32F412Rx
 ||

335 
	gSTM32F412Vx
 || 
	gSTM32F412Cx
 || 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

336 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pcd_ex.h

39 #iâdeà
__STM32F4xx_HAL_PCD_EX_H


40 
	#__STM32F4xx_HAL_PCD_EX_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

49 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

51 
	~"¡m32f4xx_h®_def.h
"

61 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

62 
	`defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

65 
PCD_LPM_L0_ACTIVE
 = 0x00U,

66 
PCD_LPM_L1_ACTIVE
 = 0x01U

67 }
	tPCD_LPM_MsgTy³Def
;

70 #ià
	`defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

73 
PCD_BCD_ERROR
 = 0xFFU,

74 
PCD_BCD_CONTACT_DETECTION
 = 0xFEU,

75 
PCD_BCD_STD_DOWNSTREAM_PORT
 = 0xFDU,

76 
PCD_BCD_CHARGING_DOWNSTREAM_PORT
 = 0xFCU,

77 
PCD_BCD_DEDICATED_CHARGING_PORT
 = 0xFBU,

78 
PCD_BCD_DISCOVERY_COMPLETED
 = 0x00U

79 }
	tPCD_BCD_MsgTy³Def
;

91 
HAL_StusTy³Def
 
	`HAL_PCDEx_S‘TxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
fifo
, 
ušt16_t
 
size
);

92 
HAL_StusTy³Def
 
	`HAL_PCDEx_S‘RxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt16_t
 
size
);

93 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

94 
	`defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

95 
HAL_StusTy³Def
 
	`HAL_PCDEx_Aùiv©eLPM
(
PCD_HªdËTy³Def
 *
hpcd
);

96 
HAL_StusTy³Def
 
	`HAL_PCDEx_DeAùiv©eLPM
(
PCD_HªdËTy³Def
 *
hpcd
);

97 
	`HAL_PCDEx_LPM_C®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
PCD_LPM_MsgTy³Def
 
msg
);

99 #ià
	`defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

100 
HAL_StusTy³Def
 
	`HAL_PCDEx_Aùiv©eBCD
(
PCD_HªdËTy³Def
 *
hpcd
);

101 
HAL_StusTy³Def
 
	`HAL_PCDEx_DeAùiv©eBCD
(
PCD_HªdËTy³Def
 *
hpcd
);

102 
	`HAL_PCDEx_BCD_VBUSD‘eù
(
PCD_HªdËTy³Def
 *
hpcd
);

103 
	`HAL_PCDEx_BCD_C®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
PCD_BCD_MsgTy³Def
 
msg
);

104 
	`HAL_PCDEx_ADP_S’sšg_S¹
(
PCD_HªdËTy³Def
 *
hpcd
);

105 
	`HAL_PCDEx_ADP_S’sšg_C®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

124 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Rx
 ||

125 
STM32F412Vx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

126 #ifdeà
__ýlu¥lus


127 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr.h

39 #iâdeà
__STM32F4xx_HAL_PWR_H


40 
	#__STM32F4xx_HAL_PWR_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

68 
ušt32_t
 
PVDLev–
;

71 
ušt32_t
 
Mode
;

73 }
	tPWR_PVDTy³Def
;

87 
	#PWR_WAKEUP_PIN1
 0x00000100U

	)

95 
	#PWR_PVDLEVEL_0
 
PWR_CR_PLS_LEV0


	)

96 
	#PWR_PVDLEVEL_1
 
PWR_CR_PLS_LEV1


	)

97 
	#PWR_PVDLEVEL_2
 
PWR_CR_PLS_LEV2


	)

98 
	#PWR_PVDLEVEL_3
 
PWR_CR_PLS_LEV3


	)

99 
	#PWR_PVDLEVEL_4
 
PWR_CR_PLS_LEV4


	)

100 
	#PWR_PVDLEVEL_5
 
PWR_CR_PLS_LEV5


	)

101 
	#PWR_PVDLEVEL_6
 
PWR_CR_PLS_LEV6


	)

102 
	#PWR_PVDLEVEL_7
 
PWR_CR_PLS_LEV7


	)

111 
	#PWR_PVD_MODE_NORMAL
 0x00000000U

	)

112 
	#PWR_PVD_MODE_IT_RISING
 0x00010001U

	)

113 
	#PWR_PVD_MODE_IT_FALLING
 0x00010002U

	)

114 
	#PWR_PVD_MODE_IT_RISING_FALLING
 0x00010003U

	)

115 
	#PWR_PVD_MODE_EVENT_RISING
 0x00020001U

	)

116 
	#PWR_PVD_MODE_EVENT_FALLING
 0x00020002U

	)

117 
	#PWR_PVD_MODE_EVENT_RISING_FALLING
 0x00020003U

	)

126 
	#PWR_MAINREGULATOR_ON
 0x00000000U

	)

127 
	#PWR_LOWPOWERREGULATOR_ON
 
PWR_CR_LPDS


	)

135 
	#PWR_SLEEPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

136 
	#PWR_SLEEPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

144 
	#PWR_STOPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

145 
	#PWR_STOPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

153 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

154 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

155 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

156 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

157 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

192 
	#__HAL_PWR_GET_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

200 
	#__HAL_PWR_CLEAR_FLAG
(
__FLAG__
è(
PWR
->
CR
 |ð(__FLAG__è<< 2U)

	)

206 
	#__HAL_PWR_PVD_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

212 
	#__HAL_PWR_PVD_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

218 
	#__HAL_PWR_PVD_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

224 
	#__HAL_PWR_PVD_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

230 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
(è
	`SET_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

236 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

242 
	#__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
(è
	`SET_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

249 
	#__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

256 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE
(èdo{
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();\

257 
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();\

258 }0U)

	)

265 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE
(èdo{
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();\

266 
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();\

267 }0U)

	)

273 
	#__HAL_PWR_PVD_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
PWR_EXTI_LINE_PVD
))

	)

279 
	#__HAL_PWR_PVD_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
PWR_EXTI_LINE_PVD
))

	)

285 
	#__HAL_PWR_PVD_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð(
PWR_EXTI_LINE_PVD
))

	)

292 
	~"¡m32f4xx_h®_pwr_ex.h
"

303 
HAL_PWR_DeIn™
();

304 
HAL_PWR_EÇbËBkUpAcûss
();

305 
HAL_PWR_Di§bËBkUpAcûss
();

315 
HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
);

316 
HAL_PWR_EÇbËPVD
();

317 
HAL_PWR_Di§bËPVD
();

320 
HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

321 
HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

324 
HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

325 
HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
);

326 
HAL_PWR_EÁ”STANDBYMode
();

329 
HAL_PWR_PVD_IRQHªdËr
();

330 
HAL_PWR_PVDC®lback
();

333 
HAL_PWR_EÇbËSË•OnEx™
();

334 
HAL_PWR_Di§bËSË•OnEx™
();

335 
HAL_PWR_EÇbËSEVOnP’d
();

336 
HAL_PWR_Di§bËSEVOnP’d
();

355 
	#PWR_EXTI_LINE_PVD
 ((
ušt32_t
)
EXTI_IMR_MR16
è

	)

364 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

365 
	#PWR_CR_OFFSET
 0x00U

	)

366 
	#PWR_CSR_OFFSET
 0x04U

	)

367 
	#PWR_CR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CR_OFFSET
)

	)

368 
	#PWR_CSR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CSR_OFFSET
)

	)

378 
	#DBP_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_DBP
)

	)

379 
	#CR_DBP_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
DBP_BIT_NUMBER
 * 4U))

	)

382 
	#PVDE_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_PVDE
)

	)

383 
	#CR_PVDE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
PVDE_BIT_NUMBER
 * 4U))

	)

386 
	#PMODE_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_PMODE
)

	)

387 
	#CR_PMODE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
PMODE_BIT_NUMBER
 * 4U))

	)

397 
	#EWUP_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CSR_EWUP
)

	)

398 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
EWUP_BIT_NUMBER
 * 4U))

	)

414 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLEVEL_0
è|| ((LEVELè=ð
PWR_PVDLEVEL_1
)|| \

415 ((
LEVEL
è=ð
PWR_PVDLEVEL_2
è|| ((LEVELè=ð
PWR_PVDLEVEL_3
)|| \

416 ((
LEVEL
è=ð
PWR_PVDLEVEL_4
è|| ((LEVELè=ð
PWR_PVDLEVEL_5
)|| \

417 ((
LEVEL
è=ð
PWR_PVDLEVEL_6
è|| ((LEVELè=ð
PWR_PVDLEVEL_7
))

	)

418 
	#IS_PWR_PVD_MODE
(
MODE
è(((MODEè=ð
PWR_PVD_MODE_IT_RISING
)|| ((MODEè=ð
PWR_PVD_MODE_IT_FALLING
) || \

419 ((
MODE
è=ð
PWR_PVD_MODE_IT_RISING_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING
) || \

420 ((
MODE
è=ð
PWR_PVD_MODE_EVENT_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING_FALLING
) || \

421 ((
MODE
è=ð
PWR_PVD_MODE_NORMAL
))

	)

422 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_ON
) || \

423 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_ON
))

	)

424 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_SLEEPENTRY_WFI
è|| ((ENTRYè=ð
PWR_SLEEPENTRY_WFE
))

	)

425 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPENTRY_WFI
è|| ((ENTRYè=ð
PWR_STOPENTRY_WFE
))

	)

442 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr_ex.h

39 #iâdeà
__STM32F4xx_HAL_PWR_EX_H


40 
	#__STM32F4xx_HAL_PWR_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

62 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

63 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

68 
	#PWR_MAINREGULATOR_UNDERDRIVE_ON
 
PWR_CR_MRUDS


	)

69 
	#PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON
 ((
ušt32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

77 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

78 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

79 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

88 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

89 
	#PWR_REGULATOR_VOLTAGE_SCALE1
 
PWR_CR_VOS


	)

90 
	#PWR_REGULATOR_VOLTAGE_SCALE2
 0x00000000U

	)

92 
	#PWR_REGULATOR_VOLTAGE_SCALE1
 
PWR_CR_VOS


	)

94 
	#PWR_REGULATOR_VOLTAGE_SCALE2
 
PWR_CR_VOS_1


	)

96 
	#PWR_REGULATOR_VOLTAGE_SCALE3
 
PWR_CR_VOS_0


	)

101 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

102 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

106 
	#PWR_WAKEUP_PIN2
 0x00000080U

	)

107 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

108 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

109 
	#PWR_WAKEUP_PIN3
 0x00000040U

	)

111 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

116 
STM32F413xx
 || 
STM32F423xx
 */

127 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

137 
	#__HAL_PWR_VOLTAGESCALING_CONFIG
(
__REGULATOR__
) do { \

138 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

139 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_VOS
, (
__REGULATOR__
)); \

141 
tm´eg
 = 
	`READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
); \

142 
	`UNUSED
(
tm´eg
); \

143 } 0U)

	)

155 
	#__HAL_PWR_VOLTAGESCALING_CONFIG
(
__REGULATOR__
) do { \

156 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

157 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_VOS
, (
__REGULATOR__
)); \

159 
tm´eg
 = 
	`READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
); \

160 
	`UNUSED
(
tm´eg
); \

161 } 0U)

	)

164 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

165 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

169 
	#__HAL_PWR_OVERDRIVE_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODEN_BB
 = 
ENABLE
)

	)

170 
	#__HAL_PWR_OVERDRIVE_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODEN_BB
 = 
DISABLE
)

	)

175 
	#__HAL_PWR_OVERDRIVESWITCHING_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODSWEN_BB
 = 
ENABLE
)

	)

176 
	#__HAL_PWR_OVERDRIVESWITCHING_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODSWEN_BB
 = 
DISABLE
)

	)

188 
	#__HAL_PWR_UNDERDRIVE_ENABLE
(è(
PWR
->
CR
 |ð(
ušt32_t
)
PWR_CR_UDEN
)

	)

189 
	#__HAL_PWR_UNDERDRIVE_DISABLE
(è(
PWR
->
CR
 &ð(
ušt32_t
)(~
PWR_CR_UDEN
))

	)

203 
	#__HAL_PWR_GET_ODRUDR_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

208 
	#__HAL_PWR_CLEAR_ODRUDR_FLAG
(è(
PWR
->
CSR
 |ð
PWR_FLAG_UDRDY
)

	)

223 
HAL_PWREx_EÇbËFÏshPow”Down
();

224 
HAL_PWREx_Di§bËFÏshPow”Down
();

225 
HAL_StusTy³Def
 
HAL_PWREx_EÇbËBkUpReg
();

226 
HAL_StusTy³Def
 
HAL_PWREx_Di§bËBkUpReg
();

227 
ušt32_t
 
HAL_PWREx_G‘VÞgeRªge
();

228 
HAL_StusTy³Def
 
HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
);

230 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

231 
HAL_PWREx_EÇbËWakeUpPšPÞ¬™yRisšgEdge
();

232 
HAL_PWREx_EÇbËWakeUpPšPÞ¬™yF®lšgEdge
();

235 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F401xC
) ||\

236 
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

237 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

238 
HAL_PWREx_EÇbËMašReguÏtÜLowVÞge
();

239 
HAL_PWREx_Di§bËMašReguÏtÜLowVÞge
();

240 
HAL_PWREx_EÇbËLowReguÏtÜLowVÞge
();

241 
HAL_PWREx_Di§bËLowReguÏtÜLowVÞge
();

243 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

245 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

246 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

247 
HAL_StusTy³Def
 
HAL_PWREx_EÇbËOv”Drive
();

248 
HAL_StusTy³Def
 
HAL_PWREx_Di§bËOv”Drive
();

249 
HAL_StusTy³Def
 
HAL_PWREx_EÁ”Und”DriveSTOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

272 
	#FPDS_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_FPDS
)

	)

273 
	#CR_FPDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
FPDS_BIT_NUMBER
 * 4U))

	)

276 
	#ODEN_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_ODEN
)

	)

277 
	#CR_ODEN_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
ODEN_BIT_NUMBER
 * 4U))

	)

280 
	#ODSWEN_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_ODSWEN
)

	)

281 
	#CR_ODSWEN_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
ODSWEN_BIT_NUMBER
 * 4U))

	)

284 
	#MRLVDS_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_MRLVDS
)

	)

285 
	#CR_MRLVDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
MRLVDS_BIT_NUMBER
 * 4U))

	)

288 
	#LPLVDS_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_LPLVDS
)

	)

289 
	#CR_LPLVDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
LPLVDS_BIT_NUMBER
 * 4U))

	)

300 
	#BRE_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CSR_BRE
)

	)

301 
	#CSR_BRE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
BRE_BIT_NUMBER
 * 4U))

	)

303 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

305 
	#WUPP_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CSR_WUPP
)

	)

306 
	#CSR_WUPP_BB
 (
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
WUPP_BIT_NUMBER
 * 4U))

	)

324 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

325 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

326 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_UNDERDRIVE_ON
) || \

327 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON
))

	)

330 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

331 
	#IS_PWR_VOLTAGE_SCALING_RANGE
(
VOLTAGE
è(((VOLTAGEè=ð
PWR_REGULATOR_VOLTAGE_SCALE1
) || \

332 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE2
))

	)

334 
	#IS_PWR_VOLTAGE_SCALING_RANGE
(
VOLTAGE
è(((VOLTAGEè=ð
PWR_REGULATOR_VOLTAGE_SCALE1
) || \

335 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE2
) || \

336 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE3
))

	)

339 #ià
defšed
(
STM32F446xx
)

340 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| ((PINè=ð
PWR_WAKEUP_PIN2
))

	)

341 #–ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F412Zx
) ||\

342 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

343 
defšed
(
STM32F423xx
)

344 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| ((PINè=ð
PWR_WAKEUP_PIN2
) || \

345 ((
PIN
è=ð
PWR_WAKEUP_PIN3
))

	)

347 
	#IS_PWR_WAKEUP_PIN
(
PIN
è((PINè=ð
PWR_WAKEUP_PIN1
)

	)

365 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_qspi.h

39 #iâdeà
__STM32F4xx_HAL_QSPI_H


40 
	#__STM32F4xx_HAL_QSPI_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

69 
ušt32_t
 
ClockP»sÿËr
;

72 
ušt32_t
 
FifoTh»shÞd
;

75 
ušt32_t
 
Sam¶eShiášg
;

79 
ušt32_t
 
FÏshSize
;

85 
ušt32_t
 
ChS–eùHighTime
;

89 
ušt32_t
 
ClockMode
;

92 
ušt32_t
 
FÏshID
;

95 
ušt32_t
 
Du®FÏsh
;

97 }
	tQSPI_In™Ty³Def
;

104 
	mHAL_QSPI_STATE_RESET
 = 0x00U,

105 
	mHAL_QSPI_STATE_READY
 = 0x01U,

106 
	mHAL_QSPI_STATE_BUSY
 = 0x02U,

107 
	mHAL_QSPI_STATE_BUSY_INDIRECT_TX
 = 0x12U,

108 
	mHAL_QSPI_STATE_BUSY_INDIRECT_RX
 = 0x22U,

109 
	mHAL_QSPI_STATE_BUSY_AUTO_POLLING
 = 0x42U,

110 
	mHAL_QSPI_STATE_BUSY_MEM_MAPPED
 = 0x82U,

111 
	mHAL_QSPI_STATE_ERROR
 = 0x04U

112 }
	tHAL_QSPI_S‹Ty³Def
;

119 
QUADSPI_Ty³Def
 *
	mIn¡ªû
;

120 
QSPI_In™Ty³Def
 
	mIn™
;

121 
ušt8_t
 *
	mpTxBuffPŒ
;

122 
__IO
 
ušt16_t
 
	mTxXãrSize
;

123 
__IO
 
ušt16_t
 
	mTxXãrCouÁ
;

124 
ušt8_t
 *
	mpRxBuffPŒ
;

125 
__IO
 
ušt16_t
 
	mRxXãrSize
;

126 
__IO
 
ušt16_t
 
	mRxXãrCouÁ
;

127 
DMA_HªdËTy³Def
 *
	mhdma
;

128 
__IO
 
HAL_LockTy³Def
 
	mLock
;

129 
__IO
 
HAL_QSPI_S‹Ty³Def
 
	mS‹
;

130 
__IO
 
ušt32_t
 
	mE¼ÜCode
;

131 
ušt32_t
 
	mTimeout
;

132 }
	tQSPI_HªdËTy³Def
;

139 
ušt32_t
 
	mIn¡ruùiÚ
;

141 
ušt32_t
 
	mAdd»ss
;

143 
ušt32_t
 
	mAÉ”Ç‹By‹s
;

145 
ušt32_t
 
	mAdd»ssSize
;

147 
ušt32_t
 
	mAÉ”Ç‹By‹sSize
;

149 
ušt32_t
 
	mDummyCyþes
;

151 
ušt32_t
 
	mIn¡ruùiÚMode
;

153 
ušt32_t
 
	mAdd»ssMode
;

155 
ušt32_t
 
	mAÉ”Ç‹By‹Mode
;

157 
ušt32_t
 
	mD©aMode
;

159 
ušt32_t
 
	mNbD©a
;

162 
ušt32_t
 
	mDdrMode
;

164 
ušt32_t
 
	mDdrHÞdH®fCyþe
;

167 
ušt32_t
 
	mSIOOMode
;

169 }
	tQSPI_CommªdTy³Def
;

176 
ušt32_t
 
	mM©ch
;

178 
ušt32_t
 
	mMask
;

180 
ušt32_t
 
	mIÁ”v®
;

182 
ušt32_t
 
	mStusBy‹sSize
;

184 
ušt32_t
 
	mM©chMode
;

186 
ušt32_t
 
	mAutom©icStÝ
;

188 }
	tQSPI_AutoPÞlšgTy³Def
;

195 
ušt32_t
 
	mTimeOutP”iod
;

197 
ušt32_t
 
	mTimeOutAùiv©iÚ
;

199 }
	tQSPI_MemÜyM­³dTy³Def
;

211 
	#HAL_QSPI_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

212 
	#HAL_QSPI_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000001Uè

	)

213 
	#HAL_QSPI_ERROR_TRANSFER
 ((
ušt32_t
)0x00000002Uè

	)

214 
	#HAL_QSPI_ERROR_DMA
 ((
ušt32_t
)0x00000004Uè

	)

222 
	#QSPI_SAMPLE_SHIFTING_NONE
 ((
ušt32_t
)0x00000000Uè

	)

223 
	#QSPI_SAMPLE_SHIFTING_HALFCYCLE
 ((
ušt32_t
)
QUADSPI_CR_SSHIFT
è

	)

231 
	#QSPI_CS_HIGH_TIME_1_CYCLE
 ((
ušt32_t
)0x00000000Uè

	)

232 
	#QSPI_CS_HIGH_TIME_2_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_0
è

	)

233 
	#QSPI_CS_HIGH_TIME_3_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_1
è

	)

234 
	#QSPI_CS_HIGH_TIME_4_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_0
 | 
QUADSPI_DCR_CSHT_1
è

	)

235 
	#QSPI_CS_HIGH_TIME_5_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_2
è

	)

236 
	#QSPI_CS_HIGH_TIME_6_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_0
è

	)

237 
	#QSPI_CS_HIGH_TIME_7_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_1
è

	)

238 
	#QSPI_CS_HIGH_TIME_8_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT
è

	)

246 
	#QSPI_CLOCK_MODE_0
 ((
ušt32_t
)0x00000000Uè

	)

247 
	#QSPI_CLOCK_MODE_3
 ((
ušt32_t
)
QUADSPI_DCR_CKMODE
è

	)

255 
	#QSPI_FLASH_ID_1
 ((
ušt32_t
)0x00000000U)

	)

256 
	#QSPI_FLASH_ID_2
 ((
ušt32_t
)
QUADSPI_CR_FSEL
)

	)

264 
	#QSPI_DUALFLASH_ENABLE
 ((
ušt32_t
)
QUADSPI_CR_DFM
)

	)

265 
	#QSPI_DUALFLASH_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

273 
	#QSPI_ADDRESS_8_BITS
 ((
ušt32_t
)0x00000000Uè

	)

274 
	#QSPI_ADDRESS_16_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ADSIZE_0
è

	)

275 
	#QSPI_ADDRESS_24_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ADSIZE_1
è

	)

276 
	#QSPI_ADDRESS_32_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ADSIZE
è

	)

284 
	#QSPI_ALTERNATE_BYTES_8_BITS
 ((
ušt32_t
)0x00000000Uè

	)

285 
	#QSPI_ALTERNATE_BYTES_16_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ABSIZE_0
è

	)

286 
	#QSPI_ALTERNATE_BYTES_24_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ABSIZE_1
è

	)

287 
	#QSPI_ALTERNATE_BYTES_32_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ABSIZE
è

	)

295 
	#QSPI_INSTRUCTION_NONE
 ((
ušt32_t
)0x00000000Uè

	)

296 
	#QSPI_INSTRUCTION_1_LINE
 ((
ušt32_t
)
QUADSPI_CCR_IMODE_0
è

	)

297 
	#QSPI_INSTRUCTION_2_LINES
 ((
ušt32_t
)
QUADSPI_CCR_IMODE_1
è

	)

298 
	#QSPI_INSTRUCTION_4_LINES
 ((
ušt32_t
)
QUADSPI_CCR_IMODE
è

	)

306 
	#QSPI_ADDRESS_NONE
 ((
ušt32_t
)0x00000000Uè

	)

307 
	#QSPI_ADDRESS_1_LINE
 ((
ušt32_t
)
QUADSPI_CCR_ADMODE_0
è

	)

308 
	#QSPI_ADDRESS_2_LINES
 ((
ušt32_t
)
QUADSPI_CCR_ADMODE_1
è

	)

309 
	#QSPI_ADDRESS_4_LINES
 ((
ušt32_t
)
QUADSPI_CCR_ADMODE
è

	)

317 
	#QSPI_ALTERNATE_BYTES_NONE
 ((
ušt32_t
)0x00000000Uè

	)

318 
	#QSPI_ALTERNATE_BYTES_1_LINE
 ((
ušt32_t
)
QUADSPI_CCR_ABMODE_0
è

	)

319 
	#QSPI_ALTERNATE_BYTES_2_LINES
 ((
ušt32_t
)
QUADSPI_CCR_ABMODE_1
è

	)

320 
	#QSPI_ALTERNATE_BYTES_4_LINES
 ((
ušt32_t
)
QUADSPI_CCR_ABMODE
è

	)

328 
	#QSPI_DATA_NONE
 ((
ušt32_t
)0x00000000Uè

	)

329 
	#QSPI_DATA_1_LINE
 ((
ušt32_t
)
QUADSPI_CCR_DMODE_0
è

	)

330 
	#QSPI_DATA_2_LINES
 ((
ušt32_t
)
QUADSPI_CCR_DMODE_1
è

	)

331 
	#QSPI_DATA_4_LINES
 ((
ušt32_t
)
QUADSPI_CCR_DMODE
è

	)

339 
	#QSPI_DDR_MODE_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

340 
	#QSPI_DDR_MODE_ENABLE
 ((
ušt32_t
)
QUADSPI_CCR_DDRM
è

	)

348 
	#QSPI_DDR_HHC_ANALOG_DELAY
 ((
ušt32_t
)0x00000000Uè

	)

349 
	#QSPI_DDR_HHC_HALF_CLK_DELAY
 ((
ušt32_t
)
QUADSPI_CCR_DHHC
è

	)

357 
	#QSPI_SIOO_INST_EVERY_CMD
 ((
ušt32_t
)0x00000000Uè

	)

358 
	#QSPI_SIOO_INST_ONLY_FIRST_CMD
 ((
ušt32_t
)
QUADSPI_CCR_SIOO
è

	)

366 
	#QSPI_MATCH_MODE_AND
 ((
ušt32_t
)0x00000000Uè

	)

367 
	#QSPI_MATCH_MODE_OR
 ((
ušt32_t
)
QUADSPI_CR_PMM
è

	)

375 
	#QSPI_AUTOMATIC_STOP_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

376 
	#QSPI_AUTOMATIC_STOP_ENABLE
 ((
ušt32_t
)
QUADSPI_CR_APMS
è

	)

384 
	#QSPI_TIMEOUT_COUNTER_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

385 
	#QSPI_TIMEOUT_COUNTER_ENABLE
 ((
ušt32_t
)
QUADSPI_CR_TCEN
è

	)

393 
	#QSPI_FLAG_BUSY
 
QUADSPI_SR_BUSY


	)

394 
	#QSPI_FLAG_TO
 
QUADSPI_SR_TOF


	)

395 
	#QSPI_FLAG_SM
 
QUADSPI_SR_SMF


	)

396 
	#QSPI_FLAG_FT
 
QUADSPI_SR_FTF


	)

397 
	#QSPI_FLAG_TC
 
QUADSPI_SR_TCF


	)

398 
	#QSPI_FLAG_TE
 
QUADSPI_SR_TEF


	)

406 
	#QSPI_IT_TO
 
QUADSPI_CR_TOIE


	)

407 
	#QSPI_IT_SM
 
QUADSPI_CR_SMIE


	)

408 
	#QSPI_IT_FT
 
QUADSPI_CR_FTIE


	)

409 
	#QSPI_IT_TC
 
QUADSPI_CR_TCIE


	)

410 
	#QSPI_IT_TE
 
QUADSPI_CR_TEIE


	)

418 
	#HAL_QPSI_TIMEOUT_DEFAULT_VALUE
 ((
ušt32_t
)5000U)

	)

436 
	#__HAL_QSPI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_QSPI_STATE_RESET
)

	)

442 
	#__HAL_QSPI_ENABLE
(
__HANDLE__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR
, 
QUADSPI_CR_EN
)

	)

448 
	#__HAL_QSPI_DISABLE
(
__HANDLE__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR
, 
QUADSPI_CR_EN
)

	)

461 
	#__HAL_QSPI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR
, (__INTERRUPT__))

	)

475 
	#__HAL_QSPI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR
, (__INTERRUPT__))

	)

488 
	#__HAL_QSPI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(
	`READ_BIT
((__HANDLE__)->
In¡ªû
->
CR
, (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

503 
	#__HAL_QSPI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
	`READ_BIT
((__HANDLE__)->
In¡ªû
->
SR
, (__FLAG__)è!ð0U)

	)

515 
	#__HAL_QSPI_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
FCR
, (__FLAG__))

	)

529 
HAL_StusTy³Def
 
HAL_QSPI_In™
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

530 
HAL_StusTy³Def
 
HAL_QSPI_DeIn™
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

531 
HAL_QSPI_M¥In™
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

532 
HAL_QSPI_M¥DeIn™
(
QSPI_HªdËTy³Def
 *
hq¥i
);

542 
HAL_QSPI_IRQHªdËr
(
QSPI_HªdËTy³Def
 *
hq¥i
);

545 
HAL_StusTy³Def
 
HAL_QSPI_Commªd
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
ušt32_t
 
Timeout
);

546 
HAL_StusTy³Def
 
HAL_QSPI_T¿nsm™
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
, 
ušt32_t
 
Timeout
);

547 
HAL_StusTy³Def
 
HAL_QSPI_Reûive
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
, 
ušt32_t
 
Timeout
);

548 
HAL_StusTy³Def
 
HAL_QSPI_Commªd_IT
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
);

549 
HAL_StusTy³Def
 
HAL_QSPI_T¿nsm™_IT
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
);

550 
HAL_StusTy³Def
 
HAL_QSPI_Reûive_IT
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
);

551 
HAL_StusTy³Def
 
HAL_QSPI_T¿nsm™_DMA
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
);

552 
HAL_StusTy³Def
 
HAL_QSPI_Reûive_DMA
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
);

555 
HAL_StusTy³Def
 
HAL_QSPI_AutoPÞlšg
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
QSPI_AutoPÞlšgTy³Def
 *
cfg
, 
ušt32_t
 
Timeout
);

556 
HAL_StusTy³Def
 
HAL_QSPI_AutoPÞlšg_IT
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
QSPI_AutoPÞlšgTy³Def
 *
cfg
);

559 
HAL_StusTy³Def
 
HAL_QSPI_MemÜyM­³d
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
QSPI_MemÜyM­³dTy³Def
 *
cfg
);

568 
HAL_QSPI_E¼ÜC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

569 
HAL_QSPI_FifoTh»shÞdC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
);

572 
HAL_QSPI_CmdC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

573 
HAL_QSPI_RxC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

574 
HAL_QSPI_TxC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

575 
HAL_QSPI_RxH®fC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

576 
HAL_QSPI_TxH®fC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

579 
HAL_QSPI_StusM©chC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

582 
HAL_QSPI_TimeOutC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

591 
HAL_QSPI_S‹Ty³Def
 
HAL_QSPI_G‘S‹
(
QSPI_HªdËTy³Def
 *
hq¥i
);

592 
ušt32_t
 
HAL_QSPI_G‘E¼Ü
(
QSPI_HªdËTy³Def
 *
hq¥i
);

593 
HAL_StusTy³Def
 
HAL_QSPI_AbÜt
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

594 
HAL_QSPI_S‘Timeout
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt32_t
 
Timeout
);

621 
	#IS_QSPI_CLOCK_PRESCALER
(
PRESCALER
è((PRESCALERè<ð0xFFU)

	)

629 
	#IS_QSPI_FIFO_THRESHOLD
(
THR
è(((THRè> 0Uè&& ((THRè<ð32U))

	)

634 
	#IS_QSPI_SSHIFT
(
SSHIFT
è(((SSHIFTè=ð
QSPI_SAMPLE_SHIFTING_NONE
) || \

635 ((
SSHIFT
è=ð
QSPI_SAMPLE_SHIFTING_HALFCYCLE
))

	)

640 
	#IS_QSPI_FLASH_SIZE
(
FSIZE
è(((FSIZEè<ð31U))

	)

645 
	#IS_QSPI_CS_HIGH_TIME
(
CSHTIME
è(((CSHTIMEè=ð
QSPI_CS_HIGH_TIME_1_CYCLE
) || \

646 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_2_CYCLE
) || \

647 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_3_CYCLE
) || \

648 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_4_CYCLE
) || \

649 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_5_CYCLE
) || \

650 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_6_CYCLE
) || \

651 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_7_CYCLE
) || \

652 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_8_CYCLE
))

	)

654 
	#IS_QSPI_CLOCK_MODE
(
CLKMODE
è(((CLKMODEè=ð
QSPI_CLOCK_MODE_0
) || \

655 ((
CLKMODE
è=ð
QSPI_CLOCK_MODE_3
))

	)

657 
	#IS_QSPI_FLASH_ID
(
FLA
è(((FLAè=ð
QSPI_FLASH_ID_1
) || \

658 ((
FLA
è=ð
QSPI_FLASH_ID_2
))

	)

660 
	#IS_QSPI_DUAL_FLASH_MODE
(
MODE
è(((MODEè=ð
QSPI_DUALFLASH_ENABLE
) || \

661 ((
MODE
è=ð
QSPI_DUALFLASH_DISABLE
))

	)

667 
	#IS_QSPI_INSTRUCTION
(
INSTRUCTION
è((INSTRUCTIONè<ð0xFFU)

	)

672 
	#IS_QSPI_ADDRESS_SIZE
(
ADDR_SIZE
è(((ADDR_SIZEè=ð
QSPI_ADDRESS_8_BITS
) || \

673 ((
ADDR_SIZE
è=ð
QSPI_ADDRESS_16_BITS
) || \

674 ((
ADDR_SIZE
è=ð
QSPI_ADDRESS_24_BITS
) || \

675 ((
ADDR_SIZE
è=ð
QSPI_ADDRESS_32_BITS
))

	)

677 
	#IS_QSPI_ALTERNATE_BYTES_SIZE
(
SIZE
è(((SIZEè=ð
QSPI_ALTERNATE_BYTES_8_BITS
) || \

678 ((
SIZE
è=ð
QSPI_ALTERNATE_BYTES_16_BITS
) || \

679 ((
SIZE
è=ð
QSPI_ALTERNATE_BYTES_24_BITS
) || \

680 ((
SIZE
è=ð
QSPI_ALTERNATE_BYTES_32_BITS
))

	)

686 
	#IS_QSPI_DUMMY_CYCLES
(
DCY
è((DCYè<ð31U)

	)

691 
	#IS_QSPI_INSTRUCTION_MODE
(
MODE
è(((MODEè=ð
QSPI_INSTRUCTION_NONE
) || \

692 ((
MODE
è=ð
QSPI_INSTRUCTION_1_LINE
) || \

693 ((
MODE
è=ð
QSPI_INSTRUCTION_2_LINES
) || \

694 ((
MODE
è=ð
QSPI_INSTRUCTION_4_LINES
))

	)

696 
	#IS_QSPI_ADDRESS_MODE
(
MODE
è(((MODEè=ð
QSPI_ADDRESS_NONE
) || \

697 ((
MODE
è=ð
QSPI_ADDRESS_1_LINE
) || \

698 ((
MODE
è=ð
QSPI_ADDRESS_2_LINES
) || \

699 ((
MODE
è=ð
QSPI_ADDRESS_4_LINES
))

	)

701 
	#IS_QSPI_ALTERNATE_BYTES_MODE
(
MODE
è(((MODEè=ð
QSPI_ALTERNATE_BYTES_NONE
) || \

702 ((
MODE
è=ð
QSPI_ALTERNATE_BYTES_1_LINE
) || \

703 ((
MODE
è=ð
QSPI_ALTERNATE_BYTES_2_LINES
) || \

704 ((
MODE
è=ð
QSPI_ALTERNATE_BYTES_4_LINES
))

	)

706 
	#IS_QSPI_DATA_MODE
(
MODE
è(((MODEè=ð
QSPI_DATA_NONE
) || \

707 ((
MODE
è=ð
QSPI_DATA_1_LINE
) || \

708 ((
MODE
è=ð
QSPI_DATA_2_LINES
) || \

709 ((
MODE
è=ð
QSPI_DATA_4_LINES
))

	)

711 
	#IS_QSPI_DDR_MODE
(
DDR_MODE
è(((DDR_MODEè=ð
QSPI_DDR_MODE_DISABLE
) || \

712 ((
DDR_MODE
è=ð
QSPI_DDR_MODE_ENABLE
))

	)

714 
	#IS_QSPI_DDR_HHC
(
DDR_HHC
è(((DDR_HHCè=ð
QSPI_DDR_HHC_ANALOG_DELAY
) || \

715 ((
DDR_HHC
è=ð
QSPI_DDR_HHC_HALF_CLK_DELAY
))

	)

717 
	#IS_QSPI_SIOO_MODE
(
SIOO_MODE
è(((SIOO_MODEè=ð
QSPI_SIOO_INST_EVERY_CMD
) || \

718 ((
SIOO_MODE
è=ð
QSPI_SIOO_INST_ONLY_FIRST_CMD
))

	)

723 
	#IS_QSPI_INTERVAL
(
INTERVAL
è((INTERVALè<ð
QUADSPI_PIR_INTERVAL
)

	)

731 
	#IS_QSPI_STATUS_BYTES_SIZE
(
SIZE
è(((SIZEè>ð1Uè&& ((SIZEè<ð4U))

	)

735 
	#IS_QSPI_MATCH_MODE
(
MODE
è(((MODEè=ð
QSPI_MATCH_MODE_AND
) || \

736 ((
MODE
è=ð
QSPI_MATCH_MODE_OR
))

	)

738 
	#IS_QSPI_AUTOMATIC_STOP
(
APMS
è(((APMSè=ð
QSPI_AUTOMATIC_STOP_DISABLE
) || \

739 ((
APMS
è=ð
QSPI_AUTOMATIC_STOP_ENABLE
))

	)

741 
	#IS_QSPI_TIMEOUT_ACTIVATION
(
TCEN
è(((TCENè=ð
QSPI_TIMEOUT_COUNTER_DISABLE
) || \

742 ((
TCEN
è=ð
QSPI_TIMEOUT_COUNTER_ENABLE
))

	)

747 
	#IS_QSPI_TIMEOUT_PERIOD
(
PERIOD
è((PERIODè<ð0xFFFFU)

	)

752 
	#IS_QSPI_GET_FLAG
(
FLAG
è(((FLAGè=ð
QSPI_FLAG_BUSY
) || \

753 ((
FLAG
è=ð
QSPI_FLAG_TO
) || \

754 ((
FLAG
è=ð
QSPI_FLAG_SM
) || \

755 ((
FLAG
è=ð
QSPI_FLAG_FT
) || \

756 ((
FLAG
è=ð
QSPI_FLAG_TC
) || \

757 ((
FLAG
è=ð
QSPI_FLAG_TE
))

	)

759 
	#IS_QSPI_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFE0FFFFUè=ð0x00000000Uè&& ((ITè!ð0x00000000U))

	)

782 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h

39 #iâdeà
__STM32F4xx_HAL_RCC_H


40 
	#__STM32F4xx_HAL_RCC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

51 
	~"¡m32f4xx_h®_rcc_ex.h
"

71 
ušt32_t
 
OscžÏtÜTy³
;

74 
ušt32_t
 
HSES‹
;

77 
ušt32_t
 
LSES‹
;

80 
ušt32_t
 
HSIS‹
;

83 
ušt32_t
 
HSIC®ib¿tiÚV®ue
;

86 
ušt32_t
 
LSIS‹
;

89 
RCC_PLLIn™Ty³Def
 
PLL
;

90 }
	tRCC_OscIn™Ty³Def
;

97 
ušt32_t
 
ClockTy³
;

100 
ušt32_t
 
SYSCLKSourû
;

103 
ušt32_t
 
AHBCLKDivid”
;

106 
ušt32_t
 
APB1CLKDivid”
;

109 
ušt32_t
 
APB2CLKDivid”
;

112 }
	tRCC_ClkIn™Ty³Def
;

126 
	#RCC_OSCILLATORTYPE_NONE
 0x00000000U

	)

127 
	#RCC_OSCILLATORTYPE_HSE
 0x00000001U

	)

128 
	#RCC_OSCILLATORTYPE_HSI
 0x00000002U

	)

129 
	#RCC_OSCILLATORTYPE_LSE
 0x00000004U

	)

130 
	#RCC_OSCILLATORTYPE_LSI
 0x00000008U

	)

138 
	#RCC_HSE_OFF
 0x00000000U

	)

139 
	#RCC_HSE_ON
 
RCC_CR_HSEON


	)

140 
	#RCC_HSE_BYPASS
 ((
ušt32_t
)(
RCC_CR_HSEBYP
 | 
RCC_CR_HSEON
))

	)

148 
	#RCC_LSE_OFF
 0x00000000U

	)

149 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

150 
	#RCC_LSE_BYPASS
 ((
ušt32_t
)(
RCC_BDCR_LSEBYP
 | 
RCC_BDCR_LSEON
))

	)

158 
	#RCC_HSI_OFF
 ((
ušt8_t
)0x00)

	)

159 
	#RCC_HSI_ON
 ((
ušt8_t
)0x01)

	)

161 
	#RCC_HSICALIBRATION_DEFAULT
 0x10U

	)

169 
	#RCC_LSI_OFF
 ((
ušt8_t
)0x00)

	)

170 
	#RCC_LSI_ON
 ((
ušt8_t
)0x01)

	)

178 
	#RCC_PLL_NONE
 ((
ušt8_t
)0x00)

	)

179 
	#RCC_PLL_OFF
 ((
ušt8_t
)0x01)

	)

180 
	#RCC_PLL_ON
 ((
ušt8_t
)0x02)

	)

188 
	#RCC_PLLP_DIV2
 0x00000002U

	)

189 
	#RCC_PLLP_DIV4
 0x00000004U

	)

190 
	#RCC_PLLP_DIV6
 0x00000006U

	)

191 
	#RCC_PLLP_DIV8
 0x00000008U

	)

199 
	#RCC_PLLSOURCE_HSI
 
RCC_PLLCFGR_PLLSRC_HSI


	)

200 
	#RCC_PLLSOURCE_HSE
 
RCC_PLLCFGR_PLLSRC_HSE


	)

208 
	#RCC_CLOCKTYPE_SYSCLK
 0x00000001U

	)

209 
	#RCC_CLOCKTYPE_HCLK
 0x00000002U

	)

210 
	#RCC_CLOCKTYPE_PCLK1
 0x00000004U

	)

211 
	#RCC_CLOCKTYPE_PCLK2
 0x00000008U

	)

221 
	#RCC_SYSCLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

222 
	#RCC_SYSCLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

223 
	#RCC_SYSCLKSOURCE_PLLCLK
 
RCC_CFGR_SW_PLL


	)

224 
	#RCC_SYSCLKSOURCE_PLLRCLK
 ((
ušt32_t
)(
RCC_CFGR_SW_0
 | 
RCC_CFGR_SW_1
))

	)

234 
	#RCC_SYSCLKSOURCE_STATUS_HSI
 
RCC_CFGR_SWS_HSI


	)

235 
	#RCC_SYSCLKSOURCE_STATUS_HSE
 
RCC_CFGR_SWS_HSE


	)

236 
	#RCC_SYSCLKSOURCE_STATUS_PLLCLK
 
RCC_CFGR_SWS_PLL


	)

237 
	#RCC_SYSCLKSOURCE_STATUS_PLLRCLK
 ((
ušt32_t
)(
RCC_CFGR_SWS_0
 | 
RCC_CFGR_SWS_1
)è

	)

245 
	#RCC_SYSCLK_DIV1
 
RCC_CFGR_HPRE_DIV1


	)

246 
	#RCC_SYSCLK_DIV2
 
RCC_CFGR_HPRE_DIV2


	)

247 
	#RCC_SYSCLK_DIV4
 
RCC_CFGR_HPRE_DIV4


	)

248 
	#RCC_SYSCLK_DIV8
 
RCC_CFGR_HPRE_DIV8


	)

249 
	#RCC_SYSCLK_DIV16
 
RCC_CFGR_HPRE_DIV16


	)

250 
	#RCC_SYSCLK_DIV64
 
RCC_CFGR_HPRE_DIV64


	)

251 
	#RCC_SYSCLK_DIV128
 
RCC_CFGR_HPRE_DIV128


	)

252 
	#RCC_SYSCLK_DIV256
 
RCC_CFGR_HPRE_DIV256


	)

253 
	#RCC_SYSCLK_DIV512
 
RCC_CFGR_HPRE_DIV512


	)

261 
	#RCC_HCLK_DIV1
 
RCC_CFGR_PPRE1_DIV1


	)

262 
	#RCC_HCLK_DIV2
 
RCC_CFGR_PPRE1_DIV2


	)

263 
	#RCC_HCLK_DIV4
 
RCC_CFGR_PPRE1_DIV4


	)

264 
	#RCC_HCLK_DIV8
 
RCC_CFGR_PPRE1_DIV8


	)

265 
	#RCC_HCLK_DIV16
 
RCC_CFGR_PPRE1_DIV16


	)

273 
	#RCC_RTCCLKSOURCE_LSE
 0x00000100U

	)

274 
	#RCC_RTCCLKSOURCE_LSI
 0x00000200U

	)

275 
	#RCC_RTCCLKSOURCE_HSE_DIV2
 0x00020300U

	)

276 
	#RCC_RTCCLKSOURCE_HSE_DIV3
 0x00030300U

	)

277 
	#RCC_RTCCLKSOURCE_HSE_DIV4
 0x00040300U

	)

278 
	#RCC_RTCCLKSOURCE_HSE_DIV5
 0x00050300U

	)

279 
	#RCC_RTCCLKSOURCE_HSE_DIV6
 0x00060300U

	)

280 
	#RCC_RTCCLKSOURCE_HSE_DIV7
 0x00070300U

	)

281 
	#RCC_RTCCLKSOURCE_HSE_DIV8
 0x00080300U

	)

282 
	#RCC_RTCCLKSOURCE_HSE_DIV9
 0x00090300U

	)

283 
	#RCC_RTCCLKSOURCE_HSE_DIV10
 0x000A0300U

	)

284 
	#RCC_RTCCLKSOURCE_HSE_DIV11
 0x000B0300U

	)

285 
	#RCC_RTCCLKSOURCE_HSE_DIV12
 0x000C0300U

	)

286 
	#RCC_RTCCLKSOURCE_HSE_DIV13
 0x000D0300U

	)

287 
	#RCC_RTCCLKSOURCE_HSE_DIV14
 0x000E0300U

	)

288 
	#RCC_RTCCLKSOURCE_HSE_DIV15
 0x000F0300U

	)

289 
	#RCC_RTCCLKSOURCE_HSE_DIV16
 0x00100300U

	)

290 
	#RCC_RTCCLKSOURCE_HSE_DIV17
 0x00110300U

	)

291 
	#RCC_RTCCLKSOURCE_HSE_DIV18
 0x00120300U

	)

292 
	#RCC_RTCCLKSOURCE_HSE_DIV19
 0x00130300U

	)

293 
	#RCC_RTCCLKSOURCE_HSE_DIV20
 0x00140300U

	)

294 
	#RCC_RTCCLKSOURCE_HSE_DIV21
 0x00150300U

	)

295 
	#RCC_RTCCLKSOURCE_HSE_DIV22
 0x00160300U

	)

296 
	#RCC_RTCCLKSOURCE_HSE_DIV23
 0x00170300U

	)

297 
	#RCC_RTCCLKSOURCE_HSE_DIV24
 0x00180300U

	)

298 
	#RCC_RTCCLKSOURCE_HSE_DIV25
 0x00190300U

	)

299 
	#RCC_RTCCLKSOURCE_HSE_DIV26
 0x001A0300U

	)

300 
	#RCC_RTCCLKSOURCE_HSE_DIV27
 0x001B0300U

	)

301 
	#RCC_RTCCLKSOURCE_HSE_DIV28
 0x001C0300U

	)

302 
	#RCC_RTCCLKSOURCE_HSE_DIV29
 0x001D0300U

	)

303 
	#RCC_RTCCLKSOURCE_HSE_DIV30
 0x001E0300U

	)

304 
	#RCC_RTCCLKSOURCE_HSE_DIV31
 0x001F0300U

	)

312 
	#RCC_MCO1
 0x00000000U

	)

313 
	#RCC_MCO2
 0x00000001U

	)

321 
	#RCC_MCO1SOURCE_HSI
 0x00000000U

	)

322 
	#RCC_MCO1SOURCE_LSE
 
RCC_CFGR_MCO1_0


	)

323 
	#RCC_MCO1SOURCE_HSE
 
RCC_CFGR_MCO1_1


	)

324 
	#RCC_MCO1SOURCE_PLLCLK
 
RCC_CFGR_MCO1


	)

332 
	#RCC_MCODIV_1
 0x00000000U

	)

333 
	#RCC_MCODIV_2
 
RCC_CFGR_MCO1PRE_2


	)

334 
	#RCC_MCODIV_3
 ((
ušt32_t
)
RCC_CFGR_MCO1PRE_0
 | 
RCC_CFGR_MCO1PRE_2
)

	)

335 
	#RCC_MCODIV_4
 ((
ušt32_t
)
RCC_CFGR_MCO1PRE_1
 | 
RCC_CFGR_MCO1PRE_2
)

	)

336 
	#RCC_MCODIV_5
 
RCC_CFGR_MCO1PRE


	)

344 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

345 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

346 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

347 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

348 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

349 
	#RCC_IT_PLLI2SRDY
 ((
ušt8_t
)0x20)

	)

350 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

365 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

366 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

367 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

368 
	#RCC_FLAG_PLLI2SRDY
 ((
ušt8_t
)0x3B)

	)

371 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

374 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

375 
	#RCC_FLAG_BORRST
 ((
ušt8_t
)0x79)

	)

376 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

377 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

378 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

379 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

380 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

381 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

402 
	#__HAL_RCC_GPIOA_CLK_ENABLE
() do { \

403 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

404 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOAEN
);\

406 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOAEN
);\

407 
	`UNUSED
(
tm´eg
); \

408 } 0U)

	)

409 
	#__HAL_RCC_GPIOB_CLK_ENABLE
() do { \

410 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

411 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOBEN
);\

413 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOBEN
);\

414 
	`UNUSED
(
tm´eg
); \

415 } 0U)

	)

416 
	#__HAL_RCC_GPIOC_CLK_ENABLE
() do { \

417 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

418 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);\

420 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);\

421 
	`UNUSED
(
tm´eg
); \

422 } 0U)

	)

423 
	#__HAL_RCC_GPIOH_CLK_ENABLE
() do { \

424 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

425 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOHEN
);\

427 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOHEN
);\

428 
	`UNUSED
(
tm´eg
); \

429 } 0U)

	)

430 
	#__HAL_RCC_DMA1_CLK_ENABLE
() do { \

431 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

432 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA1EN
);\

434 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA1EN
);\

435 
	`UNUSED
(
tm´eg
); \

436 } 0U)

	)

437 
	#__HAL_RCC_DMA2_CLK_ENABLE
() do { \

438 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

439 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2EN
);\

441 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2EN
);\

442 
	`UNUSED
(
tm´eg
); \

443 } 0U)

	)

445 
	#__HAL_RCC_GPIOA_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOAEN
))

	)

446 
	#__HAL_RCC_GPIOB_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOBEN
))

	)

447 
	#__HAL_RCC_GPIOC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOCEN
))

	)

448 
	#__HAL_RCC_GPIOH_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOHEN
))

	)

449 
	#__HAL_RCC_DMA1_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA1EN
))

	)

450 
	#__HAL_RCC_DMA2_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA2EN
))

	)

462 
	#__HAL_RCC_GPIOA_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOAEN
)è!ð
RESET
)

	)

463 
	#__HAL_RCC_GPIOB_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOBEN
)è!ð
RESET
)

	)

464 
	#__HAL_RCC_GPIOC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOCEN
)è!ð
RESET
)

	)

465 
	#__HAL_RCC_GPIOH_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOHEN
)è!ð
RESET
)

	)

466 
	#__HAL_RCC_DMA1_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA1EN
)è!ð
RESET
)

	)

467 
	#__HAL_RCC_DMA2_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA2EN
)è!ð
RESET
)

	)

469 
	#__HAL_RCC_GPIOA_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOAEN
)è=ð
RESET
)

	)

470 
	#__HAL_RCC_GPIOB_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOBEN
)è=ð
RESET
)

	)

471 
	#__HAL_RCC_GPIOC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOCEN
)è=ð
RESET
)

	)

472 
	#__HAL_RCC_GPIOH_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOHEN
)è=ð
RESET
)

	)

473 
	#__HAL_RCC_DMA1_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA1EN
)è=ð
RESET
)

	)

474 
	#__HAL_RCC_DMA2_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA2EN
)è=ð
RESET
)

	)

486 
	#__HAL_RCC_TIM5_CLK_ENABLE
() do { \

487 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

488 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

490 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

491 
	`UNUSED
(
tm´eg
); \

492 } 0U)

	)

493 
	#__HAL_RCC_WWDG_CLK_ENABLE
() do { \

494 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

495 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

497 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

498 
	`UNUSED
(
tm´eg
); \

499 } 0U)

	)

500 
	#__HAL_RCC_SPI2_CLK_ENABLE
() do { \

501 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

502 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

504 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

505 
	`UNUSED
(
tm´eg
); \

506 } 0U)

	)

507 
	#__HAL_RCC_USART2_CLK_ENABLE
() do { \

508 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

509 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

511 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

512 
	`UNUSED
(
tm´eg
); \

513 } 0U)

	)

514 
	#__HAL_RCC_I2C1_CLK_ENABLE
() do { \

515 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

516 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

518 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

519 
	`UNUSED
(
tm´eg
); \

520 } 0U)

	)

521 
	#__HAL_RCC_I2C2_CLK_ENABLE
() do { \

522 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

523 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

525 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

526 
	`UNUSED
(
tm´eg
); \

527 } 0U)

	)

528 
	#__HAL_RCC_PWR_CLK_ENABLE
() do { \

529 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

530 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

532 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

533 
	`UNUSED
(
tm´eg
); \

534 } 0U)

	)

536 
	#__HAL_RCC_TIM5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM5EN
))

	)

537 
	#__HAL_RCC_WWDG_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_WWDGEN
))

	)

538 
	#__HAL_RCC_SPI2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI2EN
))

	)

539 
	#__HAL_RCC_USART2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART2EN
))

	)

540 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C1EN
))

	)

541 
	#__HAL_RCC_I2C2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C2EN
))

	)

542 
	#__HAL_RCC_PWR_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_PWREN
))

	)

554 
	#__HAL_RCC_TIM5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è!ð
RESET
)

	)

555 
	#__HAL_RCC_WWDG_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è!ð
RESET
)

	)

556 
	#__HAL_RCC_SPI2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è!ð
RESET
)

	)

557 
	#__HAL_RCC_USART2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è!ð
RESET
)

	)

558 
	#__HAL_RCC_I2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è!ð
RESET
)

	)

559 
	#__HAL_RCC_I2C2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è!ð
RESET
)

	)

560 
	#__HAL_RCC_PWR_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è!ð
RESET
)

	)

562 
	#__HAL_RCC_TIM5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è=ð
RESET
)

	)

563 
	#__HAL_RCC_WWDG_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è=ð
RESET
)

	)

564 
	#__HAL_RCC_SPI2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è=ð
RESET
)

	)

565 
	#__HAL_RCC_USART2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è=ð
RESET
)

	)

566 
	#__HAL_RCC_I2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è=ð
RESET
)

	)

567 
	#__HAL_RCC_I2C2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è=ð
RESET
)

	)

568 
	#__HAL_RCC_PWR_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è=ð
RESET
)

	)

580 
	#__HAL_RCC_TIM1_CLK_ENABLE
() do { \

581 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

582 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

584 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

585 
	`UNUSED
(
tm´eg
); \

586 } 0U)

	)

587 
	#__HAL_RCC_USART1_CLK_ENABLE
() do { \

588 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

589 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

591 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

592 
	`UNUSED
(
tm´eg
); \

593 } 0U)

	)

594 
	#__HAL_RCC_USART6_CLK_ENABLE
() do { \

595 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

596 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

598 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

599 
	`UNUSED
(
tm´eg
); \

600 } 0U)

	)

601 
	#__HAL_RCC_ADC1_CLK_ENABLE
() do { \

602 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

603 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

605 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

606 
	`UNUSED
(
tm´eg
); \

607 } 0U)

	)

608 
	#__HAL_RCC_SPI1_CLK_ENABLE
() do { \

609 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

610 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

612 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

613 
	`UNUSED
(
tm´eg
); \

614 } 0U)

	)

615 
	#__HAL_RCC_SYSCFG_CLK_ENABLE
() do { \

616 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

617 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

619 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

620 
	`UNUSED
(
tm´eg
); \

621 } 0U)

	)

622 
	#__HAL_RCC_TIM9_CLK_ENABLE
() do { \

623 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

624 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

626 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

627 
	`UNUSED
(
tm´eg
); \

628 } 0U)

	)

629 
	#__HAL_RCC_TIM11_CLK_ENABLE
() do { \

630 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

631 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

633 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

634 
	`UNUSED
(
tm´eg
); \

635 } 0U)

	)

637 
	#__HAL_RCC_TIM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM1EN
))

	)

638 
	#__HAL_RCC_USART1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART1EN
))

	)

639 
	#__HAL_RCC_USART6_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART6EN
))

	)

640 
	#__HAL_RCC_ADC1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC1EN
))

	)

641 
	#__HAL_RCC_SPI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI1EN
))

	)

642 
	#__HAL_RCC_SYSCFG_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SYSCFGEN
))

	)

643 
	#__HAL_RCC_TIM9_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM9EN
))

	)

644 
	#__HAL_RCC_TIM11_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM11EN
))

	)

656 
	#__HAL_RCC_TIM1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è!ð
RESET
)

	)

657 
	#__HAL_RCC_USART1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è!ð
RESET
)

	)

658 
	#__HAL_RCC_USART6_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART6EN
)è!ð
RESET
)

	)

659 
	#__HAL_RCC_ADC1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è!ð
RESET
)

	)

660 
	#__HAL_RCC_SPI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è!ð
RESET
)

	)

661 
	#__HAL_RCC_SYSCFG_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SYSCFGEN
)è!ð
RESET
)

	)

662 
	#__HAL_RCC_TIM9_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è!ð
RESET
)

	)

663 
	#__HAL_RCC_TIM11_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è!ð
RESET
)

	)

665 
	#__HAL_RCC_TIM1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è=ð
RESET
)

	)

666 
	#__HAL_RCC_USART1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è=ð
RESET
)

	)

667 
	#__HAL_RCC_USART6_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART6EN
)è=ð
RESET
)

	)

668 
	#__HAL_RCC_ADC1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è=ð
RESET
)

	)

669 
	#__HAL_RCC_SPI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è=ð
RESET
)

	)

670 
	#__HAL_RCC_SYSCFG_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SYSCFGEN
)è=ð
RESET
)

	)

671 
	#__HAL_RCC_TIM9_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è=ð
RESET
)

	)

672 
	#__HAL_RCC_TIM11_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è=ð
RESET
)

	)

681 
	#__HAL_RCC_AHB1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 = 0xFFFFFFFFU)

	)

682 
	#__HAL_RCC_GPIOA_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOARST
))

	)

683 
	#__HAL_RCC_GPIOB_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOBRST
))

	)

684 
	#__HAL_RCC_GPIOC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOCRST
))

	)

685 
	#__HAL_RCC_GPIOH_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOHRST
))

	)

686 
	#__HAL_RCC_DMA1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA1RST
))

	)

687 
	#__HAL_RCC_DMA2_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA2RST
))

	)

689 
	#__HAL_RCC_AHB1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 = 0x00U)

	)

690 
	#__HAL_RCC_GPIOA_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOARST
))

	)

691 
	#__HAL_RCC_GPIOB_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOBRST
))

	)

692 
	#__HAL_RCC_GPIOC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOCRST
))

	)

693 
	#__HAL_RCC_GPIOH_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOHRST
))

	)

694 
	#__HAL_RCC_DMA1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA1RST
))

	)

695 
	#__HAL_RCC_DMA2_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA2RST
))

	)

704 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFFU)

	)

705 
	#__HAL_RCC_TIM5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM5RST
))

	)

706 
	#__HAL_RCC_WWDG_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_WWDGRST
))

	)

707 
	#__HAL_RCC_SPI2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI2RST
))

	)

708 
	#__HAL_RCC_USART2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART2RST
))

	)

709 
	#__HAL_RCC_I2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C1RST
))

	)

710 
	#__HAL_RCC_I2C2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C2RST
))

	)

711 
	#__HAL_RCC_PWR_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_PWRRST
))

	)

713 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00U)

	)

714 
	#__HAL_RCC_TIM5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM5RST
))

	)

715 
	#__HAL_RCC_WWDG_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_WWDGRST
))

	)

716 
	#__HAL_RCC_SPI2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI2RST
))

	)

717 
	#__HAL_RCC_USART2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART2RST
))

	)

718 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C1RST
))

	)

719 
	#__HAL_RCC_I2C2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C2RST
))

	)

720 
	#__HAL_RCC_PWR_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_PWRRST
))

	)

729 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

730 
	#__HAL_RCC_TIM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM1RST
))

	)

731 
	#__HAL_RCC_USART1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART1RST
))

	)

732 
	#__HAL_RCC_USART6_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART6RST
))

	)

733 
	#__HAL_RCC_ADC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADCRST
))

	)

734 
	#__HAL_RCC_SPI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI1RST
))

	)

735 
	#__HAL_RCC_SYSCFG_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SYSCFGRST
))

	)

736 
	#__HAL_RCC_TIM9_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM9RST
))

	)

737 
	#__HAL_RCC_TIM11_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM11RST
))

	)

739 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00U)

	)

740 
	#__HAL_RCC_TIM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM1RST
))

	)

741 
	#__HAL_RCC_USART1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART1RST
))

	)

742 
	#__HAL_RCC_USART6_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART6RST
))

	)

743 
	#__HAL_RCC_ADC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADCRST
))

	)

744 
	#__HAL_RCC_SPI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI1RST
))

	)

745 
	#__HAL_RCC_SYSCFG_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SYSCFGRST
))

	)

746 
	#__HAL_RCC_TIM9_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM9RST
))

	)

747 
	#__HAL_RCC_TIM11_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM11RST
))

	)

760 
	#__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOALPEN
))

	)

761 
	#__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOBLPEN
))

	)

762 
	#__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOCLPEN
))

	)

763 
	#__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOHLPEN
))

	)

764 
	#__HAL_RCC_DMA1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA1LPEN
))

	)

765 
	#__HAL_RCC_DMA2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA2LPEN
))

	)

767 
	#__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOALPEN
))

	)

768 
	#__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOBLPEN
))

	)

769 
	#__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOCLPEN
))

	)

770 
	#__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOHLPEN
))

	)

771 
	#__HAL_RCC_DMA1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA1LPEN
))

	)

772 
	#__HAL_RCC_DMA2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA2LPEN
))

	)

785 
	#__HAL_RCC_TIM5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM5LPEN
))

	)

786 
	#__HAL_RCC_WWDG_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_WWDGLPEN
))

	)

787 
	#__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI2LPEN
))

	)

788 
	#__HAL_RCC_USART2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART2LPEN
))

	)

789 
	#__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C1LPEN
))

	)

790 
	#__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C2LPEN
))

	)

791 
	#__HAL_RCC_PWR_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_PWRLPEN
))

	)

793 
	#__HAL_RCC_TIM5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM5LPEN
))

	)

794 
	#__HAL_RCC_WWDG_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_WWDGLPEN
))

	)

795 
	#__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI2LPEN
))

	)

796 
	#__HAL_RCC_USART2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART2LPEN
))

	)

797 
	#__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C1LPEN
))

	)

798 
	#__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C2LPEN
))

	)

799 
	#__HAL_RCC_PWR_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_PWRLPEN
))

	)

812 
	#__HAL_RCC_TIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM1LPEN
))

	)

813 
	#__HAL_RCC_USART1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_USART1LPEN
))

	)

814 
	#__HAL_RCC_USART6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_USART6LPEN
))

	)

815 
	#__HAL_RCC_ADC1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC1LPEN
))

	)

816 
	#__HAL_RCC_SPI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI1LPEN
))

	)

817 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SYSCFGLPEN
))

	)

818 
	#__HAL_RCC_TIM9_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM9LPEN
))

	)

819 
	#__HAL_RCC_TIM11_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM11LPEN
))

	)

821 
	#__HAL_RCC_TIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM1LPEN
))

	)

822 
	#__HAL_RCC_USART1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_USART1LPEN
))

	)

823 
	#__HAL_RCC_USART6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_USART6LPEN
))

	)

824 
	#__HAL_RCC_ADC1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC1LPEN
))

	)

825 
	#__HAL_RCC_SPI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI1LPEN
))

	)

826 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SYSCFGLPEN
))

	)

827 
	#__HAL_RCC_TIM9_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM9LPEN
))

	)

828 
	#__HAL_RCC_TIM11_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM11LPEN
))

	)

852 
	#__HAL_RCC_HSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
ENABLE
)

	)

853 
	#__HAL_RCC_HSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
DISABLE
)

	)

862 
	#__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
__HSIC®ib¿tiÚV®ue__
è(
	`MODIFY_REG
(
RCC
->
CR
,\

863 
RCC_CR_HSITRIM
, (
ušt32_t
)(
__HSIC®ib¿tiÚV®ue__
è<< 
	`POSITION_VAL
(RCC_CR_HSITRIM)))

	)

880 
	#__HAL_RCC_LSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
ENABLE
)

	)

881 
	#__HAL_RCC_LSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
DISABLE
)

	)

911 
	#__HAL_RCC_HSE_CONFIG
(
__STATE__
) \

913 ià((
__STATE__
è=ð
RCC_HSE_ON
) \

915 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

917 ià((
__STATE__
è=ð
RCC_HSE_BYPASS
) \

919 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

920 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

924 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

925 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

927 } 0U)

	)

954 
	#__HAL_RCC_LSE_CONFIG
(
__STATE__
) \

956 if((
__STATE__
è=ð
RCC_LSE_ON
) \

958 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

960 if((
__STATE__
è=ð
RCC_LSE_BYPASS
) \

962 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

963 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

967 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

968 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

970 } 0U)

	)

982 
	#__HAL_RCC_RTC_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
ENABLE
)

	)

983 
	#__HAL_RCC_RTC_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
DISABLE
)

	)

1006 
	#__HAL_RCC_RTC_CLKPRESCALER
(
__RTCCLKSourû__
è(((__RTCCLKSourû__è& 
RCC_BDCR_RTCSEL
) == RCC_BDCR_RTCSEL) ? \

1007 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_RTCPRE
, ((
__RTCCLKSourû__
è& 0xFFFFCFFU)è: 
	`CLEAR_BIT
(RCC->CFGR, RCC_CFGR_RTCPRE)

	)

1009 
	#__HAL_RCC_RTC_CONFIG
(
__RTCCLKSourû__
èdØ{ 
	`__HAL_RCC_RTC_CLKPRESCALER
(__RTCCLKSource__); \

1010 
RCC
->
BDCR
 |ð((
__RTCCLKSourû__
) & 0x00000FFFU); \

1011 } 0U)

	)

1018 
	#__HAL_RCC_BACKUPRESET_FORCE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
ENABLE
)

	)

1019 
	#__HAL_RCC_BACKUPRESET_RELEASE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
DISABLE
)

	)

1035 
	#__HAL_RCC_PLL_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
ENABLE
)

	)

1036 
	#__HAL_RCC_PLL_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
DISABLE
)

	)

1046 
	#__HAL_RCC_PLL_PLLSOURCE_CONFIG
(
__PLLSOURCE__
è
	`MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLSRC
, (__PLLSOURCE__))

	)

1057 
	#__HAL_RCC_PLL_PLLM_CONFIG
(
__PLLM__
è
	`MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLM
, (__PLLM__))

	)

1075 
	#__HAL_RCC_SYSCLK_CONFIG
(
__RCC_SYSCLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, (__RCC_SYSCLKSOURCE__))

	)

1086 
	#__HAL_RCC_GET_SYSCLK_SOURCE
(è((
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
))

	)

1094 
	#__HAL_RCC_GET_PLL_OSCSOURCE
(è((
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
))

	)

1118 
	#__HAL_RCC_MCO1_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
) \

1119 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO1
 | 
RCC_CFGR_MCO1PRE
), ((
__MCOCLKSOURCE__
è| (
__MCODIV__
)))

	)

1139 
	#__HAL_RCC_MCO2_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
) \

1140 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO2
 | 
RCC_CFGR_MCO2PRE
), ((
__MCOCLKSOURCE__
è| ((
__MCODIV__
è<< 3U)));

	)

1161 
	#__HAL_RCC_ENABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 |ð(__INTERRUPT__))

	)

1174 
	#__HAL_RCC_DISABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 &ð(ušt8_t)(~(__INTERRUPT__)))

	)

1188 
	#__HAL_RCC_CLEAR_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE2_ADDRESS
 = (__INTERRUPT__))

	)

1202 
	#__HAL_RCC_GET_IT
(
__INTERRUPT__
è((
RCC
->
CIR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

1207 
	#__HAL_RCC_CLEAR_RESET_FLAGS
(è(
RCC
->
CSR
 |ð
RCC_CSR_RMVF
)

	)

1227 
	#RCC_FLAG_MASK
 ((
ušt8_t
)0x1FU)

	)

1228 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
è(((((((__FLAG__è>> 5Uè=ð1U)? 
RCC
->
CR
 :((((__FLAG__è>> 5Uè=ð2Uè? RCC->
BDCR
 :((((__FLAG__è>> 5Uè=ð3U)? RCC->
CSR
 :RCC->
CIR
))è& (1U << ((__FLAG__è& 
RCC_FLAG_MASK
)))!ð0U)? 1U : 0U)

	)

1247 
HAL_RCC_DeIn™
();

1248 
HAL_StusTy³Def
 
HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1249 
HAL_StusTy³Def
 
HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
);

1258 
HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
);

1259 
HAL_RCC_EÇbËCSS
();

1260 
HAL_RCC_Di§bËCSS
();

1261 
ušt32_t
 
HAL_RCC_G‘SysClockF»q
();

1262 
ušt32_t
 
HAL_RCC_G‘HCLKF»q
();

1263 
ušt32_t
 
HAL_RCC_G‘PCLK1F»q
();

1264 
ušt32_t
 
HAL_RCC_G‘PCLK2F»q
();

1265 
HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1266 
HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
);

1269 
HAL_RCC_NMI_IRQHªdËr
();

1272 
HAL_RCC_CSSC®lback
();

1293 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

1296 
	#RCC_CR_OFFSET
 (
RCC_OFFSET
 + 0x00U)

	)

1297 
	#RCC_HSION_BIT_NUMBER
 0x00U

	)

1298 
	#RCC_CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_HSION_BIT_NUMBER
 * 4U))

	)

1300 
	#RCC_CSSON_BIT_NUMBER
 0x13U

	)

1301 
	#RCC_CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_CSSON_BIT_NUMBER
 * 4U))

	)

1303 
	#RCC_PLLON_BIT_NUMBER
 0x18U

	)

1304 
	#RCC_CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_PLLON_BIT_NUMBER
 * 4U))

	)

1308 
	#RCC_BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70U)

	)

1309 
	#RCC_RTCEN_BIT_NUMBER
 0x0FU

	)

1310 
	#RCC_BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET
 * 32Uè+ (
RCC_RTCEN_BIT_NUMBER
 * 4U))

	)

1312 
	#RCC_BDRST_BIT_NUMBER
 0x10U

	)

1313 
	#RCC_BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET
 * 32Uè+ (
RCC_BDRST_BIT_NUMBER
 * 4U))

	)

1317 
	#RCC_CSR_OFFSET
 (
RCC_OFFSET
 + 0x74U)

	)

1318 
	#RCC_LSION_BIT_NUMBER
 0x00U

	)

1319 
	#RCC_CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CSR_OFFSET
 * 32Uè+ (
RCC_LSION_BIT_NUMBER
 * 4U))

	)

1322 
	#RCC_CR_BYTE2_ADDRESS
 0x40023802U

	)

1325 
	#RCC_CIR_BYTE1_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0CU + 0x01U))

	)

1328 
	#RCC_CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0CU + 0x02U))

	)

1331 
	#RCC_BDCR_BYTE0_ADDRESS
 (
PERIPH_BASE
 + 
RCC_BDCR_OFFSET
)

	)

1333 
	#RCC_DBP_TIMEOUT_VALUE
 2U

	)

1334 
	#RCC_LSE_TIMEOUT_VALUE
 
LSE_STARTUP_TIMEOUT


	)

1336 
	#HSE_TIMEOUT_VALUE
 
HSE_STARTUP_TIMEOUT


	)

1337 
	#HSI_TIMEOUT_VALUE
 2U

	)

1338 
	#LSI_TIMEOUT_VALUE
 2U

	)

1356 
	#IS_RCC_OSCILLATORTYPE
(
OSCILLATOR
è((OSCILLATORè<ð15U)

	)

1358 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
) || \

1359 ((
HSE
è=ð
RCC_HSE_BYPASS
))

	)

1361 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
) || \

1362 ((
LSE
è=ð
RCC_LSE_BYPASS
))

	)

1364 
	#IS_RCC_HSI
(
HSI
è(((HSIè=ð
RCC_HSI_OFF
è|| ((HSIè=ð
RCC_HSI_ON
))

	)

1366 
	#IS_RCC_LSI
(
LSI
è(((LSIè=ð
RCC_LSI_OFF
è|| ((LSIè=ð
RCC_LSI_ON
))

	)

1368 
	#IS_RCC_PLL
(
PLL
è(((PLLè=ð
RCC_PLL_NONE
è||((PLLè=ð
RCC_PLL_OFF
è|| ((PLLè=ð
RCC_PLL_ON
))

	)

1370 
	#IS_RCC_PLLSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSOURCE_HSI
) || \

1371 ((
SOURCE
è=ð
RCC_PLLSOURCE_HSE
))

	)

1373 
	#IS_RCC_SYSCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSOURCE_HSI
) || \

1374 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_HSE
) || \

1375 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLCLK
) || \

1376 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLRCLK
))

	)

1378 
	#IS_RCC_RTCCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_RTCCLKSOURCE_LSE
) || \

1379 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSI
) || \

1380 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV2
) || \

1381 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV3
) || \

1382 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV4
) || \

1383 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV5
) || \

1384 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV6
) || \

1385 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV7
) || \

1386 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV8
) || \

1387 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV9
) || \

1388 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV10
) || \

1389 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV11
) || \

1390 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV12
) || \

1391 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV13
) || \

1392 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV14
) || \

1393 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV15
) || \

1394 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV16
) || \

1395 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV17
) || \

1396 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV18
) || \

1397 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV19
) || \

1398 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV20
) || \

1399 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV21
) || \

1400 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV22
) || \

1401 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV23
) || \

1402 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV24
) || \

1403 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV25
) || \

1404 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV26
) || \

1405 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV27
) || \

1406 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV28
) || \

1407 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV29
) || \

1408 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV30
) || \

1409 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV31
))

	)

1411 
	#IS_RCC_PLLM_VALUE
(
VALUE
è((VALUEè<ð63U)

	)

1413 
	#IS_RCC_PLLP_VALUE
(
VALUE
è(((VALUEè=ð2Uè|| ((VALUEè=ð4Uè|| ((VALUEè=ð6Uè|| ((VALUEè=ð8U))

	)

1415 
	#IS_RCC_PLLQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

1417 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_DIV1
è|| ((HCLKè=ð
RCC_SYSCLK_DIV2
) || \

1418 ((
HCLK
è=ð
RCC_SYSCLK_DIV4
è|| ((HCLKè=ð
RCC_SYSCLK_DIV8
) || \

1419 ((
HCLK
è=ð
RCC_SYSCLK_DIV16
è|| ((HCLKè=ð
RCC_SYSCLK_DIV64
) || \

1420 ((
HCLK
è=ð
RCC_SYSCLK_DIV128
è|| ((HCLKè=ð
RCC_SYSCLK_DIV256
) || \

1421 ((
HCLK
è=ð
RCC_SYSCLK_DIV512
))

	)

1423 
	#IS_RCC_CLOCKTYPE
(
CLK
è((1U <ð(CLK)è&& ((CLKè<ð15U))

	)

1425 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_DIV1
è|| ((PCLKè=ð
RCC_HCLK_DIV2
) || \

1426 ((
PCLK
è=ð
RCC_HCLK_DIV4
è|| ((PCLKè=ð
RCC_HCLK_DIV8
) || \

1427 ((
PCLK
è=ð
RCC_HCLK_DIV16
))

	)

1429 
	#IS_RCC_MCO
(
MCOx
è(((MCOxè=ð
RCC_MCO1
è|| ((MCOxè=ð
RCC_MCO2
))

	)

1431 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO1SOURCE_HSI
è|| ((SOURCEè=ð
RCC_MCO1SOURCE_LSE
) || \

1432 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO1SOURCE_PLLCLK
))

	)

1434 
	#IS_RCC_MCODIV
(
DIV
è(((DIVè=ð
RCC_MCODIV_1
è|| ((DIVè=ð
RCC_MCODIV_2
) || \

1435 ((
DIV
è=ð
RCC_MCODIV_3
è|| ((DIVè=ð
RCC_MCODIV_4
) || \

1436 ((
DIV
è=ð
RCC_MCODIV_5
))

	)

1437 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1FU)

	)

1455 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc_ex.h

39 #iâdeà
__STM32F4xx_HAL_RCC_EX_H


40 
	#__STM32F4xx_HAL_RCC_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
PLLS‹
;

70 
ušt32_t
 
PLLSourû
;

73 
ušt32_t
 
PLLM
;

76 
ušt32_t
 
PLLN
;

80 
ušt32_t
 
PLLP
;

83 
ušt32_t
 
PLLQ
;

85 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

86 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

87 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

88 
ušt32_t
 
PLLR
;

93 }
	tRCC_PLLIn™Ty³Def
;

95 #ià
defšed
(
STM32F446xx
)

101 
ušt32_t
 
PLLI2SM
;

104 
ušt32_t
 
PLLI2SN
;

107 
ušt32_t
 
PLLI2SP
;

110 
ušt32_t
 
PLLI2SQ
;

114 
ušt32_t
 
PLLI2SR
;

117 }
	tRCC_PLLI2SIn™Ty³Def
;

124 
ušt32_t
 
PLLSAIM
;

127 
ušt32_t
 
PLLSAIN
;

130 
ušt32_t
 
PLLSAIP
;

133 
ušt32_t
 
PLLSAIQ
;

136 }
	tRCC_PLLSAIIn™Ty³Def
;

143 
ušt32_t
 
P”hClockS–eùiÚ
;

146 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

149 
RCC_PLLSAIIn™Ty³Def
 
PLLSAI
;

152 
ušt32_t
 
PLLI2SDivQ
;

156 
ušt32_t
 
PLLSAIDivQ
;

160 
ušt32_t
 
Sai1ClockS–eùiÚ
;

163 
ušt32_t
 
Sai2ClockS–eùiÚ
;

166 
ušt32_t
 
I2sApb1ClockS–eùiÚ
;

169 
ušt32_t
 
I2sApb2ClockS–eùiÚ
;

172 
ušt32_t
 
RTCClockS–eùiÚ
;

175 
ušt32_t
 
SdioClockS–eùiÚ
;

178 
ušt32_t
 
CecClockS–eùiÚ
;

181 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

184 
ušt32_t
 
SpdifClockS–eùiÚ
;

187 
ušt32_t
 
Clk48ClockS–eùiÚ
;

190 
ušt8_t
 
TIMP»sS–eùiÚ
;

192 }
	tRCC_P”hCLKIn™Ty³Def
;

195 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

201 
ušt32_t
 
P”hClockS–eùiÚ
;

204 
ušt32_t
 
I2SClockS–eùiÚ
;

207 
ušt32_t
 
RTCClockS–eùiÚ
;

210 
ušt32_t
 
L±im1ClockS–eùiÚ
;

213 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

216 
ušt8_t
 
TIMP»sS–eùiÚ
;

218 }
	tRCC_P”hCLKIn™Ty³Def
;

221 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

227 
ušt32_t
 
PLLI2SM
;

230 
ušt32_t
 
PLLI2SN
;

233 
ušt32_t
 
PLLI2SQ
;

237 
ušt32_t
 
PLLI2SR
;

240 }
	tRCC_PLLI2SIn™Ty³Def
;

247 
ušt32_t
 
P”hClockS–eùiÚ
;

250 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

253 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

254 
ušt32_t
 
PLLDivR
;

258 
ušt32_t
 
PLLI2SDivR
;

263 
ušt32_t
 
I2sApb1ClockS–eùiÚ
;

266 
ušt32_t
 
I2sApb2ClockS–eùiÚ
;

269 
ušt32_t
 
RTCClockS–eùiÚ
;

272 
ušt32_t
 
SdioClockS–eùiÚ
;

275 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

278 
ušt32_t
 
Clk48ClockS–eùiÚ
;

281 
ušt32_t
 
Dfsdm1ClockS–eùiÚ
;

284 
ušt32_t
 
Dfsdm1AudioClockS–eùiÚ
;

287 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

288 
ušt32_t
 
Dfsdm2ClockS–eùiÚ
;

291 
ušt32_t
 
Dfsdm2AudioClockS–eùiÚ
;

294 
ušt32_t
 
L±im1ClockS–eùiÚ
;

297 
ušt32_t
 
SaiAClockS–eùiÚ
;

300 
ušt32_t
 
SaiBClockS–eùiÚ
;

304 
ušt32_t
 
PLLI2SS–eùiÚ
;

307 
ušt8_t
 
TIMP»sS–eùiÚ
;

309 }
	tRCC_P”hCLKIn™Ty³Def
;

312 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

319 
ušt32_t
 
PLLI2SN
;

323 
ušt32_t
 
PLLI2SR
;

327 
ušt32_t
 
PLLI2SQ
;

330 }
	tRCC_PLLI2SIn™Ty³Def
;

337 
ušt32_t
 
PLLSAIN
;

340 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

341 
ušt32_t
 
PLLSAIP
;

346 
ušt32_t
 
PLLSAIQ
;

350 
ušt32_t
 
PLLSAIR
;

354 }
	tRCC_PLLSAIIn™Ty³Def
;

361 
ušt32_t
 
P”hClockS–eùiÚ
;

364 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

367 
RCC_PLLSAIIn™Ty³Def
 
PLLSAI
;

370 
ušt32_t
 
PLLI2SDivQ
;

374 
ušt32_t
 
PLLSAIDivQ
;

378 
ušt32_t
 
PLLSAIDivR
;

381 
ušt32_t
 
RTCClockS–eùiÚ
;

384 
ušt8_t
 
TIMP»sS–eùiÚ
;

386 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

387 
ušt32_t
 
Clk48ClockS–eùiÚ
;

390 
ušt32_t
 
SdioClockS–eùiÚ
;

393 }
	tRCC_P”hCLKIn™Ty³Def
;

397 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

398 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

404 #ià
defšed
(
STM32F411xE
)

405 
ušt32_t
 
PLLI2SM
;

409 
ušt32_t
 
PLLI2SN
;

414 
ušt32_t
 
PLLI2SR
;

418 }
	tRCC_PLLI2SIn™Ty³Def
;

425 
ušt32_t
 
P”hClockS–eùiÚ
;

428 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

431 
ušt32_t
 
RTCClockS–eùiÚ
;

433 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

434 
ušt8_t
 
TIMP»sS–eùiÚ
;

437 }
	tRCC_P”hCLKIn™Ty³Def
;

452 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

453 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

454 
	#RCC_PERIPHCLK_I2S_APB1
 0x00000001U

	)

455 
	#RCC_PERIPHCLK_I2S_APB2
 0x00000002U

	)

456 
	#RCC_PERIPHCLK_TIM
 0x00000004U

	)

457 
	#RCC_PERIPHCLK_RTC
 0x00000008U

	)

458 
	#RCC_PERIPHCLK_FMPI2C1
 0x00000010U

	)

459 
	#RCC_PERIPHCLK_CLK48
 0x00000020U

	)

460 
	#RCC_PERIPHCLK_SDIO
 0x00000040U

	)

461 
	#RCC_PERIPHCLK_PLLI2S
 0x00000080U

	)

462 
	#RCC_PERIPHCLK_DFSDM1
 0x00000100U

	)

463 
	#RCC_PERIPHCLK_DFSDM1_AUDIO
 0x00000200U

	)

465 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

466 
	#RCC_PERIPHCLK_DFSDM2
 0x00000400U

	)

467 
	#RCC_PERIPHCLK_DFSDM2_AUDIO
 0x00000800U

	)

468 
	#RCC_PERIPHCLK_LPTIM1
 0x00001000U

	)

469 
	#RCC_PERIPHCLK_SAIA
 0x00002000U

	)

470 
	#RCC_PERIPHCLK_SAIB
 0x00004000U

	)

475 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

476 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

477 
	#RCC_PERIPHCLK_TIM
 0x00000002U

	)

478 
	#RCC_PERIPHCLK_RTC
 0x00000004U

	)

479 
	#RCC_PERIPHCLK_FMPI2C1
 0x00000008U

	)

480 
	#RCC_PERIPHCLK_LPTIM1
 0x00000010U

	)

485 #ià
defšed
(
STM32F446xx
)

486 
	#RCC_PERIPHCLK_I2S_APB1
 0x00000001U

	)

487 
	#RCC_PERIPHCLK_I2S_APB2
 0x00000002U

	)

488 
	#RCC_PERIPHCLK_SAI1
 0x00000004U

	)

489 
	#RCC_PERIPHCLK_SAI2
 0x00000008U

	)

490 
	#RCC_PERIPHCLK_TIM
 0x00000010U

	)

491 
	#RCC_PERIPHCLK_RTC
 0x00000020U

	)

492 
	#RCC_PERIPHCLK_CEC
 0x00000040U

	)

493 
	#RCC_PERIPHCLK_FMPI2C1
 0x00000080U

	)

494 
	#RCC_PERIPHCLK_CLK48
 0x00000100U

	)

495 
	#RCC_PERIPHCLK_SDIO
 0x00000200U

	)

496 
	#RCC_PERIPHCLK_SPDIFRX
 0x00000400U

	)

497 
	#RCC_PERIPHCLK_PLLI2S
 0x00000800U

	)

502 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

503 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

504 
	#RCC_PERIPHCLK_SAI_PLLI2S
 0x00000002U

	)

505 
	#RCC_PERIPHCLK_SAI_PLLSAI
 0x00000004U

	)

506 
	#RCC_PERIPHCLK_LTDC
 0x00000008U

	)

507 
	#RCC_PERIPHCLK_TIM
 0x00000010U

	)

508 
	#RCC_PERIPHCLK_RTC
 0x00000020U

	)

509 
	#RCC_PERIPHCLK_PLLI2S
 0x00000040U

	)

510 
	#RCC_PERIPHCLK_CLK48
 0x00000080U

	)

511 
	#RCC_PERIPHCLK_SDIO
 0x00000100U

	)

516 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

517 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

518 
	#RCC_PERIPHCLK_SAI_PLLI2S
 0x00000002U

	)

519 
	#RCC_PERIPHCLK_SAI_PLLSAI
 0x00000004U

	)

520 
	#RCC_PERIPHCLK_LTDC
 0x00000008U

	)

521 
	#RCC_PERIPHCLK_TIM
 0x00000010U

	)

522 
	#RCC_PERIPHCLK_RTC
 0x00000020U

	)

523 
	#RCC_PERIPHCLK_PLLI2S
 0x00000040U

	)

528 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
) ||\

529 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

530 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

531 
	#RCC_PERIPHCLK_RTC
 0x00000002U

	)

532 
	#RCC_PERIPHCLK_PLLI2S
 0x00000004U

	)

534 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

535 
	#RCC_PERIPHCLK_TIM
 0x00000008U

	)

541 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

542 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

543 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) || \

544 
defšed
(
STM32F479xx
)

548 
	#RCC_I2SCLKSOURCE_PLLI2S
 0x00000000U

	)

549 
	#RCC_I2SCLKSOURCE_EXT
 0x00000001U

	)

554 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F469xx
 || 
STM32F479xx
 */

559 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

560 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

561 
	#RCC_PLLSAIDIVR_2
 0x00000000U

	)

562 
	#RCC_PLLSAIDIVR_4
 0x00010000U

	)

563 
	#RCC_PLLSAIDIVR_8
 0x00020000U

	)

564 
	#RCC_PLLSAIDIVR_16
 0x00030000U

	)

573 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

574 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

575 
	#RCC_PLLI2SP_DIV2
 0x00000002U

	)

576 
	#RCC_PLLI2SP_DIV4
 0x00000004U

	)

577 
	#RCC_PLLI2SP_DIV6
 0x00000006U

	)

578 
	#RCC_PLLI2SP_DIV8
 0x00000008U

	)

587 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

588 
	#RCC_PLLSAIP_DIV2
 0x00000002U

	)

589 
	#RCC_PLLSAIP_DIV4
 0x00000004U

	)

590 
	#RCC_PLLSAIP_DIV6
 0x00000006U

	)

591 
	#RCC_PLLSAIP_DIV8
 0x00000008U

	)

597 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

601 
	#RCC_SAIACLKSOURCE_PLLSAI
 0x00000000U

	)

602 
	#RCC_SAIACLKSOURCE_PLLI2S
 0x00100000U

	)

603 
	#RCC_SAIACLKSOURCE_EXT
 0x00200000U

	)

611 
	#RCC_SAIBCLKSOURCE_PLLSAI
 0x00000000U

	)

612 
	#RCC_SAIBCLKSOURCE_PLLI2S
 0x00400000U

	)

613 
	#RCC_SAIBCLKSOURCE_EXT
 0x00800000U

	)

619 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

623 
	#RCC_CLK48CLKSOURCE_PLLQ
 0x00000000U

	)

624 
	#RCC_CLK48CLKSOURCE_PLLSAIP
 ((
ušt32_t
)
RCC_DCKCFGR_CK48MSEL
)

	)

632 
	#RCC_SDIOCLKSOURCE_CLK48
 0x00000000U

	)

633 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_SDIOSEL
)

	)

641 
	#RCC_DSICLKSOURCE_DSIPHY
 0x00000000U

	)

642 
	#RCC_DSICLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_DSISEL
)

	)

648 #ià
defšed
(
STM32F446xx
)

652 
	#RCC_SAI1CLKSOURCE_PLLSAI
 0x00000000U

	)

653 
	#RCC_SAI1CLKSOURCE_PLLI2S
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

654 
	#RCC_SAI1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

655 
	#RCC_SAI1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC
)

	)

663 
	#RCC_SAI2CLKSOURCE_PLLSAI
 0x00000000U

	)

664 
	#RCC_SAI2CLKSOURCE_PLLI2S
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC_0
)

	)

665 
	#RCC_SAI2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC_1
)

	)

666 
	#RCC_SAI2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC
)

	)

674 
	#RCC_I2SAPB1CLKSOURCE_PLLI2S
 0x00000000U

	)

675 
	#RCC_I2SAPB1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

676 
	#RCC_I2SAPB1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

677 
	#RCC_I2SAPB1CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC
)

	)

685 
	#RCC_I2SAPB2CLKSOURCE_PLLI2S
 0x00000000U

	)

686 
	#RCC_I2SAPB2CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_0
)

	)

687 
	#RCC_I2SAPB2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_1
)

	)

688 
	#RCC_I2SAPB2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC
)

	)

696 
	#RCC_FMPI2C1CLKSOURCE_PCLK1
 0x00000000U

	)

697 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

698 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

706 
	#RCC_CECCLKSOURCE_HSI
 0x00000000U

	)

707 
	#RCC_CECCLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_CECSEL
)

	)

715 
	#RCC_CLK48CLKSOURCE_PLLQ
 0x00000000U

	)

716 
	#RCC_CLK48CLKSOURCE_PLLSAIP
 ((
ušt32_t
)
RCC_DCKCFGR2_CK48MSEL
)

	)

724 
	#RCC_SDIOCLKSOURCE_CLK48
 0x00000000U

	)

725 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_SDIOSEL
)

	)

733 
	#RCC_SPDIFRXCLKSOURCE_PLLR
 0x00000000U

	)

734 
	#RCC_SPDIFRXCLKSOURCE_PLLI2SP
 ((
ušt32_t
)
RCC_DCKCFGR2_SPDIFRXSEL
)

	)

741 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

745 
	#RCC_SAIACLKSOURCE_PLLI2SR
 0x00000000U

	)

746 
	#RCC_SAIACLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
)

	)

747 
	#RCC_SAIACLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_1
)

	)

748 
	#RCC_SAIACLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
 | 
RCC_DCKCFGR_SAI1ASRC_1
)

	)

756 
	#RCC_SAIBCLKSOURCE_PLLI2SR
 0x00000000U

	)

757 
	#RCC_SAIBCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
)

	)

758 
	#RCC_SAIBCLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_1
)

	)

759 
	#RCC_SAIBCLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
 | 
RCC_DCKCFGR_SAI1BSRC_1
)

	)

767 
	#RCC_LPTIM1CLKSOURCE_PCLK1
 0x00000000U

	)

768 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

769 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

770 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

779 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2S1
 0x00000000U

	)

780 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2S2
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM2ASEL
)

	)

788 
	#RCC_DFSDM2CLKSOURCE_PCLK2
 0x00000000U

	)

789 
	#RCC_DFSDM2CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1SEL
)

	)

796 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

800 
	#RCC_PLLI2SCLKSOURCE_PLLSRC
 0x00000000U

	)

801 
	#RCC_PLLI2SCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_PLLI2SCFGR_PLLI2SSRC
)

	)

809 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2S1
 0x00000000U

	)

810 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2S2
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1ASEL
)

	)

818 
	#RCC_DFSDM1CLKSOURCE_PCLK2
 0x00000000U

	)

819 
	#RCC_DFSDM1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1SEL
)

	)

827 
	#RCC_I2SAPB1CLKSOURCE_PLLI2S
 0x00000000U

	)

828 
	#RCC_I2SAPB1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

829 
	#RCC_I2SAPB1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

830 
	#RCC_I2SAPB1CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC
)

	)

838 
	#RCC_I2SAPB2CLKSOURCE_PLLI2S
 0x00000000U

	)

839 
	#RCC_I2SAPB2CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_0
)

	)

840 
	#RCC_I2SAPB2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_1
)

	)

841 
	#RCC_I2SAPB2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC
)

	)

849 
	#RCC_FMPI2C1CLKSOURCE_PCLK1
 0x00000000U

	)

850 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

851 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

859 
	#RCC_CLK48CLKSOURCE_PLLQ
 0x00000000U

	)

860 
	#RCC_CLK48CLKSOURCE_PLLI2SQ
 ((
ušt32_t
)
RCC_DCKCFGR2_CK48MSEL
)

	)

868 
	#RCC_SDIOCLKSOURCE_CLK48
 0x00000000U

	)

869 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_SDIOSEL
)

	)

875 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

880 
	#RCC_I2SAPBCLKSOURCE_PLLR
 0x00000000U

	)

881 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

882 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

890 
	#RCC_FMPI2C1CLKSOURCE_PCLK1
 0x00000000U

	)

891 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

892 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

900 
	#RCC_LPTIM1CLKSOURCE_PCLK1
 0x00000000U

	)

901 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

902 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

903 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

909 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

910 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

911 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

912 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

913 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

917 
	#RCC_TIMPRES_DESACTIVATED
 ((
ušt8_t
)0x00)

	)

918 
	#RCC_TIMPRES_ACTIVATED
 ((
ušt8_t
)0x01)

	)

923 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

924 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

926 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

927 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

928 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

929 
defšed
(
STM32F423xx
)

933 
	#RCC_LSE_LOWPOWER_MODE
 ((
ušt8_t
)0x00)

	)

934 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ušt8_t
)0x01)

	)

939 
STM32F412Rx
 || 
STM32F412Cx
 */

941 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

942 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

943 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

944 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

945 
defšed
(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

949 
	#RCC_MCO2SOURCE_SYSCLK
 0x00000000U

	)

950 
	#RCC_MCO2SOURCE_PLLI2SCLK
 
RCC_CFGR_MCO2_0


	)

951 
	#RCC_MCO2SOURCE_HSE
 
RCC_CFGR_MCO2_1


	)

952 
	#RCC_MCO2SOURCE_PLLCLK
 
RCC_CFGR_MCO2


	)

957 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 ||

958 
STM32F412Rx
 || 
STM32F413xx
 | 
STM32F423xx
 */

960 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

964 
	#RCC_MCO2SOURCE_SYSCLK
 0x00000000U

	)

965 
	#RCC_MCO2SOURCE_I2SCLK
 
RCC_CFGR_MCO2_0


	)

966 
	#RCC_MCO2SOURCE_HSE
 
RCC_CFGR_MCO2_1


	)

967 
	#RCC_MCO2SOURCE_PLLCLK
 
RCC_CFGR_MCO2


	)

982 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

990 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
() do { \

991 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

992 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

994 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

995 
	`UNUSED
(
tm´eg
); \

996 } 0U)

	)

997 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

998 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

999 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

1001 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

1002 
	`UNUSED
(
tm´eg
); \

1003 } 0U)

	)

1004 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

1005 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1006 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

1008 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

1009 
	`UNUSED
(
tm´eg
); \

1010 } 0U)

	)

1011 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

1012 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1013 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

1015 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

1016 
	`UNUSED
(
tm´eg
); \

1017 } 0U)

	)

1018 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

1019 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1020 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

1022 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

1023 
	`UNUSED
(
tm´eg
); \

1024 } 0U)

	)

1025 
	#__HAL_RCC_GPIOI_CLK_ENABLE
() do { \

1026 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1027 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

1029 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

1030 
	`UNUSED
(
tm´eg
); \

1031 } 0U)

	)

1032 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

1033 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1034 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

1036 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

1037 
	`UNUSED
(
tm´eg
); \

1038 } 0U)

	)

1039 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

1040 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1041 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

1043 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

1044 
	`UNUSED
(
tm´eg
); \

1045 } 0U)

	)

1046 
	#__HAL_RCC_GPIOJ_CLK_ENABLE
() do { \

1047 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1048 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOJEN
);\

1050 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOJEN
);\

1051 
	`UNUSED
(
tm´eg
); \

1052 } 0U)

	)

1053 
	#__HAL_RCC_GPIOK_CLK_ENABLE
() do { \

1054 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1055 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOKEN
);\

1057 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOKEN
);\

1058 
	`UNUSED
(
tm´eg
); \

1059 } 0U)

	)

1060 
	#__HAL_RCC_DMA2D_CLK_ENABLE
() do { \

1061 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1062 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2DEN
);\

1064 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2DEN
);\

1065 
	`UNUSED
(
tm´eg
); \

1066 } 0U)

	)

1067 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
() do { \

1068 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1069 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

1071 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

1072 
	`UNUSED
(
tm´eg
); \

1073 } 0U)

	)

1074 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
() do { \

1075 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1076 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

1078 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

1079 
	`UNUSED
(
tm´eg
); \

1080 } 0U)

	)

1081 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
() do { \

1082 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1083 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

1085 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

1086 
	`UNUSED
(
tm´eg
); \

1087 } 0U)

	)

1088 
	#__HAL_RCC_ETHMACPTP_CLK_ENABLE
() do { \

1089 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1090 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

1092 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

1093 
	`UNUSED
(
tm´eg
); \

1094 } 0U)

	)

1095 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
() do { \

1096 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1097 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

1099 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

1100 
	`UNUSED
(
tm´eg
); \

1101 } 0U)

	)

1102 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
() do { \

1103 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1104 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

1106 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

1107 
	`UNUSED
(
tm´eg
); \

1108 } 0U)

	)

1109 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

1110 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

1111 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

1112 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

1113 
	#__HAL_RCC_GPIOI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOIEN
))

	)

1114 
	#__HAL_RCC_GPIOJ_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOJEN
))

	)

1115 
	#__HAL_RCC_GPIOK_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOKEN
))

	)

1116 
	#__HAL_RCC_DMA2D_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA2DEN
))

	)

1117 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACEN
))

	)

1118 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACTXEN
))

	)

1119 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACRXEN
))

	)

1120 
	#__HAL_RCC_ETHMACPTP_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACPTPEN
))

	)

1121 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

1122 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

1123 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

1124 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

1125 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

1130 
	#__HAL_RCC_ETH_CLK_ENABLE
() do { \

1131 
	`__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

1132 
	`__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

1133 
	`__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

1134 } 0U)

	)

1138 
	#__HAL_RCC_ETH_CLK_DISABLE
() do { \

1139 
	`__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

1140 
	`__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

1141 
	`__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

1142 } 0U)

	)

1154 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

1155 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

1156 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

1157 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

1158 
	#__HAL_RCC_GPIOI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è!ð
RESET
)

	)

1159 
	#__HAL_RCC_GPIOJ_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOJEN
)è!ð
RESET
)

	)

1160 
	#__HAL_RCC_GPIOK_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOKEN
)è!ð
RESET
)

	)

1161 
	#__HAL_RCC_DMA2D_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_DMA2DEN
)è!ð
RESET
)

	)

1162 
	#__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è!ð
RESET
)

	)

1163 
	#__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è!ð
RESET
)

	)

1164 
	#__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è!ð
RESET
)

	)

1165 
	#__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è!ð
RESET
)

	)

1166 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è!ð
RESET
)

	)

1167 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è!ð
RESET
)

	)

1168 
	#__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è!ð
RESET
)

	)

1169 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

1170 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

1171 
	#__HAL_RCC_ETH_IS_CLK_ENABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_ENABLED
() && \

1172 
	`__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
() && \

1173 
	`__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
())

	)

1175 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

1176 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

1177 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

1178 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

1179 
	#__HAL_RCC_GPIOI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è=ð
RESET
)

	)

1180 
	#__HAL_RCC_GPIOJ_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOJEN
)è=ð
RESET
)

	)

1181 
	#__HAL_RCC_GPIOK_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOKEN
)è=ð
RESET
)

	)

1182 
	#__HAL_RCC_DMA2D_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_DMA2DEN
)è=ð
RESET
)

	)

1183 
	#__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è=ð
RESET
)

	)

1184 
	#__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è=ð
RESET
)

	)

1185 
	#__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è=ð
RESET
)

	)

1186 
	#__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è=ð
RESET
)

	)

1187 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è=ð
RESET
)

	)

1188 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è=ð
RESET
)

	)

1189 
	#__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è=ð
RESET
)

	)

1190 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

1191 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

1192 
	#__HAL_RCC_ETH_IS_CLK_DISABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_DISABLED
() && \

1193 
	`__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
() && \

1194 
	`__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
())

	)

1206 
	#__HAL_RCC_DCMI_CLK_ENABLE
() do { \

1207 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1208 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

1210 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

1211 
	`UNUSED
(
tm´eg
); \

1212 } 0U)

	)

1213 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

1215 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1216 
	#__HAL_RCC_CRYP_CLK_ENABLE
() do { \

1217 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1218 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

1220 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

1221 
	`UNUSED
(
tm´eg
); \

1222 } 0U)

	)

1223 
	#__HAL_RCC_HASH_CLK_ENABLE
() do { \

1224 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1225 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

1227 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

1228 
	`UNUSED
(
tm´eg
); \

1229 } 0U)

	)

1231 
	#__HAL_RCC_CRYP_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_CRYPEN
))

	)

1232 
	#__HAL_RCC_HASH_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_HASHEN
))

	)

1235 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

1236 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

1237 }0U)

	)

1239 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

1241 
	#__HAL_RCC_RNG_CLK_ENABLE
() do { \

1242 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1243 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

1245 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

1246 
	`UNUSED
(
tm´eg
); \

1247 } 0U)

	)

1248 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

1260 
	#__HAL_RCC_DCMI_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è!ð
RESET
)

	)

1261 
	#__HAL_RCC_DCMI_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è=ð
RESET
)

	)

1263 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1264 
	#__HAL_RCC_CRYP_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è!ð
RESET
)

	)

1265 
	#__HAL_RCC_CRYP_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è=ð
RESET
)

	)

1267 
	#__HAL_RCC_HASH_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è!ð
RESET
)

	)

1268 
	#__HAL_RCC_HASH_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è=ð
RESET
)

	)

1271 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

1272 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

1274 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

1275 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

1287 
	#__HAL_RCC_FMC_CLK_ENABLE
() do { \

1288 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1289 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

1291 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

1292 
	`UNUSED
(
tm´eg
); \

1293 } 0U)

	)

1294 
	#__HAL_RCC_FMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FMCEN
))

	)

1295 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1296 
	#__HAL_RCC_QSPI_CLK_ENABLE
() do { \

1297 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1298 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

1300 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

1301 
	`UNUSED
(
tm´eg
); \

1302 } 0U)

	)

1303 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

1317 
	#__HAL_RCC_FMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è!ð
RESET
)

	)

1318 
	#__HAL_RCC_FMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è=ð
RESET
)

	)

1319 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1320 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è!ð
RESET
)

	)

1321 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è=ð
RESET
)

	)

1334 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

1335 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1336 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1338 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1339 
	`UNUSED
(
tm´eg
); \

1340 } 0U)

	)

1341 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

1342 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1343 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1345 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1346 
	`UNUSED
(
tm´eg
); \

1347 } 0U)

	)

1348 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

1349 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1350 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1352 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1353 
	`UNUSED
(
tm´eg
); \

1354 } 0U)

	)

1355 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

1356 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1357 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1359 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1360 
	`UNUSED
(
tm´eg
); \

1361 } 0U)

	)

1362 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

1363 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1364 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1366 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1367 
	`UNUSED
(
tm´eg
); \

1368 } 0U)

	)

1369 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

1370 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1371 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1373 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1374 
	`UNUSED
(
tm´eg
); \

1375 } 0U)

	)

1376 
	#__HAL_RCC_USART3_CLK_ENABLE
() do { \

1377 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1378 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1380 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1381 
	`UNUSED
(
tm´eg
); \

1382 } 0U)

	)

1383 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

1384 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1385 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1387 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1388 
	`UNUSED
(
tm´eg
); \

1389 } 0U)

	)

1390 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

1391 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1392 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1394 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1395 
	`UNUSED
(
tm´eg
); \

1396 } 0U)

	)

1397 
	#__HAL_RCC_CAN1_CLK_ENABLE
() do { \

1398 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1399 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1401 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1402 
	`UNUSED
(
tm´eg
); \

1403 } 0U)

	)

1404 
	#__HAL_RCC_CAN2_CLK_ENABLE
() do { \

1405 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1406 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1408 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1409 
	`UNUSED
(
tm´eg
); \

1410 } 0U)

	)

1411 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

1412 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1413 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1415 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1416 
	`UNUSED
(
tm´eg
); \

1417 } 0U)

	)

1418 
	#__HAL_RCC_UART7_CLK_ENABLE
() do { \

1419 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1420 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

1422 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

1423 
	`UNUSED
(
tm´eg
); \

1424 } 0U)

	)

1425 
	#__HAL_RCC_UART8_CLK_ENABLE
() do { \

1426 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1427 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

1429 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

1430 
	`UNUSED
(
tm´eg
); \

1431 } 0U)

	)

1432 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

1433 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1434 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1436 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1437 
	`UNUSED
(
tm´eg
); \

1438 } 0U)

	)

1439 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

1440 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1441 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1443 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1444 
	`UNUSED
(
tm´eg
); \

1445 } 0U)

	)

1446 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

1447 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1448 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1450 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1451 
	`UNUSED
(
tm´eg
); \

1452 } 0U)

	)

1453 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

1454 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1455 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1457 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1458 
	`UNUSED
(
tm´eg
); \

1459 } 0U)

	)

1460 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

1461 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1462 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1464 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1465 
	`UNUSED
(
tm´eg
); \

1466 } 0U)

	)

1467 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

1468 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

1469 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

1470 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

1471 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

1472 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

1473 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

1474 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

1475 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

1476 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

1477 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

1478 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

1479 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

1480 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

1481 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

1482 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

1483 
	#__HAL_RCC_UART7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART7EN
))

	)

1484 
	#__HAL_RCC_UART8_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART8EN
))

	)

1496 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

1497 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

1498 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

1499 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

1500 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

1501 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

1502 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

1503 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

1504 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

1505 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

1506 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

1507 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

1508 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

1509 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

1510 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

1511 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

1512 
	#__HAL_RCC_UART7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è!ð
RESET
)

	)

1513 
	#__HAL_RCC_UART8_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è!ð
RESET
)

	)

1515 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

1516 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

1517 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

1518 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

1519 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

1520 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

1521 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

1522 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

1523 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

1524 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

1525 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

1526 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

1527 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

1528 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

1529 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

1530 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

1531 
	#__HAL_RCC_UART7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è=ð
RESET
)

	)

1532 
	#__HAL_RCC_UART8_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è=ð
RESET
)

	)

1544 
	#__HAL_RCC_TIM8_CLK_ENABLE
() do { \

1545 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1546 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1548 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1549 
	`UNUSED
(
tm´eg
); \

1550 } 0U)

	)

1551 
	#__HAL_RCC_ADC2_CLK_ENABLE
() do { \

1552 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1553 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1555 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1556 
	`UNUSED
(
tm´eg
); \

1557 } 0U)

	)

1558 
	#__HAL_RCC_ADC3_CLK_ENABLE
() do { \

1559 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1560 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1562 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1563 
	`UNUSED
(
tm´eg
); \

1564 } 0U)

	)

1565 
	#__HAL_RCC_SPI5_CLK_ENABLE
() do { \

1566 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1567 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

1569 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

1570 
	`UNUSED
(
tm´eg
); \

1571 } 0U)

	)

1572 
	#__HAL_RCC_SPI6_CLK_ENABLE
() do { \

1573 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1574 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI6EN
);\

1576 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI6EN
);\

1577 
	`UNUSED
(
tm´eg
); \

1578 } 0U)

	)

1579 
	#__HAL_RCC_SAI1_CLK_ENABLE
() do { \

1580 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1581 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

1583 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

1584 
	`UNUSED
(
tm´eg
); \

1585 } 0U)

	)

1586 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

1587 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1588 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1590 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1591 
	`UNUSED
(
tm´eg
); \

1592 } 0U)

	)

1593 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

1594 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1595 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1597 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1598 
	`UNUSED
(
tm´eg
); \

1599 } 0U)

	)

1600 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

1601 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1602 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1604 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1605 
	`UNUSED
(
tm´eg
); \

1606 } 0U)

	)

1607 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

1608 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

1609 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

1610 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

1611 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

1612 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

1613 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

1614 
	#__HAL_RCC_SPI6_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI6EN
))

	)

1615 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

1617 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1618 
	#__HAL_RCC_LTDC_CLK_ENABLE
() do { \

1619 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1620 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_LTDCEN
);\

1622 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_LTDCEN
);\

1623 
	`UNUSED
(
tm´eg
); \

1624 } 0U)

	)

1626 
	#__HAL_RCC_LTDC_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_LTDCEN
))

	)

1629 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1630 
	#__HAL_RCC_DSI_CLK_ENABLE
() do { \

1631 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1632 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DSIEN
);\

1634 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DSIEN
);\

1635 
	`UNUSED
(
tm´eg
); \

1636 } 0U)

	)

1638 
	#__HAL_RCC_DSI_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DSIEN
))

	)

1651 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

1652 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

1653 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

1654 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

1655 
	#__HAL_RCC_SPI6_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI6EN
)è!ð
RESET
)

	)

1656 
	#__HAL_RCC_SAI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è!ð
RESET
)

	)

1657 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

1658 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

1659 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
))!ð
RESET
)

	)

1661 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

1662 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

1663 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
))=ð
RESET
)

	)

1664 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

1665 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

1666 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

1667 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

1668 
	#__HAL_RCC_SPI6_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI6EN
)è=ð
RESET
)

	)

1669 
	#__HAL_RCC_SAI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è=ð
RESET
)

	)

1671 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1672 
	#__HAL_RCC_LTDC_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_LTDCEN
)è!ð
RESET
)

	)

1673 
	#__HAL_RCC_LTDC_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_LTDCEN
)è=ð
RESET
)

	)

1676 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1677 
	#__HAL_RCC_DSI_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DSIEN
)è!ð
RESET
)

	)

1678 
	#__HAL_RCC_DSI_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DSIEN
)è=ð
RESET
)

	)

1688 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

1689 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

1690 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

1691 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

1692 
	#__HAL_RCC_GPIOI_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOIRST
))

	)

1693 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_ETHMACRST
))

	)

1694 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

1695 
	#__HAL_RCC_GPIOJ_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOJRST
))

	)

1696 
	#__HAL_RCC_GPIOK_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOKRST
))

	)

1697 
	#__HAL_RCC_DMA2D_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA2DRST
))

	)

1698 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

1700 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

1701 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

1702 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

1703 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

1704 
	#__HAL_RCC_GPIOI_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOIRST
))

	)

1705 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_ETHMACRST
))

	)

1706 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

1707 
	#__HAL_RCC_GPIOJ_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOJRST
))

	)

1708 
	#__HAL_RCC_GPIOK_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOKRST
))

	)

1709 
	#__HAL_RCC_DMA2D_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA2DRST
))

	)

1710 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

1719 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

1720 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

1721 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

1722 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

1724 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

1725 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

1726 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

1727 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

1729 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1730 
	#__HAL_RCC_CRYP_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_CRYPRST
))

	)

1731 
	#__HAL_RCC_HASH_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_HASHRST
))

	)

1733 
	#__HAL_RCC_CRYP_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_CRYPRST
))

	)

1734 
	#__HAL_RCC_HASH_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_HASHRST
))

	)

1744 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

1745 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

1746 
	#__HAL_RCC_FMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FMCRST
))

	)

1747 
	#__HAL_RCC_FMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FMCRST
))

	)

1749 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1750 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

1751 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

1761 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

1762 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

1763 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

1764 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

1765 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

1766 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

1767 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

1768 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

1769 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

1770 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

1771 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

1772 
	#__HAL_RCC_UART7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART7RST
))

	)

1773 
	#__HAL_RCC_UART8_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART8RST
))

	)

1774 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

1775 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

1776 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

1777 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

1778 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

1780 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

1781 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

1782 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

1783 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

1784 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

1785 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

1786 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

1787 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

1788 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

1789 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

1790 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

1791 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

1792 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

1793 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

1794 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

1795 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

1796 
	#__HAL_RCC_UART7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART7RST
))

	)

1797 
	#__HAL_RCC_UART8_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART8RST
))

	)

1806 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

1807 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

1808 
	#__HAL_RCC_SPI6_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI6RST
))

	)

1809 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

1810 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

1811 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

1812 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

1814 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

1815 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

1816 
	#__HAL_RCC_TIM10_RELEASE_RESET
()(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

1817 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

1818 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

1819 
	#__HAL_RCC_SPI6_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI6RST
))

	)

1820 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

1822 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1823 
	#__HAL_RCC_LTDC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_LTDCRST
))

	)

1824 
	#__HAL_RCC_LTDC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_LTDCRST
))

	)

1827 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1828 
	#__HAL_RCC_DSI_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DSIRST
))

	)

1829 
	#__HAL_RCC_DSI_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DSIRST
))

	)

1843 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

1844 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

1845 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

1846 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

1847 
	#__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOILPEN
))

	)

1848 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

1849 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

1850 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

1851 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

1852 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

1853 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

1854 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

1855 
	#__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOJLPEN
))

	)

1856 
	#__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOKLPEN
))

	)

1857 
	#__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM3LPEN
))

	)

1858 
	#__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA2DLPEN
))

	)

1859 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

1860 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

1861 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

1862 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

1864 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

1865 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

1866 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

1867 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

1868 
	#__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOILPEN
))

	)

1869 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

1870 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

1871 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

1872 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

1873 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

1874 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

1875 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

1876 
	#__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOJLPEN
))

	)

1877 
	#__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOKLPEN
))

	)

1878 
	#__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA2DLPEN
))

	)

1879 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

1880 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

1881 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

1882 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

1895 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

1896 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

1898 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

1899 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

1901 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

1902 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

1904 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1905 
	#__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_CRYPLPEN
))

	)

1906 
	#__HAL_RCC_HASH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_HASHLPEN
))

	)

1908 
	#__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_CRYPLPEN
))

	)

1909 
	#__HAL_RCC_HASH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_HASHLPEN
))

	)

1923 
	#__HAL_RCC_FMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FMCLPEN
))

	)

1924 
	#__HAL_RCC_FMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FMCLPEN
))

	)

1926 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1927 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

1928 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

1942 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

1943 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

1944 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

1945 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

1946 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

1947 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

1948 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

1949 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

1950 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

1951 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

1952 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

1953 
	#__HAL_RCC_UART7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART7LPEN
))

	)

1954 
	#__HAL_RCC_UART8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART8LPEN
))

	)

1955 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

1956 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

1957 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

1958 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

1959 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

1961 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

1962 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

1963 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

1964 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

1965 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

1966 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

1967 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

1968 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

1969 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

1970 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

1971 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

1972 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

1973 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

1974 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

1975 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

1976 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

1977 
	#__HAL_RCC_UART7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART7LPEN
))

	)

1978 
	#__HAL_RCC_UART8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART8LPEN
))

	)

1991 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

1992 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

1993 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

1994 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

1995 
	#__HAL_RCC_SPI6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI6LPEN
))

	)

1996 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

1997 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

1998 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

1999 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

2001 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

2002 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

2003 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

2004 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

2005 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

2006 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

2007 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

2008 
	#__HAL_RCC_SPI6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI6LPEN
))

	)

2009 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

2011 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

2012 
	#__HAL_RCC_LTDC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_LTDCLPEN
))

	)

2014 
	#__HAL_RCC_LTDC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_LTDCLPEN
))

	)

2017 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

2018 
	#__HAL_RCC_DSI_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DSILPEN
))

	)

2019 
	#__HAL_RCC_DSI_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DSILPEN
))

	)

2028 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

2036 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
() do { \

2037 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2038 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2040 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2041 
	`UNUSED
(
tm´eg
); \

2042 } 0U)

	)

2043 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

2044 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2045 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2047 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2048 
	`UNUSED
(
tm´eg
); \

2049 } 0U)

	)

2050 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

2051 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2052 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2054 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2055 
	`UNUSED
(
tm´eg
); \

2056 } 0U)

	)

2057 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

2058 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2059 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2061 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2062 
	`UNUSED
(
tm´eg
); \

2063 } 0U)

	)

2064 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

2065 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2066 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2068 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2069 
	`UNUSED
(
tm´eg
); \

2070 } 0U)

	)

2071 
	#__HAL_RCC_GPIOI_CLK_ENABLE
() do { \

2072 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2073 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

2075 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

2076 
	`UNUSED
(
tm´eg
); \

2077 } 0U)

	)

2078 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

2079 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2080 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

2082 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

2083 
	`UNUSED
(
tm´eg
); \

2084 } 0U)

	)

2085 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

2086 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2087 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

2089 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

2090 
	`UNUSED
(
tm´eg
); \

2091 } 0U)

	)

2092 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
() do { \

2093 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2094 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

2096 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

2097 
	`UNUSED
(
tm´eg
); \

2098 } 0U)

	)

2099 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
() do { \

2100 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2101 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

2103 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

2104 
	`UNUSED
(
tm´eg
); \

2105 } 0U)

	)

2106 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

2107 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

2108 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

2109 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

2110 
	#__HAL_RCC_GPIOI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOIEN
))

	)

2111 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

2112 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

2113 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

2114 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

2115 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

2116 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2120 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
() do { \

2121 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2122 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

2124 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

2125 
	`UNUSED
(
tm´eg
); \

2126 } 0U)

	)

2127 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
() do { \

2128 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2129 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

2131 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

2132 
	`UNUSED
(
tm´eg
); \

2133 } 0U)

	)

2134 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
() do { \

2135 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2136 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

2138 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

2139 
	`UNUSED
(
tm´eg
); \

2140 } 0U)

	)

2141 
	#__HAL_RCC_ETHMACPTP_CLK_ENABLE
() do { \

2142 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2143 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

2145 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

2146 
	`UNUSED
(
tm´eg
); \

2147 } 0U)

	)

2148 
	#__HAL_RCC_ETH_CLK_ENABLE
() do { \

2149 
	`__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

2150 
	`__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

2151 
	`__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

2152 } 0U)

	)

2157 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACEN
))

	)

2158 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACTXEN
))

	)

2159 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACRXEN
))

	)

2160 
	#__HAL_RCC_ETHMACPTP_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACPTPEN
))

	)

2161 
	#__HAL_RCC_ETH_CLK_DISABLE
() do { \

2162 
	`__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

2163 
	`__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

2164 
	`__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

2165 } 0U)

	)

2178 
	#__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è!ð
RESET
)

	)

2179 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

2180 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

2181 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

2182 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

2183 
	#__HAL_RCC_GPIOI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è!ð
RESET
)

	)

2184 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

2185 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

2186 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è!ð
RESET
)

	)

2187 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è!ð
RESET
)

	)

2189 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

2190 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

2191 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

2192 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

2193 
	#__HAL_RCC_GPIOI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è=ð
RESET
)

	)

2194 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è=ð
RESET
)

	)

2195 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
))=ð
RESET
)

	)

2196 
	#__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è=ð
RESET
)

	)

2197 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

2198 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

2199 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2203 
	#__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è!ð
RESET
)

	)

2204 
	#__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è!ð
RESET
)

	)

2205 
	#__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è!ð
RESET
)

	)

2206 
	#__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è!ð
RESET
)

	)

2207 
	#__HAL_RCC_ETH_IS_CLK_ENABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_ENABLED
() && \

2208 
	`__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
() && \

2209 
	`__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
())

	)

2213 
	#__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è=ð
RESET
)

	)

2214 
	#__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è=ð
RESET
)

	)

2215 
	#__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è=ð
RESET
)

	)

2216 
	#__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è=ð
RESET
)

	)

2217 
	#__HAL_RCC_ETH_IS_CLK_DISABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_DISABLED
() && \

2218 
	`__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
() && \

2219 
	`__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
())

	)

2232 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

2233 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

2234 }0U)

	)

2236 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

2238 
	#__HAL_RCC_RNG_CLK_ENABLE
() do { \

2239 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2240 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

2242 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

2243 
	`UNUSED
(
tm´eg
); \

2244 } 0U)

	)

2245 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

2247 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2248 
	#__HAL_RCC_DCMI_CLK_ENABLE
() do { \

2249 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2250 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

2252 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

2253 
	`UNUSED
(
tm´eg
); \

2254 } 0U)

	)

2255 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

2258 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2259 
	#__HAL_RCC_CRYP_CLK_ENABLE
() do { \

2260 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2261 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

2263 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

2264 
	`UNUSED
(
tm´eg
); \

2265 } 0U)

	)

2266 
	#__HAL_RCC_HASH_CLK_ENABLE
() do { \

2267 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2268 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

2270 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

2271 
	`UNUSED
(
tm´eg
); \

2272 } 0U)

	)

2273 
	#__HAL_RCC_CRYP_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_CRYPEN
))

	)

2274 
	#__HAL_RCC_HASH_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_HASHEN
))

	)

2288 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

2289 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

2291 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

2292 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

2294 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2295 
	#__HAL_RCC_DCMI_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è!ð
RESET
)

	)

2296 
	#__HAL_RCC_DCMI_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è=ð
RESET
)

	)

2299 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2300 
	#__HAL_RCC_CRYP_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è!ð
RESET
)

	)

2301 
	#__HAL_RCC_HASH_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è!ð
RESET
)

	)

2303 
	#__HAL_RCC_CRYP_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è=ð
RESET
)

	)

2304 
	#__HAL_RCC_HASH_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è=ð
RESET
)

	)

2317 
	#__HAL_RCC_FSMC_CLK_ENABLE
() do { \

2318 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2319 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

2321 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

2322 
	`UNUSED
(
tm´eg
); \

2323 } 0U)

	)

2324 
	#__HAL_RCC_FSMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FSMCEN
))

	)

2336 
	#__HAL_RCC_FSMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è!ð
RESET
)

	)

2337 
	#__HAL_RCC_FSMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è=ð
RESET
)

	)

2349 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

2350 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2351 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

2353 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

2354 
	`UNUSED
(
tm´eg
); \

2355 } 0U)

	)

2356 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

2357 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2358 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

2360 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

2361 
	`UNUSED
(
tm´eg
); \

2362 } 0U)

	)

2363 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

2364 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2365 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

2367 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

2368 
	`UNUSED
(
tm´eg
); \

2369 } 0U)

	)

2370 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

2371 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2372 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

2374 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

2375 
	`UNUSED
(
tm´eg
); \

2376 } 0U)

	)

2377 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

2378 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2379 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

2381 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

2382 
	`UNUSED
(
tm´eg
); \

2383 } 0U)

	)

2384 
	#__HAL_RCC_USART3_CLK_ENABLE
() do { \

2385 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2386 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

2388 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

2389 
	`UNUSED
(
tm´eg
); \

2390 } 0U)

	)

2391 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

2392 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2393 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

2395 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

2396 
	`UNUSED
(
tm´eg
); \

2397 } 0U)

	)

2398 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

2399 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2400 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

2402 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

2403 
	`UNUSED
(
tm´eg
); \

2404 } 0U)

	)

2405 
	#__HAL_RCC_CAN1_CLK_ENABLE
() do { \

2406 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2407 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

2409 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

2410 
	`UNUSED
(
tm´eg
); \

2411 } 0U)

	)

2412 
	#__HAL_RCC_CAN2_CLK_ENABLE
() do { \

2413 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2414 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

2416 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

2417 
	`UNUSED
(
tm´eg
); \

2418 } 0U)

	)

2419 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

2420 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2421 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

2423 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

2424 
	`UNUSED
(
tm´eg
); \

2425 } 0U)

	)

2426 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

2427 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2428 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2430 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2431 
	`UNUSED
(
tm´eg
); \

2432 } 0U)

	)

2433 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

2434 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2435 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2437 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2438 
	`UNUSED
(
tm´eg
); \

2439 } 0U)

	)

2440 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

2441 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2442 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2444 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2445 
	`UNUSED
(
tm´eg
); \

2446 } 0U)

	)

2447 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

2448 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2449 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2451 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2452 
	`UNUSED
(
tm´eg
); \

2453 } 0U)

	)

2454 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

2455 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2456 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2458 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2459 
	`UNUSED
(
tm´eg
); \

2460 } 0U)

	)

2461 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

2462 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

2463 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

2464 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

2465 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

2466 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

2467 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

2468 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

2469 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

2470 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

2471 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

2472 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

2473 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

2474 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

2475 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

2476 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

2488 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

2489 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

2490 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

2491 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

2492 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

2493 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

2494 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

2495 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

2496 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

2497 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

2498 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

2499 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

2500 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

2501 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

2502 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

2503 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

2505 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

2506 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

2507 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

2508 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

2509 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

2510 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

2511 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

2512 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

2513 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

2514 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

2515 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

2516 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

2517 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

2518 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

2519 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

2520 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

2532 
	#__HAL_RCC_TIM8_CLK_ENABLE
() do { \

2533 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2534 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

2536 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

2537 
	`UNUSED
(
tm´eg
); \

2538 } 0U)

	)

2539 
	#__HAL_RCC_ADC2_CLK_ENABLE
() do { \

2540 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2541 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

2543 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

2544 
	`UNUSED
(
tm´eg
); \

2545 } 0U)

	)

2546 
	#__HAL_RCC_ADC3_CLK_ENABLE
() do { \

2547 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2548 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

2550 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

2551 
	`UNUSED
(
tm´eg
); \

2552 } 0U)

	)

2553 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

2554 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2555 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2557 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2558 
	`UNUSED
(
tm´eg
); \

2559 } 0U)

	)

2560 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

2561 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2562 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2564 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2565 
	`UNUSED
(
tm´eg
); \

2566 } 0U)

	)

2567 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

2568 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2569 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2571 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2572 
	`UNUSED
(
tm´eg
); \

2573 } 0U)

	)

2575 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

2576 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

2577 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

2578 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

2579 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

2580 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

2592 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

2593 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

2594 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

2595 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

2596 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

2597 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

2599 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

2600 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

2601 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

2602 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

2603 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

2604 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

2613 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

2614 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

2615 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

2616 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

2617 
	#__HAL_RCC_GPIOI_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOIRST
))

	)

2618 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_ETHMACRST
))

	)

2619 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

2620 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

2622 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

2623 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

2624 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

2625 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

2626 
	#__HAL_RCC_GPIOI_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOIRST
))

	)

2627 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_ETHMACRST
))

	)

2628 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

2629 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

2638 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

2639 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

2641 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2642 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

2643 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

2646 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2647 
	#__HAL_RCC_CRYP_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_CRYPRST
))

	)

2648 
	#__HAL_RCC_HASH_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_HASHRST
))

	)

2650 
	#__HAL_RCC_CRYP_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_CRYPRST
))

	)

2651 
	#__HAL_RCC_HASH_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_HASHRST
))

	)

2654 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

2655 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

2657 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

2658 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

2667 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

2668 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

2670 
	#__HAL_RCC_FSMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FSMCRST
))

	)

2671 
	#__HAL_RCC_FSMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FSMCRST
))

	)

2680 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

2681 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

2682 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

2683 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

2684 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

2685 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

2686 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

2687 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

2688 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

2689 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

2690 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

2691 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

2692 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

2693 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

2694 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

2695 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

2697 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

2698 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

2699 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

2700 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

2701 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

2702 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

2703 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

2704 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

2705 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

2706 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

2707 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

2708 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

2709 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

2710 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

2711 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

2712 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

2721 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

2722 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

2723 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

2724 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

2726 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

2727 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

2728 
	#__HAL_RCC_TIM10_RELEASE_RESET
()(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

2729 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

2742 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2743 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2744 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

2745 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

2746 
	#__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOILPEN
))

	)

2747 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

2748 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

2749 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

2750 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

2751 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

2752 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

2753 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

2754 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

2755 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2756 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2757 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2759 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2760 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2761 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

2762 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

2763 
	#__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOILPEN
))

	)

2764 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

2765 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

2766 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

2767 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

2768 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

2769 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

2770 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

2771 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

2772 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2773 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2774 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2787 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2788 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2790 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

2791 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

2793 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2794 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

2795 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

2798 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2799 
	#__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_CRYPLPEN
))

	)

2800 
	#__HAL_RCC_HASH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_HASHLPEN
))

	)

2802 
	#__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_CRYPLPEN
))

	)

2803 
	#__HAL_RCC_HASH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_HASHLPEN
))

	)

2817 
	#__HAL_RCC_FSMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FSMCLPEN
))

	)

2818 
	#__HAL_RCC_FSMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FSMCLPEN
))

	)

2831 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

2832 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

2833 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

2834 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

2835 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

2836 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

2837 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

2838 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

2839 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

2840 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

2841 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

2842 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

2843 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

2844 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

2845 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

2846 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

2848 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

2849 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

2850 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

2851 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

2852 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

2853 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

2854 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

2855 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

2856 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

2857 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

2858 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

2859 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

2860 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

2861 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

2862 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

2863 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

2876 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

2877 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

2878 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

2879 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

2880 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

2881 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

2883 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

2884 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

2885 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

2886 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

2887 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

2888 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

2896 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

2904 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

2905 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2906 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2908 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2909 
	`UNUSED
(
tm´eg
); \

2910 } 0U)

	)

2911 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

2912 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2913 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2915 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2916 
	`UNUSED
(
tm´eg
); \

2917 } 0U)

	)

2918 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

2919 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2920 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2922 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2923 
	`UNUSED
(
tm´eg
); \

2924 } 0U)

	)

2925 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

2926 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2927 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2929 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2930 
	`UNUSED
(
tm´eg
); \

2931 } 0U)

	)

2933 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

2934 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

2935 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

2936 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

2948 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

2949 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

2950 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

2951 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

2953 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

2954 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

2955 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

2956 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

2968 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

2969 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

2970 }0U)

	)

2972 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

2984 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

2985 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

2997 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

2998 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2999 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3001 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3002 
	`UNUSED
(
tm´eg
); \

3003 } 0U)

	)

3004 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

3005 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3006 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3008 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3009 
	`UNUSED
(
tm´eg
); \

3010 } 0U)

	)

3011 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

3012 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3013 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3015 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3016 
	`UNUSED
(
tm´eg
); \

3017 } 0U)

	)

3018 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

3019 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3020 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3022 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3023 
	`UNUSED
(
tm´eg
); \

3024 } 0U)

	)

3025 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

3026 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3027 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3029 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3030 
	`UNUSED
(
tm´eg
); \

3031 } 0U)

	)

3032 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

3033 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

3034 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

3035 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

3036 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

3048 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

3049 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

3050 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

3051 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

3052 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

3054 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

3055 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

3056 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

3057 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

3058 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

3070 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

3071 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3072 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3074 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3075 
	`UNUSED
(
tm´eg
); \

3076 } 0U)

	)

3077 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

3078 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3079 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3081 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3082 
	`UNUSED
(
tm´eg
); \

3083 } 0U)

	)

3084 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

3085 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3086 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3088 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3089 
	`UNUSED
(
tm´eg
); \

3090 } 0U)

	)

3092 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

3093 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

3094 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

3106 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

3107 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

3108 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

3110 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

3111 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

3112 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

3120 
	#__HAL_RCC_AHB1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 = 0xFFFFFFFFU)

	)

3121 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

3122 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

3123 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3125 
	#__HAL_RCC_AHB1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 = 0x00U)

	)

3126 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

3127 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

3128 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3137 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

3138 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

3140 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

3141 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

3150 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFFU)

	)

3151 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

3152 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

3153 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

3154 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

3155 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

3157 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00U)

	)

3158 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

3159 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

3160 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

3161 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

3162 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

3171 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

3172 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

3173 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

3174 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

3176 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00U)

	)

3177 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

3178 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

3179 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

3188 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

3189 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

3202 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3203 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3204 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3205 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3206 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3208 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3209 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3210 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3211 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3212 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3225 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3227 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3240 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

3241 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

3242 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

3243 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

3244 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

3246 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

3247 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

3248 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

3249 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

3250 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

3263 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

3264 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

3265 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

3267 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

3268 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

3269 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

3277 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

3285 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

3286 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3287 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3289 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3290 
	`UNUSED
(
tm´eg
); \

3291 } 0U)

	)

3292 
	#__HAL_RCC_RNG_CLK_ENABLE
() do { \

3293 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3294 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_RNGEN
);\

3296 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_RNGEN
);\

3297 
	`UNUSED
(
tm´eg
); \

3298 } 0U)

	)

3299 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

3300 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_RNGEN
))

	)

3312 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

3313 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_RNGEN
)è!ð
RESET
)

	)

3315 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

3316 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_RNGEN
)è=ð
RESET
)

	)

3325 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

3326 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3327 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

3329 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

3330 
	`UNUSED
(
tm´eg
); \

3331 } 0U)

	)

3332 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
() do { \

3333 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3334 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

3336 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

3337 
	`UNUSED
(
tm´eg
); \

3338 } 0U)

	)

3339 
	#__HAL_RCC_RTCAPB_CLK_ENABLE
() do { \

3340 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3341 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

3343 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

3344 
	`UNUSED
(
tm´eg
); \

3345 } 0U)

	)

3346 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
() do { \

3347 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3348 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

3350 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

3351 
	`UNUSED
(
tm´eg
); \

3352 } 0U)

	)

3353 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

3354 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3355 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

3357 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

3358 
	`UNUSED
(
tm´eg
); \

3359 } 0U)

	)

3361 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

3362 
	#__HAL_RCC_RTCAPB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_RTCAPBEN
))

	)

3363 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_LPTIM1EN
))

	)

3364 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

3365 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

3377 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

3378 
	#__HAL_RCC_RTCAPB_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è!ð
RESET
)

	)

3379 
	#__HAL_RCC_LPTIM1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è!ð
RESET
)

	)

3380 
	#__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è!ð
RESET
)

	)

3381 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

3383 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

3384 
	#__HAL_RCC_RTCAPB_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è=ð
RESET
)

	)

3385 
	#__HAL_RCC_LPTIM1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è=ð
RESET
)

	)

3386 
	#__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è=ð
RESET
)

	)

3387 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

3396 
	#__HAL_RCC_SPI5_CLK_ENABLE
() do { \

3397 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3398 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3400 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3401 
	`UNUSED
(
tm´eg
); \

3402 } 0U)

	)

3403 
	#__HAL_RCC_EXTIT_CLK_ENABLE
() do { \

3404 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3405 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

3407 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

3408 
	`UNUSED
(
tm´eg
); \

3409 } 0U)

	)

3410 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

3411 
	#__HAL_RCC_EXTIT_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_EXTITEN
))

	)

3423 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

3424 
	#__HAL_RCC_EXTIT_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è!ð
RESET
)

	)

3426 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

3427 
	#__HAL_RCC_EXTIT_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è=ð
RESET
)

	)

3436 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3437 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_RNGRST
))

	)

3438 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3439 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_RNGRST
))

	)

3448 
	#__HAL_RCC_AHB2_FORCE_RESET
()

	)

3449 
	#__HAL_RCC_AHB2_RELEASE_RESET
()

	)

3458 
	#__HAL_RCC_AHB3_FORCE_RESET
()

	)

3459 
	#__HAL_RCC_AHB3_RELEASE_RESET
()

	)

3468 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

3469 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_LPTIM1RST
))

	)

3470 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

3471 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

3473 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

3474 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_LPTIM1RST
))

	)

3475 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

3476 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

3485 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

3486 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

3499 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_RNGLPEN
))

	)

3500 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3501 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3502 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3504 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_RNGLPEN
))

	)

3505 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3506 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3507 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3516 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

3517 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

3518 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

3519 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

3520 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

3522 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

3523 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

3524 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

3525 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

3526 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

3535 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

3536 
	#__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_EXTITLPEN
))

	)

3537 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

3538 
	#__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_EXTITLPEN
))

	)

3547 #ià
defšed
(
STM32F411xE
)

3555 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

3556 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3557 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3559 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3560 
	`UNUSED
(
tm´eg
); \

3561 } 0U)

	)

3562 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

3563 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3564 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3566 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3567 
	`UNUSED
(
tm´eg
); \

3568 } 0U)

	)

3569 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

3570 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3571 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3573 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3574 
	`UNUSED
(
tm´eg
); \

3575 } 0U)

	)

3576 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

3577 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3578 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3580 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3581 
	`UNUSED
(
tm´eg
); \

3582 } 0U)

	)

3583 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

3584 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

3585 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

3586 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

3598 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

3599 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

3600 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

3601 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

3603 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

3604 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

3605 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

3606 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

3618 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

3619 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

3620 }0U)

	)

3622 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

3634 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

3635 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

3647 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

3648 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3649 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3651 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3652 
	`UNUSED
(
tm´eg
); \

3653 } 0U)

	)

3654 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

3655 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3656 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3658 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3659 
	`UNUSED
(
tm´eg
); \

3660 } 0U)

	)

3661 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

3662 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3663 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3665 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3666 
	`UNUSED
(
tm´eg
); \

3667 } 0U)

	)

3668 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

3669 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3670 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3672 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3673 
	`UNUSED
(
tm´eg
); \

3674 } 0U)

	)

3675 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

3676 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3677 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3679 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3680 
	`UNUSED
(
tm´eg
); \

3681 } 0U)

	)

3682 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

3683 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

3684 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

3685 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

3686 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

3698 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

3699 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

3700 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

3701 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

3702 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

3704 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

3705 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

3706 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

3707 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

3708 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

3717 
	#__HAL_RCC_SPI5_CLK_ENABLE
() do { \

3718 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3719 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3721 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3722 
	`UNUSED
(
tm´eg
); \

3723 } 0U)

	)

3724 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

3725 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3726 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3728 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3729 
	`UNUSED
(
tm´eg
); \

3730 } 0U)

	)

3731 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

3732 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3733 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3735 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3736 
	`UNUSED
(
tm´eg
); \

3737 } 0U)

	)

3738 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

3739 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3740 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3742 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3743 
	`UNUSED
(
tm´eg
); \

3744 } 0U)

	)

3745 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

3746 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

3747 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

3748 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

3760 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

3761 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

3762 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

3763 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

3765 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

3766 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

3767 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

3768 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

3777 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

3778 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

3779 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3781 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

3782 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

3783 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3792 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

3793 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

3795 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

3796 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

3805 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

3806 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

3815 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

3816 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

3817 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

3818 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

3819 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

3821 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

3822 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

3823 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

3824 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

3825 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

3834 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

3835 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

3836 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

3837 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

3839 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

3840 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

3841 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

3842 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

3855 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3856 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3857 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3858 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3859 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3861 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3862 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3863 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3864 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3865 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3878 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3879 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3888 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

3889 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

3890 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

3891 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

3892 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

3894 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

3895 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

3896 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

3897 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

3898 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

3907 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

3908 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

3909 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

3910 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

3912 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

3913 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

3914 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

3915 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

3923 #ià
defšed
(
STM32F446xx
)

3931 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
() do { \

3932 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3933 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

3935 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

3936 
	`UNUSED
(
tm´eg
); \

3937 } 0U)

	)

3938 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

3939 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3940 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3942 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3943 
	`UNUSED
(
tm´eg
); \

3944 } 0U)

	)

3945 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

3946 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3947 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3949 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3950 
	`UNUSED
(
tm´eg
); \

3951 } 0U)

	)

3952 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

3953 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3954 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3956 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3957 
	`UNUSED
(
tm´eg
); \

3958 } 0U)

	)

3959 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

3960 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3961 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3963 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3964 
	`UNUSED
(
tm´eg
); \

3965 } 0U)

	)

3966 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

3967 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3968 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

3970 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

3971 
	`UNUSED
(
tm´eg
); \

3972 } 0U)

	)

3973 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

3974 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3975 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

3977 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

3978 
	`UNUSED
(
tm´eg
); \

3979 } 0U)

	)

3980 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
() do { \

3981 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3982 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

3984 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

3985 
	`UNUSED
(
tm´eg
); \

3986 } 0U)

	)

3987 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
() do { \

3988 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3989 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

3991 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

3992 
	`UNUSED
(
tm´eg
); \

3993 } 0U)

	)

3994 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

3995 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

3996 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

3997 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

3998 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

3999 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

4000 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

4001 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

4002 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

4014 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

4015 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

4016 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

4017 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

4018 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è!ð
RESET
)

	)

4019 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è!ð
RESET
)

	)

4020 
	#__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è!ð
RESET
)

	)

4021 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
))!ð
RESET
)

	)

4022 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

4024 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

4025 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

4026 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

4027 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

4028 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è=ð
RESET
)

	)

4029 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è=ð
RESET
)

	)

4030 
	#__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è=ð
RESET
)

	)

4031 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

4032 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

4044 
	#__HAL_RCC_DCMI_CLK_ENABLE
() do { \

4045 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4046 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

4048 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

4049 
	`UNUSED
(
tm´eg
); \

4050 } 0U)

	)

4051 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

4052 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

4053 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

4054 }0U)

	)

4056 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

4058 
	#__HAL_RCC_RNG_CLK_ENABLE
() do { \

4059 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4060 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4062 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4063 
	`UNUSED
(
tm´eg
); \

4064 } 0U)

	)

4065 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

4077 
	#__HAL_RCC_DCMI_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è!ð
RESET
)

	)

4078 
	#__HAL_RCC_DCMI_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è=ð
RESET
)

	)

4080 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

4081 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

4083 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

4084 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

4096 
	#__HAL_RCC_FMC_CLK_ENABLE
() do { \

4097 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4098 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

4100 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

4101 
	`UNUSED
(
tm´eg
); \

4102 } 0U)

	)

4103 
	#__HAL_RCC_QSPI_CLK_ENABLE
() do { \

4104 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4105 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4107 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4108 
	`UNUSED
(
tm´eg
); \

4109 } 0U)

	)

4111 
	#__HAL_RCC_FMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FMCEN
))

	)

4112 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

4124 
	#__HAL_RCC_FMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è!ð
RESET
)

	)

4125 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è!ð
RESET
)

	)

4127 
	#__HAL_RCC_FMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è=ð
RESET
)

	)

4128 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è=ð
RESET
)

	)

4140 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

4141 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4142 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4144 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4145 
	`UNUSED
(
tm´eg
); \

4146 } 0U)

	)

4147 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

4148 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4149 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4151 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4152 
	`UNUSED
(
tm´eg
); \

4153 } 0U)

	)

4154 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

4155 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4156 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4158 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4159 
	`UNUSED
(
tm´eg
); \

4160 } 0U)

	)

4161 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

4162 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4163 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4165 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4166 
	`UNUSED
(
tm´eg
); \

4167 } 0U)

	)

4168 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

4169 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4170 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4172 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4173 
	`UNUSED
(
tm´eg
); \

4174 } 0U)

	)

4175 
	#__HAL_RCC_SPDIFRX_CLK_ENABLE
() do { \

4176 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4177 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPDIFRXEN
);\

4179 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPDIFRXEN
);\

4180 
	`UNUSED
(
tm´eg
); \

4181 } 0U)

	)

4182 
	#__HAL_RCC_USART3_CLK_ENABLE
() do { \

4183 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4184 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4186 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4187 
	`UNUSED
(
tm´eg
); \

4188 } 0U)

	)

4189 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

4190 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4191 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4193 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4194 
	`UNUSED
(
tm´eg
); \

4195 } 0U)

	)

4196 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

4197 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4198 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4200 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4201 
	`UNUSED
(
tm´eg
); \

4202 } 0U)

	)

4203 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
() do { \

4204 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4205 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4207 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4208 
	`UNUSED
(
tm´eg
); \

4209 } 0U)

	)

4210 
	#__HAL_RCC_CAN1_CLK_ENABLE
() do { \

4211 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4212 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

4214 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

4215 
	`UNUSED
(
tm´eg
); \

4216 } 0U)

	)

4217 
	#__HAL_RCC_CAN2_CLK_ENABLE
() do { \

4218 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4219 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

4221 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

4222 
	`UNUSED
(
tm´eg
); \

4223 } 0U)

	)

4224 
	#__HAL_RCC_CEC_CLK_ENABLE
() do { \

4225 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4226 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

4228 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

4229 
	`UNUSED
(
tm´eg
); \

4230 } 0U)

	)

4231 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

4232 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4233 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

4235 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

4236 
	`UNUSED
(
tm´eg
); \

4237 } 0U)

	)

4238 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

4239 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4240 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

4242 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

4243 
	`UNUSED
(
tm´eg
); \

4244 } 0U)

	)

4245 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

4246 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4247 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

4249 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

4250 
	`UNUSED
(
tm´eg
); \

4251 } 0U)

	)

4252 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

4253 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4254 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

4256 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

4257 
	`UNUSED
(
tm´eg
); \

4258 } 0U)

	)

4259 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

4260 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4261 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

4263 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

4264 
	`UNUSED
(
tm´eg
); \

4265 } 0U)

	)

4266 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

4267 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4268 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

4270 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

4271 
	`UNUSED
(
tm´eg
); \

4272 } 0U)

	)

4273 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

4274 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

4275 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

4276 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

4277 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

4278 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

4279 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

4280 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

4281 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

4282 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

4283 
	#__HAL_RCC_SPDIFRX_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPDIFRXEN
))

	)

4284 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

4285 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

4286 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

4287 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

4288 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

4289 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

4290 
	#__HAL_RCC_CEC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CECEN
))

	)

4291 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

4303 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

4304 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

4305 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

4306 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

4307 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

4308 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

4309 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

4310 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

4311 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

4312 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

4313 
	#__HAL_RCC_SPDIFRX_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPDIFRXEN
)è!ð
RESET
)

	)

4314 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

4315 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

4316 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

4317 
	#__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è!ð
RESET
)

	)

4318 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

4319 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

4320 
	#__HAL_RCC_CEC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è!ð
RESET
)

	)

4321 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

4323 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

4324 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

4325 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

4326 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

4327 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

4328 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

4329 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

4330 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

4331 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

4332 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

4333 
	#__HAL_RCC_SPDIFRX_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPDIFRXEN
)è=ð
RESET
)

	)

4334 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

4335 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

4336 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

4337 
	#__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è=ð
RESET
)

	)

4338 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

4339 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

4340 
	#__HAL_RCC_CEC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è=ð
RESET
)

	)

4341 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

4353 
	#__HAL_RCC_TIM8_CLK_ENABLE
() do { \

4354 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4355 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

4357 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

4358 
	`UNUSED
(
tm´eg
); \

4359 } 0U)

	)

4360 
	#__HAL_RCC_ADC2_CLK_ENABLE
() do { \

4361 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4362 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

4364 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

4365 
	`UNUSED
(
tm´eg
); \

4366 } 0U)

	)

4367 
	#__HAL_RCC_ADC3_CLK_ENABLE
() do { \

4368 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4369 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

4371 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

4372 
	`UNUSED
(
tm´eg
); \

4373 } 0U)

	)

4374 
	#__HAL_RCC_SAI1_CLK_ENABLE
() do { \

4375 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4376 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

4378 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

4379 
	`UNUSED
(
tm´eg
); \

4380 } 0U)

	)

4381 
	#__HAL_RCC_SAI2_CLK_ENABLE
() do { \

4382 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4383 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI2EN
);\

4385 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI2EN
);\

4386 
	`UNUSED
(
tm´eg
); \

4387 } 0U)

	)

4388 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

4389 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4390 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

4392 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

4393 
	`UNUSED
(
tm´eg
); \

4394 } 0U)

	)

4395 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

4396 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4397 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

4399 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

4400 
	`UNUSED
(
tm´eg
); \

4401 } 0U)

	)

4402 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

4403 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4404 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

4406 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

4407 
	`UNUSED
(
tm´eg
); \

4408 } 0U)

	)

4409 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

4410 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

4411 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

4412 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

4413 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

4414 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

4415 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

4416 
	#__HAL_RCC_SAI2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI2EN
))

	)

4428 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

4429 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

4430 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

4431 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

4432 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

4433 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

4434 
	#__HAL_RCC_SAI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è!ð
RESET
)

	)

4435 
	#__HAL_RCC_SAI2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI2EN
)è!ð
RESET
)

	)

4437 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

4438 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

4439 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

4440 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

4441 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

4442 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

4443 
	#__HAL_RCC_SAI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è=ð
RESET
)

	)

4444 
	#__HAL_RCC_SAI2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI2EN
)è=ð
RESET
)

	)

4453 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

4454 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

4455 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

4456 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

4457 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

4458 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

4460 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

4461 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

4462 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

4463 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

4464 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

4465 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

4474 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

4475 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

4476 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

4477 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

4479 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

4480 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

4481 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

4482 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

4491 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

4492 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

4494 
	#__HAL_RCC_FMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FMCRST
))

	)

4495 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

4497 
	#__HAL_RCC_FMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FMCRST
))

	)

4498 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

4507 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

4508 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

4509 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

4510 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

4511 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

4512 
	#__HAL_RCC_SPDIFRX_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPDIFRXRST
))

	)

4513 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

4514 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

4515 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

4516 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

4517 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

4518 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

4519 
	#__HAL_RCC_CEC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CECRST
))

	)

4520 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

4521 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

4522 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

4523 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

4524 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

4525 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

4527 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

4528 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

4529 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

4530 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

4531 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

4532 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

4533 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

4534 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

4535 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

4536 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

4537 
	#__HAL_RCC_SPDIFRX_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPDIFRXRST
))

	)

4538 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

4539 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

4540 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

4541 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

4542 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

4543 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

4544 
	#__HAL_RCC_CEC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CECRST
))

	)

4545 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

4554 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

4555 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

4556 
	#__HAL_RCC_SAI2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI2RST
))

	)

4557 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

4558 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

4559 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

4561 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

4562 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

4563 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

4564 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

4565 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

4566 
	#__HAL_RCC_SAI2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI2RST
))

	)

4579 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

4580 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

4581 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

4582 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

4583 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

4584 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

4585 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

4586 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

4587 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

4588 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

4589 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

4591 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

4592 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

4593 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

4594 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

4595 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

4596 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

4597 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

4598 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

4599 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

4600 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

4601 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

4614 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

4615 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

4617 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

4618 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

4620 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

4621 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

4634 
	#__HAL_RCC_FMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FMCLPEN
))

	)

4635 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

4637 
	#__HAL_RCC_FMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FMCLPEN
))

	)

4638 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

4651 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

4652 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

4653 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

4654 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

4655 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

4656 
	#__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPDIFRXLPEN
))

	)

4657 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

4658 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

4659 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

4660 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

4661 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

4662 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

4663 
	#__HAL_RCC_CEC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CECLPEN
))

	)

4664 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

4665 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

4666 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

4667 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

4668 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

4669 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

4671 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

4672 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

4673 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

4674 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

4675 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

4676 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

4677 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

4678 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

4679 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

4680 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

4681 
	#__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPDIFRXLPEN
))

	)

4682 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

4683 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

4684 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

4685 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

4686 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

4687 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

4688 
	#__HAL_RCC_CEC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CECLPEN
))

	)

4689 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

4702 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

4703 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

4704 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

4705 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

4706 
	#__HAL_RCC_SAI2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI2LPEN
))

	)

4707 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

4708 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

4709 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

4711 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

4712 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

4713 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

4714 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

4715 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

4716 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

4717 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

4718 
	#__HAL_RCC_SAI2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI2LPEN
))

	)

4727 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4735 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

4736 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4737 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

4739 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

4740 
	`UNUSED
(
tm´eg
); \

4741 } 0U)

	)

4742 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

4743 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4744 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

4746 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

4747 
	`UNUSED
(
tm´eg
); \

4748 } 0U)

	)

4749 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

4750 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4751 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

4753 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

4754 
	`UNUSED
(
tm´eg
); \

4755 } 0U)

	)

4756 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

4757 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4758 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

4760 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

4761 
	`UNUSED
(
tm´eg
); \

4762 } 0U)

	)

4763 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

4764 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4765 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

4767 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

4768 
	`UNUSED
(
tm´eg
); \

4769 } 0U)

	)

4771 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

4772 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

4773 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

4774 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

4775 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

4787 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

4788 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

4789 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

4790 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

4791 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

4793 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

4794 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

4795 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

4796 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

4797 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

4809 #ià
defšed
(
STM32F423xx
)

4810 
	#__HAL_RCC_AES_CLK_ENABLE
() do { \

4811 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4812 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_AESEN
);\

4814 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_AESEN
);\

4815 
	`UNUSED
(
tm´eg
); \

4816 } 0U)

	)

4818 
	#__HAL_RCC_AES_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_AESEN
))

	)

4821 
	#__HAL_RCC_RNG_CLK_ENABLE
() do { \

4822 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4823 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4825 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4826 
	`UNUSED
(
tm´eg
); \

4827 } 0U)

	)

4828 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

4830 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

4831 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

4832 }0U)

	)

4834 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

4846 #ià
defšed
(
STM32F423xx
)

4847 
	#__HAL_RCC_AES_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_AESEN
)è!ð
RESET
)

	)

4848 
	#__HAL_RCC_AES_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_AESEN
)è=ð
RESET
)

	)

4851 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

4852 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

4854 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

4855 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

4867 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4868 
	#__HAL_RCC_FSMC_CLK_ENABLE
() do { \

4869 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4870 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

4872 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

4873 
	`UNUSED
(
tm´eg
); \

4874 } 0U)

	)

4875 
	#__HAL_RCC_QSPI_CLK_ENABLE
() do { \

4876 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4877 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4879 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4880 
	`UNUSED
(
tm´eg
); \

4881 } 0U)

	)

4883 
	#__HAL_RCC_FSMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FSMCEN
))

	)

4884 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

4897 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4898 
	#__HAL_RCC_FSMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è!ð
RESET
)

	)

4899 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è!ð
RESET
)

	)

4901 
	#__HAL_RCC_FSMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è=ð
RESET
)

	)

4902 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è=ð
RESET
)

	)

4916 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

4917 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4918 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4920 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4921 
	`UNUSED
(
tm´eg
); \

4922 } 0U)

	)

4923 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

4924 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4925 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4927 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4928 
	`UNUSED
(
tm´eg
); \

4929 } 0U)

	)

4930 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

4931 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4932 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4934 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4935 
	`UNUSED
(
tm´eg
); \

4936 } 0U)

	)

4937 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

4938 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4939 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4941 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4942 
	`UNUSED
(
tm´eg
); \

4943 } 0U)

	)

4944 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

4945 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4946 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4948 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4949 
	`UNUSED
(
tm´eg
); \

4950 } 0U)

	)

4951 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

4952 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
() do { \

4953 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4954 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

4956 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

4957 
	`UNUSED
(
tm´eg
); \

4958 } 0U)

	)

4960 
	#__HAL_RCC_RTCAPB_CLK_ENABLE
() do { \

4961 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4962 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

4964 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

4965 
	`UNUSED
(
tm´eg
); \

4966 } 0U)

	)

4967 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4968 
	#__HAL_RCC_USART3_CLK_ENABLE
() do { \

4969 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4970 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4972 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4973 
	`UNUSED
(
tm´eg
); \

4974 } 0U)

	)

4977 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

4978 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

4979 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4980 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4982 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4983 
	`UNUSED
(
tm´eg
); \

4984 } 0U)

	)

4985 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

4986 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4987 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4989 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4990 
	`UNUSED
(
tm´eg
); \

4991 } 0U)

	)

4994 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
() do { \

4995 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4996 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4998 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4999 
	`UNUSED
(
tm´eg
); \

5000 } 0U)

	)

5001 
	#__HAL_RCC_CAN1_CLK_ENABLE
() do { \

5002 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5003 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

5005 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

5006 
	`UNUSED
(
tm´eg
); \

5007 } 0U)

	)

5008 
	#__HAL_RCC_CAN2_CLK_ENABLE
() do { \

5009 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5010 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

5012 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

5013 
	`UNUSED
(
tm´eg
); \

5014 } 0U)

	)

5015 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5016 
	#__HAL_RCC_CAN3_CLK_ENABLE
() do { \

5017 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5018 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN3EN
);\

5020 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN3EN
);\

5021 
	`UNUSED
(
tm´eg
); \

5022 } 0U)

	)

5024 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

5025 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5026 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

5028 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

5029 
	`UNUSED
(
tm´eg
); \

5030 } 0U)

	)

5031 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

5032 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5033 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

5035 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

5036 
	`UNUSED
(
tm´eg
); \

5037 } 0U)

	)

5038 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

5039 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5040 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

5042 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

5043 
	`UNUSED
(
tm´eg
); \

5044 } 0U)

	)

5045 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

5046 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5047 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

5049 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

5050 
	`UNUSED
(
tm´eg
); \

5051 } 0U)

	)

5052 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

5053 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5054 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

5056 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

5057 
	`UNUSED
(
tm´eg
); \

5058 } 0U)

	)

5059 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5060 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

5061 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5062 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

5064 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

5065 
	`UNUSED
(
tm´eg
); \

5066 } 0U)

	)

5067 
	#__HAL_RCC_UART7_CLK_ENABLE
() do { \

5068 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5069 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

5071 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

5072 
	`UNUSED
(
tm´eg
); \

5073 } 0U)

	)

5074 
	#__HAL_RCC_UART8_CLK_ENABLE
() do { \

5075 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5076 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

5078 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

5079 
	`UNUSED
(
tm´eg
); \

5080 } 0U)

	)

5083 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

5084 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

5085 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

5086 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

5087 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

5088 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

5089 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

5090 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

5091 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5092 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_LPTIM1EN
))

	)

5094 
	#__HAL_RCC_RTCAPB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_RTCAPBEN
))

	)

5095 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

5096 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5097 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

5099 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5100 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

5101 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

5103 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

5104 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

5105 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

5106 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

5107 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5108 
	#__HAL_RCC_CAN3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN3EN
))

	)

5109 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

5110 
	#__HAL_RCC_UART7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART7EN
))

	)

5111 
	#__HAL_RCC_UART8_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART8EN
))

	)

5125 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

5126 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

5127 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

5128 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

5129 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

5130 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

5131 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

5132 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

5133 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5134 
	#__HAL_RCC_LPTIM1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è!ð
RESET
)

	)

5136 
	#__HAL_RCC_RTCAPB_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è!ð
RESET
)

	)

5137 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

5138 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5139 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

5141 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5142 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

5143 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

5145 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

5146 
	#__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è!ð
RESET
)

	)

5147 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
))!ð
RESET
)

	)

5148 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

5149 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5150 
	#__HAL_RCC_CAN3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN3EN
)è!ð
RESET
)

	)

5151 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

5152 
	#__HAL_RCC_UART7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è!ð
RESET
)

	)

5153 
	#__HAL_RCC_UART8_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è!ð
RESET
)

	)

5156 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

5157 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

5158 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

5159 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

5160 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

5161 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

5162 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

5163 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

5164 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5165 
	#__HAL_RCC_LPTIM1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è=ð
RESET
)

	)

5167 
	#__HAL_RCC_RTCAPB_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è=ð
RESET
)

	)

5168 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

5169 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5170 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

5172 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5173 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

5174 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

5176 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

5177 
	#__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è=ð
RESET
)

	)

5178 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

5179 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

5180 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5181 
	#__HAL_RCC_CAN3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN3EN
)è=ð
RESET
)

	)

5182 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

5183 
	#__HAL_RCC_UART7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è=ð
RESET
)

	)

5184 
	#__HAL_RCC_UART8_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è=ð
RESET
)

	)

5196 
	#__HAL_RCC_TIM8_CLK_ENABLE
() do { \

5197 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5198 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

5200 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

5201 
	`UNUSED
(
tm´eg
); \

5202 } 0U)

	)

5203 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5204 
	#__HAL_RCC_UART9_CLK_ENABLE
() do { \

5205 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5206 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART9EN
);\

5208 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART9EN
);\

5209 
	`UNUSED
(
tm´eg
); \

5210 } 0U)

	)

5211 
	#__HAL_RCC_UART10_CLK_ENABLE
() do { \

5212 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5213 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART10EN
);\

5215 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART10EN
);\

5216 
	`UNUSED
(
tm´eg
); \

5217 } 0U)

	)

5219 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

5220 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5221 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

5223 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

5224 
	`UNUSED
(
tm´eg
); \

5225 } 0U)

	)

5226 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

5227 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5228 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

5230 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

5231 
	`UNUSED
(
tm´eg
); \

5232 } 0U)

	)

5233 
	#__HAL_RCC_EXTIT_CLK_ENABLE
() do { \

5234 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5235 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

5237 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

5238 
	`UNUSED
(
tm´eg
); \

5239 } 0U)

	)

5240 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

5241 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5242 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

5244 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

5245 
	`UNUSED
(
tm´eg
); \

5246 } 0U)

	)

5247 
	#__HAL_RCC_SPI5_CLK_ENABLE
() do { \

5248 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5249 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

5251 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

5252 
	`UNUSED
(
tm´eg
); \

5253 } 0U)

	)

5254 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5255 
	#__HAL_RCC_SAI1_CLK_ENABLE
() do { \

5256 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5257 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

5259 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

5260 
	`UNUSED
(
tm´eg
); \

5261 } 0U)

	)

5263 
	#__HAL_RCC_DFSDM1_CLK_ENABLE
() do { \

5264 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5265 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM1EN
);\

5267 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM1EN
);\

5268 
	`UNUSED
(
tm´eg
); \

5269 } 0U)

	)

5270 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5271 
	#__HAL_RCC_DFSDM2_CLK_ENABLE
() do { \

5272 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5273 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM2EN
);\

5275 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM2EN
);\

5276 
	`UNUSED
(
tm´eg
); \

5277 } 0U)

	)

5280 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

5281 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5282 
	#__HAL_RCC_UART9_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_UART9EN
))

	)

5283 
	#__HAL_RCC_UART10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_UART10EN
))

	)

5285 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

5286 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

5287 
	#__HAL_RCC_EXTIT_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_EXTITEN
))

	)

5288 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

5289 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

5290 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5291 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

5293 
	#__HAL_RCC_DFSDM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DFSDM1EN
))

	)

5294 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5295 
	#__HAL_RCC_DFSDM2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DFSDM2EN
))

	)

5308 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

5309 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5310 
	#__HAL_RCC_UART9_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART9EN
)è!ð
RESET
)

	)

5311 
	#__HAL_RCC_UART10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART10EN
)è!ð
RESET
)

	)

5313 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

5314 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

5315 
	#__HAL_RCC_EXTIT_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è!ð
RESET
)

	)

5316 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

5317 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

5318 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5319 
	#__HAL_RCC_SAI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è!ð
RESET
)

	)

5321 
	#__HAL_RCC_DFSDM1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM1EN
)è!ð
RESET
)

	)

5322 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5323 
	#__HAL_RCC_DFSDM2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM2EN
)è!ð
RESET
)

	)

5326 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

5327 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5328 
	#__HAL_RCC_UART9_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART9EN
)è=ð
RESET
)

	)

5329 
	#__HAL_RCC_UART10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART10EN
)è=ð
RESET
)

	)

5331 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

5332 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

5333 
	#__HAL_RCC_EXTIT_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è=ð
RESET
)

	)

5334 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

5335 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

5336 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5337 
	#__HAL_RCC_SAI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è=ð
RESET
)

	)

5339 
	#__HAL_RCC_DFSDM1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM1EN
)è=ð
RESET
)

	)

5340 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5341 
	#__HAL_RCC_DFSDM2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM2EN
)è=ð
RESET
)

	)

5351 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

5352 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

5353 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

5354 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

5355 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

5357 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

5358 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

5359 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

5360 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

5361 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

5370 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

5371 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

5373 #ià
defšed
(
STM32F423xx
)

5374 
	#__HAL_RCC_AES_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_AESRST
))

	)

5375 
	#__HAL_RCC_AES_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_AESRST
))

	)

5378 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

5379 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

5381 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

5382 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

5391 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5392 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

5393 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

5395 
	#__HAL_RCC_FSMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FSMCRST
))

	)

5396 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

5398 
	#__HAL_RCC_FSMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FSMCRST
))

	)

5399 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

5401 #ià
defšed
(
STM32F412Cx
)

5402 
	#__HAL_RCC_AHB3_FORCE_RESET
()

	)

5403 
	#__HAL_RCC_AHB3_RELEASE_RESET
()

	)

5405 
	#__HAL_RCC_FSMC_FORCE_RESET
()

	)

5406 
	#__HAL_RCC_QSPI_FORCE_RESET
()

	)

5408 
	#__HAL_RCC_FSMC_RELEASE_RESET
()

	)

5409 
	#__HAL_RCC_QSPI_RELEASE_RESET
()

	)

5419 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

5420 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

5421 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

5422 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

5423 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

5424 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

5425 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

5426 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

5427 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5428 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_LPTIM1RST
))

	)

5430 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

5431 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5432 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

5434 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5435 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

5436 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

5438 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

5439 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

5440 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

5441 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

5442 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5443 
	#__HAL_RCC_CAN3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN3RST
))

	)

5444 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

5445 
	#__HAL_RCC_UART7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART7RST
))

	)

5446 
	#__HAL_RCC_UART8_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART8RST
))

	)

5449 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

5450 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

5451 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

5452 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

5453 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

5454 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

5455 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

5456 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

5457 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5458 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_LPTIM1RST
))

	)

5460 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

5461 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5462 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

5464 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5465 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

5466 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

5468 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

5469 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

5470 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

5471 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

5472 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5473 
	#__HAL_RCC_CAN3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN3RST
))

	)

5474 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

5475 
	#__HAL_RCC_UART7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART7RST
))

	)

5476 
	#__HAL_RCC_UART8_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART8RST
))

	)

5486 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

5487 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5488 
	#__HAL_RCC_UART9_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_UART9RST
))

	)

5489 
	#__HAL_RCC_UART10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_UART10RST
))

	)

5491 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

5492 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

5493 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

5494 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

5495 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5496 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

5498 
	#__HAL_RCC_DFSDM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DFSDM1RST
))

	)

5499 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5500 
	#__HAL_RCC_DFSDM2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DFSDM2RST
))

	)

5503 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

5504 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5505 
	#__HAL_RCC_UART9_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_UART9RST
))

	)

5506 
	#__HAL_RCC_UART10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_UART10RST
))

	)

5508 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

5509 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

5510 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

5511 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

5512 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5513 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

5515 
	#__HAL_RCC_DFSDM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DFSDM1RST
))

	)

5516 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5517 
	#__HAL_RCC_DFSDM2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DFSDM2RST
))

	)

5531 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

5532 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

5533 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

5534 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

5535 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

5536 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

5537 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

5538 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5539 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

5542 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

5543 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

5544 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

5545 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

5546 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

5547 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

5548 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

5549 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5550 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

5564 #ià
defšed
(
STM32F423xx
)

5565 
	#__HAL_RCC_AES_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_AESLPEN
))

	)

5566 
	#__HAL_RCC_AES_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_AESLPEN
))

	)

5569 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

5570 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

5572 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

5573 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

5586 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5587 
	#__HAL_RCC_FSMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FSMCLPEN
))

	)

5588 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

5590 
	#__HAL_RCC_FSMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FSMCLPEN
))

	)

5591 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

5606 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

5607 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

5608 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

5609 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

5610 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

5611 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

5612 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

5613 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

5614 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5615 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

5617 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

5618 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

5619 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5620 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

5622 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5623 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

5624 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

5626 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

5627 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

5628 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

5629 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

5630 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5631 
	#__HAL_RCC_CAN3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN3LPEN
))

	)

5632 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

5633 
	#__HAL_RCC_UART7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART7LPEN
))

	)

5634 
	#__HAL_RCC_UART8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART8LPEN
))

	)

5637 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

5638 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

5639 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

5640 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

5641 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

5642 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

5643 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

5644 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

5645 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5646 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

5648 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

5649 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

5650 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5651 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

5653 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5654 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

5655 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

5657 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

5658 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

5659 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

5660 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

5661 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5662 
	#__HAL_RCC_CAN3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN3LPEN
))

	)

5663 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

5664 
	#__HAL_RCC_UART7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART7LPEN
))

	)

5665 
	#__HAL_RCC_UART8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART8LPEN
))

	)

5679 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

5680 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5681 
	#__HAL_RCC_UART9_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_UART9LPEN
))

	)

5682 
	#__HAL_RCC_UART10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_UART10LPEN
))

	)

5684 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

5685 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

5686 
	#__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_EXTITLPEN
))

	)

5687 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

5688 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

5689 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5690 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

5692 
	#__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DFSDM1LPEN
))

	)

5693 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5694 
	#__HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DFSDM2LPEN
))

	)

5697 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

5698 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5699 
	#__HAL_RCC_UART9_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_UART9LPEN
))

	)

5700 
	#__HAL_RCC_UART10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_UART10LPEN
))

	)

5702 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

5703 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

5704 
	#__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_EXTITLPEN
))

	)

5705 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

5706 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

5707 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5708 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

5710 
	#__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DFSDM1LPEN
))

	)

5711 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5712 
	#__HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DFSDM2LPEN
))

	)

5721 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

5722 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

5723 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5757 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSourû__
, 
__PLLM__
, 
__PLLN__
, 
__PLLP__
, 
__PLLQ__
,
__PLLR__
) \

5758 (
RCC
->
PLLCFGR
 = ((
__RCC_PLLSourû__
è| (
__PLLM__
) | \

5759 ((
__PLLN__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLN
)) | \

5760 ((((
__PLLP__
è>> 1Uè-1Uè<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLP
)) | \

5761 ((
__PLLQ__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLQ
)) | \

5762 ((
__PLLR__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLR
))))

	)

5793 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSourû__
, 
__PLLM__
, 
__PLLN__
, 
__PLLP__
, 
__PLLQ__
) \

5794 (
RCC
->
PLLCFGR
 = (0x20000000U | (
__RCC_PLLSourû__
è| (
__PLLM__
)| \

5795 ((
__PLLN__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLN
)) | \

5796 ((((
__PLLP__
è>> 1Uè-1Uè<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLP
)) | \

5797 ((
__PLLQ__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLQ
))))

	)

5802 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

5803 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

5804 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

5805 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

5806 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5811 
	#__HAL_RCC_PLLI2S_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
ENABLE
)

	)

5812 
	#__HAL_RCC_PLLI2S_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
DISABLE
)

	)

5815 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 ||

5816 
STM32F412Rx
 || 
STM32F412Cx
 */

5817 #ià
defšed
(
STM32F446xx
)

5845 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SP__
, 
__PLLI2SQ__
, 
__PLLI2SR__
) \

5846 (
RCC
->
PLLI2SCFGR
 = ((
__PLLI2SM__
) |\

5847 ((
__PLLI2SN__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SN
)) |\

5848 ((((
__PLLI2SP__
è>> 1Uè-1Uè<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SP
)) |\

5849 ((
__PLLI2SQ__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SQ
)) |\

5850 ((
__PLLI2SR__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SR
))))

	)

5851 #–ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

5852 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5876 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SQ__
, 
__PLLI2SR__
) \

5877 (
RCC
->
PLLI2SCFGR
 = ((
__PLLI2SM__
) |\

5878 ((
__PLLI2SN__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SN
)) |\

5879 ((
__PLLI2SQ__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SQ
)) |\

5880 ((
__PLLI2SR__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SR
))))

	)

5897 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SN__
, 
__PLLI2SR__
) \

5898 (
RCC
->
PLLI2SCFGR
 = (((
__PLLI2SN__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SN
)) |\

5899 ((
__PLLI2SR__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SR
))))

	)

5902 #ià
defšed
(
STM32F411xE
)

5923 
	#__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SR__
è(
RCC
->
PLLI2SCFGR
 = ((__PLLI2SM__) |\

5924 ((
__PLLI2SN__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SN
)) |\

5925 ((
__PLLI2SR__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SR
))))

	)

5928 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

5946 
	#__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
__PLLI2SN__
, 
__PLLI2SQ__
, 
__PLLI2SR__
è(
RCC
->
PLLI2SCFGR
 = ((__PLLI2SN__) << 6U) |\

5947 ((
__PLLI2SQ__
) << 24U) |\

5948 ((
__PLLI2SR__
è<< 28U))

	)

5953 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

5958 
	#__HAL_RCC_PLLSAI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLSAION_BB
 = 
ENABLE
)

	)

5959 
	#__HAL_RCC_PLLSAI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLSAION_BB
 = 
DISABLE
)

	)

5961 #ià
defšed
(
STM32F446xx
)

5987 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIM__
, 
__PLLSAIN__
, 
__PLLSAIP__
, 
__PLLSAIQ__
, 
__PLLSAIR__
) \

5988 (
RCC
->
PLLSAICFGR
 = ((
__PLLSAIM__
) | \

5989 ((
__PLLSAIN__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIN
)) | \

5990 ((((
__PLLSAIP__
è>> 1Uè-1Uè<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIP
)) | \

5991 ((
__PLLSAIQ__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIQ
))))

	)

5994 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6011 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIN__
, 
__PLLSAIP__
, 
__PLLSAIQ__
, 
__PLLSAIR__
) \

6012 (
RCC
->
PLLSAICFGR
 = (((
__PLLSAIN__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIN
)) |\

6013 ((((
__PLLSAIP__
è>> 1Uè-1Uè<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIP
)) |\

6014 ((
__PLLSAIQ__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIQ
)) |\

6015 ((
__PLLSAIR__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIR
))))

	)

6018 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

6033 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIN__
, 
__PLLSAIQ__
, 
__PLLSAIR__
) \

6034 (
RCC
->
PLLSAICFGR
 = (((
__PLLSAIN__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIN
)) | \

6035 ((
__PLLSAIQ__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIQ
)) | \

6036 ((
__PLLSAIR__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIR
))))

	)

6043 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6050 
	#__HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG
(
__PLLI2SDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLI2SDIVR
, (__PLLI2SDivR__)-1U))

	)

6057 
	#__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
(
__PLLDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLDIVR
, ((__PLLDivR__)-1U)<<8U))

	)

6060 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

6061 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6068 
	#__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
__PLLI2SDivQ__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLI2SDIVQ
, (__PLLI2SDivQ__)-1U))

	)

6076 
	#__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
__PLLSAIDivQ__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLSAIDIVQ
, ((__PLLSAIDivQ__)-1U)<<8U))

	)

6079 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6088 
	#__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
__PLLSAIDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLSAIDIVR
, (__PLLSAIDivR__)))

	)

6093 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

6094 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6095 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) ||\

6096 
defšed
(
STM32F479xx
)

6105 
	#__HAL_RCC_I2S_CONFIG
(
__SOURCE__
è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_I2SSRC_BB
 = (__SOURCE__))

	)

6114 
	#__HAL_RCC_GET_I2S_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_I2SSRC
)))

	)

6117 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6132 
	#__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
, (__SOURCE__)))

	)

6147 
	#__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
, (__SOURCE__)))

	)

6150 #ià
defšed
(
STM32F446xx
)

6162 
	#__HAL_RCC_SAI1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1SRC
, (__SOURCE__)))

	)

6172 
	#__HAL_RCC_GET_SAI1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1SRC
))

	)

6185 
	#__HAL_RCC_SAI2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI2SRC
, (__SOURCE__)))

	)

6195 
	#__HAL_RCC_GET_SAI2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI2SRC
))

	)

6206 
	#__HAL_RCC_I2S_APB1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
, (__SOURCE__)))

	)

6215 
	#__HAL_RCC_GET_I2S_APB1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
))

	)

6226 
	#__HAL_RCC_I2S_APB2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
, (__SOURCE__)))

	)

6235 
	#__HAL_RCC_GET_I2S_APB2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
))

	)

6243 
	#__HAL_RCC_CEC_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6250 
	#__HAL_RCC_GET_CEC_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
))

	)

6259 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6267 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

6275 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6282 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
))

	)

6290 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6297 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
))

	)

6305 
	#__HAL_RCC_SPDIFRX_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6312 
	#__HAL_RCC_GET_SPDIFRX_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
))

	)

6315 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6323 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6330 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
))

	)

6338 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6345 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
))

	)

6353 
	#__HAL_RCC_DSI_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
, (
ušt32_t
)(__SOURCE__)))

	)

6360 
	#__HAL_RCC_GET_DSI_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
))

	)

6364 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

6365 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6373 
	#__HAL_RCC_DFSDM1_CONFIG
(
__DFSDM1_CLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
, (__DFSDM1_CLKSOURCE__))

	)

6380 
	#__HAL_RCC_GET_DFSDM1_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
)))

	)

6390 
	#__HAL_RCC_DFSDM1AUDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1ASEL
, (__SOURCE__)))

	)

6399 
	#__HAL_RCC_GET_DFSDM1AUDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1ASEL
))

	)

6401 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6409 
	#__HAL_RCC_DFSDM2_CONFIG
(
__DFSDM2_CLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
, (__DFSDM2_CLKSOURCE__))

	)

6416 
	#__HAL_RCC_GET_DFSDM2_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
)))

	)

6425 
	#__HAL_RCC_DFSDM2AUDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM2ASEL
, (__SOURCE__)))

	)

6433 
	#__HAL_RCC_GET_DFSDM2AUDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM2ASEL
))

	)

6446 
	#__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
, (__SOURCE__)))

	)

6456 
	#__HAL_RCC_GET_SAI_BLOCKA_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
))

	)

6469 
	#__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
, (__SOURCE__)))

	)

6479 
	#__HAL_RCC_GET_SAI_BLOCKB_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
))

	)

6489 
	#__HAL_RCC_LPTIM1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6498 
	#__HAL_RCC_GET_LPTIM1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
))

	)

6509 
	#__HAL_RCC_I2S_APB1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
, (__SOURCE__)))

	)

6518 
	#__HAL_RCC_GET_I2S_APB1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
))

	)

6528 
	#__HAL_RCC_I2S_APB2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
, (__SOURCE__)))

	)

6537 
	#__HAL_RCC_GET_I2S_APB2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
))

	)

6547 
	#__HAL_RCC_PLL_I2S_CONFIG
(
__SOURCE__
è(*(
__IO
 
ušt32_t
 *è
RCC_PLLI2SCFGR_PLLI2SSRC_BB
 = (__SOURCE__))

	)

6556 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6564 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

6572 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6579 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
))

	)

6587 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6594 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
))

	)

6598 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6606 
	#__HAL_RCC_I2S_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2SSRC
, (__SOURCE__)))

	)

6614 
	#__HAL_RCC_GET_I2S_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2SSRC
))

	)

6623 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6631 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

6641 
	#__HAL_RCC_LPTIM1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6650 
	#__HAL_RCC_GET_LPTIM1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
))

	)

6653 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6654 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

6655 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

6656 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

6657 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6671 
	#__HAL_RCC_TIMCLKPRESCALER
(
__PRESC__
è(*(
__IO
 
ušt32_t
 *è
RCC_DCKCFGR_TIMPRE_BB
 = (__PRESC__))

	)

6674 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 ||\

6675 
STM32F423xx
 */

6679 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6682 
	#__HAL_RCC_PLLSAI_ENABLE_IT
(è(
RCC
->
CIR
 |ð(
RCC_CIR_PLLSAIRDYIE
))

	)

6686 
	#__HAL_RCC_PLLSAI_DISABLE_IT
(è(
RCC
->
CIR
 &ð~(
RCC_CIR_PLLSAIRDYIE
))

	)

6690 
	#__HAL_RCC_PLLSAI_CLEAR_IT
(è(
RCC
->
CIR
 |ð(
RCC_CIR_PLLSAIRDYF
))

	)

6695 
	#__HAL_RCC_PLLSAI_GET_IT
(è((
RCC
->
CIR
 & (
RCC_CIR_PLLSAIRDYIE
)è=ð(RCC_CIR_PLLSAIRDYIE))

	)

6700 
	#__HAL_RCC_PLLSAI_GET_FLAG
(è((
RCC
->
CR
 & (
RCC_CR_PLLSAIRDY
)è=ð(RCC_CR_PLLSAIRDY))

	)

6704 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6707 
	#__HAL_RCC_MCO1_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO1EN_BB
 = 
ENABLE
)

	)

6708 
	#__HAL_RCC_MCO1_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO1EN_BB
 = 
DISABLE
)

	)

6712 
	#__HAL_RCC_MCO2_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO2EN_BB
 = 
ENABLE
)

	)

6713 
	#__HAL_RCC_MCO2_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO2EN_BB
 = 
DISABLE
)

	)

6729 
HAL_StusTy³Def
 
HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

6730 
HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

6732 
ušt32_t
 
HAL_RCCEx_G‘P”hCLKF»q
(ušt32_ˆ
P”hClk
);

6734 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

6735 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

6736 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

6737 
defšed
(
STM32F423xx
)

6738 
HAL_RCCEx_S–eùLSEMode
(
ušt8_t
 
Mode
);

6759 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6760 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6762 
	#RCC_PLLSAION_BIT_NUMBER
 0x1CU

	)

6763 
	#RCC_CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_PLLSAION_BIT_NUMBER
 * 4U))

	)

6765 
	#PLLSAI_TIMEOUT_VALUE
 2U

	)

6768 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

6769 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

6770 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

6771 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

6772 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6774 
	#RCC_PLLI2SON_BIT_NUMBER
 0x1AU

	)

6775 
	#RCC_CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_PLLI2SON_BIT_NUMBER
 * 4U))

	)

6777 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 ||

6778 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

6781 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6782 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F401xC
) ||\

6783 
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

6784 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

6785 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6787 
	#RCC_DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8CU)

	)

6788 
	#RCC_TIMPRE_BIT_NUMBER
 0x18U

	)

6789 
	#RCC_DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
RCC_DCKCFGR_OFFSET
 * 32Uè+ (
RCC_TIMPRE_BIT_NUMBER
 * 4U))

	)

6791 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

6792 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

6795 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08U)

	)

6796 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

6797 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

6798 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

6799 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6801 
	#RCC_I2SSRC_BIT_NUMBER
 0x17U

	)

6802 
	#RCC_CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Uè+ (
RCC_I2SSRC_BIT_NUMBER
 * 4U))

	)

6804 
	#PLLI2S_TIMEOUT_VALUE
 2U

	)

6806 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

6808 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

6809 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6811 
	#RCC_PLLI2SCFGR_OFFSET
 (
RCC_OFFSET
 + 0x84U)

	)

6813 
	#RCC_PLLI2SSRC_BIT_NUMBER
 0x16U

	)

6814 
	#RCC_PLLI2SCFGR_PLLI2SSRC_BB
 (
PERIPH_BB_BASE
 + (
RCC_PLLI2SCFGR_OFFSET
 * 32Uè+ (
RCC_PLLI2SSRC_BIT_NUMBER
 * 4U))

	)

6816 
	#PLLI2S_TIMEOUT_VALUE
 2U

	)

6819 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6821 
	#RCC_MCO1EN_BIT_NUMBER
 0x8U

	)

6822 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Uè+ (
RCC_MCO1EN_BIT_NUMBER
 * 4U))

	)

6825 
	#RCC_MCO2EN_BIT_NUMBER
 0x9U

	)

6826 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Uè+ (
RCC_MCO2EN_BIT_NUMBER
 * 4U))

	)

6829 
	#PLL_TIMEOUT_VALUE
 2U

	)

6845 #ià
defšed
(
STM32F411xE
)

6846 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((192U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6847 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((192U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6849 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F410Tx
 || 
STM32F410Cx
 ||

6850 
STM32F410Rx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Cx
 || 
STM32F412Rx
 ||

6851 
STM32F412Vx
 || 
STM32F412Zx
 || 
STM32F413xx
 || 
STM32F423xx
 */

6852 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((50U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6853 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((50U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6856 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
)

6857 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x0000007FU))

	)

6860 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

6861 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x00000007U))

	)

6864 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

6865 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x0000000FU))

	)

6868 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6869 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x0000001FU))

	)

6872 #ià
defšed
(
STM32F446xx
)

6873 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x00000FFFU))

	)

6876 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6877 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x000001FFU))

	)

6880 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

6881 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x000003FFU))

	)

6884 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6885 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x00007FFFU))

	)

6888 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6890 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

6891 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6892 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

6894 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
è((50U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6896 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

6898 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6900 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

6902 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

6904 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIDIVR_2
) ||\

6905 ((
VALUE
è=ð
RCC_PLLSAIDIVR_4
) ||\

6906 ((
VALUE
è=ð
RCC_PLLSAIDIVR_8
) ||\

6907 ((
VALUE
è=ð
RCC_PLLSAIDIVR_16
))

	)

6910 #ià
defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

6911 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6912 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð63U))

	)

6914 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
) ||\

6915 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

	)

6918 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6919 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6921 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
) ||\

6922 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

	)

6924 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_PCLK1
) ||\

6925 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

6926 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

	)

6928 
	#IS_RCC_LPTIM1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_LPTIM1CLKSOURCE_PCLK1
) ||\

6929 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_HSI
) ||\

6930 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSI
) ||\

6931 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSE
))

	)

6933 
	#IS_RCC_I2SAPBCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPBCLKSOURCE_PLLR
) ||\

6934 ((
SOURCE
è=ð
RCC_I2SAPBCLKSOURCE_EXT
) ||\

6935 ((
SOURCE
è=ð
RCC_I2SAPBCLKSOURCE_PLLSRC
))

	)

6938 #ià
defšed
(
STM32F446xx
)

6939 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6941 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLI2SP_DIV2
) ||\

6942 ((
VALUE
è=ð
RCC_PLLI2SP_DIV4
) ||\

6943 ((
VALUE
è=ð
RCC_PLLI2SP_DIV6
) ||\

6944 ((
VALUE
è=ð
RCC_PLLI2SP_DIV8
))

	)

6946 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
è((VALUEè<ð63U)

	)

6948 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIP_DIV2
) ||\

6949 ((
VALUE
è=ð
RCC_PLLSAIP_DIV4
) ||\

6950 ((
VALUE
è=ð
RCC_PLLSAIP_DIV6
) ||\

6951 ((
VALUE
è=ð
RCC_PLLSAIP_DIV8
))

	)

6953 
	#IS_RCC_SAI1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAI1CLKSOURCE_PLLSAI
) ||\

6954 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_PLLI2S
) ||\

6955 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_PLLR
) ||\

6956 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_EXT
))

	)

6958 
	#IS_RCC_SAI2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAI2CLKSOURCE_PLLSAI
) ||\

6959 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLI2S
) ||\

6960 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLR
) ||\

6961 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLSRC
))

	)

6963 
	#IS_RCC_I2SAPB1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
) ||\

6964 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_EXT
) ||\

6965 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLR
) ||\

6966 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLSRC
))

	)

6968 
	#IS_RCC_I2SAPB2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
) ||\

6969 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_EXT
) ||\

6970 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLR
) ||\

6971 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLSRC
))

	)

6973 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_PCLK1
) ||\

6974 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

6975 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

	)

6977 
	#IS_RCC_CECCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CECCLKSOURCE_HSI
) ||\

6978 ((
SOURCE
è=ð
RCC_CECCLKSOURCE_LSE
))

	)

6980 
	#IS_RCC_CLK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CLK48CLKSOURCE_PLLQ
) ||\

6981 ((
SOURCE
è=ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

	)

6983 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CLK48
) ||\

6984 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

	)

6986 
	#IS_RCC_SPDIFRXCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SPDIFRXCLKSOURCE_PLLR
) ||\

6987 ((
SOURCE
è=ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
))

	)

6990 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6991 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6993 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIP_DIV2
) ||\

6994 ((
VALUE
è=ð
RCC_PLLSAIP_DIV4
) ||\

6995 ((
VALUE
è=ð
RCC_PLLSAIP_DIV6
) ||\

6996 ((
VALUE
è=ð
RCC_PLLSAIP_DIV8
))

	)

6998 
	#IS_RCC_CLK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CLK48CLKSOURCE_PLLQ
) ||\

6999 ((
SOURCE
è=ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

	)

7001 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CLK48
) ||\

7002 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

	)

7004 
	#IS_RCC_DSIBYTELANECLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_DSICLKSOURCE_PLLR
) ||\

7005 ((
SOURCE
è=ð
RCC_DSICLKSOURCE_DSIPHY
))

	)

7007 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
) ||\

7008 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

	)

7011 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

7012 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

7013 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

7015 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

7017 
	#IS_RCC_PLLI2SCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_PLLI2SCLKSOURCE_PLLSRC
) || \

7018 ((
__SOURCE__
è=ð
RCC_PLLI2SCLKSOURCE_EXT
))

	)

7020 
	#IS_RCC_I2SAPB1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
) ||\

7021 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_EXT
) ||\

7022 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLR
) ||\

7023 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLSRC
))

	)

7025 
	#IS_RCC_I2SAPB2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
) ||\

7026 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_EXT
) ||\

7027 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLR
) ||\

7028 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLSRC
))

	)

7030 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_PCLK1
) ||\

7031 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

7032 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

	)

7034 
	#IS_RCC_CLK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CLK48CLKSOURCE_PLLQ
) ||\

7035 ((
SOURCE
è=ð
RCC_CLK48CLKSOURCE_PLLI2SQ
))

	)

7037 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CLK48
) ||\

7038 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

	)

7040 
	#IS_RCC_DFSDM1CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM1CLKSOURCE_PCLK2
) || \

7041 ((
__SOURCE__
è=ð
RCC_DFSDM1CLKSOURCE_SYSCLK
))

	)

7043 
	#IS_RCC_DFSDM1AUDIOCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM1AUDIOCLKSOURCE_I2S1
) || \

7044 ((
__SOURCE__
è=ð
RCC_DFSDM1AUDIOCLKSOURCE_I2S2
))

	)

7046 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

7047 
	#IS_RCC_DFSDM2CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM2CLKSOURCE_PCLK2
) || \

7048 ((
__SOURCE__
è=ð
RCC_DFSDM2CLKSOURCE_SYSCLK
))

	)

7050 
	#IS_RCC_DFSDM2AUDIOCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM2AUDIOCLKSOURCE_I2S1
) || \

7051 ((
__SOURCE__
è=ð
RCC_DFSDM2AUDIOCLKSOURCE_I2S2
))

	)

7053 
	#IS_RCC_LPTIM1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_LPTIM1CLKSOURCE_PCLK1
) ||\

7054 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_HSI
) ||\

7055 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSI
) ||\

7056 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSE
))

	)

7058 
	#IS_RCC_SAIACLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAIACLKSOURCE_PLLI2SR
) ||\

7059 ((
SOURCE
è=ð
RCC_SAIACLKSOURCE_EXT
) ||\

7060 ((
SOURCE
è=ð
RCC_SAIACLKSOURCE_PLLR
) ||\

7061 ((
SOURCE
è=ð
RCC_SAIACLKSOURCE_PLLSRC
))

	)

7063 
	#IS_RCC_SAIBCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAIBCLKSOURCE_PLLI2SR
) ||\

7064 ((
SOURCE
è=ð
RCC_SAIBCLKSOURCE_EXT
) ||\

7065 ((
SOURCE
è=ð
RCC_SAIBCLKSOURCE_PLLR
) ||\

7066 ((
SOURCE
è=ð
RCC_SAIBCLKSOURCE_PLLSRC
))

	)

7068 
	#IS_RCC_PLL_DIVR_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

7070 
	#IS_RCC_PLLI2S_DIVR_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

7075 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

7076 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

7077 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

7078 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

7079 
defšed
(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

7081 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO2SOURCE_SYSCLK
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLI2SCLK
)|| \

7082 ((
SOURCE
è=ð
RCC_MCO2SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLCLK
))

	)

7085 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 || \

7086 
STM32F412Rx
 */

7088 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

7089 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO2SOURCE_SYSCLK
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_I2SCLK
)|| \

7090 ((
SOURCE
è=ð
RCC_MCO2SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLCLK
))

	)

7107 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rng.h

39 #iâdeà
__STM32F4xx_HAL_RNG_H


40 
	#__STM32F4xx_HAL_RNG_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

47 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

48 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F469xx
) ||\

49 
	$defšed
(
STM32F479xx
)

52 
	~"¡m32f4xx_h®_def.h
"

74 
HAL_RNG_STATE_RESET
 = 0x00U,

75 
HAL_RNG_STATE_READY
 = 0x01U,

76 
HAL_RNG_STATE_BUSY
 = 0x02U,

77 
HAL_RNG_STATE_TIMEOUT
 = 0x03U,

78 
HAL_RNG_STATE_ERROR
 = 0x04U

80 }
	tHAL_RNG_S‹Ty³Def
;

91 
RNG_Ty³Def
 *
In¡ªû
;

93 
HAL_LockTy³Def
 
Lock
;

95 
__IO
 
HAL_RNG_S‹Ty³Def
 
S‹
;

97 
ušt32_t
 
RªdomNumb”
;

99 }
	tRNG_HªdËTy³Def
;

118 
	#RNG_IT_DRDY
 
RNG_SR_DRDY


	)

119 
	#RNG_IT_CEI
 
RNG_SR_CEIS


	)

120 
	#RNG_IT_SEI
 
RNG_SR_SEIS


	)

128 
	#RNG_FLAG_DRDY
 
RNG_SR_DRDY


	)

129 
	#RNG_FLAG_CECS
 
RNG_SR_CECS


	)

130 
	#RNG_FLAG_SECS
 
RNG_SR_SECS


	)

150 
	#__HAL_RNG_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_RNG_STATE_RESET
)

	)

157 
	#__HAL_RNG_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
RNG_CR_RNGEN
)

	)

164 
	#__HAL_RNG_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
RNG_CR_RNGEN
)

	)

176 
	#__HAL_RNG_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

186 
	#__HAL_RNG_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è

	)

195 
	#__HAL_RNG_ENABLE_IT
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
RNG_CR_IE
)

	)

202 
	#__HAL_RNG_DISABLE_IT
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
RNG_CR_IE
)

	)

214 
	#__HAL_RNG_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

226 
	#__HAL_RNG_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
SR
èð~(__INTERRUPT__))

	)

240 
HAL_StusTy³Def
 
	`HAL_RNG_In™
(
RNG_HªdËTy³Def
 *
hºg
);

241 
HAL_StusTy³Def
 
	`HAL_RNG_DeIn™
 (
RNG_HªdËTy³Def
 *
hºg
);

242 
	`HAL_RNG_M¥In™
(
RNG_HªdËTy³Def
 *
hºg
);

243 
	`HAL_RNG_M¥DeIn™
(
RNG_HªdËTy³Def
 *
hºg
);

252 
ušt32_t
 
	`HAL_RNG_G‘RªdomNumb”
(
RNG_HªdËTy³Def
 *
hºg
);

253 
ušt32_t
 
	`HAL_RNG_G‘RªdomNumb”_IT
(
RNG_HªdËTy³Def
 *
hºg
);

255 
HAL_StusTy³Def
 
	`HAL_RNG_G’”©eRªdomNumb”
(
RNG_HªdËTy³Def
 *
hºg
, 
ušt32_t
 *
¿ndom32b™
);

256 
HAL_StusTy³Def
 
	`HAL_RNG_G’”©eRªdomNumb”_IT
(
RNG_HªdËTy³Def
 *
hºg
);

257 
ušt32_t
 
	`HAL_RNG_R—dLa¡RªdomNumb”
(
RNG_HªdËTy³Def
 *
hºg
);

259 
	`HAL_RNG_IRQHªdËr
(
RNG_HªdËTy³Def
 *
hºg
);

260 
	`HAL_RNG_E¼ÜC®lback
(
RNG_HªdËTy³Def
 *
hºg
);

261 
	`HAL_RNG_R—dyD©aC®lback
(
RNG_HªdËTy³Def
* 
hºg
, 
ušt32_t
 
¿ndom32b™
);

270 
HAL_RNG_S‹Ty³Def
 
	`HAL_RNG_G‘S‹
(
RNG_HªdËTy³Def
 *
hºg
);

320 
	#IS_RNG_IT
(
IT
è(((ITè=ð
RNG_IT_CEI
) || \

321 ((
IT
è=ð
RNG_IT_SEI
))

	)

323 
	#IS_RNG_FLAG
(
FLAG
è(((FLAGè=ð
RNG_FLAG_DRDY
) || \

324 ((
FLAG
è=ð
RNG_FLAG_CECS
) || \

325 ((
FLAG
è=ð
RNG_FLAG_SECS
))

	)

358 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F410xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

360 #ifdeà
__ýlu¥lus


361 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc.h

39 #iâdeà
__STM32F4xx_HAL_RTC_H


40 
	#__STM32F4xx_HAL_RTC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
HAL_RTC_STATE_RESET
 = 0x00U,

68 
HAL_RTC_STATE_READY
 = 0x01U,

69 
HAL_RTC_STATE_BUSY
 = 0x02U,

70 
HAL_RTC_STATE_TIMEOUT
 = 0x03U,

71 
HAL_RTC_STATE_ERROR
 = 0x04U

72 }
	tHAL_RTCS‹Ty³Def
;

79 
ušt32_t
 
HourFÜm©
;

82 
ušt32_t
 
AsynchP»div
;

85 
ušt32_t
 
SynchP»div
;

88 
ušt32_t
 
OutPut
;

91 
ušt32_t
 
OutPutPÞ¬™y
;

94 
ušt32_t
 
OutPutTy³
;

96 }
	tRTC_In™Ty³Def
;

103 
ušt8_t
 
Hours
;

107 
ušt8_t
 
Mšu‹s
;

110 
ušt8_t
 
SecÚds
;

113 
ušt8_t
 
TimeFÜm©
;

116 
ušt32_t
 
SubSecÚds
;

120 
ušt32_t
 
SecÚdF¿ùiÚ
;

126 
ušt32_t
 
DayLightSavšg
;

129 
ušt32_t
 
StÜeO³¿tiÚ
;

132 }
	tRTC_TimeTy³Def
;

139 
ušt8_t
 
W“kDay
;

142 
ušt8_t
 
MÚth
;

145 
ušt8_t
 
D©e
;

148 
ušt8_t
 
Y—r
;

151 }
	tRTC_D©eTy³Def
;

158 
RTC_TimeTy³Def
 
AÏrmTime
;

160 
ušt32_t
 
AÏrmMask
;

163 
ušt32_t
 
AÏrmSubSecÚdMask
;

166 
ušt32_t
 
AÏrmD©eW“kDayS–
;

169 
ušt8_t
 
AÏrmD©eW“kDay
;

173 
ušt32_t
 
AÏrm
;

175 }
	tRTC_AÏrmTy³Def
;

182 
RTC_Ty³Def
 *
In¡ªû
;

184 
RTC_In™Ty³Def
 
In™
;

186 
HAL_LockTy³Def
 
Lock
;

188 
__IO
 
HAL_RTCS‹Ty³Def
 
S‹
;

190 }
	tRTC_HªdËTy³Def
;

204 
	#RTC_HOURFORMAT_24
 ((
ušt32_t
)0x00000000U)

	)

205 
	#RTC_HOURFORMAT_12
 ((
ušt32_t
)0x00000040U)

	)

213 
	#RTC_OUTPUT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

214 
	#RTC_OUTPUT_ALARMA
 ((
ušt32_t
)0x00200000U)

	)

215 
	#RTC_OUTPUT_ALARMB
 ((
ušt32_t
)0x00400000U)

	)

216 
	#RTC_OUTPUT_WAKEUP
 ((
ušt32_t
)0x00600000U)

	)

224 
	#RTC_OUTPUT_POLARITY_HIGH
 ((
ušt32_t
)0x00000000U)

	)

225 
	#RTC_OUTPUT_POLARITY_LOW
 ((
ušt32_t
)0x00100000U)

	)

233 
	#RTC_OUTPUT_TYPE_OPENDRAIN
 ((
ušt32_t
)0x00000000U)

	)

234 
	#RTC_OUTPUT_TYPE_PUSHPULL
 ((
ušt32_t
)0x00040000U)

	)

242 
	#RTC_HOURFORMAT12_AM
 ((
ušt8_t
)0x00U)

	)

243 
	#RTC_HOURFORMAT12_PM
 ((
ušt8_t
)0x40U)

	)

251 
	#RTC_DAYLIGHTSAVING_SUB1H
 ((
ušt32_t
)0x00020000U)

	)

252 
	#RTC_DAYLIGHTSAVING_ADD1H
 ((
ušt32_t
)0x00010000U)

	)

253 
	#RTC_DAYLIGHTSAVING_NONE
 ((
ušt32_t
)0x00000000U)

	)

261 
	#RTC_STOREOPERATION_RESET
 ((
ušt32_t
)0x00000000U)

	)

262 
	#RTC_STOREOPERATION_SET
 ((
ušt32_t
)0x00040000U)

	)

270 
	#RTC_FORMAT_BIN
 ((
ušt32_t
)0x00000000U)

	)

271 
	#RTC_FORMAT_BCD
 ((
ušt32_t
)0x00000001U)

	)

280 
	#RTC_MONTH_JANUARY
 ((
ušt8_t
)0x01U)

	)

281 
	#RTC_MONTH_FEBRUARY
 ((
ušt8_t
)0x02U)

	)

282 
	#RTC_MONTH_MARCH
 ((
ušt8_t
)0x03U)

	)

283 
	#RTC_MONTH_APRIL
 ((
ušt8_t
)0x04U)

	)

284 
	#RTC_MONTH_MAY
 ((
ušt8_t
)0x05U)

	)

285 
	#RTC_MONTH_JUNE
 ((
ušt8_t
)0x06U)

	)

286 
	#RTC_MONTH_JULY
 ((
ušt8_t
)0x07U)

	)

287 
	#RTC_MONTH_AUGUST
 ((
ušt8_t
)0x08U)

	)

288 
	#RTC_MONTH_SEPTEMBER
 ((
ušt8_t
)0x09U)

	)

289 
	#RTC_MONTH_OCTOBER
 ((
ušt8_t
)0x10U)

	)

290 
	#RTC_MONTH_NOVEMBER
 ((
ušt8_t
)0x11U)

	)

291 
	#RTC_MONTH_DECEMBER
 ((
ušt8_t
)0x12U)

	)

299 
	#RTC_WEEKDAY_MONDAY
 ((
ušt8_t
)0x01U)

	)

300 
	#RTC_WEEKDAY_TUESDAY
 ((
ušt8_t
)0x02U)

	)

301 
	#RTC_WEEKDAY_WEDNESDAY
 ((
ušt8_t
)0x03U)

	)

302 
	#RTC_WEEKDAY_THURSDAY
 ((
ušt8_t
)0x04U)

	)

303 
	#RTC_WEEKDAY_FRIDAY
 ((
ušt8_t
)0x05U)

	)

304 
	#RTC_WEEKDAY_SATURDAY
 ((
ušt8_t
)0x06U)

	)

305 
	#RTC_WEEKDAY_SUNDAY
 ((
ušt8_t
)0x07U)

	)

313 
	#RTC_ALARMDATEWEEKDAYSEL_DATE
 ((
ušt32_t
)0x00000000U)

	)

314 
	#RTC_ALARMDATEWEEKDAYSEL_WEEKDAY
 ((
ušt32_t
)0x40000000U)

	)

322 
	#RTC_ALARMMASK_NONE
 ((
ušt32_t
)0x00000000U)

	)

323 
	#RTC_ALARMMASK_DATEWEEKDAY
 
RTC_ALRMAR_MSK4


	)

324 
	#RTC_ALARMMASK_HOURS
 
RTC_ALRMAR_MSK3


	)

325 
	#RTC_ALARMMASK_MINUTES
 
RTC_ALRMAR_MSK2


	)

326 
	#RTC_ALARMMASK_SECONDS
 
RTC_ALRMAR_MSK1


	)

327 
	#RTC_ALARMMASK_ALL
 ((
ušt32_t
)0x80808080U)

	)

335 
	#RTC_ALARM_A
 
RTC_CR_ALRAE


	)

336 
	#RTC_ALARM_B
 
RTC_CR_ALRBE


	)

344 
	#RTC_ALARMSUBSECONDMASK_ALL
 ((
ušt32_t
)0x00000000Uè

	)

347 
	#RTC_ALARMSUBSECONDMASK_SS14_1
 ((
ušt32_t
)0x01000000Uè

	)

349 
	#RTC_ALARMSUBSECONDMASK_SS14_2
 ((
ušt32_t
)0x02000000Uè

	)

351 
	#RTC_ALARMSUBSECONDMASK_SS14_3
 ((
ušt32_t
)0x03000000Uè

	)

353 
	#RTC_ALARMSUBSECONDMASK_SS14_4
 ((
ušt32_t
)0x04000000Uè

	)

355 
	#RTC_ALARMSUBSECONDMASK_SS14_5
 ((
ušt32_t
)0x05000000Uè

	)

357 
	#RTC_ALARMSUBSECONDMASK_SS14_6
 ((
ušt32_t
)0x06000000Uè

	)

359 
	#RTC_ALARMSUBSECONDMASK_SS14_7
 ((
ušt32_t
)0x07000000Uè

	)

361 
	#RTC_ALARMSUBSECONDMASK_SS14_8
 ((
ušt32_t
)0x08000000Uè

	)

363 
	#RTC_ALARMSUBSECONDMASK_SS14_9
 ((
ušt32_t
)0x09000000Uè

	)

365 
	#RTC_ALARMSUBSECONDMASK_SS14_10
 ((
ušt32_t
)0x0A000000Uè

	)

367 
	#RTC_ALARMSUBSECONDMASK_SS14_11
 ((
ušt32_t
)0x0B000000Uè

	)

369 
	#RTC_ALARMSUBSECONDMASK_SS14_12
 ((
ušt32_t
)0x0C000000Uè

	)

371 
	#RTC_ALARMSUBSECONDMASK_SS14_13
 ((
ušt32_t
)0x0D000000Uè

	)

373 
	#RTC_ALARMSUBSECONDMASK_SS14
 ((
ušt32_t
)0x0E000000Uè

	)

375 
	#RTC_ALARMSUBSECONDMASK_NONE
 ((
ušt32_t
)0x0F000000Uè

	)

384 
	#RTC_IT_TS
 ((
ušt32_t
)0x00008000U)

	)

385 
	#RTC_IT_WUT
 ((
ušt32_t
)0x00004000U)

	)

386 
	#RTC_IT_ALRB
 ((
ušt32_t
)0x00002000U)

	)

387 
	#RTC_IT_ALRA
 ((
ušt32_t
)0x00001000U)

	)

388 
	#RTC_IT_TAMP
 ((
ušt32_t
)0x00000004Uè

	)

389 
	#RTC_IT_TAMP1
 ((
ušt32_t
)0x00020000U)

	)

390 
	#RTC_IT_TAMP2
 ((
ušt32_t
)0x00040000U)

	)

398 
	#RTC_FLAG_RECALPF
 ((
ušt32_t
)0x00010000U)

	)

399 
	#RTC_FLAG_TAMP2F
 ((
ušt32_t
)0x00004000U)

	)

400 
	#RTC_FLAG_TAMP1F
 ((
ušt32_t
)0x00002000U)

	)

401 
	#RTC_FLAG_TSOVF
 ((
ušt32_t
)0x00001000U)

	)

402 
	#RTC_FLAG_TSF
 ((
ušt32_t
)0x00000800U)

	)

403 
	#RTC_FLAG_WUTF
 ((
ušt32_t
)0x00000400U)

	)

404 
	#RTC_FLAG_ALRBF
 ((
ušt32_t
)0x00000200U)

	)

405 
	#RTC_FLAG_ALRAF
 ((
ušt32_t
)0x00000100U)

	)

406 
	#RTC_FLAG_INITF
 ((
ušt32_t
)0x00000040U)

	)

407 
	#RTC_FLAG_RSF
 ((
ušt32_t
)0x00000020U)

	)

408 
	#RTC_FLAG_INITS
 ((
ušt32_t
)0x00000010U)

	)

409 
	#RTC_FLAG_SHPF
 ((
ušt32_t
)0x00000008U)

	)

410 
	#RTC_FLAG_WUTWF
 ((
ušt32_t
)0x00000004U)

	)

411 
	#RTC_FLAG_ALRBWF
 ((
ušt32_t
)0x00000002U)

	)

412 
	#RTC_FLAG_ALRAWF
 ((
ušt32_t
)0x00000001U)

	)

430 
	#__HAL_RTC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_RTC_STATE_RESET
)

	)

437 
	#__HAL_RTC_WRITEPROTECTION_DISABLE
(
__HANDLE__
) \

439 (
__HANDLE__
)->
In¡ªû
->
WPR
 = 0xCAU; \

440 (
__HANDLE__
)->
In¡ªû
->
WPR
 = 0x53U; \

441 } 0)

	)

448 
	#__HAL_RTC_WRITEPROTECTION_ENABLE
(
__HANDLE__
) \

450 (
__HANDLE__
)->
In¡ªû
->
WPR
 = 0xFFU; \

451 } 0)

	)

458 
	#__HAL_RTC_ALARMA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_ALRAE
))

	)

465 
	#__HAL_RTC_ALARMA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_ALRAE
))

	)

472 
	#__HAL_RTC_ALARMB_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_ALRBE
))

	)

479 
	#__HAL_RTC_ALARMB_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_ALRBE
))

	)

490 
	#__HAL_RTC_ALARM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

501 
	#__HAL_RTC_ALARM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

512 
	#__HAL_RTC_ALARM_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
)& ((__INTERRUPT__)>> 4U)è!ð
RESET
)? 
SET
 : RESET)

	)

525 
	#__HAL_RTC_ALARM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

536 
	#__HAL_RTC_ALARM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

548 
	#__HAL_RTC_ALARM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

554 
	#__HAL_RTC_ALARM_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

560 
	#__HAL_RTC_ALARM_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

566 
	#__HAL_RTC_ALARM_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

572 
	#__HAL_RTC_ALARM_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

578 
	#__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

584 
	#__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

590 
	#__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

596 
	#__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

602 
	#__HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE
(); \

603 
	`__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE
();\

604 } 0)

	)

610 
	#__HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE
();\

611 
	`__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE
();\

612 } 0)

	)

618 
	#__HAL_RTC_ALARM_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

624 
	#__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

630 
	#__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

636 
	~"¡m32f4xx_h®_¹c_ex.h
"

647 
HAL_StusTy³Def
 
HAL_RTC_In™
(
RTC_HªdËTy³Def
 *
h¹c
);

648 
HAL_StusTy³Def
 
HAL_RTC_DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
);

649 
HAL_RTC_M¥In™
(
RTC_HªdËTy³Def
 *
h¹c
);

650 
HAL_RTC_M¥DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
);

659 
HAL_StusTy³Def
 
HAL_RTC_S‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
);

660 
HAL_StusTy³Def
 
HAL_RTC_G‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
);

661 
HAL_StusTy³Def
 
HAL_RTC_S‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
);

662 
HAL_StusTy³Def
 
HAL_RTC_G‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
);

671 
HAL_StusTy³Def
 
HAL_RTC_S‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
);

672 
HAL_StusTy³Def
 
HAL_RTC_S‘AÏrm_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
);

673 
HAL_StusTy³Def
 
HAL_RTC_D—ùiv©eAÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
AÏrm
);

674 
HAL_StusTy³Def
 
HAL_RTC_G‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
AÏrm
, ušt32_ˆ
FÜm©
);

675 
HAL_RTC_AÏrmIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

676 
HAL_StusTy³Def
 
HAL_RTC_PÞlFÜAÏrmAEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

677 
HAL_RTC_AÏrmAEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

686 
HAL_StusTy³Def
 
HAL_RTC_Wa™FÜSynchro
(
RTC_HªdËTy³Def
* 
h¹c
);

695 
HAL_RTCS‹Ty³Def
 
HAL_RTC_G‘S‹
(
RTC_HªdËTy³Def
 *
h¹c
);

711 
	#RTC_TR_RESERVED_MASK
 ((
ušt32_t
)0x007F7F7FU)

	)

712 
	#RTC_DR_RESERVED_MASK
 ((
ušt32_t
)0x00FFFF3FU)

	)

713 
	#RTC_INIT_MASK
 ((
ušt32_t
)0xFFFFFFFFU)

	)

714 
	#RTC_RSF_MASK
 ((
ušt32_t
)0xFFFFFF5FU)

	)

715 
	#RTC_FLAGS_MASK
 ((
ušt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

716 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

717 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

718 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

719 
RTC_FLAG_RECALPF
 | 
RTC_FLAG_SHPF
))

	)

721 
	#RTC_TIMEOUT_VALUE
 1000

	)

723 
	#RTC_EXTI_LINE_ALARM_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR17
è

	)

736 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_HOURFORMAT_12
) || \

737 ((
FORMAT
è=ð
RTC_HOURFORMAT_24
))

	)

738 
	#IS_RTC_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_OUTPUT_DISABLE
) || \

739 ((
OUTPUT
è=ð
RTC_OUTPUT_ALARMA
) || \

740 ((
OUTPUT
è=ð
RTC_OUTPUT_ALARMB
) || \

741 ((
OUTPUT
è=ð
RTC_OUTPUT_WAKEUP
))

	)

742 
	#IS_RTC_OUTPUT_POL
(
POL
è(((POLè=ð
RTC_OUTPUT_POLARITY_HIGH
) || \

743 ((
POL
è=ð
RTC_OUTPUT_POLARITY_LOW
))

	)

744 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
è(((TYPEè=ð
RTC_OUTPUT_TYPE_OPENDRAIN
) || \

745 ((
TYPE
è=ð
RTC_OUTPUT_TYPE_PUSHPULL
))

	)

746 
	#IS_RTC_HOUR12
(
HOUR
è(((HOURè> (
ušt32_t
)0Uè&& ((HOURè<ð(ušt32_t)12U))

	)

747 
	#IS_RTC_HOUR24
(
HOUR
è((HOURè<ð(
ušt32_t
)23U)

	)

748 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð(
ušt32_t
)0x7FU)

	)

749 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð(
ušt32_t
)0x7FFFU)

	)

750 
	#IS_RTC_MINUTES
(
MINUTES
è((MINUTESè<ð(
ušt32_t
)59U)

	)

751 
	#IS_RTC_SECONDS
(
SECONDS
è((SECONDSè<ð(
ušt32_t
)59U)

	)

753 
	#IS_RTC_HOURFORMAT12
(
PM
è(((PMè=ð
RTC_HOURFORMAT12_AM
è|| ((PMè=ð
RTC_HOURFORMAT12_PM
))

	)

754 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
è(((SAVEè=ð
RTC_DAYLIGHTSAVING_SUB1H
) || \

755 ((
SAVE
è=ð
RTC_DAYLIGHTSAVING_ADD1H
) || \

756 ((
SAVE
è=ð
RTC_DAYLIGHTSAVING_NONE
))

	)

757 
	#IS_RTC_STORE_OPERATION
(
OPERATION
è(((OPERATIONè=ð
RTC_STOREOPERATION_RESET
) || \

758 ((
OPERATION
è=ð
RTC_STOREOPERATION_SET
))

	)

759 
	#IS_RTC_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_FORMAT_BIN
è|| ((FORMATè=ð
RTC_FORMAT_BCD
))

	)

760 
	#IS_RTC_YEAR
(
YEAR
è((YEARè<ð(
ušt32_t
)99U)

	)

761 
	#IS_RTC_MONTH
(
MONTH
è(((MONTHè>ð(
ušt32_t
)1Uè&& ((MONTHè<ð(ušt32_t)12U))

	)

762 
	#IS_RTC_DATE
(
DATE
è(((DATEè>ð(
ušt32_t
)1Uè&& ((DATEè<ð(ušt32_t)31U))

	)

763 
	#IS_RTC_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_WEEKDAY_MONDAY
) || \

764 ((
WEEKDAY
è=ð
RTC_WEEKDAY_TUESDAY
) || \

765 ((
WEEKDAY
è=ð
RTC_WEEKDAY_WEDNESDAY
) || \

766 ((
WEEKDAY
è=ð
RTC_WEEKDAY_THURSDAY
) || \

767 ((
WEEKDAY
è=ð
RTC_WEEKDAY_FRIDAY
) || \

768 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SATURDAY
) || \

769 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SUNDAY
))

	)

770 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
è(((DATEè>(
ušt32_t
è0Uè&& ((DATEè<ð(ušt32_t)31U))

	)

771 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_WEEKDAY_MONDAY
) || \

772 ((
WEEKDAY
è=ð
RTC_WEEKDAY_TUESDAY
) || \

773 ((
WEEKDAY
è=ð
RTC_WEEKDAY_WEDNESDAY
) || \

774 ((
WEEKDAY
è=ð
RTC_WEEKDAY_THURSDAY
) || \

775 ((
WEEKDAY
è=ð
RTC_WEEKDAY_FRIDAY
) || \

776 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SATURDAY
) || \

777 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SUNDAY
))

	)

778 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
è(((SELè=ð
RTC_ALARMDATEWEEKDAYSEL_DATE
) || \

779 ((
SEL
è=ð
RTC_ALARMDATEWEEKDAYSEL_WEEKDAY
))

	)

780 
	#IS_RTC_ALARM_MASK
(
MASK
è(((MASKè& 0x7F7F7F7FUè=ð(
ušt32_t
)
RESET
)

	)

781 
	#IS_RTC_ALARM
(
ALARM
è(((ALARMè=ð
RTC_ALARM_A
è|| ((ALARMè=ð
RTC_ALARM_B
))

	)

782 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
è((VALUEè<ð(
ušt32_t
)0x00007FFFU)

	)

784 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
è(((MASKè=ð
RTC_ALARMSUBSECONDMASK_ALL
) || \

785 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_1
) || \

786 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_2
) || \

787 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_3
) || \

788 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_4
) || \

789 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_5
) || \

790 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_6
) || \

791 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_7
) || \

792 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_8
) || \

793 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_9
) || \

794 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_10
) || \

795 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_11
) || \

796 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_12
) || \

797 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_13
) || \

798 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14
) || \

799 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_NONE
))

	)

812 
HAL_StusTy³Def
 
RTC_EÁ”In™Mode
(
RTC_HªdËTy³Def
* 
h¹c
);

813 
ušt8_t
 
RTC_By‹ToBcd2
(ušt8_ˆ
V®ue
);

814 
ušt8_t
 
RTC_Bcd2ToBy‹
(ušt8_ˆ
V®ue
);

827 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc_ex.h

39 #iâdeà
__STM32F4xx_HAL_RTC_EX_H


40 
	#__STM32F4xx_HAL_RTC_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Tam³r
;

70 
ušt32_t
 
PšS–eùiÚ
;

73 
ušt32_t
 
Trigg”
;

76 
ušt32_t
 
Fž‹r
;

79 
ušt32_t
 
Sam¶šgF»qu’cy
;

82 
ušt32_t
 
P»ch¬geDu¿tiÚ
;

85 
ušt32_t
 
Tam³rPuÎUp
;

88 
ušt32_t
 
TimeSmpOnTam³rD‘eùiÚ
;

90 }
	tRTC_Tam³rTy³Def
;

103 
	#RTC_BKP_DR0
 ((
ušt32_t
)0x00000000U)

	)

104 
	#RTC_BKP_DR1
 ((
ušt32_t
)0x00000001U)

	)

105 
	#RTC_BKP_DR2
 ((
ušt32_t
)0x00000002U)

	)

106 
	#RTC_BKP_DR3
 ((
ušt32_t
)0x00000003U)

	)

107 
	#RTC_BKP_DR4
 ((
ušt32_t
)0x00000004U)

	)

108 
	#RTC_BKP_DR5
 ((
ušt32_t
)0x00000005U)

	)

109 
	#RTC_BKP_DR6
 ((
ušt32_t
)0x00000006U)

	)

110 
	#RTC_BKP_DR7
 ((
ušt32_t
)0x00000007U)

	)

111 
	#RTC_BKP_DR8
 ((
ušt32_t
)0x00000008U)

	)

112 
	#RTC_BKP_DR9
 ((
ušt32_t
)0x00000009U)

	)

113 
	#RTC_BKP_DR10
 ((
ušt32_t
)0x0000000AU)

	)

114 
	#RTC_BKP_DR11
 ((
ušt32_t
)0x0000000BU)

	)

115 
	#RTC_BKP_DR12
 ((
ušt32_t
)0x0000000CU)

	)

116 
	#RTC_BKP_DR13
 ((
ušt32_t
)0x0000000DU)

	)

117 
	#RTC_BKP_DR14
 ((
ušt32_t
)0x0000000EU)

	)

118 
	#RTC_BKP_DR15
 ((
ušt32_t
)0x0000000FU)

	)

119 
	#RTC_BKP_DR16
 ((
ušt32_t
)0x00000010U)

	)

120 
	#RTC_BKP_DR17
 ((
ušt32_t
)0x00000011U)

	)

121 
	#RTC_BKP_DR18
 ((
ušt32_t
)0x00000012U)

	)

122 
	#RTC_BKP_DR19
 ((
ušt32_t
)0x00000013U)

	)

130 
	#RTC_TIMESTAMPEDGE_RISING
 ((
ušt32_t
)0x00000000U)

	)

131 
	#RTC_TIMESTAMPEDGE_FALLING
 ((
ušt32_t
)0x00000008U)

	)

139 
	#RTC_TAMPER_1
 
RTC_TAFCR_TAMP1E


	)

140 
	#RTC_TAMPER_2
 
RTC_TAFCR_TAMP2E


	)

148 
	#RTC_TAMPERPIN_DEFAULT
 ((
ušt32_t
)0x00000000U)

	)

149 
	#RTC_TAMPERPIN_POS1
 ((
ušt32_t
)0x00010000U)

	)

157 
	#RTC_TIMESTAMPPIN_DEFAULT
 ((
ušt32_t
)0x00000000U)

	)

158 
	#RTC_TIMESTAMPPIN_POS1
 ((
ušt32_t
)0x00020000U)

	)

166 
	#RTC_TAMPERTRIGGER_RISINGEDGE
 ((
ušt32_t
)0x00000000U)

	)

167 
	#RTC_TAMPERTRIGGER_FALLINGEDGE
 ((
ušt32_t
)0x00000002U)

	)

168 
	#RTC_TAMPERTRIGGER_LOWLEVEL
 
RTC_TAMPERTRIGGER_RISINGEDGE


	)

169 
	#RTC_TAMPERTRIGGER_HIGHLEVEL
 
RTC_TAMPERTRIGGER_FALLINGEDGE


	)

177 
	#RTC_TAMPERFILTER_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

179 
	#RTC_TAMPERFILTER_2SAMPLE
 ((
ušt32_t
)0x00000800Uè

	)

181 
	#RTC_TAMPERFILTER_4SAMPLE
 ((
ušt32_t
)0x00001000Uè

	)

183 
	#RTC_TAMPERFILTER_8SAMPLE
 ((
ušt32_t
)0x00001800Uè

	)

192 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768
 ((
ušt32_t
)0x00000000Uè

	)

194 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384
 ((
ušt32_t
)0x00000100Uè

	)

196 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192
 ((
ušt32_t
)0x00000200Uè

	)

198 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096
 ((
ušt32_t
)0x00000300Uè

	)

200 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048
 ((
ušt32_t
)0x00000400Uè

	)

202 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024
 ((
ušt32_t
)0x00000500Uè

	)

204 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512
 ((
ušt32_t
)0x00000600Uè

	)

206 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256
 ((
ušt32_t
)0x00000700Uè

	)

215 
	#RTC_TAMPERPRECHARGEDURATION_1RTCCLK
 ((
ušt32_t
)0x00000000Uè

	)

217 
	#RTC_TAMPERPRECHARGEDURATION_2RTCCLK
 ((
ušt32_t
)0x00002000Uè

	)

219 
	#RTC_TAMPERPRECHARGEDURATION_4RTCCLK
 ((
ušt32_t
)0x00004000Uè

	)

221 
	#RTC_TAMPERPRECHARGEDURATION_8RTCCLK
 ((
ušt32_t
)0x00006000Uè

	)

230 
	#RTC_TIMESTAMPONTAMPERDETECTION_ENABLE
 ((
ušt32_t
)
RTC_TAFCR_TAMPTS
è

	)

231 
	#RTC_TIMESTAMPONTAMPERDETECTION_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

239 
	#RTC_TAMPER_PULLUP_ENABLE
 ((
ušt32_t
)0x00000000Uè

	)

240 
	#RTC_TAMPER_PULLUP_DISABLE
 ((
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
è

	)

248 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV16
 ((
ušt32_t
)0x00000000U)

	)

249 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV8
 ((
ušt32_t
)0x00000001U)

	)

250 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV4
 ((
ušt32_t
)0x00000002U)

	)

251 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV2
 ((
ušt32_t
)0x00000003U)

	)

252 
	#RTC_WAKEUPCLOCK_CK_SPRE_16BITS
 ((
ušt32_t
)0x00000004U)

	)

253 
	#RTC_WAKEUPCLOCK_CK_SPRE_17BITS
 ((
ušt32_t
)0x00000006U)

	)

261 
	#RTC_CALIBSIGN_POSITIVE
 ((
ušt32_t
)0x00000000U)

	)

262 
	#RTC_CALIBSIGN_NEGATIVE
 ((
ušt32_t
)0x00000080U)

	)

270 
	#RTC_SMOOTHCALIB_PERIOD_32SEC
 ((
ušt32_t
)0x00000000Uè

	)

272 
	#RTC_SMOOTHCALIB_PERIOD_16SEC
 ((
ušt32_t
)0x00002000Uè

	)

274 
	#RTC_SMOOTHCALIB_PERIOD_8SEC
 ((
ušt32_t
)0x00004000Uè

	)

283 
	#RTC_SMOOTHCALIB_PLUSPULSES_SET
 ((
ušt32_t
)0x00008000Uè

	)

286 
	#RTC_SMOOTHCALIB_PLUSPULSES_RESET
 ((
ušt32_t
)0x00000000Uè

	)

295 
	#RTC_SHIFTADD1S_RESET
 ((
ušt32_t
)0x00000000U)

	)

296 
	#RTC_SHIFTADD1S_SET
 ((
ušt32_t
)0x80000000U)

	)

305 
	#RTC_CALIBOUTPUT_512HZ
 ((
ušt32_t
)0x00000000U)

	)

306 
	#RTC_CALIBOUTPUT_1HZ
 ((
ušt32_t
)0x00080000U)

	)

330 
	#__HAL_RTC_WAKEUPTIMER_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_WUTE
))

	)

337 
	#__HAL_RTC_WAKEUPTIMER_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_WUTE
))

	)

347 
	#__HAL_RTC_WAKEUPTIMER_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

357 
	#__HAL_RTC_WAKEUPTIMER_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

367 
	#__HAL_RTC_WAKEUPTIMER_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__INTERRUPT__)>> 4U)è!ð
RESET
)? 
SET
 : RESET)

	)

377 
	#__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

388 
	#__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

398 
	#__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

404 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

410 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

416 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

422 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

428 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

434 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

440 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

446 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

452 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
();\

453 
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
();\

454 } 0)

	)

461 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
();\

462 
	`__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
();\

463 } 0)

	)

469 
	#__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

475 
	#__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

481 
	#__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

497 
	#__HAL_RTC_TIMESTAMP_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_TSE
))

	)

504 
	#__HAL_RTC_TIMESTAMP_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_TSE
))

	)

514 
	#__HAL_RTC_TIMESTAMP_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

524 
	#__HAL_RTC_TIMESTAMP_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

534 
	#__HAL_RTC_TIMESTAMP_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__INTERRUPT__)>> 4U)è!ð
RESET
)? 
SET
 : RESET)

	)

544 
	#__HAL_RTC_TIMESTAMP_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

555 
	#__HAL_RTC_TIMESTAMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

565 
	#__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

581 
	#__HAL_RTC_TAMPER1_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 |ð(
RTC_TAFCR_TAMP1E
))

	)

588 
	#__HAL_RTC_TAMPER1_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 &ð~(
RTC_TAFCR_TAMP1E
))

	)

595 
	#__HAL_RTC_TAMPER2_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 |ð(
RTC_TAFCR_TAMP2E
))

	)

602 
	#__HAL_RTC_TAMPER2_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 &ð~(
RTC_TAFCR_TAMP2E
))

	)

613 
	#__HAL_RTC_TAMPER_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__INTERRUPT__)>> 4U)è!ð
RESET
)? 
SET
 : RESET)

	)

623 
	#__HAL_RTC_TAMPER_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
TAFCR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

634 
	#__HAL_RTC_TAMPER_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

645 
	#__HAL_RTC_TAMPER_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

659 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

665 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

671 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

677 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

683 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

689 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

695 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

701 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

707 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE
();\

708 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE
(); \

709 } 0)

	)

716 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE
();\

717 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE
();\

718 } 0)

	)

724 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

730 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

736 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

751 
	#__HAL_RTC_COARSE_CALIB_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_DCE
))

	)

758 
	#__HAL_RTC_COARSE_CALIB_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_DCE
))

	)

765 
	#__HAL_RTC_CALIBRATION_OUTPUT_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_COE
))

	)

772 
	#__HAL_RTC_CALIBRATION_OUTPUT_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_COE
))

	)

779 
	#__HAL_RTC_CLOCKREF_DETECTION_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_REFCKON
))

	)

786 
	#__HAL_RTC_CLOCKREF_DETECTION_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_REFCKON
))

	)

796 
	#__HAL_RTC_SHIFT_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

814 
HAL_StusTy³Def
 
HAL_RTCEx_S‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
);

815 
HAL_StusTy³Def
 
HAL_RTCEx_S‘TimeSmp_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
);

816 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eTimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
);

817 
HAL_StusTy³Def
 
HAL_RTCEx_G‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTimeSmp
, 
RTC_D©eTy³Def
 *
sTimeSmpD©e
, 
ušt32_t
 
FÜm©
);

819 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Tam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
);

820 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Tam³r_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
);

821 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eTam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Tam³r
);

822 
HAL_RTCEx_Tam³rTimeSmpIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

824 
HAL_RTCEx_Tam³r1Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

825 
HAL_RTCEx_Tam³r2Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

826 
HAL_RTCEx_TimeSmpEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

827 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTimeSmpEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

828 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTam³r1Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

829 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTam³r2Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

838 
HAL_StusTy³Def
 
HAL_RTCEx_S‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
);

839 
HAL_StusTy³Def
 
HAL_RTCEx_S‘WakeUpTim”_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
);

840 
ušt32_t
 
HAL_RTCEx_D—ùiv©eWakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
);

841 
ušt32_t
 
HAL_RTCEx_G‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
);

842 
HAL_RTCEx_WakeUpTim”IRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

843 
HAL_RTCEx_WakeUpTim”Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

844 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜWakeUpTim”Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

853 
HAL_RTCEx_BKUPWr™e
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
, ušt32_ˆ
D©a
);

854 
ušt32_t
 
HAL_RTCEx_BKUPR—d
(
RTC_HªdËTy³Def
 *
h¹c
, ušt32_ˆ
BackupRegi¡”
);

856 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Cßr£C®ib
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
C®ibSign
, ušt32_ˆ
V®ue
);

857 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eCßr£C®ib
(
RTC_HªdËTy³Def
 *
h¹c
);

858 
HAL_StusTy³Def
 
HAL_RTCEx_S‘SmoÙhC®ib
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
SmoÙhC®ibP”iod
, ušt32_ˆ
SmoÙhC®ibPlusPul£s
, ušt32_ˆ
SmouthC®ibMšusPul£sV®ue
);

859 
HAL_StusTy³Def
 
HAL_RTCEx_S‘SynchroShiá
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
ShiáAdd1S
, ušt32_ˆ
ShiáSubFS
);

860 
HAL_StusTy³Def
 
HAL_RTCEx_S‘C®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
C®ibOuut
);

861 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eC®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
 *
h¹c
);

862 
HAL_StusTy³Def
 
HAL_RTCEx_S‘RefClock
(
RTC_HªdËTy³Def
 *
h¹c
);

863 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eRefClock
(
RTC_HªdËTy³Def
 *
h¹c
);

864 
HAL_StusTy³Def
 
HAL_RTCEx_EÇbËBy·ssShadow
(
RTC_HªdËTy³Def
 *
h¹c
);

865 
HAL_StusTy³Def
 
HAL_RTCEx_Di§bËBy·ssShadow
(
RTC_HªdËTy³Def
 *
h¹c
);

874 
HAL_RTCEx_AÏrmBEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

875 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜAÏrmBEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

890 
	#RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR21
è

	)

891 
	#RTC_EXTI_LINE_WAKEUPTIMER_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR22
è

	)

904 
	#IS_RTC_BKP
(
BKP
è(((BKPè=ð
RTC_BKP_DR0
) || \

905 ((
BKP
è=ð
RTC_BKP_DR1
) || \

906 ((
BKP
è=ð
RTC_BKP_DR2
) || \

907 ((
BKP
è=ð
RTC_BKP_DR3
) || \

908 ((
BKP
è=ð
RTC_BKP_DR4
) || \

909 ((
BKP
è=ð
RTC_BKP_DR5
) || \

910 ((
BKP
è=ð
RTC_BKP_DR6
) || \

911 ((
BKP
è=ð
RTC_BKP_DR7
) || \

912 ((
BKP
è=ð
RTC_BKP_DR8
) || \

913 ((
BKP
è=ð
RTC_BKP_DR9
) || \

914 ((
BKP
è=ð
RTC_BKP_DR10
) || \

915 ((
BKP
è=ð
RTC_BKP_DR11
) || \

916 ((
BKP
è=ð
RTC_BKP_DR12
) || \

917 ((
BKP
è=ð
RTC_BKP_DR13
) || \

918 ((
BKP
è=ð
RTC_BKP_DR14
) || \

919 ((
BKP
è=ð
RTC_BKP_DR15
) || \

920 ((
BKP
è=ð
RTC_BKP_DR16
) || \

921 ((
BKP
è=ð
RTC_BKP_DR17
) || \

922 ((
BKP
è=ð
RTC_BKP_DR18
) || \

923 ((
BKP
è=ð
RTC_BKP_DR19
))

	)

924 
	#IS_TIMESTAMP_EDGE
(
EDGE
è(((EDGEè=ð
RTC_TIMESTAMPEDGE_RISING
) || \

925 ((
EDGE
è=ð
RTC_TIMESTAMPEDGE_FALLING
))

	)

926 
	#IS_RTC_TAMPER
(
TAMPER
è((((TAMPERè& ((
ušt32_t
)!(
RTC_TAFCR_TAMP1E
 | 
RTC_TAFCR_TAMP2E
))è=ð0x00Uè&& ((TAMPERè!ð(ušt32_t)
RESET
))

	)

928 
	#IS_RTC_TAMPER_PIN
(
PIN
è(((PINè=ð
RTC_TAMPERPIN_DEFAULT
) || \

929 ((
PIN
è=ð
RTC_TAMPERPIN_POS1
))

	)

931 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
è(((PINè=ð
RTC_TIMESTAMPPIN_DEFAULT
) || \

932 ((
PIN
è=ð
RTC_TIMESTAMPPIN_POS1
))

	)

934 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
RTC_TAMPERTRIGGER_RISINGEDGE
) || \

935 ((
TRIGGER
è=ð
RTC_TAMPERTRIGGER_FALLINGEDGE
) || \

936 ((
TRIGGER
è=ð
RTC_TAMPERTRIGGER_LOWLEVEL
) || \

937 ((
TRIGGER
è=ð
RTC_TAMPERTRIGGER_HIGHLEVEL
))

	)

938 
	#IS_RTC_TAMPER_FILTER
(
FILTER
è(((FILTERè=ð
RTC_TAMPERFILTER_DISABLE
) || \

939 ((
FILTER
è=ð
RTC_TAMPERFILTER_2SAMPLE
) || \

940 ((
FILTER
è=ð
RTC_TAMPERFILTER_4SAMPLE
) || \

941 ((
FILTER
è=ð
RTC_TAMPERFILTER_8SAMPLE
))

	)

942 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
è(((FREQè=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768
)|| \

943 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384
)|| \

944 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192
) || \

945 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096
) || \

946 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048
) || \

947 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024
) || \

948 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512
) || \

949 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256
))

	)

950 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
è(((DURATIONè=ð
RTC_TAMPERPRECHARGEDURATION_1RTCCLK
) || \

951 ((
DURATION
è=ð
RTC_TAMPERPRECHARGEDURATION_2RTCCLK
) || \

952 ((
DURATION
è=ð
RTC_TAMPERPRECHARGEDURATION_4RTCCLK
) || \

953 ((
DURATION
è=ð
RTC_TAMPERPRECHARGEDURATION_8RTCCLK
))

	)

954 
	#IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
(
DETECTION
è(((DETECTIONè=ð
RTC_TIMESTAMPONTAMPERDETECTION_ENABLE
) || \

955 ((
DETECTION
è=ð
RTC_TIMESTAMPONTAMPERDETECTION_DISABLE
))

	)

956 
	#IS_RTC_TAMPER_PULLUP_STATE
(
STATE
è(((STATEè=ð
RTC_TAMPER_PULLUP_ENABLE
) || \

957 ((
STATE
è=ð
RTC_TAMPER_PULLUP_DISABLE
))

	)

958 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
è(((CLOCKè=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV16
) || \

959 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV8
) || \

960 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV4
) || \

961 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV2
) || \

962 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_CK_SPRE_16BITS
) || \

963 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_CK_SPRE_17BITS
))

	)

965 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
è((COUNTERè<ð0xFFFFU)

	)

966 
	#IS_RTC_CALIB_SIGN
(
SIGN
è(((SIGNè=ð
RTC_CALIBSIGN_POSITIVE
) || \

967 ((
SIGN
è=ð
RTC_CALIBSIGN_NEGATIVE
))

	)

969 
	#IS_RTC_CALIB_VALUE
(
VALUE
è((VALUEè< 0x20U)

	)

971 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
è(((PERIODè=ð
RTC_SMOOTHCALIB_PERIOD_32SEC
) || \

972 ((
PERIOD
è=ð
RTC_SMOOTHCALIB_PERIOD_16SEC
) || \

973 ((
PERIOD
è=ð
RTC_SMOOTHCALIB_PERIOD_8SEC
))

	)

974 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
è(((PLUSè=ð
RTC_SMOOTHCALIB_PLUSPULSES_SET
) || \

975 ((
PLUS
è=ð
RTC_SMOOTHCALIB_PLUSPULSES_RESET
))

	)

977 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
è((VALUEè<ð0x000001FFU)

	)

978 
	#IS_RTC_SHIFT_ADD1S
(
SEL
è(((SELè=ð
RTC_SHIFTADD1S_RESET
) || \

979 ((
SEL
è=ð
RTC_SHIFTADD1S_SET
))

	)

980 
	#IS_RTC_SHIFT_SUBFS
(
FS
è((FSè<ð0x00007FFFU)

	)

981 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_CALIBOUTPUT_512HZ
) || \

982 ((
OUTPUT
è=ð
RTC_CALIBOUTPUT_1HZ
))

	)

999 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sai.h

39 #iâdeà
__STM32F4xx_HAL_SAI_H


40 
	#__STM32F4xx_HAL_SAI_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

52 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

53 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

69 
HAL_SAI_STATE_RESET
 = 0x00U,

70 
HAL_SAI_STATE_READY
 = 0x01U,

71 
HAL_SAI_STATE_BUSY
 = 0x02U,

72 
HAL_SAI_STATE_BUSY_TX
 = 0x12U,

73 
HAL_SAI_STATE_BUSY_RX
 = 0x22U,

74 
HAL_SAI_STATE_TIMEOUT
 = 0x03U,

75 
HAL_SAI_STATE_ERROR
 = 0x04U

76 }
	tHAL_SAI_S‹Ty³Def
;

81 (*
SAIÿÎback
)();

88 
ušt32_t
 
AudioMode
;

91 
ušt32_t
 
Synchro
;

94 
ušt32_t
 
SynchroExt
;

98 
ušt32_t
 
OuutDrive
;

103 
ušt32_t
 
NoDivid”
;

112 
ušt32_t
 
FIFOTh»shÞd
;

115 
ušt32_t
 
ClockSourû
;

118 
ušt32_t
 
AudioF»qu’cy
;

121 
ušt32_t
 
Mckdiv
;

125 
ušt32_t
 
MÚoS‹»oMode
;

128 
ušt32_t
 
Com·ndšgMode
;

131 
ušt32_t
 
TriS‹
;

137 
ušt32_t
 
PrÙocÞ
;

140 
ušt32_t
 
D©aSize
;

143 
ušt32_t
 
Fœ¡B™
;

146 
ušt32_t
 
ClockSŒobšg
;

148 }
	tSAI_In™Ty³Def
;

156 
ušt32_t
 
F¿meL’gth
;

162 
ušt32_t
 
AùiveF¿meL’gth
;

167 
ušt32_t
 
FSDefš™iÚ
;

170 
ušt32_t
 
FSPÞ¬™y
;

173 
ušt32_t
 
FSOff£t
;

175 }
	tSAI_F¿meIn™Ty³Def
;

183 
ušt32_t
 
Fœ¡B™Off£t
;

186 
ušt32_t
 
SlÙSize
;

189 
ušt32_t
 
SlÙNumb”
;

192 
ušt32_t
 
SlÙAùive
;

194 }
	tSAI_SlÙIn™Ty³Def
;

199 
	s__SAI_HªdËTy³Def


201 
SAI_Block_Ty³Def
 *
In¡ªû
;

203 
SAI_In™Ty³Def
 
In™
;

205 
SAI_F¿meIn™Ty³Def
 
F¿meIn™
;

207 
SAI_SlÙIn™Ty³Def
 
SlÙIn™
;

209 
ušt8_t
 *
pBuffPŒ
;

211 
ušt16_t
 
XãrSize
;

213 
ušt16_t
 
XãrCouÁ
;

215 
DMA_HªdËTy³Def
 *
hdm©x
;

217 
DMA_HªdËTy³Def
 *
hdm¬x
;

219 
SAIÿÎback
 
mu‹ÿÎback
;

221 (*
IÁ”ru±S”viûRoutše
)(
__SAI_HªdËTy³Def
 *
h§i
);

223 
HAL_LockTy³Def
 
Lock
;

225 
__IO
 
HAL_SAI_S‹Ty³Def
 
S‹
;

227 
__IO
 
ušt32_t
 
E¼ÜCode
;

228 }
	tSAI_HªdËTy³Def
;

243 
	#HAL_SAI_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

244 
	#HAL_SAI_ERROR_OVR
 ((
ušt32_t
)0x00000001Uè

	)

245 
	#HAL_SAI_ERROR_UDR
 ((
ušt32_t
)0x00000002Uè

	)

246 
	#HAL_SAI_ERROR_AFSDET
 ((
ušt32_t
)0x00000004Uè

	)

247 
	#HAL_SAI_ERROR_LFSDET
 ((
ušt32_t
)0x00000008Uè

	)

248 
	#HAL_SAI_ERROR_CNREADY
 ((
ušt32_t
)0x00000010Uè

	)

249 
	#HAL_SAI_ERROR_WCKCFG
 ((
ušt32_t
)0x00000020Uè

	)

250 
	#HAL_SAI_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000040Uè

	)

258 
	#SAI_SYNCEXT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

259 
	#SAI_SYNCEXT_OUTBLOCKA_ENABLE
 ((
ušt32_t
)0x00000001U)

	)

260 
	#SAI_SYNCEXT_OUTBLOCKB_ENABLE
 ((
ušt32_t
)0x00000002U)

	)

268 
	#SAI_I2S_STANDARD
 ((
ušt32_t
)0x00000000U)

	)

269 
	#SAI_I2S_MSBJUSTIFIED
 ((
ušt32_t
)0x00000001U)

	)

270 
	#SAI_I2S_LSBJUSTIFIED
 ((
ušt32_t
)0x00000002U)

	)

271 
	#SAI_PCM_LONG
 ((
ušt32_t
)0x00000004U)

	)

272 
	#SAI_PCM_SHORT
 ((
ušt32_t
)0x00000008U)

	)

280 
	#SAI_PROTOCOL_DATASIZE_16BIT
 ((
ušt32_t
)0x00000000U)

	)

281 
	#SAI_PROTOCOL_DATASIZE_16BITEXTENDED
 ((
ušt32_t
)0x00000001U)

	)

282 
	#SAI_PROTOCOL_DATASIZE_24BIT
 ((
ušt32_t
)0x00000002U)

	)

283 
	#SAI_PROTOCOL_DATASIZE_32BIT
 ((
ušt32_t
)0x00000004U)

	)

291 
	#SAI_CLKSOURCE_PLLSAI
 ((
ušt32_t
)0x00000000U)

	)

292 
	#SAI_CLKSOURCE_PLLI2S
 ((
ušt32_t
)0x00100000U)

	)

293 
	#SAI_CLKSOURCE_EXT
 ((
ušt32_t
)0x00200000U)

	)

294 
	#SAI_CLKSOURCE_NA
 ((
ušt32_t
)0x00400000Uè

	)

302 
	#SAI_AUDIO_FREQUENCY_192K
 ((
ušt32_t
)192000U)

	)

303 
	#SAI_AUDIO_FREQUENCY_96K
 ((
ušt32_t
)96000U)

	)

304 
	#SAI_AUDIO_FREQUENCY_48K
 ((
ušt32_t
)48000U)

	)

305 
	#SAI_AUDIO_FREQUENCY_44K
 ((
ušt32_t
)44100U)

	)

306 
	#SAI_AUDIO_FREQUENCY_32K
 ((
ušt32_t
)32000U)

	)

307 
	#SAI_AUDIO_FREQUENCY_22K
 ((
ušt32_t
)22050U)

	)

308 
	#SAI_AUDIO_FREQUENCY_16K
 ((
ušt32_t
)16000U)

	)

309 
	#SAI_AUDIO_FREQUENCY_11K
 ((
ušt32_t
)11025U)

	)

310 
	#SAI_AUDIO_FREQUENCY_8K
 ((
ušt32_t
)8000U)

	)

311 
	#SAI_AUDIO_FREQUENCY_MCKDIV
 ((
ušt32_t
)0U)

	)

319 
	#SAI_MODEMASTER_TX
 ((
ušt32_t
)0x00000000U)

	)

320 
	#SAI_MODEMASTER_RX
 ((
ušt32_t
)
SAI_xCR1_MODE_0
)

	)

321 
	#SAI_MODESLAVE_TX
 ((
ušt32_t
)
SAI_xCR1_MODE_1
)

	)

322 
	#SAI_MODESLAVE_RX
 ((
ušt32_t
)(
SAI_xCR1_MODE_1
 | 
SAI_xCR1_MODE_0
))

	)

330 
	#SAI_FREE_PROTOCOL
 ((
ušt32_t
)0x00000000U)

	)

331 
	#SAI_SPDIF_PROTOCOL
 ((
ušt32_t
)
SAI_xCR1_PRTCFG_0
)

	)

332 
	#SAI_AC97_PROTOCOL
 ((
ušt32_t
)
SAI_xCR1_PRTCFG_1
)

	)

340 
	#SAI_DATASIZE_8
 ((
ušt32_t
)
SAI_xCR1_DS_1
)

	)

341 
	#SAI_DATASIZE_10
 ((
ušt32_t
)(
SAI_xCR1_DS_1
 | 
SAI_xCR1_DS_0
))

	)

342 
	#SAI_DATASIZE_16
 ((
ušt32_t
)
SAI_xCR1_DS_2
)

	)

343 
	#SAI_DATASIZE_20
 ((
ušt32_t
)(
SAI_xCR1_DS_2
 | 
SAI_xCR1_DS_0
))

	)

344 
	#SAI_DATASIZE_24
 ((
ušt32_t
)(
SAI_xCR1_DS_2
 | 
SAI_xCR1_DS_1
))

	)

345 
	#SAI_DATASIZE_32
 ((
ušt32_t
)(
SAI_xCR1_DS_2
 | 
SAI_xCR1_DS_1
 | 
SAI_xCR1_DS_0
))

	)

353 
	#SAI_FIRSTBIT_MSB
 ((
ušt32_t
)0x00000000U)

	)

354 
	#SAI_FIRSTBIT_LSB
 ((
ušt32_t
)
SAI_xCR1_LSBFIRST
)

	)

362 
	#SAI_CLOCKSTROBING_FALLINGEDGE
 ((
ušt32_t
)0x00000000U)

	)

363 
	#SAI_CLOCKSTROBING_RISINGEDGE
 ((
ušt32_t
)0x00000001U)

	)

371 
	#SAI_ASYNCHRONOUS
 ((
ušt32_t
)0x00000000Uè

	)

372 
	#SAI_SYNCHRONOUS
 ((
ušt32_t
)0x00000001Uè

	)

373 
	#SAI_SYNCHRONOUS_EXT_SAI1
 ((
ušt32_t
)0x00000002Uè

	)

374 
	#SAI_SYNCHRONOUS_EXT_SAI2
 ((
ušt32_t
)0x00000003Uè

	)

382 
	#SAI_OUTPUTDRIVE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

383 
	#SAI_OUTPUTDRIVE_ENABLE
 ((
ušt32_t
)
SAI_xCR1_OUTDRIV
)

	)

391 
	#SAI_MASTERDIVIDER_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

392 
	#SAI_MASTERDIVIDER_DISABLE
 ((
ušt32_t
)
SAI_xCR1_NODIV
)

	)

400 
	#SAI_FS_STARTFRAME
 ((
ušt32_t
)0x00000000U)

	)

401 
	#SAI_FS_CHANNEL_IDENTIFICATION
 ((
ušt32_t
)
SAI_xFRCR_FSDEF
)

	)

409 
	#SAI_FS_ACTIVE_LOW
 ((
ušt32_t
)0x00000000U)

	)

410 
	#SAI_FS_ACTIVE_HIGH
 ((
ušt32_t
)
SAI_xFRCR_FSPO
)

	)

418 
	#SAI_FS_FIRSTBIT
 ((
ušt32_t
)0x00000000U)

	)

419 
	#SAI_FS_BEFOREFIRSTBIT
 ((
ušt32_t
)
SAI_xFRCR_FSOFF
)

	)

427 
	#SAI_SLOTSIZE_DATASIZE
 ((
ušt32_t
)0x00000000U)

	)

428 
	#SAI_SLOTSIZE_16B
 ((
ušt32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

429 
	#SAI_SLOTSIZE_32B
 ((
ušt32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

437 
	#SAI_SLOT_NOTACTIVE
 ((
ušt32_t
)0x00000000U)

	)

438 
	#SAI_SLOTACTIVE_0
 ((
ušt32_t
)0x00000001U)

	)

439 
	#SAI_SLOTACTIVE_1
 ((
ušt32_t
)0x00000002U)

	)

440 
	#SAI_SLOTACTIVE_2
 ((
ušt32_t
)0x00000004U)

	)

441 
	#SAI_SLOTACTIVE_3
 ((
ušt32_t
)0x00000008U)

	)

442 
	#SAI_SLOTACTIVE_4
 ((
ušt32_t
)0x00000010U)

	)

443 
	#SAI_SLOTACTIVE_5
 ((
ušt32_t
)0x00000020U)

	)

444 
	#SAI_SLOTACTIVE_6
 ((
ušt32_t
)0x00000040U)

	)

445 
	#SAI_SLOTACTIVE_7
 ((
ušt32_t
)0x00000080U)

	)

446 
	#SAI_SLOTACTIVE_8
 ((
ušt32_t
)0x00000100U)

	)

447 
	#SAI_SLOTACTIVE_9
 ((
ušt32_t
)0x00000200U)

	)

448 
	#SAI_SLOTACTIVE_10
 ((
ušt32_t
)0x00000400U)

	)

449 
	#SAI_SLOTACTIVE_11
 ((
ušt32_t
)0x00000800U)

	)

450 
	#SAI_SLOTACTIVE_12
 ((
ušt32_t
)0x00001000U)

	)

451 
	#SAI_SLOTACTIVE_13
 ((
ušt32_t
)0x00002000U)

	)

452 
	#SAI_SLOTACTIVE_14
 ((
ušt32_t
)0x00004000U)

	)

453 
	#SAI_SLOTACTIVE_15
 ((
ušt32_t
)0x00008000U)

	)

454 
	#SAI_SLOTACTIVE_ALL
 ((
ušt32_t
)0x0000FFFFU)

	)

462 
	#SAI_STEREOMODE
 ((
ušt32_t
)0x00000000U)

	)

463 
	#SAI_MONOMODE
 ((
ušt32_t
)
SAI_xCR1_MONO
)

	)

471 
	#SAI_OUTPUT_NOTRELEASED
 ((
ušt32_t
)0x00000000U)

	)

472 
	#SAI_OUTPUT_RELEASED
 ((
ušt32_t
)
SAI_xCR2_TRIS
)

	)

480 
	#SAI_FIFOTHRESHOLD_EMPTY
 ((
ušt32_t
)0x00000000U)

	)

481 
	#SAI_FIFOTHRESHOLD_1QF
 ((
ušt32_t
)
SAI_xCR2_FTH_0
)

	)

482 
	#SAI_FIFOTHRESHOLD_HF
 ((
ušt32_t
)
SAI_xCR2_FTH_1
)

	)

483 
	#SAI_FIFOTHRESHOLD_3QF
 ((
ušt32_t
)(
SAI_xCR2_FTH_1
 | 
SAI_xCR2_FTH_0
))

	)

484 
	#SAI_FIFOTHRESHOLD_FULL
 ((
ušt32_t
)
SAI_xCR2_FTH_2
)

	)

492 
	#SAI_NOCOMPANDING
 ((
ušt32_t
)0x00000000U)

	)

493 
	#SAI_ULAW_1CPL_COMPANDING
 ((
ušt32_t
)
SAI_xCR2_COMP_1
)

	)

494 
	#SAI_ALAW_1CPL_COMPANDING
 ((
ušt32_t
)(
SAI_xCR2_COMP_1
 | 
SAI_xCR2_COMP_0
))

	)

495 
	#SAI_ULAW_2CPL_COMPANDING
 ((
ušt32_t
)(
SAI_xCR2_COMP_1
 | 
SAI_xCR2_CPL
))

	)

496 
	#SAI_ALAW_2CPL_COMPANDING
 ((
ušt32_t
)(
SAI_xCR2_COMP_1
 | 
SAI_xCR2_COMP_0
 | 
SAI_xCR2_CPL
))

	)

504 
	#SAI_ZERO_VALUE
 ((
ušt32_t
)0x00000000U)

	)

505 
	#SAI_LAST_SENT_VALUE
 ((
ušt32_t
)
SAI_xCR2_MUTEVAL
)

	)

513 
	#SAI_IT_OVRUDR
 ((
ušt32_t
)
SAI_xIMR_OVRUDRIE
)

	)

514 
	#SAI_IT_MUTEDET
 ((
ušt32_t
)
SAI_xIMR_MUTEDETIE
)

	)

515 
	#SAI_IT_WCKCFG
 ((
ušt32_t
)
SAI_xIMR_WCKCFGIE
)

	)

516 
	#SAI_IT_FREQ
 ((
ušt32_t
)
SAI_xIMR_FREQIE
)

	)

517 
	#SAI_IT_CNRDY
 ((
ušt32_t
)
SAI_xIMR_CNRDYIE
)

	)

518 
	#SAI_IT_AFSDET
 ((
ušt32_t
)
SAI_xIMR_AFSDETIE
)

	)

519 
	#SAI_IT_LFSDET
 ((
ušt32_t
)
SAI_xIMR_LFSDETIE
)

	)

527 
	#SAI_FLAG_OVRUDR
 ((
ušt32_t
)
SAI_xSR_OVRUDR
)

	)

528 
	#SAI_FLAG_MUTEDET
 ((
ušt32_t
)
SAI_xSR_MUTEDET
)

	)

529 
	#SAI_FLAG_WCKCFG
 ((
ušt32_t
)
SAI_xSR_WCKCFG
)

	)

530 
	#SAI_FLAG_FREQ
 ((
ušt32_t
)
SAI_xSR_FREQ
)

	)

531 
	#SAI_FLAG_CNRDY
 ((
ušt32_t
)
SAI_xSR_CNRDY
)

	)

532 
	#SAI_FLAG_AFSDET
 ((
ušt32_t
)
SAI_xSR_AFSDET
)

	)

533 
	#SAI_FLAG_LFSDET
 ((
ušt32_t
)
SAI_xSR_LFSDET
)

	)

541 
	#SAI_FIFOSTATUS_EMPTY
 ((
ušt32_t
)0x00000000U)

	)

542 
	#SAI_FIFOSTATUS_LESS1QUARTERFULL
 ((
ušt32_t
)0x00010000U)

	)

543 
	#SAI_FIFOSTATUS_1QUARTERFULL
 ((
ušt32_t
)0x00020000U)

	)

544 
	#SAI_FIFOSTATUS_HALFFULL
 ((
ušt32_t
)0x00030000U)

	)

545 
	#SAI_FIFOSTATUS_3QUARTERFULL
 ((
ušt32_t
)0x00040000U)

	)

546 
	#SAI_FIFOSTATUS_FULL
 ((
ušt32_t
)0x00050000U)

	)

566 
	#__HAL_SAI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SAI_STATE_RESET
)

	)

581 
	#__HAL_SAI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IMR
 |ð(__INTERRUPT__))

	)

582 
	#__HAL_SAI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IMR
 &ð(~(__INTERRUPT__)))

	)

594 
	#__HAL_SAI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
IMR
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

609 
	#__HAL_SAI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

624 
	#__HAL_SAI_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
CLRFR
 = (__FLAG__))

	)

630 
	#__HAL_SAI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SAI_xCR1_SAIEN
)

	)

636 
	#__HAL_SAI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
SAI_xCR1_SAIEN
)

	)

643 
	~"¡m32f4xx_h®_§i_ex.h
"

655 
HAL_StusTy³Def
 
HAL_SAI_In™PrÙocÞ
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt32_t
 
´ÙocÞ
, ušt32_ˆ
d©asize
, ušt32_ˆ
nb¦Ù
);

656 
HAL_StusTy³Def
 
HAL_SAI_In™
(
SAI_HªdËTy³Def
 *
h§i
);

657 
HAL_StusTy³Def
 
HAL_SAI_DeIn™
 (
SAI_HªdËTy³Def
 *
h§i
);

658 
HAL_SAI_M¥In™
(
SAI_HªdËTy³Def
 *
h§i
);

659 
HAL_SAI_M¥DeIn™
(
SAI_HªdËTy³Def
 *
h§i
);

670 
HAL_StusTy³Def
 
HAL_SAI_T¿nsm™
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

671 
HAL_StusTy³Def
 
HAL_SAI_Reûive
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

674 
HAL_StusTy³Def
 
HAL_SAI_T¿nsm™_IT
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

675 
HAL_StusTy³Def
 
HAL_SAI_Reûive_IT
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

678 
HAL_StusTy³Def
 
HAL_SAI_T¿nsm™_DMA
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

679 
HAL_StusTy³Def
 
HAL_SAI_Reûive_DMA
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

680 
HAL_StusTy³Def
 
HAL_SAI_DMAPau£
(
SAI_HªdËTy³Def
 *
h§i
);

681 
HAL_StusTy³Def
 
HAL_SAI_DMAResume
(
SAI_HªdËTy³Def
 *
h§i
);

682 
HAL_StusTy³Def
 
HAL_SAI_DMAStÝ
(
SAI_HªdËTy³Def
 *
h§i
);

685 
HAL_StusTy³Def
 
HAL_SAI_AbÜt
(
SAI_HªdËTy³Def
 *
h§i
);

688 
HAL_StusTy³Def
 
HAL_SAI_EÇbËTxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt16_t
 
v®
);

689 
HAL_StusTy³Def
 
HAL_SAI_Di§bËTxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
);

690 
HAL_StusTy³Def
 
HAL_SAI_EÇbËRxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
, 
SAIÿÎback
 
ÿÎback
, 
ušt16_t
 
couÁ”
);

691 
HAL_StusTy³Def
 
HAL_SAI_Di§bËRxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
);

694 
HAL_SAI_IRQHªdËr
(
SAI_HªdËTy³Def
 *
h§i
);

695 
HAL_SAI_TxH®fC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

696 
HAL_SAI_TxC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

697 
HAL_SAI_RxH®fC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

698 
HAL_SAI_RxC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

699 
HAL_SAI_E¼ÜC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

708 
HAL_SAI_S‹Ty³Def
 
HAL_SAI_G‘S‹
(
SAI_HªdËTy³Def
 *
h§i
);

709 
ušt32_t
 
HAL_SAI_G‘E¼Ü
(
SAI_HªdËTy³Def
 *
h§i
);

749 
	#IS_SAI_BLOCK_SYNCEXT
(
STATE
è(((STATEè=ð
SAI_SYNCEXT_DISABLE
) ||\

750 ((
STATE
è=ð
SAI_SYNCEXT_OUTBLOCKA_ENABLE
) ||\

751 ((
STATE
è=ð
SAI_SYNCEXT_OUTBLOCKB_ENABLE
))

	)

753 
	#IS_SAI_SUPPORTED_PROTOCOL
(
PROTOCOL
è(((PROTOCOLè=ð
SAI_I2S_STANDARD
) ||\

754 ((
PROTOCOL
è=ð
SAI_I2S_MSBJUSTIFIED
) ||\

755 ((
PROTOCOL
è=ð
SAI_I2S_LSBJUSTIFIED
) ||\

756 ((
PROTOCOL
è=ð
SAI_PCM_LONG
) ||\

757 ((
PROTOCOL
è=ð
SAI_PCM_SHORT
))

	)

759 
	#IS_SAI_PROTOCOL_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SAI_PROTOCOL_DATASIZE_16BIT
) ||\

760 ((
DATASIZE
è=ð
SAI_PROTOCOL_DATASIZE_16BITEXTENDED
) ||\

761 ((
DATASIZE
è=ð
SAI_PROTOCOL_DATASIZE_24BIT
) ||\

762 ((
DATASIZE
è=ð
SAI_PROTOCOL_DATASIZE_32BIT
))

	)

764 
	#IS_SAI_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SAI_CLKSOURCE_PLLSAI
) ||\

765 ((
SOURCE
è=ð
SAI_CLKSOURCE_PLLI2S
) ||\

766 ((
SOURCE
è=ð
SAI_CLKSOURCE_EXT
))

	)

768 
	#IS_SAI_AUDIO_FREQUENCY
(
AUDIO
è(((AUDIOè=ð
SAI_AUDIO_FREQUENCY_192K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_96K
) || \

769 ((
AUDIO
è=ð
SAI_AUDIO_FREQUENCY_48K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_44K
) || \

770 ((
AUDIO
è=ð
SAI_AUDIO_FREQUENCY_32K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_22K
) || \

771 ((
AUDIO
è=ð
SAI_AUDIO_FREQUENCY_16K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_11K
) || \

772 ((
AUDIO
è=ð
SAI_AUDIO_FREQUENCY_8K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_MCKDIV
))

	)

774 
	#IS_SAI_BLOCK_MODE
(
MODE
è(((MODEè=ð
SAI_MODEMASTER_TX
) || \

775 ((
MODE
è=ð
SAI_MODEMASTER_RX
) || \

776 ((
MODE
è=ð
SAI_MODESLAVE_TX
) || \

777 ((
MODE
è=ð
SAI_MODESLAVE_RX
))

	)

779 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
è(((PROTOCOLè=ð
SAI_FREE_PROTOCOL
) || \

780 ((
PROTOCOL
è=ð
SAI_AC97_PROTOCOL
) || \

781 ((
PROTOCOL
è=ð
SAI_SPDIF_PROTOCOL
))

	)

783 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SAI_DATASIZE_8
) || \

784 ((
DATASIZE
è=ð
SAI_DATASIZE_10
) || \

785 ((
DATASIZE
è=ð
SAI_DATASIZE_16
) || \

786 ((
DATASIZE
è=ð
SAI_DATASIZE_20
) || \

787 ((
DATASIZE
è=ð
SAI_DATASIZE_24
) || \

788 ((
DATASIZE
è=ð
SAI_DATASIZE_32
))

	)

790 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
è(((BITè=ð
SAI_FIRSTBIT_MSB
) || \

791 ((
BIT
è=ð
SAI_FIRSTBIT_LSB
))

	)

793 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
è(((CLOCKè=ð
SAI_CLOCKSTROBING_FALLINGEDGE
) || \

794 ((
CLOCK
è=ð
SAI_CLOCKSTROBING_RISINGEDGE
))

	)

796 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
è(((SYNCHROè=ð
SAI_ASYNCHRONOUS
) || \

797 ((
SYNCHRO
è=ð
SAI_SYNCHRONOUS
) || \

798 ((
SYNCHRO
è=ð
SAI_SYNCHRONOUS_EXT_SAI1
) ||\

799 ((
SYNCHRO
è=ð
SAI_SYNCHRONOUS_EXT_SAI2
))

	)

801 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
è(((DRIVEè=ð
SAI_OUTPUTDRIVE_DISABLE
) || \

802 ((
DRIVE
è=ð
SAI_OUTPUTDRIVE_ENABLE
))

	)

804 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
è(((NODIVIDERè=ð
SAI_MASTERDIVIDER_ENABLE
) || \

805 ((
NODIVIDER
è=ð
SAI_MASTERDIVIDER_DISABLE
))

	)

807 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
è(((STATUSè=ð
SAI_FIFOSTATUS_LESS1QUARTERFULL
 ) || \

808 ((
STATUS
è=ð
SAI_FIFOSTATUS_HALFFULL
) || \

809 ((
STATUS
è=ð
SAI_FIFOSTATUS_1QUARTERFULL
) || \

810 ((
STATUS
è=ð
SAI_FIFOSTATUS_3QUARTERFULL
) || \

811 ((
STATUS
è=ð
SAI_FIFOSTATUS_FULL
) || \

812 ((
STATUS
è=ð
SAI_FIFOSTATUS_EMPTY
))

	)

814 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
è((COUNTERè<ð63U)

	)

816 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
è(((VALUEè=ð
SAI_ZERO_VALUE
) || \

817 ((
VALUE
è=ð
SAI_LAST_SENT_VALUE
))

	)

819 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
è(((MODEè=ð
SAI_NOCOMPANDING
) || \

820 ((
MODE
è=ð
SAI_ULAW_1CPL_COMPANDING
) || \

821 ((
MODE
è=ð
SAI_ALAW_1CPL_COMPANDING
) || \

822 ((
MODE
è=ð
SAI_ULAW_2CPL_COMPANDING
) || \

823 ((
MODE
è=ð
SAI_ALAW_2CPL_COMPANDING
))

	)

825 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
SAI_FIFOTHRESHOLD_EMPTY
) || \

826 ((
THRESHOLD
è=ð
SAI_FIFOTHRESHOLD_1QF
) || \

827 ((
THRESHOLD
è=ð
SAI_FIFOTHRESHOLD_HF
) || \

828 ((
THRESHOLD
è=ð
SAI_FIFOTHRESHOLD_3QF
) || \

829 ((
THRESHOLD
è=ð
SAI_FIFOTHRESHOLD_FULL
))

	)

831 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
è(((STATEè=ð
SAI_OUTPUT_NOTRELEASED
) ||\

832 ((
STATE
è=ð
SAI_OUTPUT_RELEASED
))

	)

834 
	#IS_SAI_MONO_STEREO_MODE
(
MODE
è(((MODEè=ð
SAI_MONOMODE
) ||\

835 ((
MODE
è=ð
SAI_STEREOMODE
))

	)

837 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
è((ACTIVEè<ð
SAI_SLOTACTIVE_ALL
)

	)

839 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
è((1U <ð(NUMBER)è&& ((NUMBERè<ð16U))

	)

841 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
è(((SIZEè=ð
SAI_SLOTSIZE_DATASIZE
) || \

842 ((
SIZE
è=ð
SAI_SLOTSIZE_16B
) || \

843 ((
SIZE
è=ð
SAI_SLOTSIZE_32B
))

	)

845 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
è((OFFSETè<ð24U)

	)

847 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
è(((OFFSETè=ð
SAI_FS_FIRSTBIT
) || \

848 ((
OFFSET
è=ð
SAI_FS_BEFOREFIRSTBIT
))

	)

850 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
è(((POLARITYè=ð
SAI_FS_ACTIVE_LOW
) || \

851 ((
POLARITY
è=ð
SAI_FS_ACTIVE_HIGH
))

	)

853 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
è(((DEFINITIONè=ð
SAI_FS_STARTFRAME
) || \

854 ((
DEFINITION
è=ð
SAI_FS_CHANNEL_IDENTIFICATION
))

	)

856 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
è((DIVIDERè<ð15U)

	)

858 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
è((8U <ð(LENGTH)è&& ((LENGTHè<ð256U))

	)

860 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
è((1U <ð(LENGTH)è&& ((LENGTHè<ð128U))

	)

884 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sai_ex.h

39 #iâdeà
__STM32F4xx_HAL_SAI_EX_H


40 
	#__STM32F4xx_HAL_SAI_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

57 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

58 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

72 
SAI_BlockSynchroCÚfig
(
SAI_HªdËTy³Def
 *
h§i
);

73 
ušt32_t
 
SAI_G‘IÅutClock
(
SAI_HªdËTy³Def
 *
h§i
);

96 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sd.h

39 #iâdeà
__STM32F4xx_HAL_SD_H


40 
	#__STM32F4xx_HAL_SD_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_Î_sdmmc.h
"

69 
	#SD_In™Ty³Def
 
SDIO_In™Ty³Def


	)

70 
	#SD_Ty³Def
 
SDIO_Ty³Def


	)

74 
SD_Ty³Def
 *
In¡ªû
;

76 
SD_In™Ty³Def
 
In™
;

78 
HAL_LockTy³Def
 
Lock
;

80 
ušt32_t
 
C¬dTy³
;

82 
ušt32_t
 
RCA
;

84 
ušt32_t
 
CSD
[4];

86 
ušt32_t
 
CID
[4];

88 
__IO
 
ušt32_t
 
SdT¿nsãrC¶t
;

90 
__IO
 
ušt32_t
 
SdT¿nsãrE¼
;

92 
__IO
 
ušt32_t
 
DmaT¿nsãrC¶t
;

94 
__IO
 
ušt32_t
 
SdO³¿tiÚ
;

96 
DMA_HªdËTy³Def
 *
hdm¬x
;

98 
DMA_HªdËTy³Def
 *
hdm©x
;

100 }
	tSD_HªdËTy³Def
;

110 
__IO
 
ušt8_t
 
CSDSŒuù
;

111 
__IO
 
ušt8_t
 
SysS³cV”siÚ
;

112 
__IO
 
ušt8_t
 
Re£rved1
;

113 
__IO
 
ušt8_t
 
TAAC
;

114 
__IO
 
ušt8_t
 
NSAC
;

115 
__IO
 
ušt8_t
 
MaxBusClkF»c
;

116 
__IO
 
ušt16_t
 
C¬dComdCÏs£s
;

117 
__IO
 
ušt8_t
 
RdBlockL’
;

118 
__IO
 
ušt8_t
 
P¬tBlockR—d
;

119 
__IO
 
ušt8_t
 
WrBlockMi§lign
;

120 
__IO
 
ušt8_t
 
RdBlockMi§lign
;

121 
__IO
 
ušt8_t
 
DSRIm¶
;

122 
__IO
 
ušt8_t
 
Re£rved2
;

123 
__IO
 
ušt32_t
 
DeviûSize
;

124 
__IO
 
ušt8_t
 
MaxRdCu¼’tVDDMš
;

125 
__IO
 
ušt8_t
 
MaxRdCu¼’tVDDMax
;

126 
__IO
 
ušt8_t
 
MaxWrCu¼’tVDDMš
;

127 
__IO
 
ušt8_t
 
MaxWrCu¼’tVDDMax
;

128 
__IO
 
ušt8_t
 
DeviûSizeMul
;

129 
__IO
 
ušt8_t
 
E¿£GrSize
;

130 
__IO
 
ušt8_t
 
E¿£GrMul
;

131 
__IO
 
ušt8_t
 
WrPrÙeùGrSize
;

132 
__IO
 
ušt8_t
 
WrPrÙeùGrEÇbË
;

133 
__IO
 
ušt8_t
 
MªDeæECC
;

134 
__IO
 
ušt8_t
 
WrS³edFaù
;

135 
__IO
 
ušt8_t
 
MaxWrBlockL’
;

136 
__IO
 
ušt8_t
 
Wr™eBlockPaP¬tŸl
;

137 
__IO
 
ušt8_t
 
Re£rved3
;

138 
__IO
 
ušt8_t
 
CÚ‹ÁPrÙeùAµli
;

139 
__IO
 
ušt8_t
 
FžeFÜm©GrouÝ
;

140 
__IO
 
ušt8_t
 
CÝyFÏg
;

141 
__IO
 
ušt8_t
 
P”mWrPrÙeù
;

142 
__IO
 
ušt8_t
 
TempWrPrÙeù
;

143 
__IO
 
ušt8_t
 
FžeFÜm©
;

144 
__IO
 
ušt8_t
 
ECC
;

145 
__IO
 
ušt8_t
 
CSD_CRC
;

146 
__IO
 
ušt8_t
 
Re£rved4
;

148 }
	tHAL_SD_CSDTy³def
;

158 
__IO
 
ušt8_t
 
Mªuçùu»rID
;

159 
__IO
 
ušt16_t
 
OEM_AµliID
;

160 
__IO
 
ušt32_t
 
ProdName1
;

161 
__IO
 
ušt8_t
 
ProdName2
;

162 
__IO
 
ušt8_t
 
ProdRev
;

163 
__IO
 
ušt32_t
 
ProdSN
;

164 
__IO
 
ušt8_t
 
Re£rved1
;

165 
__IO
 
ušt16_t
 
MªuçùD©e
;

166 
__IO
 
ušt8_t
 
CID_CRC
;

167 
__IO
 
ušt8_t
 
Re£rved2
;

169 }
	tHAL_SD_CIDTy³def
;

179 
__IO
 
ušt8_t
 
DAT_BUS_WIDTH
;

180 
__IO
 
ušt8_t
 
SECURED_MODE
;

181 
__IO
 
ušt16_t
 
SD_CARD_TYPE
;

182 
__IO
 
ušt32_t
 
SIZE_OF_PROTECTED_AREA
;

183 
__IO
 
ušt8_t
 
SPEED_CLASS
;

184 
__IO
 
ušt8_t
 
PERFORMANCE_MOVE
;

185 
__IO
 
ušt8_t
 
AU_SIZE
;

186 
__IO
 
ušt16_t
 
ERASE_SIZE
;

187 
__IO
 
ušt8_t
 
ERASE_TIMEOUT
;

188 
__IO
 
ušt8_t
 
ERASE_OFFSET
;

190 }
	tHAL_SD_C¬dStusTy³def
;

200 
HAL_SD_CSDTy³def
 
SD_csd
;

201 
HAL_SD_CIDTy³def
 
SD_cid
;

202 
ušt64_t
 
C¬dC­ac™y
;

203 
ušt32_t
 
C¬dBlockSize
;

204 
ušt16_t
 
RCA
;

205 
ušt8_t
 
C¬dTy³
;

207 }
	tHAL_SD_C¬dInfoTy³def
;

220 
SD_CMD_CRC_FAIL
 = (1U),

221 
SD_DATA_CRC_FAIL
 = (2U),

222 
SD_CMD_RSP_TIMEOUT
 = (3U),

223 
SD_DATA_TIMEOUT
 = (4U),

224 
SD_TX_UNDERRUN
 = (5U),

225 
SD_RX_OVERRUN
 = (6U),

226 
SD_START_BIT_ERR
 = (7U),

227 
SD_CMD_OUT_OF_RANGE
 = (8U),

228 
SD_ADDR_MISALIGNED
 = (9U),

229 
SD_BLOCK_LEN_ERR
 = (10U),

230 
SD_ERASE_SEQ_ERR
 = (11U),

231 
SD_BAD_ERASE_PARAM
 = (12U),

232 
SD_WRITE_PROT_VIOLATION
 = (13U),

233 
SD_LOCK_UNLOCK_FAILED
 = (14U),

234 
SD_COM_CRC_FAILED
 = (15U),

235 
SD_ILLEGAL_CMD
 = (16U),

236 
SD_CARD_ECC_FAILED
 = (17U),

237 
SD_CC_ERROR
 = (18U),

238 
SD_GENERAL_UNKNOWN_ERROR
 = (19U),

239 
SD_STREAM_READ_UNDERRUN
 = (20U),

240 
SD_STREAM_WRITE_OVERRUN
 = (21U),

241 
SD_CID_CSD_OVERWRITE
 = (22U),

242 
SD_WP_ERASE_SKIP
 = (23U),

243 
SD_CARD_ECC_DISABLED
 = (24U),

244 
SD_ERASE_RESET
 = (25U),

245 
SD_AKE_SEQ_ERROR
 = (26U),

246 
SD_INVALID_VOLTRANGE
 = (27U),

247 
SD_ADDR_OUT_OF_RANGE
 = (28U),

248 
SD_SWITCH_ERROR
 = (29U),

249 
SD_SDIO_DISABLED
 = (30U),

250 
SD_SDIO_FUNCTION_BUSY
 = (31U),

251 
SD_SDIO_FUNCTION_FAILED
 = (32U),

252 
SD_SDIO_UNKNOWN_FUNCTION
 = (33U),

257 
SD_INTERNAL_ERROR
 = (34U),

258 
SD_NOT_CONFIGURED
 = (35U),

259 
SD_REQUEST_PENDING
 = (36U),

260 
SD_REQUEST_NOT_APPLICABLE
 = (37U),

261 
SD_INVALID_PARAMETER
 = (38U),

262 
SD_UNSUPPORTED_FEATURE
 = (39U),

263 
SD_UNSUPPORTED_HW
 = (40U),

264 
SD_ERROR
 = (41U),

265 
SD_OK
 = (0U)

267 }
	tHAL_SD_E¼ÜTy³def
;

277 
SD_TRANSFER_OK
 = 0U,

278 
SD_TRANSFER_BUSY
 = 1U,

279 
SD_TRANSFER_ERROR
 = 2U

281 }
	tHAL_SD_T¿nsãrS‹Ty³def
;

291 
SD_CARD_READY
 = ((
ušt32_t
)0x00000001U),

292 
SD_CARD_IDENTIFICATION
 = ((
ušt32_t
)0x00000002U),

293 
SD_CARD_STANDBY
 = ((
ušt32_t
)0x00000003U),

294 
SD_CARD_TRANSFER
 = ((
ušt32_t
)0x00000004U),

295 
SD_CARD_SENDING
 = ((
ušt32_t
)0x00000005U),

296 
SD_CARD_RECEIVING
 = ((
ušt32_t
)0x00000006U),

297 
SD_CARD_PROGRAMMING
 = ((
ušt32_t
)0x00000007U),

298 
SD_CARD_DISCONNECTED
 = ((
ušt32_t
)0x00000008U),

299 
SD_CARD_ERROR
 = ((
ušt32_t
)0x000000FFU)

301 }
	tHAL_SD_C¬dS‹Ty³def
;

311 
SD_READ_SINGLE_BLOCK
 = 0U,

312 
SD_READ_MULTIPLE_BLOCK
 = 1U,

313 
SD_WRITE_SINGLE_BLOCK
 = 2U,

314 
SD_WRITE_MULTIPLE_BLOCK
 = 3U

316 }
	tHAL_SD_O³¿tiÚTy³def
;

333 
	#SD_CMD_GO_IDLE_STATE
 ((
ušt8_t
)0Uè

	)

334 
	#SD_CMD_SEND_OP_COND
 ((
ušt8_t
)1Uè

	)

335 
	#SD_CMD_ALL_SEND_CID
 ((
ušt8_t
)2Uè

	)

336 
	#SD_CMD_SET_REL_ADDR
 ((
ušt8_t
)3Uè

	)

337 
	#SD_CMD_SET_DSR
 ((
ušt8_t
)4Uè

	)

338 
	#SD_CMD_SDIO_SEN_OP_COND
 ((
ušt8_t
)5Uè

	)

340 
	#SD_CMD_HS_SWITCH
 ((
ušt8_t
)6Uè

	)

341 
	#SD_CMD_SEL_DESEL_CARD
 ((
ušt8_t
)7Uè

	)

342 
	#SD_CMD_HS_SEND_EXT_CSD
 ((
ušt8_t
)8Uè

	)

344 
	#SD_CMD_SEND_CSD
 ((
ušt8_t
)9Uè

	)

345 
	#SD_CMD_SEND_CID
 ((
ušt8_t
)10Uè

	)

346 
	#SD_CMD_READ_DAT_UNTIL_STOP
 ((
ušt8_t
)11Uè

	)

347 
	#SD_CMD_STOP_TRANSMISSION
 ((
ušt8_t
)12Uè

	)

348 
	#SD_CMD_SEND_STATUS
 ((
ušt8_t
)13Uè

	)

349 
	#SD_CMD_HS_BUSTEST_READ
 ((
ušt8_t
)14U)

	)

350 
	#SD_CMD_GO_INACTIVE_STATE
 ((
ušt8_t
)15Uè

	)

351 
	#SD_CMD_SET_BLOCKLEN
 ((
ušt8_t
)16Uè

	)

354 
	#SD_CMD_READ_SINGLE_BLOCK
 ((
ušt8_t
)17Uè

	)

356 
	#SD_CMD_READ_MULT_BLOCK
 ((
ušt8_t
)18Uè

	)

358 
	#SD_CMD_HS_BUSTEST_WRITE
 ((
ušt8_t
)19Uè

	)

359 
	#SD_CMD_WRITE_DAT_UNTIL_STOP
 ((
ušt8_t
)20Uè

	)

360 
	#SD_CMD_SET_BLOCK_COUNT
 ((
ušt8_t
)23Uè

	)

361 
	#SD_CMD_WRITE_SINGLE_BLOCK
 ((
ušt8_t
)24Uè

	)

363 
	#SD_CMD_WRITE_MULT_BLOCK
 ((
ušt8_t
)25Uè

	)

364 
	#SD_CMD_PROG_CID
 ((
ušt8_t
)26Uè

	)

365 
	#SD_CMD_PROG_CSD
 ((
ušt8_t
)27Uè

	)

366 
	#SD_CMD_SET_WRITE_PROT
 ((
ušt8_t
)28Uè

	)

367 
	#SD_CMD_CLR_WRITE_PROT
 ((
ušt8_t
)29Uè

	)

368 
	#SD_CMD_SEND_WRITE_PROT
 ((
ušt8_t
)30Uè

	)

369 
	#SD_CMD_SD_ERASE_GRP_START
 ((
ušt8_t
)32Uè

	)

370 
	#SD_CMD_SD_ERASE_GRP_END
 ((
ušt8_t
)33Uè

	)

371 
	#SD_CMD_ERASE_GRP_START
 ((
ušt8_t
)35Uè

	)

373 
	#SD_CMD_ERASE_GRP_END
 ((
ušt8_t
)36Uè

	)

375 
	#SD_CMD_ERASE
 ((
ušt8_t
)38Uè

	)

376 
	#SD_CMD_FAST_IO
 ((
ušt8_t
)39Uè

	)

377 
	#SD_CMD_GO_IRQ_STATE
 ((
ušt8_t
)40Uè

	)

378 
	#SD_CMD_LOCK_UNLOCK
 ((
ušt8_t
)42Uè

	)

380 
	#SD_CMD_APP_CMD
 ((
ušt8_t
)55Uè

	)

382 
	#SD_CMD_GEN_CMD
 ((
ušt8_t
)56Uè

	)

384 
	#SD_CMD_NO_CMD
 ((
ušt8_t
)64U)

	)

390 
	#SD_CMD_APP_SD_SET_BUSWIDTH
 ((
ušt8_t
)6Uè

	)

392 
	#SD_CMD_SD_APP_STATUS
 ((
ušt8_t
)13Uè

	)

393 
	#SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS
 ((
ušt8_t
)22Uè

	)

395 
	#SD_CMD_SD_APP_OP_COND
 ((
ušt8_t
)41Uè

	)

397 
	#SD_CMD_SD_APP_SET_CLR_CARD_DETECT
 ((
ušt8_t
)42Uè

	)

398 
	#SD_CMD_SD_APP_SEND_SCR
 ((
ušt8_t
)51Uè

	)

399 
	#SD_CMD_SDIO_RW_DIRECT
 ((
ušt8_t
)52Uè

	)

400 
	#SD_CMD_SDIO_RW_EXTENDED
 ((
ušt8_t
)53Uè

	)

406 
	#SD_CMD_SD_APP_GET_MKB
 ((
ušt8_t
)43Uè

	)

407 
	#SD_CMD_SD_APP_GET_MID
 ((
ušt8_t
)44Uè

	)

408 
	#SD_CMD_SD_APP_SET_CER_RN1
 ((
ušt8_t
)45Uè

	)

409 
	#SD_CMD_SD_APP_GET_CER_RN2
 ((
ušt8_t
)46Uè

	)

410 
	#SD_CMD_SD_APP_SET_CER_RES2
 ((
ušt8_t
)47Uè

	)

411 
	#SD_CMD_SD_APP_GET_CER_RES1
 ((
ušt8_t
)48Uè

	)

412 
	#SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK
 ((
ušt8_t
)18Uè

	)

413 
	#SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK
 ((
ušt8_t
)25Uè

	)

414 
	#SD_CMD_SD_APP_SECURE_ERASE
 ((
ušt8_t
)38Uè

	)

415 
	#SD_CMD_SD_APP_CHANGE_SECURE_AREA
 ((
ušt8_t
)49Uè

	)

416 
	#SD_CMD_SD_APP_SECURE_WRITE_MKB
 ((
ušt8_t
)48Uè

	)

421 
	#STD_CAPACITY_SD_CARD_V1_1
 ((
ušt32_t
)0x00000000U)

	)

422 
	#STD_CAPACITY_SD_CARD_V2_0
 ((
ušt32_t
)0x00000001U)

	)

423 
	#HIGH_CAPACITY_SD_CARD
 ((
ušt32_t
)0x00000002U)

	)

424 
	#MULTIMEDIA_CARD
 ((
ušt32_t
)0x00000003U)

	)

425 
	#SECURE_DIGITAL_IO_CARD
 ((
ušt32_t
)0x00000004U)

	)

426 
	#HIGH_SPEED_MULTIMEDIA_CARD
 ((
ušt32_t
)0x00000005U)

	)

427 
	#SECURE_DIGITAL_IO_COMBO_CARD
 ((
ušt32_t
)0x00000006U)

	)

428 
	#HIGH_CAPACITY_MMC_CARD
 ((
ušt32_t
)0x00000007U)

	)

443 
	#__HAL_SD_SDIO_ENABLE
(è
	`__SDIO_ENABLE
()

	)

449 
	#__HAL_SD_SDIO_DISABLE
(è
	`__SDIO_DISABLE
()

	)

455 
	#__HAL_SD_SDIO_DMA_ENABLE
(è
	`__SDIO_DMA_ENABLE
()

	)

461 
	#__HAL_SD_SDIO_DMA_DISABLE
(è
	`__SDIO_DMA_DISABLE
()

	)

495 
	#__HAL_SD_SDIO_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__SDIO_ENABLE_IT
((__HANDLE__)->
In¡ªû
, (__INTERRUPT__))

	)

529 
	#__HAL_SD_SDIO_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__SDIO_DISABLE_IT
((__HANDLE__)->
In¡ªû
, (__INTERRUPT__))

	)

562 
	#__HAL_SD_SDIO_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è
	`__SDIO_GET_FLAG
((__HANDLE__)->
In¡ªû
, (__FLAG__))

	)

584 
	#__HAL_SD_SDIO_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è
	`__SDIO_CLEAR_FLAG
((__HANDLE__)->
In¡ªû
, (__FLAG__))

	)

618 
	#__HAL_SD_SDIO_GET_IT
 (
__HANDLE__
, 
__INTERRUPT__
è
	`__SDIO_GET_IT
 ((__HANDLE__)->
In¡ªû
, __INTERRUPT__)

	)

640 
	#__HAL_SD_SDIO_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__SDIO_CLEAR_IT
((__HANDLE__)->
In¡ªû
, (__INTERRUPT__))

	)

653 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_In™
(
SD_HªdËTy³Def
 *
hsd
, 
HAL_SD_C¬dInfoTy³def
 *
SDC¬dInfo
);

654 
HAL_StusTy³Def
 
	`HAL_SD_DeIn™
 (
SD_HªdËTy³Def
 *
hsd
);

655 
	`HAL_SD_M¥In™
(
SD_HªdËTy³Def
 *
hsd
);

656 
	`HAL_SD_M¥DeIn™
(
SD_HªdËTy³Def
 *
hsd
);

665 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_R—dBlocks
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pR—dBufãr
, 
ušt64_t
 
R—dAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
);

666 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_Wr™eBlocks
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pWr™eBufãr
, 
ušt64_t
 
Wr™eAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
);

667 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_E¿£
(
SD_HªdËTy³Def
 *
hsd
, 
ušt64_t
 
¡¬ddr
, ušt64_ˆ
’daddr
);

670 
	`HAL_SD_IRQHªdËr
(
SD_HªdËTy³Def
 *
hsd
);

673 
	`HAL_SD_DMA_RxC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

674 
	`HAL_SD_DMA_RxE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

675 
	`HAL_SD_DMA_TxC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

676 
	`HAL_SD_DMA_TxE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

677 
	`HAL_SD_XãrC¶tC®lback
(
SD_HªdËTy³Def
 *
hsd
);

678 
	`HAL_SD_XãrE¼ÜC®lback
(
SD_HªdËTy³Def
 *
hsd
);

681 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_R—dBlocks_DMA
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pR—dBufãr
, 
ušt64_t
 
R—dAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
);

682 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_Wr™eBlocks_DMA
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pWr™eBufãr
, 
ušt64_t
 
Wr™eAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
);

683 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_CheckWr™eO³¿tiÚ
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 
Timeout
);

684 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_CheckR—dO³¿tiÚ
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 
Timeout
);

692 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_G‘_C¬dInfo
(
SD_HªdËTy³Def
 *
hsd
, 
HAL_SD_C¬dInfoTy³def
 *
pC¬dInfo
);

693 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_WideBusO³¿tiÚ_CÚfig
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 
WideMode
);

694 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_StÝT¿nsãr
(
SD_HªdËTy³Def
 *
hsd
);

695 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_HighS³ed
 (
SD_HªdËTy³Def
 *
hsd
);

704 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_S’dSDStus
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pSD¡©us
);

705 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_G‘C¬dStus
(
SD_HªdËTy³Def
 *
hsd
, 
HAL_SD_C¬dStusTy³def
 *
pC¬dStus
);

706 
HAL_SD_T¿nsãrS‹Ty³def
 
	`HAL_SD_G‘Stus
(
SD_HªdËTy³Def
 *
hsd
);

786 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

787 #ifdeà
__ýlu¥lus


788 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sdram.h

39 #iâdeà
__STM32F4xx_HAL_SDRAM_H


40 
	#__STM32F4xx_HAL_SDRAM_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

47 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_Î_fmc.h
"

70 
HAL_SDRAM_STATE_RESET
 = 0x00U,

71 
HAL_SDRAM_STATE_READY
 = 0x01U,

72 
HAL_SDRAM_STATE_BUSY
 = 0x02U,

73 
HAL_SDRAM_STATE_ERROR
 = 0x03U,

74 
HAL_SDRAM_STATE_WRITE_PROTECTED
 = 0x04U,

75 
HAL_SDRAM_STATE_PRECHARGED
 = 0x05U

77 }
	tHAL_SDRAM_S‹Ty³Def
;

84 
FMC_SDRAM_Ty³Def
 *
In¡ªû
;

86 
FMC_SDRAM_In™Ty³Def
 
In™
;

88 
__IO
 
HAL_SDRAM_S‹Ty³Def
 
S‹
;

90 
HAL_LockTy³Def
 
Lock
;

92 
DMA_HªdËTy³Def
 *
hdma
;

94 }
	tSDRAM_HªdËTy³Def
;

109 
	#__HAL_SDRAM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SDRAM_STATE_RESET
)

	)

124 
HAL_StusTy³Def
 
	`HAL_SDRAM_In™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
FMC_SDRAM_TimšgTy³Def
 *
Timšg
);

125 
HAL_StusTy³Def
 
	`HAL_SDRAM_DeIn™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

126 
	`HAL_SDRAM_M¥In™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

127 
	`HAL_SDRAM_M¥DeIn™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

129 
	`HAL_SDRAM_IRQHªdËr
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

130 
	`HAL_SDRAM_ReäeshE¼ÜC®lback
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

131 
	`HAL_SDRAM_DMA_XãrC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

132 
	`HAL_SDRAM_DMA_XãrE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

141 
HAL_StusTy³Def
 
	`HAL_SDRAM_R—d_8b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

142 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™e_8b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

143 
HAL_StusTy³Def
 
	`HAL_SDRAM_R—d_16b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

144 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™e_16b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

145 
HAL_StusTy³Def
 
	`HAL_SDRAM_R—d_32b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

146 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™e_32b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

148 
HAL_StusTy³Def
 
	`HAL_SDRAM_R—d_DMA
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 * 
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

149 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™e_DMA
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

158 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™ePrÙeùiÚ_EÇbË
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

159 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™ePrÙeùiÚ_Di§bË
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

160 
HAL_StusTy³Def
 
	`HAL_SDRAM_S’dCommªd
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
FMC_SDRAM_CommªdTy³Def
 *
Commªd
, 
ušt32_t
 
Timeout
);

161 
HAL_StusTy³Def
 
	`HAL_SDRAM_Prog¿mReäeshR©e
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 
ReäeshR©e
);

162 
HAL_StusTy³Def
 
	`HAL_SDRAM_S‘AutoReäeshNumb”
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 
AutoReäeshNumb”
);

163 
ušt32_t
 
	`HAL_SDRAM_G‘ModeStus
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

172 
HAL_SDRAM_S‹Ty³Def
 
	`HAL_SDRAM_G‘S‹
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

191 #ifdeà
__ýlu¥lus


192 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_smartcard.h

39 #iâdeà
__STM32F4xx_HAL_SMARTCARD_H


40 
	#__STM32F4xx_HAL_SMARTCARD_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
BaudR©e
;

72 
ušt32_t
 
WÜdL’gth
;

75 
ušt32_t
 
StÝB™s
;

78 
ušt32_t
 
P¬™y
;

85 
ušt32_t
 
Mode
;

88 
ušt32_t
 
CLKPÞ¬™y
;

91 
ušt32_t
 
CLKPha£
;

94 
ušt32_t
 
CLKLa¡B™
;

98 
ušt32_t
 
P»sÿËr
;

103 
ušt32_t
 
Gu¬dTime
;

105 
ušt32_t
 
NACKS‹
;

107 }
	tSMARTCARD_In™Ty³Def
;

150 
HAL_SMARTCARD_STATE_RESET
 = 0x00U,

152 
HAL_SMARTCARD_STATE_READY
 = 0x20U,

154 
HAL_SMARTCARD_STATE_BUSY
 = 0x24U,

156 
HAL_SMARTCARD_STATE_BUSY_TX
 = 0x21U,

158 
HAL_SMARTCARD_STATE_BUSY_RX
 = 0x22U,

160 
HAL_SMARTCARD_STATE_BUSY_TX_RX
 = 0x23U,

163 
HAL_SMARTCARD_STATE_TIMEOUT
 = 0xA0U,

165 
HAL_SMARTCARD_STATE_ERROR
 = 0xE0U

167 }
	tHAL_SMARTCARD_S‹Ty³Def
;

174 
USART_Ty³Def
 *
In¡ªû
;

176 
SMARTCARD_In™Ty³Def
 
In™
;

178 
ušt8_t
 *
pTxBuffPŒ
;

180 
ušt16_t
 
TxXãrSize
;

182 
ušt16_t
 
TxXãrCouÁ
;

184 
ušt8_t
 *
pRxBuffPŒ
;

186 
ušt16_t
 
RxXãrSize
;

188 
ušt16_t
 
RxXãrCouÁ
;

190 
DMA_HªdËTy³Def
 *
hdm©x
;

192 
DMA_HªdËTy³Def
 *
hdm¬x
;

194 
HAL_LockTy³Def
 
Lock
;

196 
__IO
 
HAL_SMARTCARD_S‹Ty³Def
 
gS‹
;

200 
__IO
 
HAL_SMARTCARD_S‹Ty³Def
 
RxS‹
;

203 
__IO
 
ušt32_t
 
E¼ÜCode
;

205 }
	tSMARTCARD_HªdËTy³Def
;

219 
	#HAL_SMARTCARD_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

220 
	#HAL_SMARTCARD_ERROR_PE
 ((
ušt32_t
)0x00000001Uè

	)

221 
	#HAL_SMARTCARD_ERROR_NE
 ((
ušt32_t
)0x00000002Uè

	)

222 
	#HAL_SMARTCARD_ERROR_FE
 ((
ušt32_t
)0x00000004Uè

	)

223 
	#HAL_SMARTCARD_ERROR_ORE
 ((
ušt32_t
)0x00000008Uè

	)

224 
	#HAL_SMARTCARD_ERROR_DMA
 ((
ušt32_t
)0x00000010Uè

	)

232 
	#SMARTCARD_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

240 
	#SMARTCARD_STOPBITS_0_5
 ((
ušt32_t
)
USART_CR2_STOP_0
)

	)

241 
	#SMARTCARD_STOPBITS_1_5
 ((
ušt32_t
)(
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
))

	)

249 
	#SMARTCARD_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

250 
	#SMARTCARD_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

258 
	#SMARTCARD_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

259 
	#SMARTCARD_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

260 
	#SMARTCARD_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

268 
	#SMARTCARD_POLARITY_LOW
 ((
ušt32_t
)0x00000000U)

	)

269 
	#SMARTCARD_POLARITY_HIGH
 ((
ušt32_t
)
USART_CR2_CPOL
)

	)

277 
	#SMARTCARD_PHASE_1EDGE
 ((
ušt32_t
)0x00000000U)

	)

278 
	#SMARTCARD_PHASE_2EDGE
 ((
ušt32_t
)
USART_CR2_CPHA
)

	)

286 
	#SMARTCARD_LASTBIT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

287 
	#SMARTCARD_LASTBIT_ENABLE
 ((
ušt32_t
)
USART_CR2_LBCL
)

	)

295 
	#SMARTCARD_NACK_ENABLE
 ((
ušt32_t
)
USART_CR3_NACK
)

	)

296 
	#SMARTCARD_NACK_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

304 
	#SMARTCARD_DMAREQ_TX
 ((
ušt32_t
)
USART_CR3_DMAT
)

	)

305 
	#SMARTCARD_DMAREQ_RX
 ((
ušt32_t
)
USART_CR3_DMAR
)

	)

313 
	#SMARTCARD_PRESCALER_SYSCLK_DIV2
 ((
ušt32_t
)0x00000001Uè

	)

314 
	#SMARTCARD_PRESCALER_SYSCLK_DIV4
 ((
ušt32_t
)0x00000002Uè

	)

315 
	#SMARTCARD_PRESCALER_SYSCLK_DIV6
 ((
ušt32_t
)0x00000003Uè

	)

316 
	#SMARTCARD_PRESCALER_SYSCLK_DIV8
 ((
ušt32_t
)0x00000004Uè

	)

317 
	#SMARTCARD_PRESCALER_SYSCLK_DIV10
 ((
ušt32_t
)0x00000005Uè

	)

318 
	#SMARTCARD_PRESCALER_SYSCLK_DIV12
 ((
ušt32_t
)0x00000006Uè

	)

319 
	#SMARTCARD_PRESCALER_SYSCLK_DIV14
 ((
ušt32_t
)0x00000007Uè

	)

320 
	#SMARTCARD_PRESCALER_SYSCLK_DIV16
 ((
ušt32_t
)0x00000008Uè

	)

321 
	#SMARTCARD_PRESCALER_SYSCLK_DIV18
 ((
ušt32_t
)0x00000009Uè

	)

322 
	#SMARTCARD_PRESCALER_SYSCLK_DIV20
 ((
ušt32_t
)0x0000000AUè

	)

323 
	#SMARTCARD_PRESCALER_SYSCLK_DIV22
 ((
ušt32_t
)0x0000000BUè

	)

324 
	#SMARTCARD_PRESCALER_SYSCLK_DIV24
 ((
ušt32_t
)0x0000000CUè

	)

325 
	#SMARTCARD_PRESCALER_SYSCLK_DIV26
 ((
ušt32_t
)0x0000000DUè

	)

326 
	#SMARTCARD_PRESCALER_SYSCLK_DIV28
 ((
ušt32_t
)0x0000000EUè

	)

327 
	#SMARTCARD_PRESCALER_SYSCLK_DIV30
 ((
ušt32_t
)0x0000000FUè

	)

328 
	#SMARTCARD_PRESCALER_SYSCLK_DIV32
 ((
ušt32_t
)0x00000010Uè

	)

329 
	#SMARTCARD_PRESCALER_SYSCLK_DIV34
 ((
ušt32_t
)0x00000011Uè

	)

330 
	#SMARTCARD_PRESCALER_SYSCLK_DIV36
 ((
ušt32_t
)0x00000012Uè

	)

331 
	#SMARTCARD_PRESCALER_SYSCLK_DIV38
 ((
ušt32_t
)0x00000013Uè

	)

332 
	#SMARTCARD_PRESCALER_SYSCLK_DIV40
 ((
ušt32_t
)0x00000014Uè

	)

333 
	#SMARTCARD_PRESCALER_SYSCLK_DIV42
 ((
ušt32_t
)0x00000015Uè

	)

334 
	#SMARTCARD_PRESCALER_SYSCLK_DIV44
 ((
ušt32_t
)0x00000016Uè

	)

335 
	#SMARTCARD_PRESCALER_SYSCLK_DIV46
 ((
ušt32_t
)0x00000017Uè

	)

336 
	#SMARTCARD_PRESCALER_SYSCLK_DIV48
 ((
ušt32_t
)0x00000018Uè

	)

337 
	#SMARTCARD_PRESCALER_SYSCLK_DIV50
 ((
ušt32_t
)0x00000019Uè

	)

338 
	#SMARTCARD_PRESCALER_SYSCLK_DIV52
 ((
ušt32_t
)0x0000001AUè

	)

339 
	#SMARTCARD_PRESCALER_SYSCLK_DIV54
 ((
ušt32_t
)0x0000001BUè

	)

340 
	#SMARTCARD_PRESCALER_SYSCLK_DIV56
 ((
ušt32_t
)0x0000001CUè

	)

341 
	#SMARTCARD_PRESCALER_SYSCLK_DIV58
 ((
ušt32_t
)0x0000001DUè

	)

342 
	#SMARTCARD_PRESCALER_SYSCLK_DIV60
 ((
ušt32_t
)0x0000001EUè

	)

343 
	#SMARTCARD_PRESCALER_SYSCLK_DIV62
 ((
ušt32_t
)0x0000001FUè

	)

353 
	#SMARTCARD_FLAG_TXE
 ((
ušt32_t
)0x00000080U)

	)

354 
	#SMARTCARD_FLAG_TC
 ((
ušt32_t
)0x00000040U)

	)

355 
	#SMARTCARD_FLAG_RXNE
 ((
ušt32_t
)0x00000020U)

	)

356 
	#SMARTCARD_FLAG_IDLE
 ((
ušt32_t
)0x00000010U)

	)

357 
	#SMARTCARD_FLAG_ORE
 ((
ušt32_t
)0x00000008U)

	)

358 
	#SMARTCARD_FLAG_NE
 ((
ušt32_t
)0x00000004U)

	)

359 
	#SMARTCARD_FLAG_FE
 ((
ušt32_t
)0x00000002U)

	)

360 
	#SMARTCARD_FLAG_PE
 ((
ušt32_t
)0x00000001U)

	)

373 
	#SMARTCARD_IT_PE
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28U | 
USART_CR1_PEIE
))

	)

374 
	#SMARTCARD_IT_TXE
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28U | 
USART_CR1_TXEIE
))

	)

375 
	#SMARTCARD_IT_TC
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28U | 
USART_CR1_TCIE
))

	)

376 
	#SMARTCARD_IT_RXNE
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28U | 
USART_CR1_RXNEIE
))

	)

377 
	#SMARTCARD_IT_IDLE
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28U | 
USART_CR1_IDLEIE
))

	)

378 
	#SMARTCARD_IT_ERR
 ((
ušt32_t
)(
SMARTCARD_CR3_REG_INDEX
 << 28U | 
USART_CR3_EIE
))

	)

396 
	#__HAL_SMARTCARD_RESET_HANDLE_STATE
(
__HANDLE__
) do{ \

397 (
__HANDLE__
)->
gS‹
 = 
HAL_SMARTCARD_STATE_RESET
; \

398 (
__HANDLE__
)->
RxS‹
 = 
HAL_SMARTCARD_STATE_RESET
; \

399 } 0)

	)

404 
	#__HAL_SMARTCARD_FLUSH_DRREGISTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
DR
)

	)

420 
	#__HAL_SMARTCARD_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

437 
	#__HAL_SMARTCARD_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

445 
	#__HAL_SMARTCARD_CLEAR_PEFLAG
(
__HANDLE__
) \

447 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

448 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

449 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

450 
	`UNUSED
(
tm´eg
); \

451 } 0)

	)

459 
	#__HAL_SMARTCARD_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_SMARTCARD_CLEAR_PEFLAG
(__HANDLE__)

	)

467 
	#__HAL_SMARTCARD_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_SMARTCARD_CLEAR_PEFLAG
(__HANDLE__)

	)

475 
	#__HAL_SMARTCARD_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_SMARTCARD_CLEAR_PEFLAG
(__HANDLE__)

	)

483 
	#__HAL_SMARTCARD_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_SMARTCARD_CLEAR_PEFLAG
(__HANDLE__)

	)

496 
	#__HAL_SMARTCARD_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
SMARTCARD_IT_MASK
)): \

497 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
SMARTCARD_IT_MASK
)))

	)

498 
	#__HAL_SMARTCARD_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
SMARTCARD_IT_MASK
)): \

499 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
SMARTCARD_IT_MASK
)))

	)

513 
	#__HAL_SMARTCARD_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28Uè=ð1U)? (__HANDLE__)->
In¡ªû
->
CR1
: (__HANDLE__)->In¡ªû->
CR3
è& (((
ušt32_t
)(__IT__)è& 
SMARTCARD_IT_MASK
))

	)

519 
	#__HAL_SMARTCARD_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

525 
	#__HAL_SMARTCARD_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

532 
	#__HAL_SMARTCARD_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

539 
	#__HAL_SMARTCARD_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

548 
	#__HAL_SMARTCARD_DMA_REQUEST_ENABLE
(
__HANDLE__
, 
__REQUEST__
è((__HANDLE__)->
In¡ªû
->
CR3
 |ð(__REQUEST__))

	)

549 
	#__HAL_SMARTCARD_DMA_REQUEST_DISABLE
(
__HANDLE__
, 
__REQUEST__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð~(__REQUEST__))

	)

564 
HAL_StusTy³Def
 
HAL_SMARTCARD_In™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

565 
HAL_StusTy³Def
 
HAL_SMARTCARD_ReIn™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

566 
HAL_StusTy³Def
 
HAL_SMARTCARD_DeIn™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

567 
HAL_SMARTCARD_M¥In™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

568 
HAL_SMARTCARD_M¥DeIn™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

577 
HAL_StusTy³Def
 
HAL_SMARTCARD_T¿nsm™
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

578 
HAL_StusTy³Def
 
HAL_SMARTCARD_Reûive
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

579 
HAL_StusTy³Def
 
HAL_SMARTCARD_T¿nsm™_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

580 
HAL_StusTy³Def
 
HAL_SMARTCARD_Reûive_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

581 
HAL_StusTy³Def
 
HAL_SMARTCARD_T¿nsm™_DMA
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

582 
HAL_StusTy³Def
 
HAL_SMARTCARD_Reûive_DMA
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

583 
HAL_SMARTCARD_IRQHªdËr
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

584 
HAL_SMARTCARD_TxC¶tC®lback
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

585 
HAL_SMARTCARD_RxC¶tC®lback
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

586 
HAL_SMARTCARD_E¼ÜC®lback
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

595 
HAL_SMARTCARD_S‹Ty³Def
 
HAL_SMARTCARD_G‘S‹
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

596 
ušt32_t
 
HAL_SMARTCARD_G‘E¼Ü
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

615 
	#SMARTCARD_IT_MASK
 ((
ušt32_t
è
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
 | 
USART_CR1_RXNEIE
 | \

616 
USART_CR1_IDLEIE
 | 
USART_CR3_EIE
 )

	)

618 
	#SMARTCARD_DIV
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(4U*(_BAUD_)))

	)

619 
	#SMARTCARD_DIVMANT
(
_PCLK_
, 
_BAUD_
è(
	`SMARTCARD_DIV
((_PCLK_), (_BAUD_))/100U)

	)

620 
	#SMARTCARD_DIVFRAQ
(
_PCLK_
, 
_BAUD_
è(((
	`SMARTCARD_DIV
((_PCLK_), (_BAUD_)è- (
	`SMARTCARD_DIVMANT
((_PCLK_), (_BAUD_)è* 100U)è* 16U + 50Uè/ 100U)

	)

623 
	#SMARTCARD_BRR
(
_PCLK_
, 
_BAUD_
è(((
	`SMARTCARD_DIVMANT
((_PCLK_), (_BAUD_)) << 4U) + \

624 (
	`SMARTCARD_DIVFRAQ
((
_PCLK_
), (
_BAUD_
)) & 0xF0U)) + \

625 (
	`SMARTCARD_DIVFRAQ
((
_PCLK_
), (
_BAUD_
)è& 0x0FU))

	)

627 
	#SMARTCARD_CR1_REG_INDEX
 1U

	)

628 
	#SMARTCARD_CR3_REG_INDEX
 3U

	)

637 
	#IS_SMARTCARD_WORD_LENGTH
(
LENGTH
è((LENGTHè=ð
SMARTCARD_WORDLENGTH_9B
)

	)

638 
	#IS_SMARTCARD_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
SMARTCARD_STOPBITS_0_5
) || \

639 ((
STOPBITS
è=ð
SMARTCARD_STOPBITS_1_5
))

	)

640 
	#IS_SMARTCARD_PARITY
(
PARITY
è(((PARITYè=ð
SMARTCARD_PARITY_EVEN
) || \

641 ((
PARITY
è=ð
SMARTCARD_PARITY_ODD
))

	)

642 
	#IS_SMARTCARD_MODE
(
MODE
è((((MODEè& (
ušt32_t
)0x0000FFF3Uè=ð0x00Uè&& ((MODEè!ð(ušt32_t)0x000000U))

	)

643 
	#IS_SMARTCARD_POLARITY
(
CPOL
è(((CPOLè=ð
SMARTCARD_POLARITY_LOW
è|| ((CPOLè=ð
SMARTCARD_POLARITY_HIGH
))

	)

644 
	#IS_SMARTCARD_PHASE
(
CPHA
è(((CPHAè=ð
SMARTCARD_PHASE_1EDGE
è|| ((CPHAè=ð
SMARTCARD_PHASE_2EDGE
))

	)

645 
	#IS_SMARTCARD_LASTBIT
(
LASTBIT
è(((LASTBITè=ð
SMARTCARD_LASTBIT_DISABLE
) || \

646 ((
LASTBIT
è=ð
SMARTCARD_LASTBIT_ENABLE
))

	)

647 
	#IS_SMARTCARD_NACK_STATE
(
NACK
è(((NACKè=ð
SMARTCARD_NACK_ENABLE
) || \

648 ((
NACK
è=ð
SMARTCARD_NACK_DISABLE
))

	)

649 
	#IS_SMARTCARD_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 10500001U)

	)

670 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_spdifrx.h

39 #iâdeà
__STM32F4xx_HAL_SPDIFRX_H


40 
	#__STM32F4xx_HAL_SPDIFRX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F446xx
)

49 
	~"¡m32f4xx_h®_def.h
"

69 
ušt32_t
 
IÅutS–eùiÚ
;

72 
ušt32_t
 
R‘r›s
;

75 
ušt32_t
 
Wa™FÜAùiv™y
;

78 
ušt32_t
 
ChªÃlS–eùiÚ
;

81 
ušt32_t
 
D©aFÜm©
;

84 
ušt32_t
 
S‹»oMode
;

87 
ušt32_t
 
P»ambËTy³Mask
;

90 
ušt32_t
 
ChªÃlStusMask
;

93 
ušt32_t
 
V®id™yB™Mask
;

96 
ušt32_t
 
P¬™yE¼ÜMask
;

98 }
	tSPDIFRX_In™Ty³Def
;

105 
ušt32_t
 
	mD©aFÜm©
;

108 
ušt32_t
 
	mS‹»oMode
;

111 
ušt32_t
 
	mP»ambËTy³Mask
;

114 
ušt32_t
 
	mChªÃlStusMask
;

117 
ušt32_t
 
	mV®id™yB™Mask
;

120 
ušt32_t
 
	mP¬™yE¼ÜMask
;

122 }
	tSPDIFRX_S‘D©aFÜm©Ty³Def
;

129 
	mHAL_SPDIFRX_STATE_RESET
 = 0x00U,

130 
	mHAL_SPDIFRX_STATE_READY
 = 0x01U,

131 
	mHAL_SPDIFRX_STATE_BUSY
 = 0x02U,

132 
	mHAL_SPDIFRX_STATE_BUSY_RX
 = 0x03U,

133 
	mHAL_SPDIFRX_STATE_BUSY_CX
 = 0x04U,

134 
	mHAL_SPDIFRX_STATE_ERROR
 = 0x07U

135 }
	tHAL_SPDIFRX_S‹Ty³Def
;

142 
SPDIFRX_Ty³Def
 *
	mIn¡ªû
;

144 
SPDIFRX_In™Ty³Def
 
	mIn™
;

146 
ušt32_t
 *
	mpRxBuffPŒ
;

148 
ušt32_t
 *
	mpCsBuffPŒ
;

150 
__IO
 
ušt16_t
 
	mRxXãrSize
;

152 
__IO
 
ušt16_t
 
	mRxXãrCouÁ
;

159 
__IO
 
ušt16_t
 
	mCsXãrSize
;

161 
__IO
 
ušt16_t
 
	mCsXãrCouÁ
;

168 
DMA_HªdËTy³Def
 *
	mhdmaCsRx
;

170 
DMA_HªdËTy³Def
 *
	mhdmaDrRx
;

172 
__IO
 
HAL_LockTy³Def
 
	mLock
;

174 
__IO
 
HAL_SPDIFRX_S‹Ty³Def
 
	mS‹
;

176 
__IO
 
ušt32_t
 
	mE¼ÜCode
;

177 }
	tSPDIFRX_HªdËTy³Def
;

189 
	#HAL_SPDIFRX_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

190 
	#HAL_SPDIFRX_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000001Uè

	)

191 
	#HAL_SPDIFRX_ERROR_OVR
 ((
ušt32_t
)0x00000002Uè

	)

192 
	#HAL_SPDIFRX_ERROR_PE
 ((
ušt32_t
)0x00000004Uè

	)

193 
	#HAL_SPDIFRX_ERROR_DMA
 ((
ušt32_t
)0x00000008Uè

	)

194 
	#HAL_SPDIFRX_ERROR_UNKNOWN
 ((
ušt32_t
)0x00000010Uè

	)

202 
	#SPDIFRX_INPUT_IN0
 ((
ušt32_t
)0x00000000U)

	)

203 
	#SPDIFRX_INPUT_IN1
 ((
ušt32_t
)0x00010000U)

	)

204 
	#SPDIFRX_INPUT_IN2
 ((
ušt32_t
)0x00020000U)

	)

205 
	#SPDIFRX_INPUT_IN3
 ((
ušt32_t
)0x00030000U)

	)

213 
	#SPDIFRX_MAXRETRIES_NONE
 ((
ušt32_t
)0x00000000U)

	)

214 
	#SPDIFRX_MAXRETRIES_3
 ((
ušt32_t
)0x00001000U)

	)

215 
	#SPDIFRX_MAXRETRIES_15
 ((
ušt32_t
)0x00002000U)

	)

216 
	#SPDIFRX_MAXRETRIES_63
 ((
ušt32_t
)0x00003000U)

	)

224 
	#SPDIFRX_WAITFORACTIVITY_OFF
 ((
ušt32_t
)0x00000000U)

	)

225 
	#SPDIFRX_WAITFORACTIVITY_ON
 ((
ušt32_t
)
SPDIFRX_CR_WFA
)

	)

233 
	#SPDIFRX_PREAMBLETYPEMASK_OFF
 ((
ušt32_t
)0x00000000U)

	)

234 
	#SPDIFRX_PREAMBLETYPEMASK_ON
 ((
ušt32_t
)
SPDIFRX_CR_PTMSK
)

	)

242 
	#SPDIFRX_CHANNELSTATUS_OFF
 ((
ušt32_t
)0x00000000Uè

	)

243 
	#SPDIFRX_CHANNELSTATUS_ON
 ((
ušt32_t
)
SPDIFRX_CR_CUMSK
è

	)

251 
	#SPDIFRX_VALIDITYMASK_OFF
 ((
ušt32_t
)0x00000000U)

	)

252 
	#SPDIFRX_VALIDITYMASK_ON
 ((
ušt32_t
)
SPDIFRX_CR_VMSK
)

	)

260 
	#SPDIFRX_PARITYERRORMASK_OFF
 ((
ušt32_t
)0x00000000U)

	)

261 
	#SPDIFRX_PARITYERRORMASK_ON
 ((
ušt32_t
)
SPDIFRX_CR_PMSK
)

	)

269 
	#SPDIFRX_CHANNEL_A
 ((
ušt32_t
)0x00000000U)

	)

270 
	#SPDIFRX_CHANNEL_B
 ((
ušt32_t
)
SPDIFRX_CR_CHSEL
)

	)

278 
	#SPDIFRX_DATAFORMAT_LSB
 ((
ušt32_t
)0x00000000U)

	)

279 
	#SPDIFRX_DATAFORMAT_MSB
 ((
ušt32_t
)0x00000010U)

	)

280 
	#SPDIFRX_DATAFORMAT_32BITS
 ((
ušt32_t
)0x00000020U)

	)

288 
	#SPDIFRX_STEREOMODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

289 
	#SPDIFRX_STEREOMODE_ENABLE
 ((
ušt32_t
)
SPDIFRX_CR_RXSTEO
)

	)

298 
	#SPDIFRX_STATE_IDLE
 ((
ušt32_t
)0xFFFFFFFCU)

	)

299 
	#SPDIFRX_STATE_SYNC
 ((
ušt32_t
)0x00000001U)

	)

300 
	#SPDIFRX_STATE_RCV
 ((
ušt32_t
)
SPDIFRX_CR_SPDIFEN
)

	)

308 
	#SPDIFRX_IT_RXNE
 ((
ušt32_t
)
SPDIFRX_IMR_RXNEIE
)

	)

309 
	#SPDIFRX_IT_CSRNE
 ((
ušt32_t
)
SPDIFRX_IMR_CSRNEIE
)

	)

310 
	#SPDIFRX_IT_PERRIE
 ((
ušt32_t
)
SPDIFRX_IMR_PERRIE
)

	)

311 
	#SPDIFRX_IT_OVRIE
 ((
ušt32_t
)
SPDIFRX_IMR_OVRIE
)

	)

312 
	#SPDIFRX_IT_SBLKIE
 ((
ušt32_t
)
SPDIFRX_IMR_SBLKIE
)

	)

313 
	#SPDIFRX_IT_SYNCDIE
 ((
ušt32_t
)
SPDIFRX_IMR_SYNCDIE
)

	)

314 
	#SPDIFRX_IT_IFEIE
 ((
ušt32_t
)
SPDIFRX_IMR_IFEIE
 )

	)

322 
	#SPDIFRX_FLAG_RXNE
 ((
ušt32_t
)
SPDIFRX_SR_RXNE
)

	)

323 
	#SPDIFRX_FLAG_CSRNE
 ((
ušt32_t
)
SPDIFRX_SR_CSRNE
)

	)

324 
	#SPDIFRX_FLAG_PERR
 ((
ušt32_t
)
SPDIFRX_SR_PERR
)

	)

325 
	#SPDIFRX_FLAG_OVR
 ((
ušt32_t
)
SPDIFRX_SR_OVR
)

	)

326 
	#SPDIFRX_FLAG_SBD
 ((
ušt32_t
)
SPDIFRX_SR_SBD
)

	)

327 
	#SPDIFRX_FLAG_SYNCD
 ((
ušt32_t
)
SPDIFRX_SR_SYNCD
)

	)

328 
	#SPDIFRX_FLAG_FERR
 ((
ušt32_t
)
SPDIFRX_SR_FERR
)

	)

329 
	#SPDIFRX_FLAG_SERR
 ((
ušt32_t
)
SPDIFRX_SR_SERR
)

	)

330 
	#SPDIFRX_FLAG_TERR
 ((
ušt32_t
)
SPDIFRX_SR_TERR
)

	)

348 
	#__HAL_SPDIFRX_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = (
ušt16_t
)
SPDIFRX_CR_SPDIFEN
)

	)

354 
	#__HAL_SPDIFRX_IDLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð
SPDIFRX_STATE_IDLE
)

	)

360 
	#__HAL_SPDIFRX_SYNC
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
SPDIFRX_STATE_SYNC
)

	)

367 
	#__HAL_SPDIFRX_RCV
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
SPDIFRX_STATE_RCV
)

	)

382 
	#__HAL_SPDIFRX_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IMR
 |ð(__INTERRUPT__))

	)

383 
	#__HAL_SPDIFRX_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IMR
 &ð(
ušt16_t
)(~(__INTERRUPT__)))

	)

398 
	#__HAL_SPDIFRX_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
IMR
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

415 
	#__HAL_SPDIFRX_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

428 
	#__HAL_SPDIFRX_CLEAR_IT
(
__HANDLE__
, 
__IT_CLEAR__
è((__HANDLE__)->
In¡ªû
->
IFCR
 = (
ušt32_t
)(__IT_CLEAR__))

	)

443 
HAL_StusTy³Def
 
HAL_SPDIFRX_In™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

444 
HAL_StusTy³Def
 
HAL_SPDIFRX_DeIn™
 (
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

445 
HAL_SPDIFRX_M¥In™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

446 
HAL_SPDIFRX_M¥DeIn™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

447 
HAL_StusTy³Def
 
HAL_SPDIFRX_S‘D©aFÜm©
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
SPDIFRX_S‘D©aFÜm©Ty³Def
 
sD©aFÜm©
);

457 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveD©aFlow
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
, ušt32_ˆ
Timeout
);

458 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveCÚŒÞFlow
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
, ušt32_ˆ
Timeout
);

461 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveCÚŒÞFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
);

462 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveD©aFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
);

463 
HAL_SPDIFRX_IRQHªdËr
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

466 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveCÚŒÞFlow_DMA
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
);

467 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveD©aFlow_DMA
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
);

469 
HAL_StusTy³Def
 
HAL_SPDIFRX_DMAStÝ
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

472 
HAL_SPDIFRX_RxH®fC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

473 
HAL_SPDIFRX_RxC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

474 
HAL_SPDIFRX_E¼ÜC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

475 
HAL_SPDIFRX_CxH®fC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

476 
HAL_SPDIFRX_CxC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

485 
HAL_SPDIFRX_S‹Ty³Def
 
HAL_SPDIFRX_G‘S‹
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

486 
ušt32_t
 
HAL_SPDIFRX_G‘E¼Ü
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

501 
	#IS_SPDIFRX_INPUT_SELECT
(
INPUT
è(((INPUTè=ð
SPDIFRX_INPUT_IN1
) || \

502 ((
INPUT
è=ð
SPDIFRX_INPUT_IN2
) || \

503 ((
INPUT
è=ð
SPDIFRX_INPUT_IN3
) || \

504 ((
INPUT
è=ð
SPDIFRX_INPUT_IN0
))

	)

505 
	#IS_SPDIFRX_MAX_RETRIES
(
RET
è(((RETè=ð
SPDIFRX_MAXRETRIES_NONE
) || \

506 ((
RET
è=ð
SPDIFRX_MAXRETRIES_3
) || \

507 ((
RET
è=ð
SPDIFRX_MAXRETRIES_15
) || \

508 ((
RET
è=ð
SPDIFRX_MAXRETRIES_63
))

	)

509 
	#IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
VAL
è(((VALè=ð
SPDIFRX_WAITFORACTIVITY_ON
) || \

510 ((
VAL
è=ð
SPDIFRX_WAITFORACTIVITY_OFF
))

	)

511 
	#IS_PREAMBLE_TYPE_MASK
(
VAL
è(((VALè=ð
SPDIFRX_PREAMBLETYPEMASK_ON
) || \

512 ((
VAL
è=ð
SPDIFRX_PREAMBLETYPEMASK_OFF
))

	)

513 
	#IS_VALIDITY_MASK
(
VAL
è(((VALè=ð
SPDIFRX_VALIDITYMASK_OFF
) || \

514 ((
VAL
è=ð
SPDIFRX_VALIDITYMASK_ON
))

	)

515 
	#IS_PARITY_ERROR_MASK
(
VAL
è(((VALè=ð
SPDIFRX_PARITYERRORMASK_OFF
) || \

516 ((
VAL
è=ð
SPDIFRX_PARITYERRORMASK_ON
))

	)

517 
	#IS_SPDIFRX_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
SPDIFRX_CHANNEL_A
) || \

518 ((
CHANNEL
è=ð
SPDIFRX_CHANNEL_B
))

	)

519 
	#IS_SPDIFRX_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
SPDIFRX_DATAFORMAT_LSB
) || \

520 ((
FORMAT
è=ð
SPDIFRX_DATAFORMAT_MSB
) || \

521 ((
FORMAT
è=ð
SPDIFRX_DATAFORMAT_32BITS
))

	)

522 
	#IS_STEREO_MODE
(
MODE
è(((MODEè=ð
SPDIFRX_STEREOMODE_DISABLE
) || \

523 ((
MODE
è=ð
SPDIFRX_STEREOMODE_ENABLE
))

	)

525 
	#IS_CHANNEL_STATUS_MASK
(
VAL
è(((VALè=ð
SPDIFRX_CHANNELSTATUS_ON
) || \

526 ((
VAL
è=ð
SPDIFRX_CHANNELSTATUS_OFF
))

	)

548 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_spi.h

39 #iâdeà
__STM32F4xx_HAL_SPI_H


40 
	#__STM32F4xx_HAL_SPI_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Mode
;

70 
ušt32_t
 
DœeùiÚ
;

73 
ušt32_t
 
D©aSize
;

76 
ušt32_t
 
CLKPÞ¬™y
;

79 
ušt32_t
 
CLKPha£
;

82 
ušt32_t
 
NSS
;

86 
ušt32_t
 
BaudR©eP»sÿËr
;

92 
ušt32_t
 
Fœ¡B™
;

95 
ušt32_t
 
TIMode
;

98 
ušt32_t
 
CRCC®cuÏtiÚ
;

101 
ušt32_t
 
CRCPÞynomŸl
;

103 }
	tSPI_In™Ty³Def
;

110 
HAL_SPI_STATE_RESET
 = 0x00U,

111 
HAL_SPI_STATE_READY
 = 0x01U,

112 
HAL_SPI_STATE_BUSY
 = 0x02U,

113 
HAL_SPI_STATE_BUSY_TX
 = 0x03U,

114 
HAL_SPI_STATE_BUSY_RX
 = 0x04U,

115 
HAL_SPI_STATE_BUSY_TX_RX
 = 0x05U,

116 
HAL_SPI_STATE_ERROR
 = 0x06U

117 }
	tHAL_SPI_S‹Ty³Def
;

122 
	s__SPI_HªdËTy³Def


124 
SPI_Ty³Def
 *
In¡ªû
;

126 
SPI_In™Ty³Def
 
In™
;

128 
ušt8_t
 *
pTxBuffPŒ
;

130 
ušt16_t
 
TxXãrSize
;

132 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

134 
ušt8_t
 *
pRxBuffPŒ
;

136 
ušt16_t
 
RxXãrSize
;

138 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

140 (*
RxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

142 (*
TxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

144 
DMA_HªdËTy³Def
 *
hdm©x
;

146 
DMA_HªdËTy³Def
 *
hdm¬x
;

148 
HAL_LockTy³Def
 
Lock
;

150 
__IO
 
HAL_SPI_S‹Ty³Def
 
S‹
;

152 
__IO
 
ušt32_t
 
E¼ÜCode
;

154 }
	tSPI_HªdËTy³Def
;

168 
	#HAL_SPI_ERROR_NONE
 0x00000000U

	)

169 
	#HAL_SPI_ERROR_MODF
 0x00000001U

	)

170 
	#HAL_SPI_ERROR_CRC
 0x00000002U

	)

171 
	#HAL_SPI_ERROR_OVR
 0x00000004U

	)

172 
	#HAL_SPI_ERROR_FRE
 0x00000008U

	)

173 
	#HAL_SPI_ERROR_DMA
 0x00000010U

	)

174 
	#HAL_SPI_ERROR_FLAG
 0x00000020U

	)

182 
	#SPI_MODE_SLAVE
 0x00000000U

	)

183 
	#SPI_MODE_MASTER
 (
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
)

	)

191 
	#SPI_DIRECTION_2LINES
 0x00000000U

	)

192 
	#SPI_DIRECTION_2LINES_RXONLY
 
SPI_CR1_RXONLY


	)

193 
	#SPI_DIRECTION_1LINE
 
SPI_CR1_BIDIMODE


	)

201 
	#SPI_DATASIZE_8BIT
 0x00000000U

	)

202 
	#SPI_DATASIZE_16BIT
 
SPI_CR1_DFF


	)

210 
	#SPI_POLARITY_LOW
 0x00000000U

	)

211 
	#SPI_POLARITY_HIGH
 
SPI_CR1_CPOL


	)

219 
	#SPI_PHASE_1EDGE
 0x00000000U

	)

220 
	#SPI_PHASE_2EDGE
 
SPI_CR1_CPHA


	)

228 
	#SPI_NSS_SOFT
 
SPI_CR1_SSM


	)

229 
	#SPI_NSS_HARD_INPUT
 0x00000000U

	)

230 
	#SPI_NSS_HARD_OUTPUT
 0x00040000U

	)

238 
	#SPI_BAUDRATEPRESCALER_2
 0x00000000U

	)

239 
	#SPI_BAUDRATEPRESCALER_4
 0x00000008U

	)

240 
	#SPI_BAUDRATEPRESCALER_8
 0x00000010U

	)

241 
	#SPI_BAUDRATEPRESCALER_16
 0x00000018U

	)

242 
	#SPI_BAUDRATEPRESCALER_32
 0x00000020U

	)

243 
	#SPI_BAUDRATEPRESCALER_64
 0x00000028U

	)

244 
	#SPI_BAUDRATEPRESCALER_128
 0x00000030U

	)

245 
	#SPI_BAUDRATEPRESCALER_256
 0x00000038U

	)

253 
	#SPI_FIRSTBIT_MSB
 0x00000000U

	)

254 
	#SPI_FIRSTBIT_LSB
 
SPI_CR1_LSBFIRST


	)

262 
	#SPI_TIMODE_DISABLE
 0x00000000U

	)

263 
	#SPI_TIMODE_ENABLE
 
SPI_CR2_FRF


	)

271 
	#SPI_CRCCALCULATION_DISABLE
 0x00000000U

	)

272 
	#SPI_CRCCALCULATION_ENABLE
 
SPI_CR1_CRCEN


	)

280 
	#SPI_IT_TXE
 
SPI_CR2_TXEIE


	)

281 
	#SPI_IT_RXNE
 
SPI_CR2_RXNEIE


	)

282 
	#SPI_IT_ERR
 
SPI_CR2_ERRIE


	)

290 
	#SPI_FLAG_RXNE
 
SPI_SR_RXNE


	)

291 
	#SPI_FLAG_TXE
 
SPI_SR_TXE


	)

292 
	#SPI_FLAG_BSY
 
SPI_SR_BSY


	)

293 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

294 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

295 
	#SPI_FLAG_OVR
 
SPI_SR_OVR


	)

296 
	#SPI_FLAG_FRE
 
SPI_SR_FRE


	)

315 
	#__HAL_SPI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SPI_STATE_RESET
)

	)

327 
	#__HAL_SPI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

328 
	#__HAL_SPI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(~(__INTERRUPT__)))

	)

340 
	#__HAL_SPI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

356 
	#__HAL_SPI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

363 
	#__HAL_SPI_CLEAR_CRCERRFLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
SR
 = (
ušt16_t
)(~
SPI_FLAG_CRCERR
))

	)

370 
	#__HAL_SPI_CLEAR_MODFFLAG
(
__HANDLE__
) \

372 
__IO
 
ušt32_t
 
tm´eg_modf
 = 0x00U; \

373 
tm´eg_modf
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

374 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_SPE
); \

375 
	`UNUSED
(
tm´eg_modf
); \

376 } 0U)

	)

383 
	#__HAL_SPI_CLEAR_OVRFLAG
(
__HANDLE__
) \

385 
__IO
 
ušt32_t
 
tm´eg_ovr
 = 0x00U; \

386 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

387 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

388 
	`UNUSED
(
tm´eg_ovr
); \

389 } 0U)

	)

396 
	#__HAL_SPI_CLEAR_FREFLAG
(
__HANDLE__
) \

398 
__IO
 
ušt32_t
 
tm´eg_äe
 = 0x00U; \

399 
tm´eg_äe
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

400 
	`UNUSED
(
tm´eg_äe
); \

401 }0U)

	)

408 
	#__HAL_SPI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SPI_CR1_SPE
)

	)

415 
	#__HAL_SPI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_SPE
))

	)

429 
HAL_StusTy³Def
 
HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
);

430 
HAL_StusTy³Def
 
HAL_SPI_DeIn™
 (
SPI_HªdËTy³Def
 *
h¥i
);

431 
HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
);

432 
HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
);

441 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

442 
HAL_StusTy³Def
 
HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

443 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

444 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

445 
HAL_StusTy³Def
 
HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

446 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

447 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

448 
HAL_StusTy³Def
 
HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

449 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

450 
HAL_StusTy³Def
 
HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
);

451 
HAL_StusTy³Def
 
HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
);

452 
HAL_StusTy³Def
 
HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
);

454 
HAL_StusTy³Def
 
HAL_SPI_AbÜt
(
SPI_HªdËTy³Def
 *
h¥i
);

455 
HAL_StusTy³Def
 
HAL_SPI_AbÜt_IT
(
SPI_HªdËTy³Def
 *
h¥i
);

457 
HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

458 
HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

459 
HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

460 
HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

461 
HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

462 
HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

463 
HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

464 
HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

465 
HAL_SPI_AbÜtC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

474 
HAL_SPI_S‹Ty³Def
 
HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
);

475 
ušt32_t
 
HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
);

498 
	#SPI_1LINE_TX
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SPI_CR1_BIDIOE
)

	)

505 
	#SPI_1LINE_RX
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_BIDIOE
))

	)

512 
	#SPI_RESET_CRC
(
__HANDLE__
èdo{(__HANDLE__)->
In¡ªû
->
CR1
 &ð(
ušt16_t
)(~
SPI_CR1_CRCEN
);\

513 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCEN
;}0U)

	)

515 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_MODE_SLAVE
) || \

516 ((
MODE
è=ð
SPI_MODE_MASTER
))

	)

518 
	#IS_SPI_DIRECTION
(
MODE
è(((MODEè=ð
SPI_DIRECTION_2LINES
) || \

519 ((
MODE
è=ð
SPI_DIRECTION_2LINES_RXONLY
) || \

520 ((
MODE
è=ð
SPI_DIRECTION_1LINE
))

	)

522 
	#IS_SPI_DIRECTION_2LINES
(
MODE
è((MODEè=ð
SPI_DIRECTION_2LINES
)

	)

524 
	#IS_SPI_DIRECTION_2LINES_OR_1LINE
(
MODE
è(((MODEè=ð
SPI_DIRECTION_2LINES
) || \

525 ((
MODE
è=ð
SPI_DIRECTION_1LINE
))

	)

527 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SPI_DATASIZE_16BIT
) || \

528 ((
DATASIZE
è=ð
SPI_DATASIZE_8BIT
))

	)

530 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_POLARITY_LOW
) || \

531 ((
CPOL
è=ð
SPI_POLARITY_HIGH
))

	)

533 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_PHASE_1EDGE
) || \

534 ((
CPHA
è=ð
SPI_PHASE_2EDGE
))

	)

536 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_SOFT
) || \

537 ((
NSS
è=ð
SPI_NSS_HARD_INPUT
) || \

538 ((
NSS
è=ð
SPI_NSS_HARD_OUTPUT
))

	)

540 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BAUDRATEPRESCALER_2
) || \

541 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_4
) || \

542 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_8
) || \

543 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_16
) || \

544 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_32
) || \

545 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_64
) || \

546 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_128
) || \

547 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_256
))

	)

549 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_FIRSTBIT_MSB
) || \

550 ((
BIT
è=ð
SPI_FIRSTBIT_LSB
))

	)

552 
	#IS_SPI_TIMODE
(
MODE
è(((MODEè=ð
SPI_TIMODE_DISABLE
) || \

553 ((
MODE
è=ð
SPI_TIMODE_ENABLE
))

	)

555 
	#IS_SPI_CRC_CALCULATION
(
CALCULATION
è(((CALCULATIONè=ð
SPI_CRCCALCULATION_DISABLE
) || \

556 ((
CALCULATION
è=ð
SPI_CRCCALCULATION_ENABLE
))

	)

558 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è(((POLYNOMIALè>ð0x01Uè&& ((POLYNOMIALè<ð0xFFFFU))

	)

581 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sram.h

39 #iâdeà
__STM32F4xx_HAL_SRAM_H


40 
	#__STM32F4xx_HAL_SRAM_H


	)

42 #ifdeà
__ýlu¥lus


47 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

48 
	~"¡m32f4xx_Î_fsmc.h
"

51 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

52 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

53 
	~"¡m32f4xx_Î_fmc.h
"

61 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

62 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

63 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

79 
HAL_SRAM_STATE_RESET
 = 0x00U,

80 
HAL_SRAM_STATE_READY
 = 0x01U,

81 
HAL_SRAM_STATE_BUSY
 = 0x02U,

82 
HAL_SRAM_STATE_ERROR
 = 0x03U,

83 
HAL_SRAM_STATE_PROTECTED
 = 0x04U

85 }
	tHAL_SRAM_S‹Ty³Def
;

92 
FMC_NORSRAM_Ty³Def
 *
In¡ªû
;

94 
FMC_NORSRAM_EXTENDED_Ty³Def
 *
Ex‹nded
;

96 
FMC_NORSRAM_In™Ty³Def
 
In™
;

98 
HAL_LockTy³Def
 
Lock
;

100 
__IO
 
HAL_SRAM_S‹Ty³Def
 
S‹
;

102 
DMA_HªdËTy³Def
 *
hdma
;

104 }
	tSRAM_HªdËTy³Def
;

120 
	#__HAL_SRAM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SRAM_STATE_RESET
)

	)

135 
HAL_StusTy³Def
 
	`HAL_SRAM_In™
(
SRAM_HªdËTy³Def
 *
h¤am
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, FMC_NORSRAM_TimšgTy³Deà*
ExtTimšg
);

136 
HAL_StusTy³Def
 
	`HAL_SRAM_DeIn™
(
SRAM_HªdËTy³Def
 *
h¤am
);

137 
	`HAL_SRAM_M¥In™
(
SRAM_HªdËTy³Def
 *
h¤am
);

138 
	`HAL_SRAM_M¥DeIn™
(
SRAM_HªdËTy³Def
 *
h¤am
);

140 
	`HAL_SRAM_DMA_XãrC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

141 
	`HAL_SRAM_DMA_XãrE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

150 
HAL_StusTy³Def
 
	`HAL_SRAM_R—d_8b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

151 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™e_8b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

152 
HAL_StusTy³Def
 
	`HAL_SRAM_R—d_16b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

153 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™e_16b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

154 
HAL_StusTy³Def
 
	`HAL_SRAM_R—d_32b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

155 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™e_32b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

156 
HAL_StusTy³Def
 
	`HAL_SRAM_R—d_DMA
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

157 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™e_DMA
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

166 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™eO³¿tiÚ_EÇbË
(
SRAM_HªdËTy³Def
 *
h¤am
);

167 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™eO³¿tiÚ_Di§bË
(
SRAM_HªdËTy³Def
 *
h¤am
);

176 
HAL_SRAM_S‹Ty³Def
 
	`HAL_SRAM_G‘S‹
(
SRAM_HªdËTy³Def
 *
h¤am
);

195 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

199 #ifdeà
__ýlu¥lus


200 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim.h

39 #iâdeà
__STM32F4xx_HAL_TIM_H


40 
	#__STM32F4xx_HAL_TIM_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
P»sÿËr
;

70 
ušt32_t
 
CouÁ”Mode
;

73 
ušt32_t
 
P”iod
;

77 
ušt32_t
 
ClockDivisiÚ
;

80 
ušt32_t
 
R•‘™iÚCouÁ”
;

88 } 
	tTIM_Ba£_In™Ty³Def
;

96 
ušt32_t
 
OCMode
;

99 
ušt32_t
 
Pul£
;

102 
ušt32_t
 
OCPÞ¬™y
;

105 
ušt32_t
 
OCNPÞ¬™y
;

109 
ušt32_t
 
OCFa¡Mode
;

114 
ušt32_t
 
OCIdËS‹
;

118 
ušt32_t
 
OCNIdËS‹
;

121 } 
	tTIM_OC_In™Ty³Def
;

128 
ušt32_t
 
OCMode
;

131 
ušt32_t
 
Pul£
;

134 
ušt32_t
 
OCPÞ¬™y
;

137 
ušt32_t
 
OCNPÞ¬™y
;

141 
ušt32_t
 
OCIdËS‹
;

145 
ušt32_t
 
OCNIdËS‹
;

149 
ušt32_t
 
ICPÞ¬™y
;

152 
ušt32_t
 
ICS–eùiÚ
;

155 
ušt32_t
 
ICFž‹r
;

157 } 
	tTIM_OÃPul£_In™Ty³Def
;

166 
ušt32_t
 
ICPÞ¬™y
;

169 
ušt32_t
 
ICS–eùiÚ
;

172 
ušt32_t
 
ICP»sÿËr
;

175 
ušt32_t
 
ICFž‹r
;

177 } 
	tTIM_IC_In™Ty³Def
;

185 
ušt32_t
 
Encod”Mode
;

188 
ušt32_t
 
IC1PÞ¬™y
;

191 
ušt32_t
 
IC1S–eùiÚ
;

194 
ušt32_t
 
IC1P»sÿËr
;

197 
ušt32_t
 
IC1Fž‹r
;

200 
ušt32_t
 
IC2PÞ¬™y
;

203 
ušt32_t
 
IC2S–eùiÚ
;

206 
ušt32_t
 
IC2P»sÿËr
;

209 
ušt32_t
 
IC2Fž‹r
;

211 } 
	tTIM_Encod”_In™Ty³Def
;

218 
ušt32_t
 
ClockSourû
;

220 
ušt32_t
 
ClockPÞ¬™y
;

222 
ušt32_t
 
ClockP»sÿËr
;

224 
ušt32_t
 
ClockFž‹r
;

226 }
	tTIM_ClockCÚfigTy³Def
;

233 
ušt32_t
 
CË¬IÅutS‹
;

235 
ušt32_t
 
CË¬IÅutSourû
;

237 
ušt32_t
 
CË¬IÅutPÞ¬™y
;

239 
ušt32_t
 
CË¬IÅutP»sÿËr
;

241 
ušt32_t
 
CË¬IÅutFž‹r
;

243 }
	tTIM_CË¬IÅutCÚfigTy³Def
;

249 
ušt32_t
 
SÏveMode
;

251 
ušt32_t
 
IÅutTrigg”
;

253 
ušt32_t
 
Trigg”PÞ¬™y
;

255 
ušt32_t
 
Trigg”P»sÿËr
;

257 
ušt32_t
 
Trigg”Fž‹r
;

260 }
	tTIM_SÏveCÚfigTy³Def
;

267 
HAL_TIM_STATE_RESET
 = 0x00U,

268 
HAL_TIM_STATE_READY
 = 0x01U,

269 
HAL_TIM_STATE_BUSY
 = 0x02U,

270 
HAL_TIM_STATE_TIMEOUT
 = 0x03U,

271 
HAL_TIM_STATE_ERROR
 = 0x04U

272 }
	tHAL_TIM_S‹Ty³Def
;

279 
HAL_TIM_ACTIVE_CHANNEL_1
 = 0x01U,

280 
HAL_TIM_ACTIVE_CHANNEL_2
 = 0x02U,

281 
HAL_TIM_ACTIVE_CHANNEL_3
 = 0x04U,

282 
HAL_TIM_ACTIVE_CHANNEL_4
 = 0x08U,

283 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
 = 0x00U

284 }
	tHAL_TIM_AùiveChªÃl
;

291 
TIM_Ty³Def
 *
In¡ªû
;

292 
TIM_Ba£_In™Ty³Def
 
In™
;

293 
HAL_TIM_AùiveChªÃl
 
ChªÃl
;

294 
DMA_HªdËTy³Def
 *
hdma
[7];

296 
HAL_LockTy³Def
 
Lock
;

297 
__IO
 
HAL_TIM_S‹Ty³Def
 
S‹
;

298 }
	tTIM_HªdËTy³Def
;

311 
	#TIM_INPUTCHANNELPOLARITY_RISING
 0x00000000U

	)

312 
	#TIM_INPUTCHANNELPOLARITY_FALLING
 (
TIM_CCER_CC1P
è

	)

313 
	#TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
è

	)

321 
	#TIM_ETRPOLARITY_INVERTED
 (
TIM_SMCR_ETP
è

	)

322 
	#TIM_ETRPOLARITY_NONINVERTED
 0x00000000U

	)

330 
	#TIM_ETRPRESCALER_DIV1
 0x00000000U

	)

331 
	#TIM_ETRPRESCALER_DIV2
 (
TIM_SMCR_ETPS_0
è

	)

332 
	#TIM_ETRPRESCALER_DIV4
 (
TIM_SMCR_ETPS_1
è

	)

333 
	#TIM_ETRPRESCALER_DIV8
 (
TIM_SMCR_ETPS
è

	)

341 
	#TIM_COUNTERMODE_UP
 0x00000000U

	)

342 
	#TIM_COUNTERMODE_DOWN
 
TIM_CR1_DIR


	)

343 
	#TIM_COUNTERMODE_CENTERALIGNED1
 
TIM_CR1_CMS_0


	)

344 
	#TIM_COUNTERMODE_CENTERALIGNED2
 
TIM_CR1_CMS_1


	)

345 
	#TIM_COUNTERMODE_CENTERALIGNED3
 
TIM_CR1_CMS


	)

353 
	#TIM_CLOCKDIVISION_DIV1
 0x00000000U

	)

354 
	#TIM_CLOCKDIVISION_DIV2
 (
TIM_CR1_CKD_0
)

	)

355 
	#TIM_CLOCKDIVISION_DIV4
 (
TIM_CR1_CKD_1
)

	)

363 
	#TIM_OCMODE_TIMING
 0x00000000U

	)

364 
	#TIM_OCMODE_ACTIVE
 (
TIM_CCMR1_OC1M_0
)

	)

365 
	#TIM_OCMODE_INACTIVE
 (
TIM_CCMR1_OC1M_1
)

	)

366 
	#TIM_OCMODE_TOGGLE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_1
)

	)

367 
	#TIM_OCMODE_PWM1
 (
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_2
)

	)

368 
	#TIM_OCMODE_PWM2
 (
TIM_CCMR1_OC1M
)

	)

369 
	#TIM_OCMODE_FORCED_ACTIVE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_2
)

	)

370 
	#TIM_OCMODE_FORCED_INACTIVE
 (
TIM_CCMR1_OC1M_2
)

	)

379 
	#TIM_OCFAST_DISABLE
 0x00000000U

	)

380 
	#TIM_OCFAST_ENABLE
 (
TIM_CCMR1_OC1FE
)

	)

388 
	#TIM_OCPOLARITY_HIGH
 0x00000000U

	)

389 
	#TIM_OCPOLARITY_LOW
 (
TIM_CCER_CC1P
)

	)

397 
	#TIM_OCNPOLARITY_HIGH
 0x00000000U

	)

398 
	#TIM_OCNPOLARITY_LOW
 (
TIM_CCER_CC1NP
)

	)

406 
	#TIM_OCIDLESTATE_SET
 (
TIM_CR2_OIS1
)

	)

407 
	#TIM_OCIDLESTATE_RESET
 0x00000000U

	)

415 
	#TIM_OCNIDLESTATE_SET
 (
TIM_CR2_OIS1N
)

	)

416 
	#TIM_OCNIDLESTATE_RESET
 0x00000000U

	)

424 
	#TIM_CHANNEL_1
 0x00000000U

	)

425 
	#TIM_CHANNEL_2
 0x00000004U

	)

426 
	#TIM_CHANNEL_3
 0x00000008U

	)

427 
	#TIM_CHANNEL_4
 0x0000000CU

	)

428 
	#TIM_CHANNEL_ALL
 0x00000018U

	)

437 
	#TIM_ICPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

438 
	#TIM_ICPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

439 
	#TIM_ICPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

447 
	#TIM_ICSELECTION_DIRECTTI
 (
TIM_CCMR1_CC1S_0
è

	)

449 
	#TIM_ICSELECTION_INDIRECTTI
 (
TIM_CCMR1_CC1S_1
è

	)

451 
	#TIM_ICSELECTION_TRC
 (
TIM_CCMR1_CC1S
è

	)

460 
	#TIM_ICPSC_DIV1
 0x00000000U

	)

461 
	#TIM_ICPSC_DIV2
 (
TIM_CCMR1_IC1PSC_0
è

	)

462 
	#TIM_ICPSC_DIV4
 (
TIM_CCMR1_IC1PSC_1
è

	)

463 
	#TIM_ICPSC_DIV8
 (
TIM_CCMR1_IC1PSC
è

	)

471 
	#TIM_OPMODE_SINGLE
 (
TIM_CR1_OPM
)

	)

472 
	#TIM_OPMODE_REPETITIVE
 0x00000000U

	)

480 
	#TIM_ENCODERMODE_TI1
 (
TIM_SMCR_SMS_0
)

	)

481 
	#TIM_ENCODERMODE_TI2
 (
TIM_SMCR_SMS_1
)

	)

482 
	#TIM_ENCODERMODE_TI12
 (
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
)

	)

491 
	#TIM_IT_UPDATE
 (
TIM_DIER_UIE
)

	)

492 
	#TIM_IT_CC1
 (
TIM_DIER_CC1IE
)

	)

493 
	#TIM_IT_CC2
 (
TIM_DIER_CC2IE
)

	)

494 
	#TIM_IT_CC3
 (
TIM_DIER_CC3IE
)

	)

495 
	#TIM_IT_CC4
 (
TIM_DIER_CC4IE
)

	)

496 
	#TIM_IT_COM
 (
TIM_DIER_COMIE
)

	)

497 
	#TIM_IT_TRIGGER
 (
TIM_DIER_TIE
)

	)

498 
	#TIM_IT_BREAK
 (
TIM_DIER_BIE
)

	)

506 
	#TIM_COMMUTATION_TRGI
 (
TIM_CR2_CCUS
)

	)

507 
	#TIM_COMMUTATION_SOFTWARE
 0x00000000U

	)

515 
	#TIM_DMA_UPDATE
 (
TIM_DIER_UDE
)

	)

516 
	#TIM_DMA_CC1
 (
TIM_DIER_CC1DE
)

	)

517 
	#TIM_DMA_CC2
 (
TIM_DIER_CC2DE
)

	)

518 
	#TIM_DMA_CC3
 (
TIM_DIER_CC3DE
)

	)

519 
	#TIM_DMA_CC4
 (
TIM_DIER_CC4DE
)

	)

520 
	#TIM_DMA_COM
 (
TIM_DIER_COMDE
)

	)

521 
	#TIM_DMA_TRIGGER
 (
TIM_DIER_TDE
)

	)

529 
	#TIM_EVENTSOURCE_UPDATE
 
TIM_EGR_UG


	)

530 
	#TIM_EVENTSOURCE_CC1
 
TIM_EGR_CC1G


	)

531 
	#TIM_EVENTSOURCE_CC2
 
TIM_EGR_CC2G


	)

532 
	#TIM_EVENTSOURCE_CC3
 
TIM_EGR_CC3G


	)

533 
	#TIM_EVENTSOURCE_CC4
 
TIM_EGR_CC4G


	)

534 
	#TIM_EVENTSOURCE_COM
 
TIM_EGR_COMG


	)

535 
	#TIM_EVENTSOURCE_TRIGGER
 
TIM_EGR_TG


	)

536 
	#TIM_EVENTSOURCE_BREAK
 
TIM_EGR_BG


	)

545 
	#TIM_FLAG_UPDATE
 (
TIM_SR_UIF
)

	)

546 
	#TIM_FLAG_CC1
 (
TIM_SR_CC1IF
)

	)

547 
	#TIM_FLAG_CC2
 (
TIM_SR_CC2IF
)

	)

548 
	#TIM_FLAG_CC3
 (
TIM_SR_CC3IF
)

	)

549 
	#TIM_FLAG_CC4
 (
TIM_SR_CC4IF
)

	)

550 
	#TIM_FLAG_COM
 (
TIM_SR_COMIF
)

	)

551 
	#TIM_FLAG_TRIGGER
 (
TIM_SR_TIF
)

	)

552 
	#TIM_FLAG_BREAK
 (
TIM_SR_BIF
)

	)

553 
	#TIM_FLAG_CC1OF
 (
TIM_SR_CC1OF
)

	)

554 
	#TIM_FLAG_CC2OF
 (
TIM_SR_CC2OF
)

	)

555 
	#TIM_FLAG_CC3OF
 (
TIM_SR_CC3OF
)

	)

556 
	#TIM_FLAG_CC4OF
 (
TIM_SR_CC4OF
)

	)

564 
	#TIM_CLOCKSOURCE_ETRMODE2
 (
TIM_SMCR_ETPS_1
)

	)

565 
	#TIM_CLOCKSOURCE_INTERNAL
 (
TIM_SMCR_ETPS_0
)

	)

566 
	#TIM_CLOCKSOURCE_ITR0
 0x00000000U

	)

567 
	#TIM_CLOCKSOURCE_ITR1
 (
TIM_SMCR_TS_0
)

	)

568 
	#TIM_CLOCKSOURCE_ITR2
 (
TIM_SMCR_TS_1
)

	)

569 
	#TIM_CLOCKSOURCE_ITR3
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
)

	)

570 
	#TIM_CLOCKSOURCE_TI1ED
 (
TIM_SMCR_TS_2
)

	)

571 
	#TIM_CLOCKSOURCE_TI1
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_2
)

	)

572 
	#TIM_CLOCKSOURCE_TI2
 (
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_2
)

	)

573 
	#TIM_CLOCKSOURCE_ETRMODE1
 (
TIM_SMCR_TS
)

	)

581 
	#TIM_CLOCKPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

582 
	#TIM_CLOCKPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

583 
	#TIM_CLOCKPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

584 
	#TIM_CLOCKPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

585 
	#TIM_CLOCKPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

593 
	#TIM_CLOCKPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

594 
	#TIM_CLOCKPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

595 
	#TIM_CLOCKPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

596 
	#TIM_CLOCKPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

604 
	#TIM_CLEARINPUTSOURCE_ETR
 0x00000001U

	)

605 
	#TIM_CLEARINPUTSOURCE_NONE
 0x00000000U

	)

613 
	#TIM_CLEARINPUTPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

614 
	#TIM_CLEARINPUTPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

622 
	#TIM_CLEARINPUTPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

623 
	#TIM_CLEARINPUTPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

624 
	#TIM_CLEARINPUTPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

625 
	#TIM_CLEARINPUTPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

633 
	#TIM_OSSR_ENABLE
 (
TIM_BDTR_OSSR
)

	)

634 
	#TIM_OSSR_DISABLE
 0x00000000U

	)

642 
	#TIM_OSSI_ENABLE
 (
TIM_BDTR_OSSI
)

	)

643 
	#TIM_OSSI_DISABLE
 0x00000000U

	)

651 
	#TIM_LOCKLEVEL_OFF
 0x00000000U

	)

652 
	#TIM_LOCKLEVEL_1
 (
TIM_BDTR_LOCK_0
)

	)

653 
	#TIM_LOCKLEVEL_2
 (
TIM_BDTR_LOCK_1
)

	)

654 
	#TIM_LOCKLEVEL_3
 (
TIM_BDTR_LOCK
)

	)

661 
	#TIM_BREAK_ENABLE
 (
TIM_BDTR_BKE
)

	)

662 
	#TIM_BREAK_DISABLE
 0x00000000U

	)

670 
	#TIM_BREAKPOLARITY_LOW
 0x00000000U

	)

671 
	#TIM_BREAKPOLARITY_HIGH
 (
TIM_BDTR_BKP
)

	)

679 
	#TIM_AUTOMATICOUTPUT_ENABLE
 (
TIM_BDTR_AOE
)

	)

680 
	#TIM_AUTOMATICOUTPUT_DISABLE
 0x00000000U

	)

688 
	#TIM_TRGO_RESET
 0x00000000U

	)

689 
	#TIM_TRGO_ENABLE
 (
TIM_CR2_MMS_0
)

	)

690 
	#TIM_TRGO_UPDATE
 (
TIM_CR2_MMS_1
)

	)

691 
	#TIM_TRGO_OC1
 ((
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

692 
	#TIM_TRGO_OC1REF
 (
TIM_CR2_MMS_2
)

	)

693 
	#TIM_TRGO_OC2REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
))

	)

694 
	#TIM_TRGO_OC3REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
))

	)

695 
	#TIM_TRGO_OC4REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

703 
	#TIM_SLAVEMODE_DISABLE
 0x00000000U

	)

704 
	#TIM_SLAVEMODE_RESET
 0x00000004U

	)

705 
	#TIM_SLAVEMODE_GATED
 0x00000005U

	)

706 
	#TIM_SLAVEMODE_TRIGGER
 0x00000006U

	)

707 
	#TIM_SLAVEMODE_EXTERNAL1
 0x00000007U

	)

715 
	#TIM_MASTERSLAVEMODE_ENABLE
 0x00000080U

	)

716 
	#TIM_MASTERSLAVEMODE_DISABLE
 0x00000000U

	)

724 
	#TIM_TS_ITR0
 0x00000000U

	)

725 
	#TIM_TS_ITR1
 0x00000010U

	)

726 
	#TIM_TS_ITR2
 0x00000020U

	)

727 
	#TIM_TS_ITR3
 0x00000030U

	)

728 
	#TIM_TS_TI1F_ED
 0x00000040U

	)

729 
	#TIM_TS_TI1FP1
 0x00000050U

	)

730 
	#TIM_TS_TI2FP2
 0x00000060U

	)

731 
	#TIM_TS_ETRF
 0x00000070U

	)

732 
	#TIM_TS_NONE
 0x0000FFFFU

	)

740 
	#TIM_TRIGGERPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

741 
	#TIM_TRIGGERPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

742 
	#TIM_TRIGGERPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

743 
	#TIM_TRIGGERPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

744 
	#TIM_TRIGGERPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

752 
	#TIM_TRIGGERPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

753 
	#TIM_TRIGGERPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

754 
	#TIM_TRIGGERPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

755 
	#TIM_TRIGGERPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

764 
	#TIM_TI1SELECTION_CH1
 0x00000000U

	)

765 
	#TIM_TI1SELECTION_XORCOMBINATION
 (
TIM_CR2_TI1S
)

	)

773 
	#TIM_DMABASE_CR1
 0x00000000U

	)

774 
	#TIM_DMABASE_CR2
 0x00000001U

	)

775 
	#TIM_DMABASE_SMCR
 0x00000002U

	)

776 
	#TIM_DMABASE_DIER
 0x00000003U

	)

777 
	#TIM_DMABASE_SR
 0x00000004U

	)

778 
	#TIM_DMABASE_EGR
 0x00000005U

	)

779 
	#TIM_DMABASE_CCMR1
 0x00000006U

	)

780 
	#TIM_DMABASE_CCMR2
 0x00000007U

	)

781 
	#TIM_DMABASE_CCER
 0x00000008U

	)

782 
	#TIM_DMABASE_CNT
 0x00000009U

	)

783 
	#TIM_DMABASE_PSC
 0x0000000AU

	)

784 
	#TIM_DMABASE_ARR
 0x0000000BU

	)

785 
	#TIM_DMABASE_RCR
 0x0000000CU

	)

786 
	#TIM_DMABASE_CCR1
 0x0000000DU

	)

787 
	#TIM_DMABASE_CCR2
 0x0000000EU

	)

788 
	#TIM_DMABASE_CCR3
 0x0000000FU

	)

789 
	#TIM_DMABASE_CCR4
 0x00000010U

	)

790 
	#TIM_DMABASE_BDTR
 0x00000011U

	)

791 
	#TIM_DMABASE_DCR
 0x00000012U

	)

792 
	#TIM_DMABASE_OR
 0x00000013U

	)

800 
	#TIM_DMABURSTLENGTH_1TRANSFER
 0x00000000U

	)

801 
	#TIM_DMABURSTLENGTH_2TRANSFERS
 0x00000100U

	)

802 
	#TIM_DMABURSTLENGTH_3TRANSFERS
 0x00000200U

	)

803 
	#TIM_DMABURSTLENGTH_4TRANSFERS
 0x00000300U

	)

804 
	#TIM_DMABURSTLENGTH_5TRANSFERS
 0x00000400U

	)

805 
	#TIM_DMABURSTLENGTH_6TRANSFERS
 0x00000500U

	)

806 
	#TIM_DMABURSTLENGTH_7TRANSFERS
 0x00000600U

	)

807 
	#TIM_DMABURSTLENGTH_8TRANSFERS
 0x00000700U

	)

808 
	#TIM_DMABURSTLENGTH_9TRANSFERS
 0x00000800U

	)

809 
	#TIM_DMABURSTLENGTH_10TRANSFERS
 0x00000900U

	)

810 
	#TIM_DMABURSTLENGTH_11TRANSFERS
 0x00000A00U

	)

811 
	#TIM_DMABURSTLENGTH_12TRANSFERS
 0x00000B00U

	)

812 
	#TIM_DMABURSTLENGTH_13TRANSFERS
 0x00000C00U

	)

813 
	#TIM_DMABURSTLENGTH_14TRANSFERS
 0x00000D00U

	)

814 
	#TIM_DMABURSTLENGTH_15TRANSFERS
 0x00000E00U

	)

815 
	#TIM_DMABURSTLENGTH_16TRANSFERS
 0x00000F00U

	)

816 
	#TIM_DMABURSTLENGTH_17TRANSFERS
 0x00001000U

	)

817 
	#TIM_DMABURSTLENGTH_18TRANSFERS
 0x00001100U

	)

825 
	#TIM_DMA_ID_UPDATE
 ((
ušt16_t
)0x0000è

	)

826 
	#TIM_DMA_ID_CC1
 ((
ušt16_t
)0x0001è

	)

827 
	#TIM_DMA_ID_CC2
 ((
ušt16_t
)0x0002è

	)

828 
	#TIM_DMA_ID_CC3
 ((
ušt16_t
)0x0003è

	)

829 
	#TIM_DMA_ID_CC4
 ((
ušt16_t
)0x0004è

	)

830 
	#TIM_DMA_ID_COMMUTATION
 ((
ušt16_t
)0x0005è

	)

831 
	#TIM_DMA_ID_TRIGGER
 ((
ušt16_t
)0x0006è

	)

839 
	#TIM_CCx_ENABLE
 0x00000001U

	)

840 
	#TIM_CCx_DISABLE
 0x00000000U

	)

841 
	#TIM_CCxN_ENABLE
 0x00000004U

	)

842 
	#TIM_CCxN_DISABLE
 0x00000000U

	)

859 
	#__HAL_TIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_TIM_STATE_RESET
)

	)

866 
	#__HAL_TIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
|=(
TIM_CR1_CEN
))

	)

873 
	#__HAL_TIM_MOE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
BDTR
|=(
TIM_BDTR_MOE
))

	)

881 
	#__HAL_TIM_DISABLE
(
__HANDLE__
) \

883 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0U) \

885 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0U) \

887 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð~(
TIM_CR1_CEN
); \

890 } 0U)

	)

899 
	#__HAL_TIM_MOE_DISABLE
(
__HANDLE__
) \

901 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0U) \

903 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0U) \

905 (
__HANDLE__
)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
); \

908 } 0U)

	)

916 
	#__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY
(
__HANDLE__
è(__HANDLE__)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
)

	)

932 
	#__HAL_TIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__INTERRUPT__))

	)

949 
	#__HAL_TIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__INTERRUPT__))

	)

964 
	#__HAL_TIM_ENABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__DMA__))

	)

979 
	#__HAL_TIM_DISABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__DMA__))

	)

1003 
	#__HAL_TIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

1027 
	#__HAL_TIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

1044 
	#__HAL_TIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
DIER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

1060 
	#__HAL_TIM_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__INTERRUPT__))

	)

1069 
	#__HAL_TIM_IS_TIM_COUNTING_DOWN
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
 &(
TIM_CR1_DIR
)è=ð(TIM_CR1_DIR))

	)

1077 
	#__HAL_TIM_SET_PRESCALER
(
__HANDLE__
, 
__PRESC__
è((__HANDLE__)->
In¡ªû
->
PSC
 = (__PRESC__))

	)

1079 
	#TIM_SET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
) \

1080 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð(
__ICPSC__
)) :\

1081 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð((
__ICPSC__
) << 8U)) :\

1082 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð(
__ICPSC__
)) :\

1083 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð((
__ICPSC__
è<< 8U)))

	)

1085 
	#TIM_RESET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
) \

1086 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC1PSC
) :\

1087 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC2PSC
) :\

1088 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC3PSC
) :\

1089 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC4PSC
))

	)

1091 
	#TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
) \

1092 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(
__POLARITY__
)) :\

1093 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 4U)) :\

1094 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 8U)) :\

1095 ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(((
__POLARITY__
è<< 12Uè& 
TIM_CCER_CC4P
)))

	)

1097 
	#TIM_RESET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
) \

1098 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)) :\

1099 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
)) :\

1100 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
)) :\

1101 ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC4P
))

	)

1116 
	#__HAL_TIM_SET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
, 
__COMPARE__
) \

1117 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2U)èð(
__COMPARE__
))

	)

1132 
	#__HAL_TIM_GET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
) \

1133 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2U)))

	)

1141 
	#__HAL_TIM_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
CNT
 = (__COUNTER__))

	)

1148 
	#__HAL_TIM_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CNT
)

	)

1157 
	#__HAL_TIM_SET_AUTORELOAD
(
__HANDLE__
, 
__AUTORELOAD__
) \

1159 (
__HANDLE__
)->
In¡ªû
->
ARR
 = (
__AUTORELOAD__
); \

1160 (
__HANDLE__
)->
In™
.
P”iod
 = (
__AUTORELOAD__
); \

1161 } 0U)

	)

1167 
	#__HAL_TIM_GET_AUTORELOAD
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
ARR
)

	)

1179 
	#__HAL_TIM_SET_CLOCKDIVISION
(
__HANDLE__
, 
__CKD__
) \

1181 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
); \

1182 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð(
__CKD__
); \

1183 (
__HANDLE__
)->
In™
.
ClockDivisiÚ
 = (
__CKD__
); \

1184 } 0U)

	)

1193 
	#__HAL_TIM_GET_CLOCKDIVISION
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 & 
TIM_CR1_CKD
)

	)

1213 
	#__HAL_TIM_SET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
) \

1215 
	`TIM_RESET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
)); \

1216 
	`TIM_SET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
), (
__ICPSC__
)); \

1217 } 0U)

	)

1234 
	#__HAL_TIM_GET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
) \

1235 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC1PSC
) :\

1236 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? (((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC2PSC
) >> 8U) :\

1237 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC3PSC
) :\

1238 (((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC4PSC
)è>> 8U)

	)

1248 
	#__HAL_TIM_URS_ENABLE
(
__HANDLE__
) \

1249 ((
__HANDLE__
)->
In¡ªû
->
CR1
|ð(
TIM_CR1_URS
))

	)

1262 
	#__HAL_TIM_URS_DISABLE
(
__HANDLE__
) \

1263 ((
__HANDLE__
)->
In¡ªû
->
CR1
&=~(
TIM_CR1_URS
))

	)

1281 
	#__HAL_TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
) \

1283 
	`TIM_RESET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
)); \

1284 
	`TIM_SET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
), (
__POLARITY__
)); \

1285 }0U)

	)

1291 
	~"¡m32f4xx_h®_tim_ex.h
"

1303 
HAL_StusTy³Def
 
HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
);

1304 
HAL_StusTy³Def
 
HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1305 
HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1306 
HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1308 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
);

1309 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

1311 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

1312 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

1314 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

1315 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

1324 
HAL_StusTy³Def
 
HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1325 
HAL_StusTy³Def
 
HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1326 
HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1327 
HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1329 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1330 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1332 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1333 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1335 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1336 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1346 
HAL_StusTy³Def
 
HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
);

1347 
HAL_StusTy³Def
 
HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1348 
HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1349 
HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1351 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1352 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1354 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1355 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1357 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1358 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1368 
HAL_StusTy³Def
 
HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1369 
HAL_StusTy³Def
 
HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1370 
HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1371 
HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1373 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1374 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1376 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1377 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1379 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1380 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1390 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
);

1391 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1392 
HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1393 
HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1395 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1396 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1399 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1400 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1410 
HAL_StusTy³Def
 
HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
);

1411 
HAL_StusTy³Def
 
HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1412 
HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1413 
HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1415 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1416 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1418 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1419 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1421 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
);

1422 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1432 
HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
);

1442 
HAL_StusTy³Def
 
HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1443 
HAL_StusTy³Def
 
HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1444 
HAL_StusTy³Def
 
HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1445 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
);

1446 
HAL_StusTy³Def
 
HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
);

1447 
HAL_StusTy³Def
 
HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
);

1448 
HAL_StusTy³Def
 
HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
);

1449 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1450 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1451 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1452 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1453 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1454 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1455 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1456 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1457 
HAL_StusTy³Def
 
HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
);

1458 
ušt32_t
 
HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, ušt32_ˆ
ChªÃl
);

1468 
HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1469 
HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1470 
HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1471 
HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1472 
HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1473 
HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1483 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1484 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1485 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1486 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1487 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1488 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1506 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_COUNTERMODE_UP
) || \

1507 ((
MODE
è=ð
TIM_COUNTERMODE_DOWN
) || \

1508 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED1
) || \

1509 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED2
) || \

1510 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED3
))

	)

1512 
	#IS_TIM_CLOCKDIVISION_DIV
(
DIV
è(((DIVè=ð
TIM_CLOCKDIVISION_DIV1
) || \

1513 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV2
) || \

1514 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV4
))

	)

1516 
	#IS_TIM_PWM_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_PWM1
) || \

1517 ((
MODE
è=ð
TIM_OCMODE_PWM2
))

	)

1519 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_TIMING
) || \

1520 ((
MODE
è=ð
TIM_OCMODE_ACTIVE
) || \

1521 ((
MODE
è=ð
TIM_OCMODE_INACTIVE
) || \

1522 ((
MODE
è=ð
TIM_OCMODE_TOGGLE
) || \

1523 ((
MODE
è=ð
TIM_OCMODE_FORCED_ACTIVE
) || \

1524 ((
MODE
è=ð
TIM_OCMODE_FORCED_INACTIVE
))

	)

1526 
	#IS_TIM_FAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFAST_DISABLE
) || \

1527 ((
STATE
è=ð
TIM_OCFAST_ENABLE
))

	)

1529 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPOLARITY_HIGH
) || \

1530 ((
POLARITY
è=ð
TIM_OCPOLARITY_LOW
))

	)

1532 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPOLARITY_HIGH
) || \

1533 ((
POLARITY
è=ð
TIM_OCNPOLARITY_LOW
))

	)

1535 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIDLESTATE_SET
) || \

1536 ((
STATE
è=ð
TIM_OCIDLESTATE_RESET
))

	)

1538 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIDLESTATE_SET
) || \

1539 ((
STATE
è=ð
TIM_OCNIDLESTATE_RESET
))

	)

1541 
	#IS_TIM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

1542 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

1543 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

1544 ((
CHANNEL
è=ð
TIM_CHANNEL_4
) || \

1545 ((
CHANNEL
è=ð
TIM_CHANNEL_ALL
))

	)

1547 
	#IS_TIM_OPM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

1548 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))

	)

1550 
	#IS_TIM_COMPLEMENTARY_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

1551 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

1552 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))

	)

1554 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPOLARITY_RISING
) || \

1555 ((
POLARITY
è=ð
TIM_ICPOLARITY_FALLING
) || \

1556 ((
POLARITY
è=ð
TIM_ICPOLARITY_BOTHEDGE
))

	)

1558 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICSELECTION_DIRECTTI
) || \

1559 ((
SELECTION
è=ð
TIM_ICSELECTION_INDIRECTTI
) || \

1560 ((
SELECTION
è=ð
TIM_ICSELECTION_TRC
))

	)

1562 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
) || \

1563 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

1564 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

1565 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

	)

1567 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMODE_SINGLE
) || \

1568 ((
MODE
è=ð
TIM_OPMODE_REPETITIVE
))

	)

1570 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFF80FFUè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

1572 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_ENCODERMODE_TI1
) || \

1573 ((
MODE
è=ð
TIM_ENCODERMODE_TI2
) || \

1574 ((
MODE
è=ð
TIM_ENCODERMODE_TI12
))

	)

1576 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFFFF00Uè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

1578 
	#IS_TIM_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
TIM_CLOCKSOURCE_INTERNAL
) || \

1579 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE2
) || \

1580 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR0
) || \

1581 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR1
) || \

1582 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR2
) || \

1583 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR3
) || \

1584 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1ED
) || \

1585 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1
) || \

1586 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI2
) || \

1587 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE1
))

	)

1589 
	#IS_TIM_CLOCKPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLOCKPOLARITY_INVERTED
) || \

1590 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_NONINVERTED
) || \

1591 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_RISING
) || \

1592 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_FALLING
) || \

1593 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_BOTHEDGE
))

	)

1595 
	#IS_TIM_CLOCKPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLOCKPRESCALER_DIV1
) || \

1596 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV2
) || \

1597 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV4
) || \

1598 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV8
))

	)

1600 
	#IS_TIM_CLOCKFILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1602 
	#IS_TIM_CLEARINPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_CLEARINPUTSOURCE_NONE
) || \

1603 ((
SOURCE
è=ð
TIM_CLEARINPUTSOURCE_ETR
))

	)

1605 
	#IS_TIM_CLEARINPUT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLEARINPUTPOLARITY_INVERTED
) || \

1606 ((
POLARITY
è=ð
TIM_CLEARINPUTPOLARITY_NONINVERTED
))

	)

1608 
	#IS_TIM_CLEARINPUT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLEARINPUTPRESCALER_DIV1
) || \

1609 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV2
) || \

1610 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV4
) || \

1611 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV8
))

	)

1613 
	#IS_TIM_CLEARINPUT_FILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1615 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSR_ENABLE
) || \

1616 ((
STATE
è=ð
TIM_OSSR_DISABLE
))

	)

1618 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSI_ENABLE
) || \

1619 ((
STATE
è=ð
TIM_OSSI_DISABLE
))

	)

1621 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLEVEL_OFF
) || \

1622 ((
LEVEL
è=ð
TIM_LOCKLEVEL_1
) || \

1623 ((
LEVEL
è=ð
TIM_LOCKLEVEL_2
) || \

1624 ((
LEVEL
è=ð
TIM_LOCKLEVEL_3
))

	)

1626 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_BREAK_ENABLE
) || \

1627 ((
STATE
è=ð
TIM_BREAK_DISABLE
))

	)

1629 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_BREAKPOLARITY_LOW
) || \

1630 ((
POLARITY
è=ð
TIM_BREAKPOLARITY_HIGH
))

	)

1632 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_AUTOMATICOUTPUT_ENABLE
) || \

1633 ((
STATE
è=ð
TIM_AUTOMATICOUTPUT_DISABLE
))

	)

1635 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGO_RESET
) || \

1636 ((
SOURCE
è=ð
TIM_TRGO_ENABLE
) || \

1637 ((
SOURCE
è=ð
TIM_TRGO_UPDATE
) || \

1638 ((
SOURCE
è=ð
TIM_TRGO_OC1
) || \

1639 ((
SOURCE
è=ð
TIM_TRGO_OC1REF
) || \

1640 ((
SOURCE
è=ð
TIM_TRGO_OC2REF
) || \

1641 ((
SOURCE
è=ð
TIM_TRGO_OC3REF
) || \

1642 ((
SOURCE
è=ð
TIM_TRGO_OC4REF
))

	)

1644 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SLAVEMODE_DISABLE
) || \

1645 ((
MODE
è=ð
TIM_SLAVEMODE_GATED
) || \

1646 ((
MODE
è=ð
TIM_SLAVEMODE_RESET
) || \

1647 ((
MODE
è=ð
TIM_SLAVEMODE_TRIGGER
) || \

1648 ((
MODE
è=ð
TIM_SLAVEMODE_EXTERNAL1
))

	)

1650 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_MASTERSLAVEMODE_ENABLE
) || \

1651 ((
STATE
è=ð
TIM_MASTERSLAVEMODE_DISABLE
))

	)

1653 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

1654 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1655 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1656 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1657 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

1658 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

1659 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

1660 ((
SELECTION
è=ð
TIM_TS_ETRF
))

	)

1662 
	#IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

1663 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1664 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1665 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1666 ((
SELECTION
è=ð
TIM_TS_NONE
))

	)

1668 
	#IS_TIM_TRIGGERPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_TRIGGERPOLARITY_INVERTED
 ) || \

1669 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_NONINVERTED
) || \

1670 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_RISING
 ) || \

1671 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_FALLING
 ) || \

1672 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_BOTHEDGE
 ))

	)

1674 
	#IS_TIM_TRIGGERPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_TRIGGERPRESCALER_DIV1
) || \

1675 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV2
) || \

1676 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV4
) || \

1677 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV8
))

	)

1679 
	#IS_TIM_TRIGGERFILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1681 
	#IS_TIM_TI1SELECTION
(
TI1SELECTION
è(((TI1SELECTIONè=ð
TIM_TI1SELECTION_CH1
) || \

1682 ((
TI1SELECTION
è=ð
TIM_TI1SELECTION_XORCOMBINATION
))

	)

1684 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABASE_CR1
) || \

1685 ((
BASE
è=ð
TIM_DMABASE_CR2
) || \

1686 ((
BASE
è=ð
TIM_DMABASE_SMCR
) || \

1687 ((
BASE
è=ð
TIM_DMABASE_DIER
) || \

1688 ((
BASE
è=ð
TIM_DMABASE_SR
) || \

1689 ((
BASE
è=ð
TIM_DMABASE_EGR
) || \

1690 ((
BASE
è=ð
TIM_DMABASE_CCMR1
) || \

1691 ((
BASE
è=ð
TIM_DMABASE_CCMR2
) || \

1692 ((
BASE
è=ð
TIM_DMABASE_CCER
) || \

1693 ((
BASE
è=ð
TIM_DMABASE_CNT
) || \

1694 ((
BASE
è=ð
TIM_DMABASE_PSC
) || \

1695 ((
BASE
è=ð
TIM_DMABASE_ARR
) || \

1696 ((
BASE
è=ð
TIM_DMABASE_RCR
) || \

1697 ((
BASE
è=ð
TIM_DMABASE_CCR1
) || \

1698 ((
BASE
è=ð
TIM_DMABASE_CCR2
) || \

1699 ((
BASE
è=ð
TIM_DMABASE_CCR3
) || \

1700 ((
BASE
è=ð
TIM_DMABASE_CCR4
) || \

1701 ((
BASE
è=ð
TIM_DMABASE_BDTR
) || \

1702 ((
BASE
è=ð
TIM_DMABASE_DCR
) || \

1703 ((
BASE
è=ð
TIM_DMABASE_OR
))

	)

1705 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABURSTLENGTH_1TRANSFER
) || \

1706 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_2TRANSFERS
) || \

1707 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_3TRANSFERS
) || \

1708 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_4TRANSFERS
) || \

1709 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_5TRANSFERS
) || \

1710 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_6TRANSFERS
) || \

1711 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_7TRANSFERS
) || \

1712 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_8TRANSFERS
) || \

1713 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_9TRANSFERS
) || \

1714 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_10TRANSFERS
) || \

1715 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_11TRANSFERS
) || \

1716 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_12TRANSFERS
) || \

1717 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_13TRANSFERS
) || \

1718 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_14TRANSFERS
) || \

1719 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_15TRANSFERS
) || \

1720 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_16TRANSFERS
) || \

1721 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_17TRANSFERS
) || \

1722 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_18TRANSFERS
))

	)

1724 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1734 
	#TIM_CCER_CCxE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
 | 
TIM_CCER_CC3E
 | 
TIM_CCER_CC4E
))

	)

1735 
	#TIM_CCER_CCxNE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
))

	)

1748 
TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
);

1749 
TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

1750 
TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

1751 
TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1752 
TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

1753 
TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1754 
TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
);

1767 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim_ex.h

39 #iâdeà
__STM32F4xx_HAL_TIM_EX_H


40 
	#__STM32F4xx_HAL_TIM_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

69 
ušt32_t
 
IC1PÞ¬™y
;

72 
ušt32_t
 
IC1P»sÿËr
;

75 
ušt32_t
 
IC1Fž‹r
;

78 
ušt32_t
 
CommutiÚ_D–ay
;

80 } 
	tTIM_H®lS’sÜ_In™Ty³Def
;

86 
ušt32_t
 
Ma¡”OuutTrigg”
;

89 
ušt32_t
 
Ma¡”SÏveMode
;

91 }
	tTIM_Ma¡”CÚfigTy³Def
;

98 
ušt32_t
 
OffS‹RunMode
;

100 
ušt32_t
 
OffS‹IDLEMode
;

102 
ušt32_t
 
LockLev–
;

104 
ušt32_t
 
D—dTime
;

106 
ušt32_t
 
B»akS‹
;

108 
ušt32_t
 
B»akPÞ¬™y
;

110 
ušt32_t
 
Autom©icOuut
;

112 }
	tTIM_B»akD—dTimeCÚfigTy³Def
;

125 
	#TIM_TIM2_TIM8_TRGO
 0x00000000U

	)

126 
	#TIM_TIM2_ETH_PTP
 0x00000400U

	)

127 
	#TIM_TIM2_USBFS_SOF
 0x00000800U

	)

128 
	#TIM_TIM2_USBHS_SOF
 0x00000C00U

	)

129 
	#TIM_TIM5_GPIO
 0x00000000U

	)

130 
	#TIM_TIM5_LSI
 0x00000040U

	)

131 
	#TIM_TIM5_LSE
 0x00000080U

	)

132 
	#TIM_TIM5_RTC
 0x000000C0U

	)

133 
	#TIM_TIM11_GPIO
 0x00000000U

	)

134 
	#TIM_TIM11_HSE
 0x00000002U

	)

136 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

137 
	#TIM_TIM9_TIM3_TRGO
 0x10000000U

	)

138 
	#TIM_TIM9_LPTIM
 0x10000010U

	)

139 
	#TIM_TIM5_TIM3_TRGO
 0x10000000U

	)

140 
	#TIM_TIM5_LPTIM
 0x10000008U

	)

141 
	#TIM_TIM1_TIM3_TRGO
 0x10000000U

	)

142 
	#TIM_TIM1_LPTIM
 0x10000004U

	)

145 #ià
defšed
 (
STM32F446xx
)

146 
	#TIM_TIM11_SPDIFRX
 0x00000001U

	)

152 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

156 
	#TIM_SYSTEMBREAKINPUT_HARDFAULT
 0x00000001U

	)

157 
	#TIM_SYSTEMBREAKINPUT_PVD
 0x00000004U

	)

158 
	#TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD
 0x00000005U

	)

177 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
* 
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
);

178 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
* 
htim
);

180 
HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
* 
htim
);

181 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
* 
htim
);

184 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
* 
htim
);

185 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
* 
htim
);

187 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
);

188 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
);

190 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

191 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
* 
htim
);

201 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

202 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

205 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

206 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

209 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

210 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

220 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

221 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

224 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

225 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

227 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

228 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

238 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

239 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

242 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

243 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

252 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

253 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

254 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

255 
HAL_StusTy³Def
 
HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
* 
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
);

256 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
* 
htim
, 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
);

257 
HAL_StusTy³Def
 
HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
Rem­
);

266 
HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
* 
htim
);

267 
HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
* 
htim
);

268 
TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

277 
HAL_TIM_S‹Ty³Def
 
HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
* 
htim
);

293 #ià
defšed
 (
STM32F446xx
)

294 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM_TIM2_TIM8_TRGO
)||\

295 ((
TIM_REMAP
è=ð
TIM_TIM2_ETH_PTP
)||\

296 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
)||\

297 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
)||\

298 ((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
)||\

299 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
)||\

300 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
)||\

301 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
)||\

302 ((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
)||\

303 ((
TIM_REMAP
è=ð
TIM_TIM11_SPDIFRX
)||\

304 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))

	)

305 #–ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

306 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM_TIM2_TIM8_TRGO
)||\

307 ((
TIM_REMAP
è=ð
TIM_TIM2_ETH_PTP
)||\

308 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
)||\

309 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
)||\

310 ((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
)||\

311 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
)||\

312 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
)||\

313 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
)||\

314 ((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
)||\

315 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
)||\

316 ((
TIM_REMAP
è=ð
TIM_TIM9_TIM3_TRGO
)||\

317 ((
TIM_REMAP
è=ð
TIM_TIM9_LPTIM
)||\

318 ((
TIM_REMAP
è=ð
TIM_TIM5_TIM3_TRGO
)||\

319 ((
TIM_REMAP
è=ð
TIM_TIM5_LPTIM
)||\

320 ((
TIM_REMAP
è=ð
TIM_TIM1_TIM3_TRGO
)||\

321 ((
TIM_REMAP
è=ð
TIM_TIM1_LPTIM
))

	)

323 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM_TIM2_TIM8_TRGO
)||\

324 ((
TIM_REMAP
è=ð
TIM_TIM2_ETH_PTP
)||\

325 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
)||\

326 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
)||\

327 ((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
)||\

328 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
)||\

329 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
)||\

330 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
)||\

331 ((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
)||\

332 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))

	)

335 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

336 
	#IS_TIM_SYSTEMBREAKINPUT
(
BREAKINPUT
è(((BREAKINPUTè=ð
TIM_SYSTEMBREAKINPUT_HARDFAULT
)||\

337 ((
BREAKINPUT
è=ð
TIM_SYSTEMBREAKINPUT_PVD
)||\

338 ((
BREAKINPUT
è=ð
TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD
))

	)

342 
	#IS_TIM_DEADTIME
(
DEADTIME
è((DEADTIMEè<ð0xFFU)

	)

364 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_uart.h

39 #iâdeà
__STM32F4xx_HAL_UART_H


40 
	#__STM32F4xx_HAL_UART_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
BaudR©e
;

73 
ušt32_t
 
WÜdL’gth
;

76 
ušt32_t
 
StÝB™s
;

79 
ušt32_t
 
P¬™y
;

86 
ušt32_t
 
Mode
;

89 
ušt32_t
 
HwFlowCŽ
;

93 
ušt32_t
 
Ov”Sam¶šg
;

95 }
	tUART_In™Ty³Def
;

138 
HAL_UART_STATE_RESET
 = 0x00U,

140 
HAL_UART_STATE_READY
 = 0x20U,

142 
HAL_UART_STATE_BUSY
 = 0x24U,

144 
HAL_UART_STATE_BUSY_TX
 = 0x21U,

146 
HAL_UART_STATE_BUSY_RX
 = 0x22U,

148 
HAL_UART_STATE_BUSY_TX_RX
 = 0x23U,

151 
HAL_UART_STATE_TIMEOUT
 = 0xA0U,

153 
HAL_UART_STATE_ERROR
 = 0xE0U

155 }
	tHAL_UART_S‹Ty³Def
;

162 
USART_Ty³Def
 *
In¡ªû
;

164 
UART_In™Ty³Def
 
In™
;

166 
ušt8_t
 *
pTxBuffPŒ
;

168 
ušt16_t
 
TxXãrSize
;

170 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

172 
ušt8_t
 *
pRxBuffPŒ
;

174 
ušt16_t
 
RxXãrSize
;

176 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

178 
DMA_HªdËTy³Def
 *
hdm©x
;

180 
DMA_HªdËTy³Def
 *
hdm¬x
;

182 
HAL_LockTy³Def
 
Lock
;

184 
__IO
 
HAL_UART_S‹Ty³Def
 
gS‹
;

188 
__IO
 
HAL_UART_S‹Ty³Def
 
RxS‹
;

191 
__IO
 
ušt32_t
 
E¼ÜCode
;

193 }
	tUART_HªdËTy³Def
;

207 
	#HAL_UART_ERROR_NONE
 0x00000000U

	)

208 
	#HAL_UART_ERROR_PE
 0x00000001U

	)

209 
	#HAL_UART_ERROR_NE
 0x00000002U

	)

210 
	#HAL_UART_ERROR_FE
 0x00000004U

	)

211 
	#HAL_UART_ERROR_ORE
 0x00000008U

	)

212 
	#HAL_UART_ERROR_DMA
 0x00000010U

	)

220 
	#UART_WORDLENGTH_8B
 0x00000000U

	)

221 
	#UART_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

229 
	#UART_STOPBITS_1
 0x00000000U

	)

230 
	#UART_STOPBITS_2
 ((
ušt32_t
)
USART_CR2_STOP_1
)

	)

238 
	#UART_PARITY_NONE
 0x00000000U

	)

239 
	#UART_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

240 
	#UART_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

248 
	#UART_HWCONTROL_NONE
 0x00000000U

	)

249 
	#UART_HWCONTROL_RTS
 ((
ušt32_t
)
USART_CR3_RTSE
)

	)

250 
	#UART_HWCONTROL_CTS
 ((
ušt32_t
)
USART_CR3_CTSE
)

	)

251 
	#UART_HWCONTROL_RTS_CTS
 ((
ušt32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

259 
	#UART_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

260 
	#UART_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

261 
	#UART_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

269 
	#UART_STATE_DISABLE
 0x00000000U

	)

270 
	#UART_STATE_ENABLE
 ((
ušt32_t
)
USART_CR1_UE
)

	)

278 
	#UART_OVERSAMPLING_16
 0x00000000U

	)

279 
	#UART_OVERSAMPLING_8
 ((
ušt32_t
)
USART_CR1_OVER8
)

	)

287 
	#UART_LINBREAKDETECTLENGTH_10B
 0x00000000U

	)

288 
	#UART_LINBREAKDETECTLENGTH_11B
 0x00000020U

	)

296 
	#UART_WAKEUPMETHOD_IDLELINE
 0x00000000U

	)

297 
	#UART_WAKEUPMETHOD_ADDRESSMARK
 0x00000800U

	)

307 
	#UART_FLAG_CTS
 ((
ušt32_t
)
USART_SR_CTS
)

	)

308 
	#UART_FLAG_LBD
 ((
ušt32_t
)
USART_SR_LBD
)

	)

309 
	#UART_FLAG_TXE
 ((
ušt32_t
)
USART_SR_TXE
)

	)

310 
	#UART_FLAG_TC
 ((
ušt32_t
)
USART_SR_TC
)

	)

311 
	#UART_FLAG_RXNE
 ((
ušt32_t
)
USART_SR_RXNE
)

	)

312 
	#UART_FLAG_IDLE
 ((
ušt32_t
)
USART_SR_IDLE
)

	)

313 
	#UART_FLAG_ORE
 ((
ušt32_t
)
USART_SR_ORE
)

	)

314 
	#UART_FLAG_NE
 ((
ušt32_t
)
USART_SR_NE
)

	)

315 
	#UART_FLAG_FE
 ((
ušt32_t
)
USART_SR_FE
)

	)

316 
	#UART_FLAG_PE
 ((
ušt32_t
)
USART_SR_PE
)

	)

332 
	#UART_IT_PE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_PEIE
))

	)

333 
	#UART_IT_TXE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TXEIE
))

	)

334 
	#UART_IT_TC
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TCIE
))

	)

335 
	#UART_IT_RXNE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_RXNEIE
))

	)

336 
	#UART_IT_IDLE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_IDLEIE
))

	)

338 
	#UART_IT_LBD
 ((
ušt32_t
)(
UART_CR2_REG_INDEX
 << 28U | 
USART_CR2_LBDIE
))

	)

340 
	#UART_IT_CTS
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28U | 
USART_CR3_CTSIE
))

	)

341 
	#UART_IT_ERR
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28U | 
USART_CR3_EIE
))

	)

361 
	#__HAL_UART_RESET_HANDLE_STATE
(
__HANDLE__
) do{ \

362 (
__HANDLE__
)->
gS‹
 = 
HAL_UART_STATE_RESET
; \

363 (
__HANDLE__
)->
RxS‹
 = 
HAL_UART_STATE_RESET
; \

364 } 0U)

	)

369 
	#__HAL_UART_FLUSH_DRREGISTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
DR
)

	)

390 
	#__HAL_UART_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

414 
	#__HAL_UART_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

422 
	#__HAL_UART_CLEAR_PEFLAG
(
__HANDLE__
) \

424 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

425 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

426 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

427 
	`UNUSED
(
tm´eg
); \

428 } 0U)

	)

436 
	#__HAL_UART_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

444 
	#__HAL_UART_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

452 
	#__HAL_UART_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

460 
	#__HAL_UART_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

478 
	#UART_IT_MASK
 0x0000FFFFU

	)

479 
	#__HAL_UART_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

480 (((
__INTERRUPT__
è>> 28Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

481 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
UART_IT_MASK
)))

	)

498 
	#__HAL_UART_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

499 (((
__INTERRUPT__
è>> 28Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

500 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
UART_IT_MASK
)))

	)

517 
	#__HAL_UART_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28Uè=ð1U)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((
ušt32_t
)(__IT__)) >> 28U) == 2U)? \

518 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& (((
ušt32_t
)(
__IT__
)è& 
UART_IT_MASK
))

	)

533 
	#__HAL_UART_HWCONTROL_CTS_ENABLE
(
__HANDLE__
) \

535 
	`SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

536 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_CTSE
; \

537 } 0U)

	)

552 
	#__HAL_UART_HWCONTROL_CTS_DISABLE
(
__HANDLE__
) \

554 
	`CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

555 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_CTSE
); \

556 } 0U)

	)

571 
	#__HAL_UART_HWCONTROL_RTS_ENABLE
(
__HANDLE__
) \

573 
	`SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
); \

574 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_RTSE
; \

575 } 0U)

	)

590 
	#__HAL_UART_HWCONTROL_RTS_DISABLE
(
__HANDLE__
) \

592 
	`CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
);\

593 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_RTSE
); \

594 } 0U)

	)

600 
	#__HAL_UART_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

606 
	#__HAL_UART_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

612 
	#__HAL_UART_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

618 
	#__HAL_UART_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

632 
HAL_StusTy³Def
 
HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

633 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

634 
HAL_StusTy³Def
 
HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
);

635 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
);

636 
HAL_StusTy³Def
 
HAL_UART_DeIn™
 (
UART_HªdËTy³Def
 *
hu¬t
);

637 
HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
);

638 
HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
);

647 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

648 
HAL_StusTy³Def
 
HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

649 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

650 
HAL_StusTy³Def
 
HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

651 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

652 
HAL_StusTy³Def
 
HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

653 
HAL_StusTy³Def
 
HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
);

654 
HAL_StusTy³Def
 
HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
);

655 
HAL_StusTy³Def
 
HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
);

657 
HAL_StusTy³Def
 
HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
);

658 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
);

659 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
);

660 
HAL_StusTy³Def
 
HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

661 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

662 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

664 
HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
);

665 
HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

666 
HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

667 
HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

668 
HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

669 
HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

670 
HAL_UART_AbÜtC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

671 
HAL_UART_AbÜtT¿nsm™C¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

672 
HAL_UART_AbÜtReûiveC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

681 
HAL_StusTy³Def
 
HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
);

682 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

683 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

684 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
);

685 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
);

694 
HAL_UART_S‹Ty³Def
 
HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
);

695 
ušt32_t
 
HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
);

712 
	#UART_CR1_REG_INDEX
 1U

	)

713 
	#UART_CR2_REG_INDEX
 2U

	)

714 
	#UART_CR3_REG_INDEX
 3U

	)

723 
	#IS_UART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
) || \

724 ((
LENGTH
è=ð
UART_WORDLENGTH_9B
))

	)

725 
	#IS_UART_LIN_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
))

	)

726 
	#IS_UART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
UART_STOPBITS_1
) || \

727 ((
STOPBITS
è=ð
UART_STOPBITS_2
))

	)

728 
	#IS_UART_PARITY
(
PARITY
è(((PARITYè=ð
UART_PARITY_NONE
) || \

729 ((
PARITY
è=ð
UART_PARITY_EVEN
) || \

730 ((
PARITY
è=ð
UART_PARITY_ODD
))

	)

731 
	#IS_UART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

732 (((
CONTROL
è=ð
UART_HWCONTROL_NONE
) || \

733 ((
CONTROL
è=ð
UART_HWCONTROL_RTS
) || \

734 ((
CONTROL
è=ð
UART_HWCONTROL_CTS
) || \

735 ((
CONTROL
è=ð
UART_HWCONTROL_RTS_CTS
))

	)

736 
	#IS_UART_MODE
(
MODE
è((((MODEè& 0x0000FFF3Uè=ð0x00Uè&& ((MODEè!ð0x00U))

	)

737 
	#IS_UART_STATE
(
STATE
è(((STATEè=ð
UART_STATE_DISABLE
) || \

738 ((
STATE
è=ð
UART_STATE_ENABLE
))

	)

739 
	#IS_UART_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
) || \

740 ((
SAMPLING
è=ð
UART_OVERSAMPLING_8
))

	)

741 
	#IS_UART_LIN_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
))

	)

742 
	#IS_UART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_LINBREAKDETECTLENGTH_10B
) || \

743 ((
LENGTH
è=ð
UART_LINBREAKDETECTLENGTH_11B
))

	)

744 
	#IS_UART_WAKEUPMETHOD
(
WAKEUP
è(((WAKEUPè=ð
UART_WAKEUPMETHOD_IDLELINE
) || \

745 ((
WAKEUP
è=ð
UART_WAKEUPMETHOD_ADDRESSMARK
))

	)

746 
	#IS_UART_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 10500001U)

	)

747 
	#IS_UART_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0x0FU)

	)

749 
	#UART_DIV_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(4U*(_BAUD_)))

	)

750 
	#UART_DIVMANT_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_))/100U)

	)

751 
	#UART_DIVFRAQ_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)è* 100U)è* 16U + 50Uè/ 100U)

	)

754 
	#UART_BRR_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)) << 4U) + \

755 (
	`UART_DIVFRAQ_SAMPLING16
((
_PCLK_
), (
_BAUD_
)) & 0xF0U)) + \

756 (
	`UART_DIVFRAQ_SAMPLING16
((
_PCLK_
), (
_BAUD_
)è& 0x0FU))

	)

758 
	#UART_DIV_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(2U*(_BAUD_)))

	)

759 
	#UART_DIVMANT_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_))/100U)

	)

760 
	#UART_DIVFRAQ_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)è* 100U)è* 8U + 50Uè/ 100U)

	)

763 
	#UART_BRR_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)) << 4U) + \

764 ((
	`UART_DIVFRAQ_SAMPLING8
((
_PCLK_
), (
_BAUD_
)) & 0xF8U) << 1U)) + \

765 (
	`UART_DIVFRAQ_SAMPLING8
((
_PCLK_
), (
_BAUD_
)è& 0x07U))

	)

788 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_usart.h

39 #iâdeà
__STM32F4xx_HAL_USART_H


40 
	#__STM32F4xx_HAL_USART_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
BaudR©e
;

72 
ušt32_t
 
WÜdL’gth
;

75 
ušt32_t
 
StÝB™s
;

78 
ušt32_t
 
P¬™y
;

85 
ušt32_t
 
Mode
;

88 
ušt32_t
 
CLKPÞ¬™y
;

91 
ušt32_t
 
CLKPha£
;

94 
ušt32_t
 
CLKLa¡B™
;

97 }
	tUSART_In™Ty³Def
;

104 
HAL_USART_STATE_RESET
 = 0x00U,

105 
HAL_USART_STATE_READY
 = 0x01U,

106 
HAL_USART_STATE_BUSY
 = 0x02U,

107 
HAL_USART_STATE_BUSY_TX
 = 0x12U,

108 
HAL_USART_STATE_BUSY_RX
 = 0x22U,

109 
HAL_USART_STATE_BUSY_TX_RX
 = 0x32U,

110 
HAL_USART_STATE_TIMEOUT
 = 0x03U,

111 
HAL_USART_STATE_ERROR
 = 0x04U

112 }
	tHAL_USART_S‹Ty³Def
;

119 
USART_Ty³Def
 *
In¡ªû
;

121 
USART_In™Ty³Def
 
In™
;

123 
ušt8_t
 *
pTxBuffPŒ
;

125 
ušt16_t
 
TxXãrSize
;

127 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

129 
ušt8_t
 *
pRxBuffPŒ
;

131 
ušt16_t
 
RxXãrSize
;

133 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

135 
DMA_HªdËTy³Def
 *
hdm©x
;

137 
DMA_HªdËTy³Def
 *
hdm¬x
;

139 
HAL_LockTy³Def
 
Lock
;

141 
__IO
 
HAL_USART_S‹Ty³Def
 
S‹
;

143 
__IO
 
ušt32_t
 
E¼ÜCode
;

145 }
	tUSART_HªdËTy³Def
;

159 
	#HAL_USART_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

160 
	#HAL_USART_ERROR_PE
 ((
ušt32_t
)0x00000001Uè

	)

161 
	#HAL_USART_ERROR_NE
 ((
ušt32_t
)0x00000002Uè

	)

162 
	#HAL_USART_ERROR_FE
 ((
ušt32_t
)0x00000004Uè

	)

163 
	#HAL_USART_ERROR_ORE
 ((
ušt32_t
)0x00000008Uè

	)

164 
	#HAL_USART_ERROR_DMA
 ((
ušt32_t
)0x00000010Uè

	)

172 
	#USART_WORDLENGTH_8B
 ((
ušt32_t
)0x00000000U)

	)

173 
	#USART_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

181 
	#USART_STOPBITS_1
 ((
ušt32_t
)0x00000000U)

	)

182 
	#USART_STOPBITS_0_5
 ((
ušt32_t
)
USART_CR2_STOP_0
)

	)

183 
	#USART_STOPBITS_2
 ((
ušt32_t
)
USART_CR2_STOP_1
)

	)

184 
	#USART_STOPBITS_1_5
 ((
ušt32_t
)(
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
))

	)

192 
	#USART_PARITY_NONE
 ((
ušt32_t
)0x00000000U)

	)

193 
	#USART_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

194 
	#USART_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

202 
	#USART_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

203 
	#USART_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

204 
	#USART_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

212 
	#USART_CLOCK_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

213 
	#USART_CLOCK_ENABLE
 ((
ušt32_t
)
USART_CR2_CLKEN
)

	)

221 
	#USART_POLARITY_LOW
 ((
ušt32_t
)0x00000000U)

	)

222 
	#USART_POLARITY_HIGH
 ((
ušt32_t
)
USART_CR2_CPOL
)

	)

230 
	#USART_PHASE_1EDGE
 ((
ušt32_t
)0x00000000U)

	)

231 
	#USART_PHASE_2EDGE
 ((
ušt32_t
)
USART_CR2_CPHA
)

	)

239 
	#USART_LASTBIT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

240 
	#USART_LASTBIT_ENABLE
 ((
ušt32_t
)
USART_CR2_LBCL
)

	)

248 
	#USART_NACK_ENABLE
 ((
ušt32_t
)
USART_CR3_NACK
)

	)

249 
	#USART_NACK_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

259 
	#USART_FLAG_TXE
 ((
ušt32_t
)0x00000080U)

	)

260 
	#USART_FLAG_TC
 ((
ušt32_t
)0x00000040U)

	)

261 
	#USART_FLAG_RXNE
 ((
ušt32_t
)0x00000020U)

	)

262 
	#USART_FLAG_IDLE
 ((
ušt32_t
)0x00000010U)

	)

263 
	#USART_FLAG_ORE
 ((
ušt32_t
)0x00000008U)

	)

264 
	#USART_FLAG_NE
 ((
ušt32_t
)0x00000004U)

	)

265 
	#USART_FLAG_FE
 ((
ušt32_t
)0x00000002U)

	)

266 
	#USART_FLAG_PE
 ((
ušt32_t
)0x00000001U)

	)

281 
	#USART_IT_PE
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28U | 
USART_CR1_PEIE
))

	)

282 
	#USART_IT_TXE
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TXEIE
))

	)

283 
	#USART_IT_TC
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TCIE
))

	)

284 
	#USART_IT_RXNE
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28U | 
USART_CR1_RXNEIE
))

	)

285 
	#USART_IT_IDLE
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28U | 
USART_CR1_IDLEIE
))

	)

287 
	#USART_IT_LBD
 ((
ušt32_t
)(
USART_CR2_REG_INDEX
 << 28U | 
USART_CR2_LBDIE
))

	)

289 
	#USART_IT_CTS
 ((
ušt32_t
)(
USART_CR3_REG_INDEX
 << 28U | 
USART_CR3_CTSIE
))

	)

290 
	#USART_IT_ERR
 ((
ušt32_t
)(
USART_CR3_REG_INDEX
 << 28U | 
USART_CR3_EIE
))

	)

309 
	#__HAL_USART_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_USART_STATE_RESET
)

	)

326 
	#__HAL_USART_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

347 
	#__HAL_USART_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

354 
	#__HAL_USART_CLEAR_PEFLAG
(
__HANDLE__
) \

356 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

357 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

358 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

359 
	`UNUSED
(
tm´eg
); \

360 } 0)

	)

367 
	#__HAL_USART_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_USART_CLEAR_PEFLAG
(__HANDLE__)

	)

374 
	#__HAL_USART_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_USART_CLEAR_PEFLAG
(__HANDLE__)

	)

381 
	#__HAL_USART_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_USART_CLEAR_PEFLAG
(__HANDLE__)

	)

388 
	#__HAL_USART_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_USART_CLEAR_PEFLAG
(__HANDLE__)

	)

404 
	#__HAL_USART_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
USART_IT_MASK
)): \

405 (((
__INTERRUPT__
è>> 28Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð((__INTERRUPT__è& 
USART_IT_MASK
)): \

406 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
USART_IT_MASK
)))

	)

407 
	#__HAL_USART_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
USART_IT_MASK
)): \

408 (((
__INTERRUPT__
è>> 28Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~((__INTERRUPT__è& 
USART_IT_MASK
)): \

409 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
USART_IT_MASK
)))

	)

424 
	#__HAL_USART_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28Uè=ð1U)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((
ušt32_t
)(__IT__)) >> 28U) == 2U)? \

425 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& (((
ušt32_t
)(
__IT__
)è& 
USART_IT_MASK
))

	)

431 
	#__HAL_USART_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

437 
	#__HAL_USART_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

444 
	#__HAL_USART_ENABLE
(
__HANDLE__
èÐ(__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

451 
	#__HAL_USART_DISABLE
(
__HANDLE__
èÐ(__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

465 
HAL_StusTy³Def
 
HAL_USART_In™
(
USART_HªdËTy³Def
 *
hu§¹
);

466 
HAL_StusTy³Def
 
HAL_USART_DeIn™
(
USART_HªdËTy³Def
 *
hu§¹
);

467 
HAL_USART_M¥In™
(
USART_HªdËTy³Def
 *
hu§¹
);

468 
HAL_USART_M¥DeIn™
(
USART_HªdËTy³Def
 *
hu§¹
);

477 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

478 
HAL_StusTy³Def
 
HAL_USART_Reûive
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

479 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™Reûive
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

480 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™_IT
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, 
ušt16_t
 
Size
);

481 
HAL_StusTy³Def
 
HAL_USART_Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pRxD©a
, 
ušt16_t
 
Size
);

482 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

483 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™_DMA
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, 
ušt16_t
 
Size
);

484 
HAL_StusTy³Def
 
HAL_USART_Reûive_DMA
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pRxD©a
, 
ušt16_t
 
Size
);

485 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™Reûive_DMA
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

486 
HAL_StusTy³Def
 
HAL_USART_DMAPau£
(
USART_HªdËTy³Def
 *
hu§¹
);

487 
HAL_StusTy³Def
 
HAL_USART_DMAResume
(
USART_HªdËTy³Def
 *
hu§¹
);

488 
HAL_StusTy³Def
 
HAL_USART_DMAStÝ
(
USART_HªdËTy³Def
 *
hu§¹
);

489 
HAL_USART_IRQHªdËr
(
USART_HªdËTy³Def
 *
hu§¹
);

490 
HAL_USART_TxC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

491 
HAL_USART_TxH®fC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

492 
HAL_USART_RxC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

493 
HAL_USART_RxH®fC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

494 
HAL_USART_TxRxC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

495 
HAL_USART_E¼ÜC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

504 
HAL_USART_S‹Ty³Def
 
HAL_USART_G‘S‹
(
USART_HªdËTy³Def
 *
hu§¹
);

505 
ušt32_t
 
HAL_USART_G‘E¼Ü
(
USART_HªdËTy³Def
 *
hu§¹
);

522 
	#USART_IT_MASK
 ((
ušt32_t
è
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
 | 
USART_CR1_RXNEIE
 | \

523 
USART_CR1_IDLEIE
 | 
USART_CR2_LBDIE
 | 
USART_CR3_CTSIE
 | 
USART_CR3_EIE
 )

	)

525 
	#USART_CR1_REG_INDEX
 1U

	)

526 
	#USART_CR2_REG_INDEX
 2U

	)

527 
	#USART_CR3_REG_INDEX
 3U

	)

536 
	#IS_USART_NACK_STATE
(
NACK
è(((NACKè=ð
USART_NACK_ENABLE
) || \

537 ((
NACK
è=ð
USART_NACK_DISABLE
))

	)

538 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ð
USART_LASTBIT_DISABLE
) || \

539 ((
LASTBIT
è=ð
USART_LASTBIT_ENABLE
))

	)

540 
	#IS_USART_PHASE
(
CPHA
è(((CPHAè=ð
USART_PHASE_1EDGE
è|| ((CPHAè=ð
USART_PHASE_2EDGE
))

	)

541 
	#IS_USART_POLARITY
(
CPOL
è(((CPOLè=ð
USART_POLARITY_LOW
è|| ((CPOLè=ð
USART_POLARITY_HIGH
))

	)

542 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ð
USART_CLOCK_DISABLE
) || \

543 ((
CLOCK
è=ð
USART_CLOCK_ENABLE
))

	)

544 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
USART_WORDLENGTH_8B
) || \

545 ((
LENGTH
è=ð
USART_WORDLENGTH_9B
))

	)

546 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
USART_STOPBITS_1
) || \

547 ((
STOPBITS
è=ð
USART_STOPBITS_0_5
) || \

548 ((
STOPBITS
è=ð
USART_STOPBITS_1_5
) || \

549 ((
STOPBITS
è=ð
USART_STOPBITS_2
))

	)

550 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ð
USART_PARITY_NONE
) || \

551 ((
PARITY
è=ð
USART_PARITY_EVEN
) || \

552 ((
PARITY
è=ð
USART_PARITY_ODD
))

	)

553 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt32_t
)0xFFF3è=ð0x00Uè&& ((MODEè!ð(ušt32_t)0x00U))

	)

554 
	#IS_USART_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 10500001U)

	)

556 
	#USART_DIV
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(2U*(_BAUD_)))

	)

557 
	#USART_DIVMANT
(
_PCLK_
, 
_BAUD_
è(
	`USART_DIV
((_PCLK_), (_BAUD_))/100U)

	)

558 
	#USART_DIVFRAQ
(
_PCLK_
, 
_BAUD_
è(((
	`USART_DIV
((_PCLK_), (_BAUD_)è- (
	`USART_DIVMANT
((_PCLK_), (_BAUD_)è* 100U)è* 16U + 50Uè/ 100U)

	)

559 
	#USART_BRR
(
_PCLK_
, 
_BAUD_
è((
	`USART_DIVMANT
((_PCLK_), (_BAUD_)è<< 4U)|(
	`USART_DIVFRAQ
((_PCLK_), (_BAUD_)è& 0x0FU))

	)

581 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_wwdg.h

39 #iâdeà
__STM32F4xx_HAL_WWDG_H


40 
	#__STM32F4xx_HAL_WWDG_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
HAL_WWDG_STATE_RESET
 = 0x00U,

68 
HAL_WWDG_STATE_READY
 = 0x01U,

69 
HAL_WWDG_STATE_BUSY
 = 0x02U,

70 
HAL_WWDG_STATE_TIMEOUT
 = 0x03U,

71 
HAL_WWDG_STATE_ERROR
 = 0x04U

72 }
	tHAL_WWDG_S‹Ty³Def
;

79 
ušt32_t
 
P»sÿËr
;

82 
ušt32_t
 
Wšdow
;

85 
ušt32_t
 
CouÁ”
;

88 }
	tWWDG_In™Ty³Def
;

95 
WWDG_Ty³Def
 *
In¡ªû
;

97 
WWDG_In™Ty³Def
 
In™
;

99 
HAL_LockTy³Def
 
Lock
;

101 
__IO
 
HAL_WWDG_S‹Ty³Def
 
S‹
;

103 }
	tWWDG_HªdËTy³Def
;

116 
	#WWDG_IT_EWI
 
WWDG_CFR_EWI


	)

125 
	#WWDG_FLAG_EWIF
 
WWDG_SR_EWIF


	)

133 
	#WWDG_PRESCALER_1
 ((
ušt32_t
)0x00000000Uè

	)

134 
	#WWDG_PRESCALER_2
 
WWDG_CFR_WDGTB0


	)

135 
	#WWDG_PRESCALER_4
 
WWDG_CFR_WDGTB1


	)

136 
	#WWDG_PRESCALER_8
 
WWDG_CFR_WDGTB


	)

154 
	#__HAL_WWDG_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_WWDG_STATE_RESET
)

	)

161 
	#__HAL_WWDG_ENABLE
(
__HANDLE__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR
, 
WWDG_CR_WDGA
)

	)

170 
	#__HAL_WWDG_DISABLE
(
__HANDLE__
è

	)

180 
	#__HAL_WWDG_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__HAL_WWDG_GET_FLAG
((__HANDLE__),(__INTERRUPT__))

	)

189 
	#__HAL_WWDG_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__HAL_WWDG_CLEAR_FLAG
((__HANDLE__), (__INTERRUPT__))

	)

200 
	#__HAL_WWDG_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CFR
, (__INTERRUPT__))

	)

212 
	#__HAL_WWDG_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è

	)

222 
	#__HAL_WWDG_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

232 
	#__HAL_WWDG_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
èð~(__FLAG__))

	)

241 
	#__HAL_WWDG_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CFR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

256 
HAL_StusTy³Def
 
HAL_WWDG_In™
(
WWDG_HªdËTy³Def
 *
hwwdg
);

257 
HAL_StusTy³Def
 
HAL_WWDG_DeIn™
(
WWDG_HªdËTy³Def
 *
hwwdg
);

258 
HAL_WWDG_M¥In™
(
WWDG_HªdËTy³Def
 *
hwwdg
);

259 
HAL_WWDG_M¥DeIn™
(
WWDG_HªdËTy³Def
 *
hwwdg
);

260 
HAL_WWDG_WakeupC®lback
(
WWDG_HªdËTy³Def
* 
hwwdg
);

269 
HAL_StusTy³Def
 
HAL_WWDG_S¹
(
WWDG_HªdËTy³Def
 *
hwwdg
);

270 
HAL_StusTy³Def
 
HAL_WWDG_S¹_IT
(
WWDG_HªdËTy³Def
 *
hwwdg
);

271 
HAL_StusTy³Def
 
HAL_WWDG_Reäesh
(
WWDG_HªdËTy³Def
 *
hwwdg
, 
ušt32_t
 
CouÁ”
);

272 
HAL_WWDG_IRQHªdËr
(
WWDG_HªdËTy³Def
 *
hwwdg
);

281 
HAL_WWDG_S‹Ty³Def
 
HAL_WWDG_G‘S‹
(
WWDG_HªdËTy³Def
 *
hwwdg
);

303 
	#WWDG_CFR_BASE
 (
ušt32_t
)(
WWDG_BASE
 + 0x04U)

	)

317 
	#IS_WWDG_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
WWDG_PRESCALER_1
) || \

318 ((
__PRESCALER__
è=ð
WWDG_PRESCALER_2
) || \

319 ((
__PRESCALER__
è=ð
WWDG_PRESCALER_4
) || \

320 ((
__PRESCALER__
è=ð
WWDG_PRESCALER_8
))

	)

321 
	#IS_WWDG_WINDOW
(
__WINDOW__
è((__WINDOW__è<ð0x7FU)

	)

322 
	#IS_WWDG_COUNTER
(
__COUNTER__
è(((__COUNTER__è>ð0x40Uè&& ((__COUNTER__è<ð0x7FU))

	)

343 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_fmc.h

39 #iâdeà
__STM32F4xx_LL_FMC_H


40 
	#__STM32F4xx_LL_FMC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

56 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

57 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

68 
ušt32_t
 
NSBªk
;

71 
ušt32_t
 
D©aAdd»ssMux
;

75 
ušt32_t
 
MemÜyTy³
;

79 
ušt32_t
 
MemÜyD©aWidth
;

82 
ušt32_t
 
Bur¡AcûssMode
;

86 
ušt32_t
 
Wa™SigÇlPÞ¬™y
;

90 
ušt32_t
 
W¿pMode
;

95 
ušt32_t
 
Wa™SigÇlAùive
;

100 
ušt32_t
 
Wr™eO³¿tiÚ
;

103 
ušt32_t
 
Wa™SigÇl
;

107 
ušt32_t
 
Ex‹ndedMode
;

110 
ušt32_t
 
AsynchrÚousWa™
;

114 
ušt32_t
 
Wr™eBur¡
;

117 
ušt32_t
 
CÚtšuousClock
;

122 
ušt32_t
 
Wr™eFifo
;

128 
ušt32_t
 
PageSize
;

130 }
	tFMC_NORSRAM_In™Ty³Def
;

137 
ušt32_t
 
Add»ssS‘upTime
;

142 
ušt32_t
 
Add»ssHÞdTime
;

147 
ušt32_t
 
D©aS‘upTime
;

153 
ušt32_t
 
BusTuºAroundDu¿tiÚ
;

158 
ušt32_t
 
CLKDivisiÚ
;

163 
ušt32_t
 
D©aL©’cy
;

171 
ušt32_t
 
AcûssMode
;

173 }
	tFMC_NORSRAM_TimšgTy³Def
;

180 
ušt32_t
 
NªdBªk
;

183 
ušt32_t
 
Wa™ã©u»
;

186 
ušt32_t
 
MemÜyD©aWidth
;

189 
ušt32_t
 
EccComputiÚ
;

192 
ušt32_t
 
ECCPageSize
;

195 
ušt32_t
 
TCLRS‘upTime
;

199 
ušt32_t
 
TARS‘upTime
;

202 }
	tFMC_NAND_In™Ty³Def
;

209 
ušt32_t
 
S‘upTime
;

215 
ušt32_t
 
Wa™S‘upTime
;

221 
ušt32_t
 
HÞdS‘upTime
;

228 
ušt32_t
 
HiZS‘upTime
;

233 }
	tFMC_NAND_PCC_TimšgTy³Def
;

240 
ušt32_t
 
Wa™ã©u»
;

243 
ušt32_t
 
TCLRS‘upTime
;

247 
ušt32_t
 
TARS‘upTime
;

250 }
	tFMC_PCCARD_In™Ty³Def
;

257 
ušt32_t
 
SDBªk
;

260 
ušt32_t
 
CÞumnB™sNumb”
;

263 
ušt32_t
 
RowB™sNumb”
;

266 
ušt32_t
 
MemÜyD©aWidth
;

269 
ušt32_t
 
IÁ”ÇlBªkNumb”
;

272 
ušt32_t
 
CASL©’cy
;

275 
ušt32_t
 
Wr™ePrÙeùiÚ
;

278 
ušt32_t
 
SDClockP”iod
;

282 
ušt32_t
 
R—dBur¡
;

286 
ušt32_t
 
R—dPeD–ay
;

288 }
	tFMC_SDRAM_In™Ty³Def
;

295 
ušt32_t
 
LßdToAùiveD–ay
;

299 
ušt32_t
 
Ex™S–fReäeshD–ay
;

303 
ušt32_t
 
S–fReäeshTime
;

307 
ušt32_t
 
RowCyþeD–ay
;

312 
ušt32_t
 
Wr™eRecov”yTime
;

315 
ušt32_t
 
RPD–ay
;

319 
ušt32_t
 
RCDD–ay
;

322 }
	tFMC_SDRAM_TimšgTy³Def
;

329 
ušt32_t
 
CommªdMode
;

332 
ušt32_t
 
CommªdT¬g‘
;

335 
ušt32_t
 
AutoReäeshNumb”
;

338 
ušt32_t
 
ModeRegi¡”Defš™iÚ
;

339 }
	tFMC_SDRAM_CommªdTy³Def
;

355 
	#FMC_NORSRAM_BANK1
 ((
ušt32_t
)0x00000000U)

	)

356 
	#FMC_NORSRAM_BANK2
 ((
ušt32_t
)0x00000002U)

	)

357 
	#FMC_NORSRAM_BANK3
 ((
ušt32_t
)0x00000004U)

	)

358 
	#FMC_NORSRAM_BANK4
 ((
ušt32_t
)0x00000006U)

	)

366 
	#FMC_DATA_ADDRESS_MUX_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

367 
	#FMC_DATA_ADDRESS_MUX_ENABLE
 ((
ušt32_t
)0x00000002U)

	)

375 
	#FMC_MEMORY_TYPE_SRAM
 ((
ušt32_t
)0x00000000U)

	)

376 
	#FMC_MEMORY_TYPE_PSRAM
 ((
ušt32_t
)0x00000004U)

	)

377 
	#FMC_MEMORY_TYPE_NOR
 ((
ušt32_t
)0x00000008U)

	)

385 
	#FMC_NORSRAM_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000U)

	)

386 
	#FMC_NORSRAM_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010U)

	)

387 
	#FMC_NORSRAM_MEM_BUS_WIDTH_32
 ((
ušt32_t
)0x00000020U)

	)

395 
	#FMC_NORSRAM_FLASH_ACCESS_ENABLE
 ((
ušt32_t
)0x00000040U)

	)

396 
	#FMC_NORSRAM_FLASH_ACCESS_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

404 
	#FMC_BURST_ACCESS_MODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

405 
	#FMC_BURST_ACCESS_MODE_ENABLE
 ((
ušt32_t
)0x00000100U)

	)

413 
	#FMC_WAIT_SIGNAL_POLARITY_LOW
 ((
ušt32_t
)0x00000000U)

	)

414 
	#FMC_WAIT_SIGNAL_POLARITY_HIGH
 ((
ušt32_t
)0x00000200U)

	)

424 
	#FMC_WRAP_MODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

425 
	#FMC_WRAP_MODE_ENABLE
 ((
ušt32_t
)0x00000400U)

	)

433 
	#FMC_WAIT_TIMING_BEFORE_WS
 ((
ušt32_t
)0x00000000U)

	)

434 
	#FMC_WAIT_TIMING_DURING_WS
 ((
ušt32_t
)0x00000800U)

	)

442 
	#FMC_WRITE_OPERATION_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

443 
	#FMC_WRITE_OPERATION_ENABLE
 ((
ušt32_t
)0x00001000U)

	)

451 
	#FMC_WAIT_SIGNAL_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

452 
	#FMC_WAIT_SIGNAL_ENABLE
 ((
ušt32_t
)0x00002000U)

	)

460 
	#FMC_EXTENDED_MODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

461 
	#FMC_EXTENDED_MODE_ENABLE
 ((
ušt32_t
)0x00004000U)

	)

469 
	#FMC_ASYNCHRONOUS_WAIT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

470 
	#FMC_ASYNCHRONOUS_WAIT_ENABLE
 ((
ušt32_t
)0x00008000U)

	)

478 
	#FMC_PAGE_SIZE_NONE
 ((
ušt32_t
)0x00000000U)

	)

479 
	#FMC_PAGE_SIZE_128
 ((
ušt32_t
)
FMC_BCR1_CPSIZE_0
)

	)

480 
	#FMC_PAGE_SIZE_256
 ((
ušt32_t
)
FMC_BCR1_CPSIZE_1
)

	)

481 
	#FMC_PAGE_SIZE_512
 ((
ušt32_t
)(
FMC_BCR1_CPSIZE_0
 | 
FMC_BCR1_CPSIZE_1
))

	)

482 
	#FMC_PAGE_SIZE_1024
 ((
ušt32_t
)
FMC_BCR1_CPSIZE_2
)

	)

491 
	#FMC_WRITE_FIFO_DISABLE
 ((
ušt32_t
)
FMC_BCR1_WFDIS
)

	)

492 
	#FMC_WRITE_FIFO_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

500 
	#FMC_WRITE_BURST_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

501 
	#FMC_WRITE_BURST_ENABLE
 ((
ušt32_t
)0x00080000U)

	)

509 
	#FMC_CONTINUOUS_CLOCK_SYNC_ONLY
 ((
ušt32_t
)0x00000000U)

	)

510 
	#FMC_CONTINUOUS_CLOCK_SYNC_ASYNC
 ((
ušt32_t
)0x00100000U)

	)

518 
	#FMC_ACCESS_MODE_A
 ((
ušt32_t
)0x00000000U)

	)

519 
	#FMC_ACCESS_MODE_B
 ((
ušt32_t
)0x10000000U)

	)

520 
	#FMC_ACCESS_MODE_C
 ((
ušt32_t
)0x20000000U)

	)

521 
	#FMC_ACCESS_MODE_D
 ((
ušt32_t
)0x30000000U)

	)

536 
	#FMC_NAND_BANK2
 ((
ušt32_t
)0x00000010U)

	)

537 
	#FMC_NAND_BANK3
 ((
ušt32_t
)0x00000100U)

	)

545 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

546 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 ((
ušt32_t
)0x00000002U)

	)

554 
	#FMC_PCR_MEMORY_TYPE_PCCARD
 ((
ušt32_t
)0x00000000U)

	)

555 
	#FMC_PCR_MEMORY_TYPE_NAND
 ((
ušt32_t
)0x00000008U)

	)

563 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000U)

	)

564 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010U)

	)

572 
	#FMC_NAND_ECC_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

573 
	#FMC_NAND_ECC_ENABLE
 ((
ušt32_t
)0x00000040U)

	)

581 
	#FMC_NAND_ECC_PAGE_SIZE_256BYTE
 ((
ušt32_t
)0x00000000U)

	)

582 
	#FMC_NAND_ECC_PAGE_SIZE_512BYTE
 ((
ušt32_t
)0x00020000U)

	)

583 
	#FMC_NAND_ECC_PAGE_SIZE_1024BYTE
 ((
ušt32_t
)0x00040000U)

	)

584 
	#FMC_NAND_ECC_PAGE_SIZE_2048BYTE
 ((
ušt32_t
)0x00060000U)

	)

585 
	#FMC_NAND_ECC_PAGE_SIZE_4096BYTE
 ((
ušt32_t
)0x00080000U)

	)

586 
	#FMC_NAND_ECC_PAGE_SIZE_8192BYTE
 ((
ušt32_t
)0x000A0000U)

	)

601 
	#FMC_SDRAM_BANK1
 ((
ušt32_t
)0x00000000U)

	)

602 
	#FMC_SDRAM_BANK2
 ((
ušt32_t
)0x00000001U)

	)

610 
	#FMC_SDRAM_COLUMN_BITS_NUM_8
 ((
ušt32_t
)0x00000000U)

	)

611 
	#FMC_SDRAM_COLUMN_BITS_NUM_9
 ((
ušt32_t
)0x00000001U)

	)

612 
	#FMC_SDRAM_COLUMN_BITS_NUM_10
 ((
ušt32_t
)0x00000002U)

	)

613 
	#FMC_SDRAM_COLUMN_BITS_NUM_11
 ((
ušt32_t
)0x00000003U)

	)

621 
	#FMC_SDRAM_ROW_BITS_NUM_11
 ((
ušt32_t
)0x00000000U)

	)

622 
	#FMC_SDRAM_ROW_BITS_NUM_12
 ((
ušt32_t
)0x00000004U)

	)

623 
	#FMC_SDRAM_ROW_BITS_NUM_13
 ((
ušt32_t
)0x00000008U)

	)

631 
	#FMC_SDRAM_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000U)

	)

632 
	#FMC_SDRAM_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010U)

	)

633 
	#FMC_SDRAM_MEM_BUS_WIDTH_32
 ((
ušt32_t
)0x00000020U)

	)

641 
	#FMC_SDRAM_INTERN_BANKS_NUM_2
 ((
ušt32_t
)0x00000000U)

	)

642 
	#FMC_SDRAM_INTERN_BANKS_NUM_4
 ((
ušt32_t
)0x00000040U)

	)

650 
	#FMC_SDRAM_CAS_LATENCY_1
 ((
ušt32_t
)0x00000080U)

	)

651 
	#FMC_SDRAM_CAS_LATENCY_2
 ((
ušt32_t
)0x00000100U)

	)

652 
	#FMC_SDRAM_CAS_LATENCY_3
 ((
ušt32_t
)0x00000180U)

	)

660 
	#FMC_SDRAM_WRITE_PROTECTION_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

661 
	#FMC_SDRAM_WRITE_PROTECTION_ENABLE
 ((
ušt32_t
)0x00000200U)

	)

670 
	#FMC_SDRAM_CLOCK_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

671 
	#FMC_SDRAM_CLOCK_PERIOD_2
 ((
ušt32_t
)0x00000800U)

	)

672 
	#FMC_SDRAM_CLOCK_PERIOD_3
 ((
ušt32_t
)0x00000C00U)

	)

680 
	#FMC_SDRAM_RBURST_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

681 
	#FMC_SDRAM_RBURST_ENABLE
 ((
ušt32_t
)0x00001000U)

	)

689 
	#FMC_SDRAM_RPIPE_DELAY_0
 ((
ušt32_t
)0x00000000U)

	)

690 
	#FMC_SDRAM_RPIPE_DELAY_1
 ((
ušt32_t
)0x00002000U)

	)

691 
	#FMC_SDRAM_RPIPE_DELAY_2
 ((
ušt32_t
)0x00004000U)

	)

699 
	#FMC_SDRAM_CMD_NORMAL_MODE
 ((
ušt32_t
)0x00000000U)

	)

700 
	#FMC_SDRAM_CMD_CLK_ENABLE
 ((
ušt32_t
)0x00000001U)

	)

701 
	#FMC_SDRAM_CMD_PALL
 ((
ušt32_t
)0x00000002U)

	)

702 
	#FMC_SDRAM_CMD_AUTOREFRESH_MODE
 ((
ušt32_t
)0x00000003U)

	)

703 
	#FMC_SDRAM_CMD_LOAD_MODE
 ((
ušt32_t
)0x00000004U)

	)

704 
	#FMC_SDRAM_CMD_SELFREFRESH_MODE
 ((
ušt32_t
)0x00000005U)

	)

705 
	#FMC_SDRAM_CMD_POWERDOWN_MODE
 ((
ušt32_t
)0x00000006U)

	)

713 
	#FMC_SDRAM_CMD_TARGET_BANK2
 
FMC_SDCMR_CTB2


	)

714 
	#FMC_SDRAM_CMD_TARGET_BANK1
 
FMC_SDCMR_CTB1


	)

715 
	#FMC_SDRAM_CMD_TARGET_BANK1_2
 ((
ušt32_t
)0x00000018U)

	)

723 
	#FMC_SDRAM_NORMAL_MODE
 ((
ušt32_t
)0x00000000U)

	)

724 
	#FMC_SDRAM_SELF_REFRESH_MODE
 
FMC_SDSR_MODES1_0


	)

725 
	#FMC_SDRAM_POWER_DOWN_MODE
 
FMC_SDSR_MODES1_1


	)

737 
	#FMC_IT_RISING_EDGE
 ((
ušt32_t
)0x00000008U)

	)

738 
	#FMC_IT_LEVEL
 ((
ušt32_t
)0x00000010U)

	)

739 
	#FMC_IT_FALLING_EDGE
 ((
ušt32_t
)0x00000020U)

	)

740 
	#FMC_IT_REFRESH_ERROR
 ((
ušt32_t
)0x00004000U)

	)

748 
	#FMC_FLAG_RISING_EDGE
 ((
ušt32_t
)0x00000001U)

	)

749 
	#FMC_FLAG_LEVEL
 ((
ušt32_t
)0x00000002U)

	)

750 
	#FMC_FLAG_FALLING_EDGE
 ((
ušt32_t
)0x00000004U)

	)

751 
	#FMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040U)

	)

752 
	#FMC_SDRAM_FLAG_REFRESH_IT
 
FMC_SDSR_RE


	)

753 
	#FMC_SDRAM_FLAG_BUSY
 
FMC_SDSR_BUSY


	)

754 
	#FMC_SDRAM_FLAG_REFRESH_ERROR
 
FMC_SDRTR_CRE


	)

762 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

763 
	#FMC_NAND_Ty³Def
 
FMC_Bªk3_Ty³Def


	)

765 
	#FMC_NAND_Ty³Def
 
FMC_Bªk2_3_Ty³Def


	)

766 
	#FMC_PCCARD_Ty³Def
 
FMC_Bªk4_Ty³Def


	)

768 
	#FMC_NORSRAM_Ty³Def
 
FMC_Bªk1_Ty³Def


	)

769 
	#FMC_NORSRAM_EXTENDED_Ty³Def
 
FMC_Bªk1E_Ty³Def


	)

770 
	#FMC_SDRAM_Ty³Def
 
FMC_Bªk5_6_Ty³Def


	)

773 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

774 
	#FMC_NAND_DEVICE
 
FMC_Bªk3


	)

776 
	#FMC_NAND_DEVICE
 
FMC_Bªk2_3


	)

777 
	#FMC_PCCARD_DEVICE
 
FMC_Bªk4


	)

779 
	#FMC_NORSRAM_DEVICE
 
FMC_Bªk1


	)

780 
	#FMC_NORSRAM_EXTENDED_DEVICE
 
FMC_Bªk1E


	)

781 
	#FMC_SDRAM_DEVICE
 
FMC_Bªk5_6


	)

805 
	#__FMC_NORSRAM_ENABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] |ð
FMC_BCR1_MBKEN
)

	)

813 
	#__FMC_NORSRAM_DISABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] &ð~
FMC_BCR1_MBKEN
)

	)

822 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

829 
	#__FMC_NAND_ENABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
PCR
 |ð
FMC_PCR_PBKEN
)

	)

837 
	#__FMC_NAND_DISABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
PCR
 &ð~
FMC_PCR_PBKEN
)

	)

845 
	#__FMC_NAND_ENABLE
(
__INSTANCE__
, 
__BANK__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
PCR2
 |ð
FMC_PCR2_PBKEN
): \

846 ((
__INSTANCE__
)->
PCR3
 |ð
FMC_PCR3_PBKEN
))

	)

854 
	#__FMC_NAND_DISABLE
(
__INSTANCE__
, 
__BANK__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
PCR2
 &ð~
FMC_PCR2_PBKEN
): \

855 ((
__INSTANCE__
)->
PCR3
 &ð~
FMC_PCR3_PBKEN
))

	)

861 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

871 
	#__FMC_PCCARD_ENABLE
(
__INSTANCE__
è((__INSTANCE__)->
PCR4
 |ð
FMC_PCR4_PBKEN
)

	)

878 
	#__FMC_PCCARD_DISABLE
(
__INSTANCE__
è((__INSTANCE__)->
PCR4
 &ð~
FMC_PCR4_PBKEN
)

	)

888 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

900 
	#__FMC_NAND_ENABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR
 |ð(__INTERRUPT__))

	)

913 
	#__FMC_NAND_DISABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR
 &ð~(__INTERRUPT__))

	)

927 
	#__FMC_NAND_GET_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__INSTANCE__)->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

940 
	#__FMC_NAND_CLEAR_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è((__INSTANCE__)->
SR
 &ð~(__FLAG__))

	)

953 
	#__FMC_NAND_ENABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 |= (__INTERRUPT__)): \

954 ((
__INSTANCE__
)->
SR3
 |ð(
__INTERRUPT__
)))

	)

967 
	#__FMC_NAND_DISABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 &= ~(__INTERRUPT__)): \

968 ((
__INSTANCE__
)->
SR3
 &ð~(
__INTERRUPT__
)))

	)

982 
	#__FMC_NAND_GET_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? (((__INSTANCE__)->
SR2
 &(__FLAG__)) == (__FLAG__)): \

983 (((
__INSTANCE__
)->
SR3
 &(
__FLAG__
)è=ð(__FLAG__)))

	)

996 
	#__FMC_NAND_CLEAR_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 &= ~(__FLAG__)): \

997 ((
__INSTANCE__
)->
SR3
 &ð~(
__FLAG__
)))

	)

1000 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

1011 
	#__FMC_PCCARD_ENABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR4
 |ð(__INTERRUPT__))

	)

1023 
	#__FMC_PCCARD_DISABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR4
 &ð~(__INTERRUPT__))

	)

1036 
	#__FMC_PCCARD_GET_FLAG
(
__INSTANCE__
, 
__FLAG__
è(((__INSTANCE__)->
SR4
 &(__FLAG__)è=ð(__FLAG__))

	)

1049 
	#__FMC_PCCARD_CLEAR_FLAG
(
__INSTANCE__
, 
__FLAG__
è((__INSTANCE__)->
SR4
 &ð~(__FLAG__))

	)

1060 
	#__FMC_SDRAM_ENABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SDRTR
 |ð(__INTERRUPT__))

	)

1070 
	#__FMC_SDRAM_DISABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SDRTR
 &ð~(__INTERRUPT__))

	)

1082 
	#__FMC_SDRAM_GET_FLAG
(
__INSTANCE__
, 
__FLAG__
è(((__INSTANCE__)->
SDSR
 &(__FLAG__)è=ð(__FLAG__))

	)

1092 
	#__FMC_SDRAM_CLEAR_FLAG
(
__INSTANCE__
, 
__FLAG__
è((__INSTANCE__)->
SDRTR
 |ð(__FLAG__))

	)

1100 
	#IS_FMC_NORSRAM_BANK
(
BANK
è(((BANKè=ð
FMC_NORSRAM_BANK1
) || \

1101 ((
BANK
è=ð
FMC_NORSRAM_BANK2
) || \

1102 ((
BANK
è=ð
FMC_NORSRAM_BANK3
) || \

1103 ((
BANK
è=ð
FMC_NORSRAM_BANK4
))

	)

1105 
	#IS_FMC_MUX
(
__MUX__
è(((__MUX__è=ð
FMC_DATA_ADDRESS_MUX_DISABLE
) || \

1106 ((
__MUX__
è=ð
FMC_DATA_ADDRESS_MUX_ENABLE
))

	)

1108 
	#IS_FMC_MEMORY
(
__MEMORY__
è(((__MEMORY__è=ð
FMC_MEMORY_TYPE_SRAM
) || \

1109 ((
__MEMORY__
è=ð
FMC_MEMORY_TYPE_PSRAM
)|| \

1110 ((
__MEMORY__
è=ð
FMC_MEMORY_TYPE_NOR
))

	)

1112 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
__WIDTH__
è(((__WIDTH__è=ð
FMC_NORSRAM_MEM_BUS_WIDTH_8
) || \

1113 ((
__WIDTH__
è=ð
FMC_NORSRAM_MEM_BUS_WIDTH_16
) || \

1114 ((
__WIDTH__
è=ð
FMC_NORSRAM_MEM_BUS_WIDTH_32
))

	)

1116 
	#IS_FMC_ACCESS_MODE
(
__MODE__
è(((__MODE__è=ð
FMC_ACCESS_MODE_A
) || \

1117 ((
__MODE__
è=ð
FMC_ACCESS_MODE_B
) || \

1118 ((
__MODE__
è=ð
FMC_ACCESS_MODE_C
) || \

1119 ((
__MODE__
è=ð
FMC_ACCESS_MODE_D
))

	)

1121 
	#IS_FMC_NAND_BANK
(
BANK
è(((BANKè=ð
FMC_NAND_BANK2
) || \

1122 ((
BANK
è=ð
FMC_NAND_BANK3
))

	)

1124 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ð
FMC_NAND_PCC_WAIT_FEATURE_DISABLE
) || \

1125 ((
FEATURE
è=ð
FMC_NAND_PCC_WAIT_FEATURE_ENABLE
))

	)

1127 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FMC_NAND_PCC_MEM_BUS_WIDTH_8
) || \

1128 ((
WIDTH
è=ð
FMC_NAND_PCC_MEM_BUS_WIDTH_16
))

	)

1130 
	#IS_FMC_ECC_STATE
(
STATE
è(((STATEè=ð
FMC_NAND_ECC_DISABLE
) || \

1131 ((
STATE
è=ð
FMC_NAND_ECC_ENABLE
))

	)

1133 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ð
FMC_NAND_ECC_PAGE_SIZE_256BYTE
) || \

1134 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_512BYTE
) || \

1135 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_1024BYTE
) || \

1136 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_2048BYTE
) || \

1137 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_4096BYTE
) || \

1138 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_8192BYTE
))

	)

1140 
	#IS_FMC_TCLR_TIME
(
TIME
è((TIMEè<ð255U)

	)

1142 
	#IS_FMC_TAR_TIME
(
TIME
è((TIMEè<ð255U)

	)

1144 
	#IS_FMC_SETUP_TIME
(
TIME
è((TIMEè<ð255U)

	)

1146 
	#IS_FMC_WAIT_TIME
(
TIME
è((TIMEè<ð255U)

	)

1148 
	#IS_FMC_HOLD_TIME
(
TIME
è((TIMEè<ð255U)

	)

1150 
	#IS_FMC_HIZ_TIME
(
TIME
è((TIMEè<ð255U)

	)

1152 
	#IS_FMC_NORSRAM_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_NORSRAM_DEVICE
)

	)

1154 
	#IS_FMC_NORSRAM_EXTENDED_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_NORSRAM_EXTENDED_DEVICE
)

	)

1156 
	#IS_FMC_NAND_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_NAND_DEVICE
)

	)

1158 
	#IS_FMC_PCCARD_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_PCCARD_DEVICE
)

	)

1160 
	#IS_FMC_BURSTMODE
(
__STATE__
è(((__STATE__è=ð
FMC_BURST_ACCESS_MODE_DISABLE
) || \

1161 ((
__STATE__
è=ð
FMC_BURST_ACCESS_MODE_ENABLE
))

	)

1163 
	#IS_FMC_WAIT_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
FMC_WAIT_SIGNAL_POLARITY_LOW
) || \

1164 ((
__POLARITY__
è=ð
FMC_WAIT_SIGNAL_POLARITY_HIGH
))

	)

1166 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

1167 
	#IS_FMC_WRAP_MODE
(
__MODE__
è(((__MODE__è=ð
FMC_WRAP_MODE_DISABLE
) || \

1168 ((
__MODE__
è=ð
FMC_WRAP_MODE_ENABLE
))

	)

1171 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
__ACTIVE__
è(((__ACTIVE__è=ð
FMC_WAIT_TIMING_BEFORE_WS
) || \

1172 ((
__ACTIVE__
è=ð
FMC_WAIT_TIMING_DURING_WS
))

	)

1174 
	#IS_FMC_WRITE_OPERATION
(
__OPERATION__
è(((__OPERATION__è=ð
FMC_WRITE_OPERATION_DISABLE
) || \

1175 ((
__OPERATION__
è=ð
FMC_WRITE_OPERATION_ENABLE
))

	)

1177 
	#IS_FMC_WAITE_SIGNAL
(
__SIGNAL__
è(((__SIGNAL__è=ð
FMC_WAIT_SIGNAL_DISABLE
) || \

1178 ((
__SIGNAL__
è=ð
FMC_WAIT_SIGNAL_ENABLE
))

	)

1180 
	#IS_FMC_EXTENDED_MODE
(
__MODE__
è(((__MODE__è=ð
FMC_EXTENDED_MODE_DISABLE
) || \

1181 ((
__MODE__
è=ð
FMC_EXTENDED_MODE_ENABLE
))

	)

1183 
	#IS_FMC_ASYNWAIT
(
__STATE__
è(((__STATE__è=ð
FMC_ASYNCHRONOUS_WAIT_DISABLE
) || \

1184 ((
__STATE__
è=ð
FMC_ASYNCHRONOUS_WAIT_ENABLE
))

	)

1186 
	#IS_FMC_WRITE_BURST
(
__BURST__
è(((__BURST__è=ð
FMC_WRITE_BURST_DISABLE
) || \

1187 ((
__BURST__
è=ð
FMC_WRITE_BURST_ENABLE
))

	)

1189 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
è(((CCLOCKè=ð
FMC_CONTINUOUS_CLOCK_SYNC_ONLY
) || \

1190 ((
CCLOCK
è=ð
FMC_CONTINUOUS_CLOCK_SYNC_ASYNC
))

	)

1192 
	#IS_FMC_ADDRESS_SETUP_TIME
(
__TIME__
è((__TIME__è<ð15U)

	)

1194 
	#IS_FMC_ADDRESS_HOLD_TIME
(
__TIME__
è(((__TIME__è> 0Uè&& ((__TIME__è<ð15U))

	)

1196 
	#IS_FMC_DATASETUP_TIME
(
__TIME__
è(((__TIME__è> 0Uè&& ((__TIME__è<ð255U))

	)

1198 
	#IS_FMC_TURNAROUND_TIME
(
__TIME__
è((__TIME__è<ð15U)

	)

1200 
	#IS_FMC_DATA_LATENCY
(
__LATENCY__
è(((__LATENCY__è> 1Uè&& ((__LATENCY__è<ð17U))

	)

1202 
	#IS_FMC_CLK_DIV
(
DIV
è(((DIVè> 1Uè&& ((DIVè<ð16U))

	)

1204 
	#IS_FMC_SDRAM_BANK
(
BANK
è(((BANKè=ð
FMC_SDRAM_BANK1
) || \

1205 ((
BANK
è=ð
FMC_SDRAM_BANK2
))

	)

1207 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
è(((COLUMNè=ð
FMC_SDRAM_COLUMN_BITS_NUM_8
) || \

1208 ((
COLUMN
è=ð
FMC_SDRAM_COLUMN_BITS_NUM_9
) || \

1209 ((
COLUMN
è=ð
FMC_SDRAM_COLUMN_BITS_NUM_10
) || \

1210 ((
COLUMN
è=ð
FMC_SDRAM_COLUMN_BITS_NUM_11
))

	)

1212 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
è(((ROWè=ð
FMC_SDRAM_ROW_BITS_NUM_11
) || \

1213 ((
ROW
è=ð
FMC_SDRAM_ROW_BITS_NUM_12
) || \

1214 ((
ROW
è=ð
FMC_SDRAM_ROW_BITS_NUM_13
))

	)

1216 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FMC_SDRAM_MEM_BUS_WIDTH_8
) || \

1217 ((
WIDTH
è=ð
FMC_SDRAM_MEM_BUS_WIDTH_16
) || \

1218 ((
WIDTH
è=ð
FMC_SDRAM_MEM_BUS_WIDTH_32
))

	)

1220 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
è(((NUMBERè=ð
FMC_SDRAM_INTERN_BANKS_NUM_2
) || \

1221 ((
NUMBER
è=ð
FMC_SDRAM_INTERN_BANKS_NUM_4
))

	)

1224 
	#IS_FMC_CAS_LATENCY
(
LATENCY
è(((LATENCYè=ð
FMC_SDRAM_CAS_LATENCY_1
) || \

1225 ((
LATENCY
è=ð
FMC_SDRAM_CAS_LATENCY_2
) || \

1226 ((
LATENCY
è=ð
FMC_SDRAM_CAS_LATENCY_3
))

	)

1228 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
è(((PERIODè=ð
FMC_SDRAM_CLOCK_DISABLE
) || \

1229 ((
PERIOD
è=ð
FMC_SDRAM_CLOCK_PERIOD_2
) || \

1230 ((
PERIOD
è=ð
FMC_SDRAM_CLOCK_PERIOD_3
))

	)

1232 
	#IS_FMC_READ_BURST
(
RBURST
è(((RBURSTè=ð
FMC_SDRAM_RBURST_DISABLE
) || \

1233 ((
RBURST
è=ð
FMC_SDRAM_RBURST_ENABLE
))

	)

1236 
	#IS_FMC_READPIPE_DELAY
(
DELAY
è(((DELAYè=ð
FMC_SDRAM_RPIPE_DELAY_0
) || \

1237 ((
DELAY
è=ð
FMC_SDRAM_RPIPE_DELAY_1
) || \

1238 ((
DELAY
è=ð
FMC_SDRAM_RPIPE_DELAY_2
))

	)

1240 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
è(((DELAYè> 0Uè&& ((DELAYè<ð16U))

	)

1242 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
è(((DELAYè> 0Uè&& ((DELAYè<ð16U))

	)

1244 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
è(((TIMEè> 0Uè&& ((TIMEè<ð16U))

	)

1246 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
è(((DELAYè> 0Uè&& ((DELAYè<ð16U))

	)

1248 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
è(((TIMEè> 0Uè&& ((TIMEè<ð16U))

	)

1250 
	#IS_FMC_RP_DELAY
(
DELAY
è(((DELAYè> 0Uè&& ((DELAYè<ð16U))

	)

1252 
	#IS_FMC_RCD_DELAY
(
DELAY
è(((DELAYè> 0Uè&& ((DELAYè<ð16U))

	)

1254 
	#IS_FMC_COMMAND_MODE
(
COMMAND
è(((COMMANDè=ð
FMC_SDRAM_CMD_NORMAL_MODE
) || \

1255 ((
COMMAND
è=ð
FMC_SDRAM_CMD_CLK_ENABLE
) || \

1256 ((
COMMAND
è=ð
FMC_SDRAM_CMD_PALL
) || \

1257 ((
COMMAND
è=ð
FMC_SDRAM_CMD_AUTOREFRESH_MODE
) || \

1258 ((
COMMAND
è=ð
FMC_SDRAM_CMD_LOAD_MODE
) || \

1259 ((
COMMAND
è=ð
FMC_SDRAM_CMD_SELFREFRESH_MODE
) || \

1260 ((
COMMAND
è=ð
FMC_SDRAM_CMD_POWERDOWN_MODE
))

	)

1262 
	#IS_FMC_COMMAND_TARGET
(
TARGET
è(((TARGETè=ð
FMC_SDRAM_CMD_TARGET_BANK1
) || \

1263 ((
TARGET
è=ð
FMC_SDRAM_CMD_TARGET_BANK2
) || \

1264 ((
TARGET
è=ð
FMC_SDRAM_CMD_TARGET_BANK1_2
))

	)

1266 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
è(((NUMBERè> 0Uè&& ((NUMBERè<ð16U))

	)

1268 
	#IS_FMC_MODE_REGISTER
(
CONTENT
è((CONTENTè<ð8191U)

	)

1270 
	#IS_FMC_REFRESH_RATE
(
RATE
è((RATEè<ð8191U)

	)

1272 
	#IS_FMC_SDRAM_DEVICE
(
INSTANCE
è((INSTANCEè=ð
FMC_SDRAM_DEVICE
)

	)

1274 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
è(((WRITEè=ð
FMC_SDRAM_WRITE_PROTECTION_DISABLE
) || \

1275 ((
WRITE
è=ð
FMC_SDRAM_WRITE_PROTECTION_ENABLE
))

	)

1277 
	#IS_FMC_PAGESIZE
(
SIZE
è(((SIZEè=ð
FMC_PAGE_SIZE_NONE
) || \

1278 ((
SIZE
è=ð
FMC_PAGE_SIZE_128
) || \

1279 ((
SIZE
è=ð
FMC_PAGE_SIZE_256
) || \

1280 ((
SIZE
è=ð
FMC_PAGE_SIZE_512
) || \

1281 ((
SIZE
è=ð
FMC_PAGE_SIZE_1024
))

	)

1283 #ià
defšed
 (
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1284 
	#IS_FMC_WRITE_FIFO
(
FIFO
è(((FIFOè=ð
FMC_WRITE_FIFO_DISABLE
) || \

1285 ((
FIFO
è=ð
FMC_WRITE_FIFO_ENABLE
))

	)

1307 
HAL_StusTy³Def
 
FMC_NORSRAM_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_In™Ty³Def
 *
In™
);

1308 
HAL_StusTy³Def
 
FMC_NORSRAM_Timšg_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

1309 
HAL_StusTy³Def
 
FMC_NORSRAM_Ex‹nded_Timšg_In™
(
FMC_NORSRAM_EXTENDED_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
, ušt32_ˆ
Ex‹ndedMode
);

1310 
HAL_StusTy³Def
 
FMC_NORSRAM_DeIn™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_EXTENDED_Ty³Def
 *
ExDeviû
, 
ušt32_t
 
Bªk
);

1318 
HAL_StusTy³Def
 
FMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1319 
HAL_StusTy³Def
 
FMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1333 
HAL_StusTy³Def
 
FMC_NAND_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_In™Ty³Def
 *
In™
);

1334 
HAL_StusTy³Def
 
FMC_NAND_CommÚS·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

1335 
HAL_StusTy³Def
 
FMC_NAND_A‰ribu‹S·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

1336 
HAL_StusTy³Def
 
FMC_NAND_DeIn™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1344 
HAL_StusTy³Def
 
FMC_NAND_ECC_EÇbË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1345 
HAL_StusTy³Def
 
FMC_NAND_ECC_Di§bË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1346 
HAL_StusTy³Def
 
FMC_NAND_G‘ECC
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Bªk
, ušt32_ˆ
Timeout
);

1354 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

1361 
HAL_StusTy³Def
 
FMC_PCCARD_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_PCCARD_In™Ty³Def
 *
In™
);

1362 
HAL_StusTy³Def
 
FMC_PCCARD_CommÚS·û_Timšg_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

1363 
HAL_StusTy³Def
 
FMC_PCCARD_A‰ribu‹S·û_Timšg_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

1364 
HAL_StusTy³Def
 
FMC_PCCARD_IOS·û_Timšg_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

1365 
HAL_StusTy³Def
 
FMC_PCCARD_DeIn™
(
FMC_PCCARD_Ty³Def
 *
Deviû
);

1380 
HAL_StusTy³Def
 
FMC_SDRAM_In™
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
FMC_SDRAM_In™Ty³Def
 *
In™
);

1381 
HAL_StusTy³Def
 
FMC_SDRAM_Timšg_In™
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
FMC_SDRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

1382 
HAL_StusTy³Def
 
FMC_SDRAM_DeIn™
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1390 
HAL_StusTy³Def
 
FMC_SDRAM_Wr™ePrÙeùiÚ_EÇbË
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1391 
HAL_StusTy³Def
 
FMC_SDRAM_Wr™ePrÙeùiÚ_Di§bË
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1392 
HAL_StusTy³Def
 
FMC_SDRAM_S’dCommªd
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
FMC_SDRAM_CommªdTy³Def
 *
Commªd
, 
ušt32_t
 
Timeout
);

1393 
HAL_StusTy³Def
 
FMC_SDRAM_Prog¿mReäeshR©e
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
ReäeshR©e
);

1394 
HAL_StusTy³Def
 
FMC_SDRAM_S‘AutoReäeshNumb”
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
AutoReäeshNumb”
);

1395 
ušt32_t
 
FMC_SDRAM_G‘ModeStus
(
FMC_SDRAM_Ty³Def
 *
Deviû
, ušt32_ˆ
Bªk
);

1415 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_fsmc.h

39 #iâdeà
__STM32F4xx_LL_FSMC_H


40 
	#__STM32F4xx_LL_FSMC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

57 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

68 
ušt32_t
 
NSBªk
;

71 
ušt32_t
 
D©aAdd»ssMux
;

75 
ušt32_t
 
MemÜyTy³
;

79 
ušt32_t
 
MemÜyD©aWidth
;

82 
ušt32_t
 
Bur¡AcûssMode
;

86 
ušt32_t
 
Wa™SigÇlPÞ¬™y
;

90 
ušt32_t
 
W¿pMode
;

95 
ušt32_t
 
Wa™SigÇlAùive
;

100 
ušt32_t
 
Wr™eO³¿tiÚ
;

103 
ušt32_t
 
Wa™SigÇl
;

107 
ušt32_t
 
Ex‹ndedMode
;

110 
ušt32_t
 
AsynchrÚousWa™
;

114 
ušt32_t
 
Wr™eBur¡
;

117 
ušt32_t
 
PageSize
;

120 }
	tFSMC_NORSRAM_In™Ty³Def
;

127 
ušt32_t
 
Add»ssS‘upTime
;

132 
ušt32_t
 
Add»ssHÞdTime
;

137 
ušt32_t
 
D©aS‘upTime
;

143 
ušt32_t
 
BusTuºAroundDu¿tiÚ
;

148 
ušt32_t
 
CLKDivisiÚ
;

153 
ušt32_t
 
D©aL©’cy
;

161 
ušt32_t
 
AcûssMode
;

164 }
	tFSMC_NORSRAM_TimšgTy³Def
;

166 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

172 
ušt32_t
 
NªdBªk
;

175 
ušt32_t
 
Wa™ã©u»
;

178 
ušt32_t
 
MemÜyD©aWidth
;

181 
ušt32_t
 
EccComputiÚ
;

184 
ušt32_t
 
ECCPageSize
;

187 
ušt32_t
 
TCLRS‘upTime
;

191 
ušt32_t
 
TARS‘upTime
;

195 }
	tFSMC_NAND_In™Ty³Def
;

202 
ušt32_t
 
S‘upTime
;

208 
ušt32_t
 
Wa™S‘upTime
;

214 
ušt32_t
 
HÞdS‘upTime
;

221 
ušt32_t
 
HiZS‘upTime
;

227 }
	tFSMC_NAND_PCC_TimšgTy³Def
;

234 
ušt32_t
 
Wa™ã©u»
;

237 
ušt32_t
 
TCLRS‘upTime
;

241 
ušt32_t
 
TARS‘upTime
;

245 }
	tFSMC_PCCARD_In™Ty³Def
;

262 
	#FSMC_NORSRAM_BANK1
 ((
ušt32_t
)0x00000000U)

	)

263 
	#FSMC_NORSRAM_BANK2
 ((
ušt32_t
)0x00000002U)

	)

264 
	#FSMC_NORSRAM_BANK3
 ((
ušt32_t
)0x00000004U)

	)

265 
	#FSMC_NORSRAM_BANK4
 ((
ušt32_t
)0x00000006U)

	)

273 
	#FSMC_DATA_ADDRESS_MUX_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

274 
	#FSMC_DATA_ADDRESS_MUX_ENABLE
 ((
ušt32_t
)0x00000002U)

	)

282 
	#FSMC_MEMORY_TYPE_SRAM
 ((
ušt32_t
)0x00000000U)

	)

283 
	#FSMC_MEMORY_TYPE_PSRAM
 ((
ušt32_t
)0x00000004U)

	)

284 
	#FSMC_MEMORY_TYPE_NOR
 ((
ušt32_t
)0x00000008U)

	)

292 
	#FSMC_NORSRAM_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000U)

	)

293 
	#FSMC_NORSRAM_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010U)

	)

294 
	#FSMC_NORSRAM_MEM_BUS_WIDTH_32
 ((
ušt32_t
)0x00000020U)

	)

302 
	#FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 ((
ušt32_t
)0x00000040U)

	)

303 
	#FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

311 
	#FSMC_BURST_ACCESS_MODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

312 
	#FSMC_BURST_ACCESS_MODE_ENABLE
 ((
ušt32_t
)0x00000100U)

	)

320 
	#FSMC_WAIT_SIGNAL_POLARITY_LOW
 ((
ušt32_t
)0x00000000U)

	)

321 
	#FSMC_WAIT_SIGNAL_POLARITY_HIGH
 ((
ušt32_t
)0x00000200U)

	)

330 
	#FSMC_WRAP_MODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

331 
	#FSMC_WRAP_MODE_ENABLE
 ((
ušt32_t
)0x00000400U)

	)

339 
	#FSMC_WAIT_TIMING_BEFORE_WS
 ((
ušt32_t
)0x00000000U)

	)

340 
	#FSMC_WAIT_TIMING_DURING_WS
 ((
ušt32_t
)0x00000800U)

	)

348 
	#FSMC_WRITE_OPERATION_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

349 
	#FSMC_WRITE_OPERATION_ENABLE
 ((
ušt32_t
)0x00001000U)

	)

357 
	#FSMC_WAIT_SIGNAL_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

358 
	#FSMC_WAIT_SIGNAL_ENABLE
 ((
ušt32_t
)0x00002000U)

	)

366 
	#FSMC_EXTENDED_MODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

367 
	#FSMC_EXTENDED_MODE_ENABLE
 ((
ušt32_t
)0x00004000U)

	)

375 
	#FSMC_ASYNCHRONOUS_WAIT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

376 
	#FSMC_ASYNCHRONOUS_WAIT_ENABLE
 ((
ušt32_t
)0x00008000U)

	)

384 
	#FSMC_PAGE_SIZE_NONE
 ((
ušt32_t
)0x00000000U)

	)

385 
	#FSMC_PAGE_SIZE_128
 ((
ušt32_t
)
FSMC_BCR1_CPSIZE_0
)

	)

386 
	#FSMC_PAGE_SIZE_256
 ((
ušt32_t
)
FSMC_BCR1_CPSIZE_1
)

	)

387 
	#FSMC_PAGE_SIZE_512
 ((
ušt32_t
)(
FSMC_BCR1_CPSIZE_0
 | 
FSMC_BCR1_CPSIZE_1
))

	)

388 
	#FSMC_PAGE_SIZE_1024
 ((
ušt32_t
)
FSMC_BCR1_CPSIZE_2
)

	)

396 
	#FSMC_WRITE_BURST_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

397 
	#FSMC_WRITE_BURST_ENABLE
 ((
ušt32_t
)0x00080000U)

	)

405 
	#FSMC_ACCESS_MODE_A
 ((
ušt32_t
)0x00000000U)

	)

406 
	#FSMC_ACCESS_MODE_B
 ((
ušt32_t
)0x10000000U)

	)

407 
	#FSMC_ACCESS_MODE_C
 ((
ušt32_t
)0x20000000U)

	)

408 
	#FSMC_ACCESS_MODE_D
 ((
ušt32_t
)0x30000000U)

	)

416 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

423 
	#FSMC_NAND_BANK2
 ((
ušt32_t
)0x00000010U)

	)

424 
	#FSMC_NAND_BANK3
 ((
ušt32_t
)0x00000100U)

	)

432 
	#FSMC_NAND_PCC_WAIT_FEATURE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

433 
	#FSMC_NAND_PCC_WAIT_FEATURE_ENABLE
 ((
ušt32_t
)0x00000002U)

	)

441 
	#FSMC_PCR_MEMORY_TYPE_PCCARD
 ((
ušt32_t
)0x00000000U)

	)

442 
	#FSMC_PCR_MEMORY_TYPE_NAND
 ((
ušt32_t
)0x00000008U)

	)

450 
	#FSMC_NAND_PCC_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000U)

	)

451 
	#FSMC_NAND_PCC_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010U)

	)

459 
	#FSMC_NAND_ECC_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

460 
	#FSMC_NAND_ECC_ENABLE
 ((
ušt32_t
)0x00000040U)

	)

468 
	#FSMC_NAND_ECC_PAGE_SIZE_256BYTE
 ((
ušt32_t
)0x00000000U)

	)

469 
	#FSMC_NAND_ECC_PAGE_SIZE_512BYTE
 ((
ušt32_t
)0x00020000U)

	)

470 
	#FSMC_NAND_ECC_PAGE_SIZE_1024BYTE
 ((
ušt32_t
)0x00040000U)

	)

471 
	#FSMC_NAND_ECC_PAGE_SIZE_2048BYTE
 ((
ušt32_t
)0x00060000U)

	)

472 
	#FSMC_NAND_ECC_PAGE_SIZE_4096BYTE
 ((
ušt32_t
)0x00080000U)

	)

473 
	#FSMC_NAND_ECC_PAGE_SIZE_8192BYTE
 ((
ušt32_t
)0x000A0000U)

	)

485 
	#FSMC_IT_RISING_EDGE
 ((
ušt32_t
)0x00000008U)

	)

486 
	#FSMC_IT_LEVEL
 ((
ušt32_t
)0x00000010U)

	)

487 
	#FSMC_IT_FALLING_EDGE
 ((
ušt32_t
)0x00000020U)

	)

488 
	#FSMC_IT_REFRESH_ERROR
 ((
ušt32_t
)0x00004000U)

	)

496 
	#FSMC_FLAG_RISING_EDGE
 ((
ušt32_t
)0x00000001U)

	)

497 
	#FSMC_FLAG_LEVEL
 ((
ušt32_t
)0x00000002U)

	)

498 
	#FSMC_FLAG_FALLING_EDGE
 ((
ušt32_t
)0x00000004U)

	)

499 
	#FSMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040U)

	)

507 
	#FSMC_NORSRAM_Ty³Def
 
FSMC_Bªk1_Ty³Def


	)

508 
	#FSMC_NORSRAM_EXTENDED_Ty³Def
 
FSMC_Bªk1E_Ty³Def


	)

509 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

510 
	#FSMC_NAND_Ty³Def
 
FSMC_Bªk2_3_Ty³Def


	)

511 
	#FSMC_PCCARD_Ty³Def
 
FSMC_Bªk4_Ty³Def


	)

514 
	#FSMC_NORSRAM_DEVICE
 
FSMC_Bªk1


	)

515 
	#FSMC_NORSRAM_EXTENDED_DEVICE
 
FSMC_Bªk1E


	)

516 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

517 
	#FSMC_NAND_DEVICE
 
FSMC_Bªk2_3


	)

518 
	#FSMC_PCCARD_DEVICE
 
FSMC_Bªk4


	)

521 
	#FMC_NORSRAM_Ty³Def
 
FSMC_NORSRAM_Ty³Def


	)

522 
	#FMC_NORSRAM_EXTENDED_Ty³Def
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

523 
	#FMC_NORSRAM_In™Ty³Def
 
FSMC_NORSRAM_In™Ty³Def


	)

524 
	#FMC_NORSRAM_TimšgTy³Def
 
FSMC_NORSRAM_TimšgTy³Def


	)

526 
	#FMC_NORSRAM_In™
 
FSMC_NORSRAM_In™


	)

527 
	#FMC_NORSRAM_Timšg_In™
 
FSMC_NORSRAM_Timšg_In™


	)

528 
	#FMC_NORSRAM_Ex‹nded_Timšg_In™
 
FSMC_NORSRAM_Ex‹nded_Timšg_In™


	)

529 
	#FMC_NORSRAM_DeIn™
 
FSMC_NORSRAM_DeIn™


	)

530 
	#FMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
 
FSMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË


	)

531 
	#FMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
 
FSMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË


	)

533 
	#__FMC_NORSRAM_ENABLE
 
__FSMC_NORSRAM_ENABLE


	)

534 
	#__FMC_NORSRAM_DISABLE
 
__FSMC_NORSRAM_DISABLE


	)

536 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

537 
	#FMC_NAND_In™Ty³Def
 
FSMC_NAND_In™Ty³Def


	)

538 
	#FMC_PCCARD_In™Ty³Def
 
FSMC_PCCARD_In™Ty³Def


	)

539 
	#FMC_NAND_PCC_TimšgTy³Def
 
FSMC_NAND_PCC_TimšgTy³Def


	)

541 
	#FMC_NAND_In™
 
FSMC_NAND_In™


	)

542 
	#FMC_NAND_CommÚS·û_Timšg_In™
 
FSMC_NAND_CommÚS·û_Timšg_In™


	)

543 
	#FMC_NAND_A‰ribu‹S·û_Timšg_In™
 
FSMC_NAND_A‰ribu‹S·û_Timšg_In™


	)

544 
	#FMC_NAND_DeIn™
 
FSMC_NAND_DeIn™


	)

545 
	#FMC_NAND_ECC_EÇbË
 
FSMC_NAND_ECC_EÇbË


	)

546 
	#FMC_NAND_ECC_Di§bË
 
FSMC_NAND_ECC_Di§bË


	)

547 
	#FMC_NAND_G‘ECC
 
FSMC_NAND_G‘ECC


	)

548 
	#FMC_PCCARD_In™
 
FSMC_PCCARD_In™


	)

549 
	#FMC_PCCARD_CommÚS·û_Timšg_In™
 
FSMC_PCCARD_CommÚS·û_Timšg_In™


	)

550 
	#FMC_PCCARD_A‰ribu‹S·û_Timšg_In™
 
FSMC_PCCARD_A‰ribu‹S·û_Timšg_In™


	)

551 
	#FMC_PCCARD_IOS·û_Timšg_In™
 
FSMC_PCCARD_IOS·û_Timšg_In™


	)

552 
	#FMC_PCCARD_DeIn™
 
FSMC_PCCARD_DeIn™


	)

554 
	#__FMC_NAND_ENABLE
 
__FSMC_NAND_ENABLE


	)

555 
	#__FMC_NAND_DISABLE
 
__FSMC_NAND_DISABLE


	)

556 
	#__FMC_PCCARD_ENABLE
 
__FSMC_PCCARD_ENABLE


	)

557 
	#__FMC_PCCARD_DISABLE
 
__FSMC_PCCARD_DISABLE


	)

558 
	#__FMC_NAND_ENABLE_IT
 
__FSMC_NAND_ENABLE_IT


	)

559 
	#__FMC_NAND_DISABLE_IT
 
__FSMC_NAND_DISABLE_IT


	)

560 
	#__FMC_NAND_GET_FLAG
 
__FSMC_NAND_GET_FLAG


	)

561 
	#__FMC_NAND_CLEAR_FLAG
 
__FSMC_NAND_CLEAR_FLAG


	)

562 
	#__FMC_PCCARD_ENABLE_IT
 
__FSMC_PCCARD_ENABLE_IT


	)

563 
	#__FMC_PCCARD_DISABLE_IT
 
__FSMC_PCCARD_DISABLE_IT


	)

564 
	#__FMC_PCCARD_GET_FLAG
 
__FSMC_PCCARD_GET_FLAG


	)

565 
	#__FMC_PCCARD_CLEAR_FLAG
 
__FSMC_PCCARD_CLEAR_FLAG


	)

568 
	#FMC_NORSRAM_Ty³Def
 
FSMC_NORSRAM_Ty³Def


	)

569 
	#FMC_NORSRAM_EXTENDED_Ty³Def
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

570 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

571 
	#FMC_NAND_Ty³Def
 
FSMC_NAND_Ty³Def


	)

572 
	#FMC_PCCARD_Ty³Def
 
FSMC_PCCARD_Ty³Def


	)

575 
	#FMC_NORSRAM_DEVICE
 
FSMC_NORSRAM_DEVICE


	)

576 
	#FMC_NORSRAM_EXTENDED_DEVICE
 
FSMC_NORSRAM_EXTENDED_DEVICE


	)

577 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

578 
	#FMC_NAND_DEVICE
 
FSMC_NAND_DEVICE


	)

579 
	#FMC_PCCARD_DEVICE
 
FSMC_PCCARD_DEVICE


	)

581 
	#FMC_NAND_BANK2
 
FSMC_NAND_BANK2


	)

584 
	#FMC_NORSRAM_BANK1
 
FSMC_NORSRAM_BANK1


	)

585 
	#FMC_NORSRAM_BANK2
 
FSMC_NORSRAM_BANK2


	)

586 
	#FMC_NORSRAM_BANK3
 
FSMC_NORSRAM_BANK3


	)

588 
	#FMC_IT_RISING_EDGE
 
FSMC_IT_RISING_EDGE


	)

589 
	#FMC_IT_LEVEL
 
FSMC_IT_LEVEL


	)

590 
	#FMC_IT_FALLING_EDGE
 
FSMC_IT_FALLING_EDGE


	)

591 
	#FMC_IT_REFRESH_ERROR
 
FSMC_IT_REFRESH_ERROR


	)

593 
	#FMC_FLAG_RISING_EDGE
 
FSMC_FLAG_RISING_EDGE


	)

594 
	#FMC_FLAG_LEVEL
 
FSMC_FLAG_LEVEL


	)

595 
	#FMC_FLAG_FALLING_EDGE
 
FSMC_FLAG_FALLING_EDGE


	)

596 
	#FMC_FLAG_FEMPT
 
FSMC_FLAG_FEMPT


	)

620 
	#__FSMC_NORSRAM_ENABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] |ð
FSMC_BCR1_MBKEN
)

	)

628 
	#__FSMC_NORSRAM_DISABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] &ð~
FSMC_BCR1_MBKEN
)

	)

637 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

644 
	#__FSMC_NAND_ENABLE
(
__INSTANCE__
, 
__BANK__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
PCR2
 |ð
FSMC_PCR2_PBKEN
): \

645 ((
__INSTANCE__
)->
PCR3
 |ð
FSMC_PCR3_PBKEN
))

	)

653 
	#__FSMC_NAND_DISABLE
(
__INSTANCE__
, 
__BANK__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
PCR2
 &ð~
FSMC_PCR2_PBKEN
): \

654 ((
__INSTANCE__
)->
PCR3
 &ð~
FSMC_PCR3_PBKEN
))

	)

668 
	#__FSMC_PCCARD_ENABLE
(
__INSTANCE__
è((__INSTANCE__)->
PCR4
 |ð
FSMC_PCR4_PBKEN
)

	)

675 
	#__FSMC_PCCARD_DISABLE
(
__INSTANCE__
è((__INSTANCE__)->
PCR4
 &ð~
FSMC_PCR4_PBKEN
)

	)

695 
	#__FSMC_NAND_ENABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 |= (__INTERRUPT__)): \

696 ((
__INSTANCE__
)->
SR3
 |ð(
__INTERRUPT__
)))

	)

709 
	#__FSMC_NAND_DISABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 &= ~(__INTERRUPT__)): \

710 ((
__INSTANCE__
)->
SR3
 &ð~(
__INTERRUPT__
)))

	)

724 
	#__FSMC_NAND_GET_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? (((__INSTANCE__)->
SR2
 &(__FLAG__)) == (__FLAG__)): \

725 (((
__INSTANCE__
)->
SR3
 &(
__FLAG__
)è=ð(__FLAG__)))

	)

739 
	#__FSMC_NAND_CLEAR_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 &= ~(__FLAG__)): \

740 ((
__INSTANCE__
)->
SR3
 &ð~(
__FLAG__
)))

	)

752 
	#__FSMC_PCCARD_ENABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR4
 |ð(__INTERRUPT__))

	)

764 
	#__FSMC_PCCARD_DISABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR4
 &ð~(__INTERRUPT__))

	)

777 
	#__FSMC_PCCARD_GET_FLAG
(
__INSTANCE__
, 
__FLAG__
è(((__INSTANCE__)->
SR4
 &(__FLAG__)è=ð(__FLAG__))

	)

790 
	#__FSMC_PCCARD_CLEAR_FLAG
(
__INSTANCE__
, 
__FLAG__
è((__INSTANCE__)->
SR4
 &ð~(__FLAG__))

	)

799 
	#IS_FSMC_NORSRAM_BANK
(
__BANK__
è(((__BANK__è=ð
FSMC_NORSRAM_BANK1
) || \

800 ((
__BANK__
è=ð
FSMC_NORSRAM_BANK2
) || \

801 ((
__BANK__
è=ð
FSMC_NORSRAM_BANK3
) || \

802 ((
__BANK__
è=ð
FSMC_NORSRAM_BANK4
))

	)

804 
	#IS_FSMC_MUX
(
__MUX__
è(((__MUX__è=ð
FSMC_DATA_ADDRESS_MUX_DISABLE
) || \

805 ((
__MUX__
è=ð
FSMC_DATA_ADDRESS_MUX_ENABLE
))

	)

807 
	#IS_FSMC_MEMORY
(
__MEMORY__
è(((__MEMORY__è=ð
FSMC_MEMORY_TYPE_SRAM
) || \

808 ((
__MEMORY__
è=ð
FSMC_MEMORY_TYPE_PSRAM
)|| \

809 ((
__MEMORY__
è=ð
FSMC_MEMORY_TYPE_NOR
))

	)

811 
	#IS_FSMC_NORSRAM_MEMORY_WIDTH
(
__WIDTH__
è(((__WIDTH__è=ð
FSMC_NORSRAM_MEM_BUS_WIDTH_8
) || \

812 ((
__WIDTH__
è=ð
FSMC_NORSRAM_MEM_BUS_WIDTH_16
) || \

813 ((
__WIDTH__
è=ð
FSMC_NORSRAM_MEM_BUS_WIDTH_32
))

	)

815 
	#IS_FSMC_ACCESS_MODE
(
__MODE__
è(((__MODE__è=ð
FSMC_ACCESS_MODE_A
) || \

816 ((
__MODE__
è=ð
FSMC_ACCESS_MODE_B
) || \

817 ((
__MODE__
è=ð
FSMC_ACCESS_MODE_C
) || \

818 ((
__MODE__
è=ð
FSMC_ACCESS_MODE_D
))

	)

820 
	#IS_FSMC_NAND_BANK
(
BANK
è(((BANKè=ð
FSMC_NAND_BANK2
) || \

821 ((
BANK
è=ð
FSMC_NAND_BANK3
))

	)

823 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ð
FSMC_NAND_PCC_WAIT_FEATURE_DISABLE
) || \

824 ((
FEATURE
è=ð
FSMC_NAND_PCC_WAIT_FEATURE_ENABLE
))

	)

826 
	#IS_FSMC_NAND_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FSMC_NAND_PCC_MEM_BUS_WIDTH_8
) || \

827 ((
WIDTH
è=ð
FSMC_NAND_PCC_MEM_BUS_WIDTH_16
))

	)

829 
	#IS_FSMC_ECC_STATE
(
STATE
è(((STATEè=ð
FSMC_NAND_ECC_DISABLE
) || \

830 ((
STATE
è=ð
FSMC_NAND_ECC_ENABLE
))

	)

832 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ð
FSMC_NAND_ECC_PAGE_SIZE_256BYTE
) || \

833 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_512BYTE
) || \

834 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_1024BYTE
) || \

835 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_2048BYTE
) || \

836 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_4096BYTE
) || \

837 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_8192BYTE
))

	)

839 
	#IS_FSMC_TCLR_TIME
(
TIME
è((TIMEè<ð255U)

	)

841 
	#IS_FSMC_TAR_TIME
(
TIME
è((TIMEè<ð255U)

	)

843 
	#IS_FSMC_SETUP_TIME
(
TIME
è((TIMEè<ð255U)

	)

845 
	#IS_FSMC_WAIT_TIME
(
TIME
è((TIMEè<ð255U)

	)

847 
	#IS_FSMC_HOLD_TIME
(
TIME
è((TIMEè<ð255U)

	)

849 
	#IS_FSMC_HIZ_TIME
(
TIME
è((TIMEè<ð255U)

	)

851 
	#IS_FSMC_NORSRAM_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FSMC_NORSRAM_DEVICE
)

	)

853 
	#IS_FSMC_NORSRAM_EXTENDED_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FSMC_NORSRAM_EXTENDED_DEVICE
)

	)

855 
	#IS_FSMC_NAND_DEVICE
(
INSTANCE
è((INSTANCEè=ð
FSMC_NAND_DEVICE
)

	)

857 
	#IS_FSMC_PCCARD_DEVICE
(
INSTANCE
è((INSTANCEè=ð
FSMC_PCCARD_DEVICE
)

	)

859 
	#IS_FSMC_BURSTMODE
(
__STATE__
è(((__STATE__è=ð
FSMC_BURST_ACCESS_MODE_DISABLE
) || \

860 ((
__STATE__
è=ð
FSMC_BURST_ACCESS_MODE_ENABLE
))

	)

862 
	#IS_FSMC_WAIT_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
FSMC_WAIT_SIGNAL_POLARITY_LOW
) || \

863 ((
__POLARITY__
è=ð
FSMC_WAIT_SIGNAL_POLARITY_HIGH
))

	)

865 
	#IS_FSMC_WRAP_MODE
(
__MODE__
è(((__MODE__è=ð
FSMC_WRAP_MODE_DISABLE
) || \

866 ((
__MODE__
è=ð
FSMC_WRAP_MODE_ENABLE
))

	)

868 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
__ACTIVE__
è(((__ACTIVE__è=ð
FSMC_WAIT_TIMING_BEFORE_WS
) || \

869 ((
__ACTIVE__
è=ð
FSMC_WAIT_TIMING_DURING_WS
))

	)

871 
	#IS_FSMC_WRITE_OPERATION
(
__OPERATION__
è(((__OPERATION__è=ð
FSMC_WRITE_OPERATION_DISABLE
) || \

872 ((
__OPERATION__
è=ð
FSMC_WRITE_OPERATION_ENABLE
))

	)

874 
	#IS_FSMC_WAITE_SIGNAL
(
__SIGNAL__
è(((__SIGNAL__è=ð
FSMC_WAIT_SIGNAL_DISABLE
) || \

875 ((
__SIGNAL__
è=ð
FSMC_WAIT_SIGNAL_ENABLE
))

	)

877 
	#IS_FSMC_EXTENDED_MODE
(
__MODE__
è(((__MODE__è=ð
FSMC_EXTENDED_MODE_DISABLE
) || \

878 ((
__MODE__
è=ð
FSMC_EXTENDED_MODE_ENABLE
))

	)

880 
	#IS_FSMC_ASYNWAIT
(
__STATE__
è(((__STATE__è=ð
FSMC_ASYNCHRONOUS_WAIT_DISABLE
) || \

881 ((
__STATE__
è=ð
FSMC_ASYNCHRONOUS_WAIT_ENABLE
))

	)

883 
	#IS_FSMC_DATA_LATENCY
(
__LATENCY__
è(((__LATENCY__è> 1Uè&& ((__LATENCY__è<ð17U))

	)

885 
	#IS_FSMC_WRITE_BURST
(
__BURST__
è(((__BURST__è=ð
FSMC_WRITE_BURST_DISABLE
) || \

886 ((
__BURST__
è=ð
FSMC_WRITE_BURST_ENABLE
))

	)

888 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
__TIME__
è((__TIME__è<ð15U)

	)

890 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
__TIME__
è(((__TIME__è> 0Uè&& ((__TIME__è<ð15U))

	)

892 
	#IS_FSMC_DATASETUP_TIME
(
__TIME__
è(((__TIME__è> 0Uè&& ((__TIME__è<ð255U))

	)

894 
	#IS_FSMC_TURNAROUND_TIME
(
__TIME__
è((__TIME__è<ð15U)

	)

896 
	#IS_FSMC_CONTINOUS_CLOCK
(
CCLOCK
è(((CCLOCKè=ð
FSMC_CONTINUOUS_CLOCK_SYNC_ONLY
) || \

897 ((
CCLOCK
è=ð
FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC
))

	)

899 
	#IS_FSMC_CLK_DIV
(
DIV
è(((DIVè> 1Uè&& ((DIVè<ð16U))

	)

901 
	#IS_FSMC_PAGESIZE
(
SIZE
è(((SIZEè=ð
FSMC_PAGE_SIZE_NONE
) || \

902 ((
SIZE
è=ð
FSMC_PAGE_SIZE_128
) || \

903 ((
SIZE
è=ð
FSMC_PAGE_SIZE_256
) || \

904 ((
SIZE
è=ð
FSMC_PAGE_SIZE_1024
))

	)

906 
	#IS_FSMC_WRITE_FIFO
(
FIFO
è(((FIFOè=ð
FSMC_WRITE_FIFO_DISABLE
) || \

907 ((
FIFO
è=ð
FSMC_WRITE_FIFO_ENABLE
))

	)

928 
HAL_StusTy³Def
 
FSMC_NORSRAM_In™
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_In™Ty³Def
 *
In™
);

929 
HAL_StusTy³Def
 
FSMC_NORSRAM_Timšg_In™
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

930 
HAL_StusTy³Def
 
FSMC_NORSRAM_Ex‹nded_Timšg_In™
(
FSMC_NORSRAM_EXTENDED_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
, ušt32_ˆ
Ex‹ndedMode
);

931 
HAL_StusTy³Def
 
FSMC_NORSRAM_DeIn™
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_EXTENDED_Ty³Def
 *
ExDeviû
, 
ušt32_t
 
Bªk
);

939 
HAL_StusTy³Def
 
FSMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

940 
HAL_StusTy³Def
 
FSMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

948 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

955 
HAL_StusTy³Def
 
FSMC_NAND_In™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
FSMC_NAND_In™Ty³Def
 *
In™
);

956 
HAL_StusTy³Def
 
FSMC_NAND_CommÚS·û_Timšg_In™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

957 
HAL_StusTy³Def
 
FSMC_NAND_A‰ribu‹S·û_Timšg_In™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

958 
HAL_StusTy³Def
 
FSMC_NAND_DeIn™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

966 
HAL_StusTy³Def
 
FSMC_NAND_ECC_EÇbË
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

967 
HAL_StusTy³Def
 
FSMC_NAND_ECC_Di§bË
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

968 
HAL_StusTy³Def
 
FSMC_NAND_G‘ECC
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Bªk
, ušt32_ˆ
Timeout
);

982 
HAL_StusTy³Def
 
FSMC_PCCARD_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_PCCARD_In™Ty³Def
 *
In™
);

983 
HAL_StusTy³Def
 
FSMC_PCCARD_CommÚS·û_Timšg_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

984 
HAL_StusTy³Def
 
FSMC_PCCARD_A‰ribu‹S·û_Timšg_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

985 
HAL_StusTy³Def
 
FSMC_PCCARD_IOS·û_Timšg_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

986 
HAL_StusTy³Def
 
FSMC_PCCARD_DeIn™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
);

1008 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_sdmmc.h

39 #iâdeà
__STM32F4xx_LL_SDMMC_H


40 
	#__STM32F4xx_LL_SDMMC_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_h®_def.h
"

70 
ušt32_t
 
ClockEdge
;

73 
ušt32_t
 
ClockBy·ss
;

77 
ušt32_t
 
ClockPow”Save
;

81 
ušt32_t
 
BusWide
;

84 
ušt32_t
 
H¬dw¬eFlowCÚŒÞ
;

87 
ušt32_t
 
ClockDiv
;

90 }
	tSDIO_In™Ty³Def
;

98 
ušt32_t
 
Argum’t
;

103 
ušt32_t
 
CmdIndex
;

106 
ušt32_t
 
Re¥Ú£
;

109 
ušt32_t
 
Wa™FÜIÁ”ru±
;

113 
ušt32_t
 
CPSM
;

116 }
	tSDIO_CmdIn™Ty³Def
;

124 
ušt32_t
 
D©aTimeOut
;

126 
ušt32_t
 
D©aL’gth
;

128 
ušt32_t
 
D©aBlockSize
;

131 
ušt32_t
 
T¿nsãrDœ
;

135 
ušt32_t
 
T¿nsãrMode
;

138 
ušt32_t
 
DPSM
;

141 }
	tSDIO_D©aIn™Ty³Def
;

155 
	#SDIO_CLOCK_EDGE_RISING
 ((
ušt32_t
)0x00000000U)

	)

156 
	#SDIO_CLOCK_EDGE_FALLING
 
SDIO_CLKCR_NEGEDGE


	)

158 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
è(((EDGEè=ð
SDIO_CLOCK_EDGE_RISING
) || \

159 ((
EDGE
è=ð
SDIO_CLOCK_EDGE_FALLING
))

	)

167 
	#SDIO_CLOCK_BYPASS_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

168 
	#SDIO_CLOCK_BYPASS_ENABLE
 
SDIO_CLKCR_BYPASS


	)

170 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
è(((BYPASSè=ð
SDIO_CLOCK_BYPASS_DISABLE
) || \

171 ((
BYPASS
è=ð
SDIO_CLOCK_BYPASS_ENABLE
))

	)

179 
	#SDIO_CLOCK_POWER_SAVE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

180 
	#SDIO_CLOCK_POWER_SAVE_ENABLE
 
SDIO_CLKCR_PWRSAV


	)

182 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
è(((SAVEè=ð
SDIO_CLOCK_POWER_SAVE_DISABLE
) || \

183 ((
SAVE
è=ð
SDIO_CLOCK_POWER_SAVE_ENABLE
))

	)

191 
	#SDIO_BUS_WIDE_1B
 ((
ušt32_t
)0x00000000U)

	)

192 
	#SDIO_BUS_WIDE_4B
 
SDIO_CLKCR_WIDBUS_0


	)

193 
	#SDIO_BUS_WIDE_8B
 
SDIO_CLKCR_WIDBUS_1


	)

195 
	#IS_SDIO_BUS_WIDE
(
WIDE
è(((WIDEè=ð
SDIO_BUS_WIDE_1B
) || \

196 ((
WIDE
è=ð
SDIO_BUS_WIDE_4B
) || \

197 ((
WIDE
è=ð
SDIO_BUS_WIDE_8B
))

	)

205 
	#SDIO_HARDWARE_FLOW_CONTROL_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

206 
	#SDIO_HARDWARE_FLOW_CONTROL_ENABLE
 
SDIO_CLKCR_HWFC_EN


	)

208 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
è(((CONTROLè=ð
SDIO_HARDWARE_FLOW_CONTROL_DISABLE
) || \

209 ((
CONTROL
è=ð
SDIO_HARDWARE_FLOW_CONTROL_ENABLE
))

	)

217 
	#IS_SDIO_CLKDIV
(
DIV
è((DIVè<ð0xFFU)

	)

225 
	#IS_SDIO_CMD_INDEX
(
INDEX
è((INDEXè< 0x40U)

	)

233 
	#SDIO_RESPONSE_NO
 ((
ušt32_t
)0x00000000U)

	)

234 
	#SDIO_RESPONSE_SHORT
 
SDIO_CMD_WAITRESP_0


	)

235 
	#SDIO_RESPONSE_LONG
 
SDIO_CMD_WAITRESP


	)

237 
	#IS_SDIO_RESPONSE
(
RESPONSE
è(((RESPONSEè=ð
SDIO_RESPONSE_NO
) || \

238 ((
RESPONSE
è=ð
SDIO_RESPONSE_SHORT
) || \

239 ((
RESPONSE
è=ð
SDIO_RESPONSE_LONG
))

	)

247 
	#SDIO_WAIT_NO
 ((
ušt32_t
)0x00000000U)

	)

248 
	#SDIO_WAIT_IT
 
SDIO_CMD_WAITINT


	)

249 
	#SDIO_WAIT_PEND
 
SDIO_CMD_WAITPEND


	)

251 
	#IS_SDIO_WAIT
(
WAIT
è(((WAITè=ð
SDIO_WAIT_NO
) || \

252 ((
WAIT
è=ð
SDIO_WAIT_IT
) || \

253 ((
WAIT
è=ð
SDIO_WAIT_PEND
))

	)

261 
	#SDIO_CPSM_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

262 
	#SDIO_CPSM_ENABLE
 
SDIO_CMD_CPSMEN


	)

264 
	#IS_SDIO_CPSM
(
CPSM
è(((CPSMè=ð
SDIO_CPSM_DISABLE
) || \

265 ((
CPSM
è=ð
SDIO_CPSM_ENABLE
))

	)

273 
	#SDIO_RESP1
 ((
ušt32_t
)0x00000000U)

	)

274 
	#SDIO_RESP2
 ((
ušt32_t
)0x00000004U)

	)

275 
	#SDIO_RESP3
 ((
ušt32_t
)0x00000008U)

	)

276 
	#SDIO_RESP4
 ((
ušt32_t
)0x0000000CU)

	)

278 
	#IS_SDIO_RESP
(
RESP
è(((RESPè=ð
SDIO_RESP1
) || \

279 ((
RESP
è=ð
SDIO_RESP2
) || \

280 ((
RESP
è=ð
SDIO_RESP3
) || \

281 ((
RESP
è=ð
SDIO_RESP4
))

	)

289 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
è((LENGTHè<ð0x01FFFFFFU)

	)

297 
	#SDIO_DATABLOCK_SIZE_1B
 ((
ušt32_t
)0x00000000U)

	)

298 
	#SDIO_DATABLOCK_SIZE_2B
 
SDIO_DCTRL_DBLOCKSIZE_0


	)

299 
	#SDIO_DATABLOCK_SIZE_4B
 
SDIO_DCTRL_DBLOCKSIZE_1


	)

300 
	#SDIO_DATABLOCK_SIZE_8B
 ((
ušt32_t
)0x00000030U)

	)

301 
	#SDIO_DATABLOCK_SIZE_16B
 
SDIO_DCTRL_DBLOCKSIZE_2


	)

302 
	#SDIO_DATABLOCK_SIZE_32B
 ((
ušt32_t
)0x00000050U)

	)

303 
	#SDIO_DATABLOCK_SIZE_64B
 ((
ušt32_t
)0x00000060U)

	)

304 
	#SDIO_DATABLOCK_SIZE_128B
 ((
ušt32_t
)0x00000070U)

	)

305 
	#SDIO_DATABLOCK_SIZE_256B
 
SDIO_DCTRL_DBLOCKSIZE_3


	)

306 
	#SDIO_DATABLOCK_SIZE_512B
 ((
ušt32_t
)0x00000090U)

	)

307 
	#SDIO_DATABLOCK_SIZE_1024B
 ((
ušt32_t
)0x000000A0U)

	)

308 
	#SDIO_DATABLOCK_SIZE_2048B
 ((
ušt32_t
)0x000000B0U)

	)

309 
	#SDIO_DATABLOCK_SIZE_4096B
 ((
ušt32_t
)0x000000C0U)

	)

310 
	#SDIO_DATABLOCK_SIZE_8192B
 ((
ušt32_t
)0x000000D0U)

	)

311 
	#SDIO_DATABLOCK_SIZE_16384B
 ((
ušt32_t
)0x000000E0U)

	)

313 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
è(((SIZEè=ð
SDIO_DATABLOCK_SIZE_1B
) || \

314 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_2B
) || \

315 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_4B
) || \

316 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_8B
) || \

317 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_16B
) || \

318 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_32B
) || \

319 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_64B
) || \

320 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_128B
) || \

321 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_256B
) || \

322 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_512B
) || \

323 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_1024B
) || \

324 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_2048B
) || \

325 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_4096B
) || \

326 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_8192B
) || \

327 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_16384B
))

	)

335 
	#SDIO_TRANSFER_DIR_TO_CARD
 ((
ušt32_t
)0x00000000U)

	)

336 
	#SDIO_TRANSFER_DIR_TO_SDIO
 
SDIO_DCTRL_DTDIR


	)

338 
	#IS_SDIO_TRANSFER_DIR
(
DIR
è(((DIRè=ð
SDIO_TRANSFER_DIR_TO_CARD
) || \

339 ((
DIR
è=ð
SDIO_TRANSFER_DIR_TO_SDIO
))

	)

347 
	#SDIO_TRANSFER_MODE_BLOCK
 ((
ušt32_t
)0x00000000U)

	)

348 
	#SDIO_TRANSFER_MODE_STREAM
 
SDIO_DCTRL_DTMODE


	)

350 
	#IS_SDIO_TRANSFER_MODE
(
MODE
è(((MODEè=ð
SDIO_TRANSFER_MODE_BLOCK
) || \

351 ((
MODE
è=ð
SDIO_TRANSFER_MODE_STREAM
))

	)

359 
	#SDIO_DPSM_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

360 
	#SDIO_DPSM_ENABLE
 
SDIO_DCTRL_DTEN


	)

362 
	#IS_SDIO_DPSM
(
DPSM
è(((DPSMè=ð
SDIO_DPSM_DISABLE
) ||\

363 ((
DPSM
è=ð
SDIO_DPSM_ENABLE
))

	)

371 
	#SDIO_READ_WAIT_MODE_DATA2
 ((
ušt32_t
)0x00000000U)

	)

372 
	#SDIO_READ_WAIT_MODE_CLK
 ((
ušt32_t
)0x00000001U)

	)

374 
	#IS_SDIO_READWAIT_MODE
(
MODE
è(((MODEè=ð
SDIO_READ_WAIT_MODE_CLK
) || \

375 ((
MODE
è=ð
SDIO_READ_WAIT_MODE_DATA2
))

	)

383 
	#SDIO_IT_CCRCFAIL
 
SDIO_STA_CCRCFAIL


	)

384 
	#SDIO_IT_DCRCFAIL
 
SDIO_STA_DCRCFAIL


	)

385 
	#SDIO_IT_CTIMEOUT
 
SDIO_STA_CTIMEOUT


	)

386 
	#SDIO_IT_DTIMEOUT
 
SDIO_STA_DTIMEOUT


	)

387 
	#SDIO_IT_TXUNDERR
 
SDIO_STA_TXUNDERR


	)

388 
	#SDIO_IT_RXOVERR
 
SDIO_STA_RXOVERR


	)

389 
	#SDIO_IT_CMDREND
 
SDIO_STA_CMDREND


	)

390 
	#SDIO_IT_CMDSENT
 
SDIO_STA_CMDSENT


	)

391 
	#SDIO_IT_DATAEND
 
SDIO_STA_DATAEND


	)

392 
	#SDIO_IT_STBITERR
 
SDIO_STA_STBITERR


	)

393 
	#SDIO_IT_DBCKEND
 
SDIO_STA_DBCKEND


	)

394 
	#SDIO_IT_CMDACT
 
SDIO_STA_CMDACT


	)

395 
	#SDIO_IT_TXACT
 
SDIO_STA_TXACT


	)

396 
	#SDIO_IT_RXACT
 
SDIO_STA_RXACT


	)

397 
	#SDIO_IT_TXFIFOHE
 
SDIO_STA_TXFIFOHE


	)

398 
	#SDIO_IT_RXFIFOHF
 
SDIO_STA_RXFIFOHF


	)

399 
	#SDIO_IT_TXFIFOF
 
SDIO_STA_TXFIFOF


	)

400 
	#SDIO_IT_RXFIFOF
 
SDIO_STA_RXFIFOF


	)

401 
	#SDIO_IT_TXFIFOE
 
SDIO_STA_TXFIFOE


	)

402 
	#SDIO_IT_RXFIFOE
 
SDIO_STA_RXFIFOE


	)

403 
	#SDIO_IT_TXDAVL
 
SDIO_STA_TXDAVL


	)

404 
	#SDIO_IT_RXDAVL
 
SDIO_STA_RXDAVL


	)

405 
	#SDIO_IT_SDIOIT
 
SDIO_STA_SDIOIT


	)

406 
	#SDIO_IT_CEATAEND
 
SDIO_STA_CEATAEND


	)

414 
	#SDIO_FLAG_CCRCFAIL
 
SDIO_STA_CCRCFAIL


	)

415 
	#SDIO_FLAG_DCRCFAIL
 
SDIO_STA_DCRCFAIL


	)

416 
	#SDIO_FLAG_CTIMEOUT
 
SDIO_STA_CTIMEOUT


	)

417 
	#SDIO_FLAG_DTIMEOUT
 
SDIO_STA_DTIMEOUT


	)

418 
	#SDIO_FLAG_TXUNDERR
 
SDIO_STA_TXUNDERR


	)

419 
	#SDIO_FLAG_RXOVERR
 
SDIO_STA_RXOVERR


	)

420 
	#SDIO_FLAG_CMDREND
 
SDIO_STA_CMDREND


	)

421 
	#SDIO_FLAG_CMDSENT
 
SDIO_STA_CMDSENT


	)

422 
	#SDIO_FLAG_DATAEND
 
SDIO_STA_DATAEND


	)

423 
	#SDIO_FLAG_STBITERR
 
SDIO_STA_STBITERR


	)

424 
	#SDIO_FLAG_DBCKEND
 
SDIO_STA_DBCKEND


	)

425 
	#SDIO_FLAG_CMDACT
 
SDIO_STA_CMDACT


	)

426 
	#SDIO_FLAG_TXACT
 
SDIO_STA_TXACT


	)

427 
	#SDIO_FLAG_RXACT
 
SDIO_STA_RXACT


	)

428 
	#SDIO_FLAG_TXFIFOHE
 
SDIO_STA_TXFIFOHE


	)

429 
	#SDIO_FLAG_RXFIFOHF
 
SDIO_STA_RXFIFOHF


	)

430 
	#SDIO_FLAG_TXFIFOF
 
SDIO_STA_TXFIFOF


	)

431 
	#SDIO_FLAG_RXFIFOF
 
SDIO_STA_RXFIFOF


	)

432 
	#SDIO_FLAG_TXFIFOE
 
SDIO_STA_TXFIFOE


	)

433 
	#SDIO_FLAG_RXFIFOE
 
SDIO_STA_RXFIFOE


	)

434 
	#SDIO_FLAG_TXDAVL
 
SDIO_STA_TXDAVL


	)

435 
	#SDIO_FLAG_RXDAVL
 
SDIO_STA_RXDAVL


	)

436 
	#SDIO_FLAG_SDIOIT
 
SDIO_STA_SDIOIT


	)

437 
	#SDIO_FLAG_CEATAEND
 
SDIO_STA_CEATAEND


	)

454 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

458 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04U)

	)

459 
	#CLKEN_BITNUMBER
 0x08U

	)

460 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32Uè+ (
CLKEN_BITNUMBER
 * 4U))

	)

464 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0CU)

	)

465 
	#SDIOSUSPEND_BITNUMBER
 0x0BU

	)

466 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Uè+ (
SDIOSUSPEND_BITNUMBER
 * 4U))

	)

469 
	#ENCMDCOMPL_BITNUMBER
 0x0CU

	)

470 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Uè+ (
ENCMDCOMPL_BITNUMBER
 * 4U))

	)

473 
	#NIEN_BITNUMBER
 0x0DU

	)

474 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Uè+ (
NIEN_BITNUMBER
 * 4U))

	)

477 
	#ATACMD_BITNUMBER
 0x0EU

	)

478 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Uè+ (
ATACMD_BITNUMBER
 * 4U))

	)

482 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2CU)

	)

483 
	#DMAEN_BITNUMBER
 0x03U

	)

484 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Uè+ (
DMAEN_BITNUMBER
 * 4U))

	)

487 
	#RWSTART_BITNUMBER
 0x08U

	)

488 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Uè+ (
RWSTART_BITNUMBER
 * 4U))

	)

491 
	#RWSTOP_BITNUMBER
 0x09U

	)

492 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Uè+ (
RWSTOP_BITNUMBER
 * 4U))

	)

495 
	#RWMOD_BITNUMBER
 0x0AU

	)

496 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Uè+ (
RWMOD_BITNUMBER
 * 4U))

	)

499 
	#SDIOEN_BITNUMBER
 0x0BU

	)

500 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Uè+ (
SDIOEN_BITNUMBER
 * 4U))

	)

513 
	#CLKCR_CLEAR_MASK
 ((
ušt32_t
)(
SDIO_CLKCR_CLKDIV
 | 
SDIO_CLKCR_PWRSAV
 |\

514 
SDIO_CLKCR_BYPASS
 | 
SDIO_CLKCR_WIDBUS
 |\

515 
SDIO_CLKCR_NEGEDGE
 | 
SDIO_CLKCR_HWFC_EN
))

	)

520 
	#DCTRL_CLEAR_MASK
 ((
ušt32_t
)(
SDIO_DCTRL_DTEN
 | 
SDIO_DCTRL_DTDIR
 |\

521 
SDIO_DCTRL_DTMODE
 | 
SDIO_DCTRL_DBLOCKSIZE
))

	)

525 
	#CMD_CLEAR_MASK
 ((
ušt32_t
)(
SDIO_CMD_CMDINDEX
 | 
SDIO_CMD_WAITRESP
 |\

526 
SDIO_CMD_WAITINT
 | 
SDIO_CMD_WAITPEND
 |\

527 
SDIO_CMD_CPSMEN
 | 
SDIO_CMD_SDIOSUSPEND
))

	)

530 
	#SDIO_RESP_ADDR
 ((
ušt32_t
)(
SDIO_BASE
 + 0x14U))

	)

533 
	#SDIO_INIT_CLK_DIV
 ((
ušt8_t
)0x76U)

	)

536 
	#SDIO_TRANSFER_CLK_DIV
 ((
ušt8_t
)0x00U)

	)

550 
	#__SDIO_ENABLE
(è(*(
__IO
 
ušt32_t
 *)
CLKCR_CLKEN_BB
 = 
ENABLE
)

	)

556 
	#__SDIO_DISABLE
(è(*(
__IO
 
ušt32_t
 *)
CLKCR_CLKEN_BB
 = 
DISABLE
)

	)

562 
	#__SDIO_DMA_ENABLE
(è(*(
__IO
 
ušt32_t
 *)
DCTRL_DMAEN_BB
 = 
ENABLE
)

	)

568 
	#__SDIO_DMA_DISABLE
(è(*(
__IO
 
ušt32_t
 *)
DCTRL_DMAEN_BB
 = 
DISABLE
)

	)

602 
	#__SDIO_ENABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
MASK
 |ð(__INTERRUPT__))

	)

636 
	#__SDIO_DISABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
MASK
 &ð~(__INTERRUPT__))

	)

669 
	#__SDIO_GET_FLAG
(
__INSTANCE__
, 
__FLAG__
è(((__INSTANCE__)->
STA
 &(__FLAG__)è!ð
RESET
)

	)

692 
	#__SDIO_CLEAR_FLAG
(
__INSTANCE__
, 
__FLAG__
è((__INSTANCE__)->
ICR
 = (__FLAG__))

	)

726 
	#__SDIO_GET_IT
 (
__INSTANCE__
, 
__INTERRUPT__
è(((__INSTANCE__)->
STA
 &(__INTERRUPT__)è=ð(__INTERRUPT__))

	)

748 
	#__SDIO_CLEAR_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
ICR
 = (__INTERRUPT__))

	)

754 
	#__SDIO_START_READWAIT_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_RWSTART_BB
 = 
ENABLE
)

	)

760 
	#__SDIO_START_READWAIT_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_RWSTART_BB
 = 
DISABLE
)

	)

766 
	#__SDIO_STOP_READWAIT_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_RWSTOP_BB
 = 
ENABLE
)

	)

772 
	#__SDIO_STOP_READWAIT_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_RWSTOP_BB
 = 
DISABLE
)

	)

778 
	#__SDIO_OPERATION_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_SDIOEN_BB
 = 
ENABLE
)

	)

784 
	#__SDIO_OPERATION_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_SDIOEN_BB
 = 
DISABLE
)

	)

790 
	#__SDIO_SUSPEND_CMD_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_SDIOSUSPEND_BB
 = 
ENABLE
)

	)

796 
	#__SDIO_SUSPEND_CMD_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_SDIOSUSPEND_BB
 = 
DISABLE
)

	)

798 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

799 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

800 
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| 
	$defšed
(
STM32F411xE
)

805 
	#__SDIO_CEATA_CMD_COMPLETION_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_ENCMDCOMPL_BB
 = 
ENABLE
)

	)

811 
	#__SDIO_CEATA_CMD_COMPLETION_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_ENCMDCOMPL_BB
 = 
DISABLE
)

	)

817 
	#__SDIO_CEATA_ENABLE_IT
(è(*(
__IO
 
ušt32_t
 *è
CMD_NIEN_BB
 = (ušt32_t)0U)

	)

823 
	#__SDIO_CEATA_DISABLE_IT
(è(*(
__IO
 
ušt32_t
 *è
CMD_NIEN_BB
 = (ušt32_t)1U)

	)

829 
	#__SDIO_CEATA_SENDCMD_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_ATACMD_BB
 = 
ENABLE
)

	)

835 
	#__SDIO_CEATA_SENDCMD_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_ATACMD_BB
 = 
DISABLE
)

	)

837 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 */

855 
HAL_StusTy³Def
 
	`SDIO_In™
(
SDIO_Ty³Def
 *
SDIOx
, 
SDIO_In™Ty³Def
 
In™
);

865 
ušt32_t
 
	`SDIO_R—dFIFO
(
SDIO_Ty³Def
 *
SDIOx
);

866 
HAL_StusTy³Def
 
	`SDIO_Wr™eFIFO
(
SDIO_Ty³Def
 *
SDIOx
, 
ušt32_t
 *
pWr™eD©a
);

875 
HAL_StusTy³Def
 
	`SDIO_Pow”S‹_ON
(
SDIO_Ty³Def
 *
SDIOx
);

876 
HAL_StusTy³Def
 
	`SDIO_Pow”S‹_OFF
(
SDIO_Ty³Def
 *
SDIOx
);

877 
ušt32_t
 
	`SDIO_G‘Pow”S‹
(
SDIO_Ty³Def
 *
SDIOx
);

880 
HAL_StusTy³Def
 
	`SDIO_S’dCommªd
(
SDIO_Ty³Def
 *
SDIOx
, 
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
);

881 
ušt8_t
 
	`SDIO_G‘CommªdRe¥Ú£
(
SDIO_Ty³Def
 *
SDIOx
);

882 
ušt32_t
 
	`SDIO_G‘Re¥Ú£
(ušt32_ˆ
SDIO_RESP
);

885 
HAL_StusTy³Def
 
	`SDIO_D©aCÚfig
(
SDIO_Ty³Def
 *
SDIOx
, 
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

886 
ušt32_t
 
	`SDIO_G‘D©aCouÁ”
(
SDIO_Ty³Def
 *
SDIOx
);

887 
ušt32_t
 
	`SDIO_G‘FIFOCouÁ
(
SDIO_Ty³Def
 *
SDIOx
);

890 
HAL_StusTy³Def
 
	`SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
);

908 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

909 #ifdeà
__ýlu¥lus


910 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_usb.h

39 #iâdeà
__STM32F4xx_LL_USB_H


40 
	#__STM32F4xx_LL_USB_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

49 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

51 
	~"¡m32f4xx_h®_def.h
"

68 
USB_OTG_DEVICE_MODE
 = 0U,

69 
USB_OTG_HOST_MODE
 = 1U,

70 
USB_OTG_DRD_MODE
 = 2U

72 }
	tUSB_OTG_ModeTy³Def
;

78 
URB_IDLE
 = 0U,

79 
URB_DONE
,

80 
URB_NOTREADY
,

81 
URB_NYET
,

82 
URB_ERROR
,

83 
URB_STALL


85 }
	tUSB_OTG_URBS‹Ty³Def
;

91 
HC_IDLE
 = 0U,

92 
HC_XFRC
,

93 
HC_HALTED
,

94 
HC_NAK
,

95 
HC_NYET
,

96 
HC_STALL
,

97 
HC_XACTERR
,

98 
HC_BBLERR
,

99 
HC_DATATGLERR


101 }
	tUSB_OTG_HCS‹Ty³Def
;

108 
ušt32_t
 
dev_’dpošts
;

112 
ušt32_t
 
Ho¡_chªÃls
;

116 
ušt32_t
 
¥“d
;

119 
ušt32_t
 
dma_’abË
;

121 
ušt32_t
 
•0_mps
;

124 
ušt32_t
 
phy_™çû
;

127 
ušt32_t
 
Sof_’abË
;

129 
ušt32_t
 
low_pow”_’abË
;

131 
ušt32_t
 
Ím_’abË
;

133 
ušt32_t
 
b©‹ry_ch¬gšg_’abË
;

135 
ušt32_t
 
vbus_£nsšg_’abË
;

137 
ušt32_t
 
u£_dediÿ‹d_•1
;

139 
ušt32_t
 
u£_ex‹º®_vbus
;

141 }
	tUSB_OTG_CfgTy³Def
;

148 
ušt8_t
 
num
;

151 
ušt8_t
 
is_š
;

154 
ušt8_t
 
is_¡®l
;

157 
ušt8_t
 
ty³
;

160 
ušt8_t
 
d©a_pid_¡¬t
;

163 
ušt8_t
 
ev’_odd_äame
;

166 
ušt16_t
 
tx_fifo_num
;

169 
ušt32_t
 
max·ck‘
;

172 
ušt8_t
 *
xãr_buff
;

174 
ušt32_t
 
dma_addr
;

176 
ušt32_t
 
xãr_Ën
;

178 
ušt32_t
 
xãr_couÁ
;

180 }
	tUSB_OTG_EPTy³Def
;

187 
ušt8_t
 
dev_addr
 ;

190 
ušt8_t
 
ch_num
;

193 
ušt8_t
 
•_num
;

196 
ušt8_t
 
•_is_š
;

199 
ušt8_t
 
¥“d
;

202 
ušt8_t
 
do_pšg
;

204 
ušt8_t
 
´oûss_pšg
;

206 
ušt8_t
 
•_ty³
;

209 
ušt16_t
 
max_·ck‘
;

212 
ušt8_t
 
d©a_pid
;

215 
ušt8_t
 *
xãr_buff
;

217 
ušt32_t
 
xãr_Ën
;

219 
ušt32_t
 
xãr_couÁ
;

221 
ušt8_t
 
toggË_š
;

224 
ušt8_t
 
toggË_out
;

227 
ušt32_t
 
dma_addr
;

229 
ušt32_t
 
E¼CÁ
;

231 
USB_OTG_URBS‹Ty³Def
 
urb_¡©e
;

234 
USB_OTG_HCS‹Ty³Def
 
¡©e
;

237 }
	tUSB_OTG_HCTy³Def
;

248 
	#USB_OTG_MODE_DEVICE
 0U

	)

249 
	#USB_OTG_MODE_HOST
 1U

	)

250 
	#USB_OTG_MODE_DRD
 2U

	)

258 
	#USB_OTG_SPEED_HIGH
 0U

	)

259 
	#USB_OTG_SPEED_HIGH_IN_FULL
 1U

	)

260 
	#USB_OTG_SPEED_LOW
 2U

	)

261 
	#USB_OTG_SPEED_FULL
 3U

	)

269 
	#USB_OTG_ULPI_PHY
 1U

	)

270 
	#USB_OTG_EMBEDDED_PHY
 2U

	)

278 
	#USB_OTG_HS_MAX_PACKET_SIZE
 512U

	)

279 
	#USB_OTG_FS_MAX_PACKET_SIZE
 64U

	)

280 
	#USB_OTG_MAX_EP0_SIZE
 64U

	)

288 
	#DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
 (0U << 1U)

	)

289 
	#DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
 (1U << 1U)

	)

290 
	#DSTS_ENUMSPD_LS_PHY_6MHZ
 (2U << 1U)

	)

291 
	#DSTS_ENUMSPD_FS_PHY_48MHZ
 (3U << 1U)

	)

299 
	#DCFG_FRAME_INTERVAL_80
 0U

	)

300 
	#DCFG_FRAME_INTERVAL_85
 1U

	)

301 
	#DCFG_FRAME_INTERVAL_90
 2U

	)

302 
	#DCFG_FRAME_INTERVAL_95
 3U

	)

310 
	#DEP0CTL_MPS_64
 0U

	)

311 
	#DEP0CTL_MPS_32
 1U

	)

312 
	#DEP0CTL_MPS_16
 2U

	)

313 
	#DEP0CTL_MPS_8
 3U

	)

321 
	#EP_SPEED_LOW
 0U

	)

322 
	#EP_SPEED_FULL
 1U

	)

323 
	#EP_SPEED_HIGH
 2U

	)

331 
	#EP_TYPE_CTRL
 0U

	)

332 
	#EP_TYPE_ISOC
 1U

	)

333 
	#EP_TYPE_BULK
 2U

	)

334 
	#EP_TYPE_INTR
 3U

	)

335 
	#EP_TYPE_MSK
 3U

	)

343 
	#STS_GOUT_NAK
 1U

	)

344 
	#STS_DATA_UPDT
 2U

	)

345 
	#STS_XFER_COMP
 3U

	)

346 
	#STS_SETUP_COMP
 4U

	)

347 
	#STS_SETUP_UPDT
 6U

	)

355 
	#HCFG_30_60_MHZ
 0U

	)

356 
	#HCFG_48_MHZ
 1U

	)

357 
	#HCFG_6_MHZ
 2U

	)

365 
	#HPRT0_PRTSPD_HIGH_SPEED
 0U

	)

366 
	#HPRT0_PRTSPD_FULL_SPEED
 1U

	)

367 
	#HPRT0_PRTSPD_LOW_SPEED
 2U

	)

372 
	#HCCHAR_CTRL
 0U

	)

373 
	#HCCHAR_ISOC
 1U

	)

374 
	#HCCHAR_BULK
 2U

	)

375 
	#HCCHAR_INTR
 3U

	)

377 
	#HC_PID_DATA0
 0U

	)

378 
	#HC_PID_DATA2
 1U

	)

379 
	#HC_PID_DATA1
 2U

	)

380 
	#HC_PID_SETUP
 3U

	)

382 
	#GRXSTS_PKTSTS_IN
 2U

	)

383 
	#GRXSTS_PKTSTS_IN_XFER_COMP
 3U

	)

384 
	#GRXSTS_PKTSTS_DATA_TOGGLE_ERR
 5U

	)

385 
	#GRXSTS_PKTSTS_CH_HALTED
 7U

	)

387 
	#USBx_PCGCCTL
 *(
__IO
 
ušt32_t
 *)((ušt32_t)
USBx
 + 
USB_OTG_PCGCCTL_BASE
)

	)

388 
	#USBx_HPRT0
 *(
__IO
 
ušt32_t
 *)((ušt32_t)
USBx
 + 
USB_OTG_HOST_PORT_BASE
)

	)

390 
	#USBx_DEVICE
 ((
USB_OTG_DeviûTy³Def
 *)((
ušt32_t
 )
USBx
 + 
USB_OTG_DEVICE_BASE
))

	)

391 
	#USBx_INEP
(
i
è((
USB_OTG_INEndpoštTy³Def
 *)((
ušt32_t
)
USBx
 + 
USB_OTG_IN_ENDPOINT_BASE
 + (i)*
USB_OTG_EP_REG_SIZE
))

	)

392 
	#USBx_OUTEP
(
i
è((
USB_OTG_OUTEndpoštTy³Def
 *)((
ušt32_t
)
USBx
 + 
USB_OTG_OUT_ENDPOINT_BASE
 + (i)*
USB_OTG_EP_REG_SIZE
))

	)

393 
	#USBx_DFIFO
(
i
è*(
__IO
 
ušt32_t
 *)((ušt32_t)
USBx
 + 
USB_OTG_FIFO_BASE
 + (iè* 
USB_OTG_FIFO_SIZE
)

	)

395 
	#USBx_HOST
 ((
USB_OTG_Ho¡Ty³Def
 *)((
ušt32_t
 )
USBx
 + 
USB_OTG_HOST_BASE
))

	)

396 
	#USBx_HC
(
i
è((
USB_OTG_Ho¡ChªÃlTy³Def
 *)((
ušt32_t
)
USBx
 + 
USB_OTG_HOST_CHANNEL_BASE
 + (i)*
USB_OTG_HOST_CHANNEL_SIZE
))

	)

401 
	#USB_MASK_INTERRUPT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
GINTMSK
 &ð~(__INTERRUPT__))

	)

402 
	#USB_UNMASK_INTERRUPT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
GINTMSK
 |ð(__INTERRUPT__))

	)

404 
	#CLEAR_IN_EP_INTR
(
__EPNUM__
, 
__INTERRUPT__
è(
	`USBx_INEP
(__EPNUM__)->
DIEPINT
 = (__INTERRUPT__))

	)

405 
	#CLEAR_OUT_EP_INTR
(
__EPNUM__
, 
__INTERRUPT__
è(
	`USBx_OUTEP
(__EPNUM__)->
DOEPINT
 = (__INTERRUPT__))

	)

408 
HAL_StusTy³Def
 
	`USB_CÜeIn™
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
In™
);

409 
HAL_StusTy³Def
 
	`USB_DevIn™
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
In™
);

410 
HAL_StusTy³Def
 
	`USB_EÇbËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

411 
HAL_StusTy³Def
 
	`USB_Di§bËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

412 
HAL_StusTy³Def
 
	`USB_S‘Cu¼’tMode
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_ModeTy³Def
 
mode
);

413 
HAL_StusTy³Def
 
	`USB_S‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
¥“d
);

414 
HAL_StusTy³Def
 
	`USB_FlushRxFifo
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

415 
HAL_StusTy³Def
 
	`USB_FlushTxFifo
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
num
 );

416 
HAL_StusTy³Def
 
	`USB_Aùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

417 
HAL_StusTy³Def
 
	`USB_D—ùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

418 
HAL_StusTy³Def
 
	`USB_Aùiv©eDediÿ‹dEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

419 
HAL_StusTy³Def
 
	`USB_D—ùiv©eDediÿ‹dEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

420 
HAL_StusTy³Def
 
	`USB_EPS¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
, 
ušt8_t
 
dma
);

421 
HAL_StusTy³Def
 
	`USB_EP0S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
, 
ušt8_t
 
dma
);

422 
HAL_StusTy³Def
 
	`USB_Wr™ePack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
, ušt8_ˆ
dma
);

423 * 
	`USB_R—dPack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
);

424 
HAL_StusTy³Def
 
	`USB_EPS‘SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
);

425 
HAL_StusTy³Def
 
	`USB_EPCË¬SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
);

426 
HAL_StusTy³Def
 
	`USB_S‘DevAdd»ss
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
);

427 
HAL_StusTy³Def
 
	`USB_DevCÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

428 
HAL_StusTy³Def
 
	`USB_DevDiscÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

429 
HAL_StusTy³Def
 
	`USB_StÝDeviû
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

430 
HAL_StusTy³Def
 
	`USB_Aùiv©eS‘up
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

431 
HAL_StusTy³Def
 
	`USB_EP0_OutS¹
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
dma
, ušt8_ˆ*
p£tup
);

432 
ušt8_t
 
	`USB_G‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

433 
ušt32_t
 
	`USB_G‘Mode
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

434 
ušt32_t
 
	`USB_R—dIÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

435 
ušt32_t
 
	`USB_R—dDevAÎOutEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

436 
ušt32_t
 
	`USB_R—dDevOutEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
);

437 
ušt32_t
 
	`USB_R—dDevAÎInEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

438 
ušt32_t
 
	`USB_R—dDevInEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
);

439 
	`USB_CË¬IÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
);

441 
HAL_StusTy³Def
 
	`USB_Ho¡In™
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
);

442 
HAL_StusTy³Def
 
	`USB_In™FSLSPClkS–
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
äeq
);

443 
HAL_StusTy³Def
 
	`USB_Re£tPÜt
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

444 
HAL_StusTy³Def
 
	`USB_DriveVbus
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
¡©e
);

445 
ušt32_t
 
	`USB_G‘Ho¡S³ed
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

446 
ušt32_t
 
	`USB_G‘Cu¼’tF¿me
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

447 
HAL_StusTy³Def
 
	`USB_HC_In™
(
USB_OTG_Glob®Ty³Def
 *
USBx
,

448 
ušt8_t
 
ch_num
,

449 
ušt8_t
 
•num
,

450 
ušt8_t
 
dev_add»ss
,

451 
ušt8_t
 
¥“d
,

452 
ušt8_t
 
•_ty³
,

453 
ušt16_t
 
mps
);

454 
HAL_StusTy³Def
 
	`USB_HC_S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_HCTy³Def
 *
hc
, 
ušt8_t
 
dma
);

455 
ušt32_t
 
	`USB_HC_R—dIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

456 
HAL_StusTy³Def
 
	`USB_HC_H®t
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
hc_num
);

457 
HAL_StusTy³Def
 
	`USB_DoPšg
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
ch_num
);

458 
HAL_StusTy³Def
 
	`USB_StÝHo¡
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

468 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Rx
 ||

469 
STM32F412Vx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

470 #ifdeà
__ýlu¥lus


471 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c

54 
	~"¡m32f4xx_h®.h
"

73 
	#__STM32F4xx_HAL_VERSION_MAIN
 (0x01Uè

	)

74 
	#__STM32F4xx_HAL_VERSION_SUB1
 (0x07Uè

	)

75 
	#__STM32F4xx_HAL_VERSION_SUB2
 (0x01Uè

	)

76 
	#__STM32F4xx_HAL_VERSION_RC
 (0x00Uè

	)

77 
	#__STM32F4xx_HAL_VERSION
 ((
__STM32F4xx_HAL_VERSION_MAIN
 << 24U)\

78 |(
__STM32F4xx_HAL_VERSION_SUB1
 << 16U)\

79 |(
__STM32F4xx_HAL_VERSION_SUB2
 << 8U )\

80 |(
__STM32F4xx_HAL_VERSION_RC
))

	)

82 
	#IDCODE_DEVID_MASK
 0x00000FFFU

	)

85 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

88 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

89 
	#UFB_MODE_BIT_NUMBER
 
	`POSITION_VAL
(
SYSCFG_MEMRMP_UFB_MODE
)

	)

90 
	#UFB_MODE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32Uè+ (
UFB_MODE_BIT_NUMBER
 * 4U))

	)

94 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20U)

	)

95 
	#CMP_PD_BIT_NUMBER
 
	`POSITION_VAL
(
SYSCFG_CMPCR_CMP_PD
)

	)

96 
	#CMPCR_CMP_PD_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32Uè+ (
CMP_PD_BIT_NUMBER
 * 4U))

	)

100 
	#MCHDLYCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x30U)

	)

101 
	#BSCKSEL_BIT_NUMBER
 
	`POSITION_VAL
(
SYSCFG_MCHDLYCR_BSCKSEL
)

	)

102 
	#MCHDLYCR_BSCKSEL_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
MCHDLYCR_OFFSET
 * 32Uè+ (
BSCKSEL_BIT_NUMBER
 * 4U))

	)

112 
__IO
 
ušt32_t
 
	guwTick
;

173 
HAL_StusTy³Def
 
	$HAL_In™
()

176 #ià(
INSTRUCTION_CACHE_ENABLE
 != 0U)

177 
	`__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
();

180 #ià(
DATA_CACHE_ENABLE
 != 0U)

181 
	`__HAL_FLASH_DATA_CACHE_ENABLE
();

184 #ià(
PREFETCH_ENABLE
 != 0U)

185 
	`__HAL_FLASH_PREFETCH_BUFFER_ENABLE
();

189 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

192 
	`HAL_In™Tick
(
TICK_INT_PRIORITY
);

195 
	`HAL_M¥In™
();

198  
HAL_OK
;

199 
	}
}

206 
HAL_StusTy³Def
 
	$HAL_DeIn™
()

209 
	`__HAL_RCC_APB1_FORCE_RESET
();

210 
	`__HAL_RCC_APB1_RELEASE_RESET
();

212 
	`__HAL_RCC_APB2_FORCE_RESET
();

213 
	`__HAL_RCC_APB2_RELEASE_RESET
();

215 
	`__HAL_RCC_AHB1_FORCE_RESET
();

216 
	`__HAL_RCC_AHB1_RELEASE_RESET
();

218 
	`__HAL_RCC_AHB2_FORCE_RESET
();

219 
	`__HAL_RCC_AHB2_RELEASE_RESET
();

221 
	`__HAL_RCC_AHB3_FORCE_RESET
();

222 
	`__HAL_RCC_AHB3_RELEASE_RESET
();

225 
	`HAL_M¥DeIn™
();

228  
HAL_OK
;

229 
	}
}

235 
__w—k
 
	$HAL_M¥In™
()

240 
	}
}

246 
__w—k
 
	$HAL_M¥DeIn™
()

251 
	}
}

269 
__w—k
 
HAL_StusTy³Def
 
	$HAL_In™Tick
(
ušt32_t
 
TickPriÜ™y
)

272 
	`HAL_SYSTICK_CÚfig
(
Sy¡emCÜeClock
/1000U);

275 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 
TickPriÜ™y
, 0U);

278  
HAL_OK
;

279 
	}
}

317 
__w—k
 
	$HAL_IncTick
()

319 
uwTick
++;

320 
	}
}

328 
__w—k
 
ušt32_t
 
	$HAL_G‘Tick
()

330  
uwTick
;

331 
	}
}

344 
__w—k
 
	$HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
)

346 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

347 
ušt32_t
 
wa™
 = 
D–ay
;

350 ià(
wa™
 < 
HAL_MAX_DELAY
)

352 
wa™
++;

355 (
	`HAL_G‘Tick
(è- 
tick¡¬t
è< 
wa™
)

358 
	}
}

370 
__w—k
 
	$HAL_Su¥’dTick
()

373 
SysTick
->
CTRL
 &ð~
SysTick_CTRL_TICKINT_Msk
;

374 
	}
}

386 
__w—k
 
	$HAL_ResumeTick
()

389 
SysTick
->
CTRL
 |ð
SysTick_CTRL_TICKINT_Msk
;

390 
	}
}

396 
ušt32_t
 
	$HAL_G‘H®V”siÚ
()

398  
__STM32F4xx_HAL_VERSION
;

399 
	}
}

405 
ušt32_t
 
	$HAL_G‘REVID
()

407 ((
DBGMCU
->
IDCODE
) >> 16U);

408 
	}
}

414 
ušt32_t
 
	$HAL_G‘DEVID
()

416 ((
DBGMCU
->
IDCODE
è& 
IDCODE_DEVID_MASK
);

417 
	}
}

423 
	$HAL_DBGMCU_EÇbËDBGSË•Mode
()

425 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

426 
	}
}

432 
	$HAL_DBGMCU_Di§bËDBGSË•Mode
()

434 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

435 
	}
}

441 
	$HAL_DBGMCU_EÇbËDBGStÝMode
()

443 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

444 
	}
}

450 
	$HAL_DBGMCU_Di§bËDBGStÝMode
()

452 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

453 
	}
}

459 
	$HAL_DBGMCU_EÇbËDBGSndbyMode
()

461 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

462 
	}
}

468 
	$HAL_DBGMCU_Di§bËDBGSndbyMode
()

470 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

471 
	}
}

479 
	$HAL_EÇbËCom³n§tiÚC–l
()

481 *(
__IO
 
ušt32_t
 *)
CMPCR_CMP_PD_BB
 = (ušt32_t)
ENABLE
;

482 
	}
}

490 
	$HAL_Di§bËCom³n§tiÚC–l
()

492 *(
__IO
 
ušt32_t
 *)
CMPCR_CMP_PD_BB
 = (ušt32_t)
DISABLE
;

493 
	}
}

500 
	$HAL_G‘UID
(
ušt32_t
 *
UID
)

502 
UID
[0] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)
UID_BASE
)));

503 
UID
[1] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)(
UID_BASE
 + 4U))));

504 
UID
[2] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)(
UID_BASE
 + 8U))));

505 
	}
}

507 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

508 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

519 
	$HAL_EÇbËMemÜySw­pšgBªk
()

521 *(
__IO
 
ušt32_t
 *)
UFB_MODE_BB
 = (ušt32_t)
ENABLE
;

522 
	}
}

534 
	$HAL_Di§bËMemÜySw­pšgBªk
()

537 *(
__IO
 
ušt32_t
 *)
UFB_MODE_BB
 = (ušt32_t)
DISABLE
;

538 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c

101 
	~"¡m32f4xx_h®.h
"

112 #ifdeà
HAL_CORTEX_MODULE_ENABLED


161 
	$HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

164 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

167 
	`NVIC_S‘PriÜ™yGroupšg
(
PriÜ™yGroup
);

168 
	}
}

183 
	$HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

185 
ušt32_t
 
´iÜ™ygroup
 = 0x00U;

188 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
SubPriÜ™y
));

189 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
P»em±PriÜ™y
));

191 
´iÜ™ygroup
 = 
	`NVIC_G‘PriÜ™yGroupšg
();

193 
	`NVIC_S‘PriÜ™y
(
IRQn
, 
	`NVIC_EncodePriÜ™y
(
´iÜ™ygroup
, 
P»em±PriÜ™y
, 
SubPriÜ™y
));

194 
	}
}

205 
	$HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

208 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

211 
	`NVIC_EÇbËIRQ
(
IRQn
);

212 
	}
}

221 
	$HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

224 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

227 
	`NVIC_Di§bËIRQ
(
IRQn
);

228 
	}
}

234 
	$HAL_NVIC_Sy¡emRe£t
()

237 
	`NVIC_Sy¡emRe£t
();

238 
	}
}

247 
ušt32_t
 
	$HAL_SYSTICK_CÚfig
(
ušt32_t
 
TicksNumb
)

249  
	`SysTick_CÚfig
(
TicksNumb
);

250 
	}
}

271 #ià(
__MPU_PRESENT
 == 1U)

276 
	$HAL_MPU_Di§bË
()

279 
	`__DMB
();

282 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

285 
MPU
->
CTRL
 = 0U;

286 
	}
}

299 
	$HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

302 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

305 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

308 
	`__DSB
();

309 
	`__ISB
();

310 
	}
}

318 
	$HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
)

321 
	`as£¹_·¿m
(
	`IS_MPU_REGION_NUMBER
(
MPU_In™
->
Numb”
));

322 
	`as£¹_·¿m
(
	`IS_MPU_REGION_ENABLE
(
MPU_In™
->
EÇbË
));

325 
MPU
->
RNR
 = 
MPU_In™
->
Numb”
;

327 ià((
MPU_In™
->
EÇbË
è!ð
RESET
)

330 
	`as£¹_·¿m
(
	`IS_MPU_INSTRUCTION_ACCESS
(
MPU_In™
->
Di§bËExec
));

331 
	`as£¹_·¿m
(
	`IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
MPU_In™
->
AcûssP”missiÚ
));

332 
	`as£¹_·¿m
(
	`IS_MPU_TEX_LEVEL
(
MPU_In™
->
Ty³ExtF›ld
));

333 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_SHAREABLE
(
MPU_In™
->
IsSh¬—bË
));

334 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_CACHEABLE
(
MPU_In™
->
IsCach—bË
));

335 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_BUFFERABLE
(
MPU_In™
->
IsBufã¿bË
));

336 
	`as£¹_·¿m
(
	`IS_MPU_SUB_REGION_DISABLE
(
MPU_In™
->
SubRegiÚDi§bË
));

337 
	`as£¹_·¿m
(
	`IS_MPU_REGION_SIZE
(
MPU_In™
->
Size
));

339 
MPU
->
RBAR
 = 
MPU_In™
->
Ba£Add»ss
;

340 
MPU
->
RASR
 = ((
ušt32_t
)
MPU_In™
->
Di§bËExec
 << 
MPU_RASR_XN_Pos
) |

341 ((
ušt32_t
)
MPU_In™
->
AcûssP”missiÚ
 << 
MPU_RASR_AP_Pos
) |

342 ((
ušt32_t
)
MPU_In™
->
Ty³ExtF›ld
 << 
MPU_RASR_TEX_Pos
) |

343 ((
ušt32_t
)
MPU_In™
->
IsSh¬—bË
 << 
MPU_RASR_S_Pos
) |

344 ((
ušt32_t
)
MPU_In™
->
IsCach—bË
 << 
MPU_RASR_C_Pos
) |

345 ((
ušt32_t
)
MPU_In™
->
IsBufã¿bË
 << 
MPU_RASR_B_Pos
) |

346 ((
ušt32_t
)
MPU_In™
->
SubRegiÚDi§bË
 << 
MPU_RASR_SRD_Pos
) |

347 ((
ušt32_t
)
MPU_In™
->
Size
 << 
MPU_RASR_SIZE_Pos
) |

348 ((
ušt32_t
)
MPU_In™
->
EÇbË
 << 
MPU_RASR_ENABLE_Pos
);

352 
MPU
->
RBAR
 = 0x00U;

353 
MPU
->
RASR
 = 0x00U;

355 
	}
}

362 
ušt32_t
 
	$HAL_NVIC_G‘PriÜ™yGroupšg
()

365  
	`NVIC_G‘PriÜ™yGroupšg
();

366 
	}
}

389 
	$HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_ˆ*
pP»em±PriÜ™y
, ušt32_ˆ*
pSubPriÜ™y
)

392 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

394 
	`NVIC_DecodePriÜ™y
(
	`NVIC_G‘PriÜ™y
(
IRQn
), 
PriÜ™yGroup
, 
pP»em±PriÜ™y
, 
pSubPriÜ™y
);

395 
	}
}

404 
	$HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

407 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

410 
	`NVIC_S‘P’dšgIRQ
(
IRQn
);

411 
	}
}

422 
ušt32_t
 
	$HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

425 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

428  
	`NVIC_G‘P’dšgIRQ
(
IRQn
);

429 
	}
}

438 
	$HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

441 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

444 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

445 
	}
}

455 
ušt32_t
 
	$HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

458 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

461  
	`NVIC_G‘Aùive
(
IRQn
);

462 
	}
}

472 
	$HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
)

475 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
CLKSourû
));

476 ià(
CLKSourû
 =ð
SYSTICK_CLKSOURCE_HCLK
)

478 
SysTick
->
CTRL
 |ð
SYSTICK_CLKSOURCE_HCLK
;

482 
SysTick
->
CTRL
 &ð~
SYSTICK_CLKSOURCE_HCLK
;

484 
	}
}

490 
	$HAL_SYSTICK_IRQHªdËr
()

492 
	`HAL_SYSTICK_C®lback
();

493 
	}
}

499 
__w—k
 
	$HAL_SYSTICK_C®lback
()

504 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c

116 
	~"¡m32f4xx_h®.h
"

127 #ifdeà
HAL_DMA_MODULE_ENABLED


132 
__IO
 
ušt32_t
 
	mISR
;

133 
__IO
 
ušt32_t
 
	mRe£rved0
;

134 
__IO
 
ušt32_t
 
	mIFCR
;

135 } 
	tDMA_Ba£_Regi¡”s
;

142 
	#HAL_TIMEOUT_DMA_ABORT
 5U

	)

151 
DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

152 
ušt32_t
 
DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
);

153 
HAL_StusTy³Def
 
DMA_CheckFifoP¬am
(
DMA_HªdËTy³Def
 *
hdma
);

189 
HAL_StusTy³Def
 
	$HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
)

191 
ušt32_t
 
tmp
 = 0U;

192 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

193 
DMA_Ba£_Regi¡”s
 *
»gs
;

196 if(
hdma
 =ð
NULL
)

198  
HAL_ERROR
;

202 
	`as£¹_·¿m
(
	`IS_DMA_STREAM_ALL_INSTANCE
(
hdma
->
In¡ªû
));

203 
	`as£¹_·¿m
(
	`IS_DMA_CHANNEL
(
hdma
->
In™
.
ChªÃl
));

204 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
hdma
->
In™
.
DœeùiÚ
));

205 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
hdma
->
In™
.
P”hInc
));

206 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
hdma
->
In™
.
MemInc
));

207 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
hdma
->
In™
.
P”hD©aAlignm’t
));

208 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
hdma
->
In™
.
MemD©aAlignm’t
));

209 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
hdma
->
In™
.
Mode
));

210 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
hdma
->
In™
.
PriÜ™y
));

211 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_MODE_STATE
(
hdma
->
In™
.
FIFOMode
));

214 if(
hdma
->
In™
.
FIFOMode
 !ð
DMA_FIFOMODE_DISABLE
)

216 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_THRESHOLD
(
hdma
->
In™
.
FIFOTh»shÞd
));

217 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_BURST
(
hdma
->
In™
.
MemBur¡
));

218 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_BURST
(
hdma
->
In™
.
P”hBur¡
));

222 
	`__HAL_UNLOCK
(
hdma
);

225 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

228 
	`__HAL_DMA_DISABLE
(
hdma
);

231 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
è!ð
RESET
)

234 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA_ABORT
)

237 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

240 
hdma
->
S‹
 = 
HAL_DMA_STATE_TIMEOUT
;

242  
HAL_TIMEOUT
;

247 
tmp
 = 
hdma
->
In¡ªû
->
CR
;

250 
tmp
 &ð((
ušt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

251 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

252 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

253 
DMA_SxCR_DIR
 | 
DMA_SxCR_CT
 | 
DMA_SxCR_DBM
));

256 
tmp
 |ð
hdma
->
In™
.
ChªÃl
 | hdma->In™.
DœeùiÚ
 |

257 
hdma
->
In™
.
P”hInc
 | hdma->In™.
MemInc
 |

258 
hdma
->
In™
.
P”hD©aAlignm’t
 | hdma->In™.
MemD©aAlignm’t
 |

259 
hdma
->
In™
.
Mode
 | hdma->In™.
PriÜ™y
;

262 if(
hdma
->
In™
.
FIFOMode
 =ð
DMA_FIFOMODE_ENABLE
)

265 
tmp
 |ð
hdma
->
In™
.
MemBur¡
 | hdma->In™.
P”hBur¡
;

269 
hdma
->
In¡ªû
->
CR
 = 
tmp
;

272 
tmp
 = 
hdma
->
In¡ªû
->
FCR
;

275 
tmp
 &ð(
ušt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

278 
tmp
 |ð
hdma
->
In™
.
FIFOMode
;

281 if(
hdma
->
In™
.
FIFOMode
 =ð
DMA_FIFOMODE_ENABLE
)

284 
tmp
 |ð
hdma
->
In™
.
FIFOTh»shÞd
;

288 ià(
hdma
->
In™
.
MemBur¡
 !ð
DMA_MBURST_SINGLE
)

290 ià(
	`DMA_CheckFifoP¬am
(
hdma
è!ð
HAL_OK
)

293 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_PARAM
;

296 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

298  
HAL_ERROR
;

304 
hdma
->
In¡ªû
->
FCR
 = 
tmp
;

308 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
	`DMA_C®cBa£AndB™shiá
(
hdma
);

311 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

314 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

317 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

319  
HAL_OK
;

320 
	}
}

328 
HAL_StusTy³Def
 
	$HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
)

330 
DMA_Ba£_Regi¡”s
 *
»gs
;

333 if(
hdma
 =ð
NULL
)

335  
HAL_ERROR
;

339 if(
hdma
->
S‹
 =ð
HAL_DMA_STATE_BUSY
)

342  
HAL_BUSY
;

346 
	`as£¹_·¿m
(
	`IS_DMA_STREAM_ALL_INSTANCE
(
hdma
->
In¡ªû
));

349 
	`__HAL_DMA_DISABLE
(
hdma
);

352 
hdma
->
In¡ªû
->
CR
 = 0U;

355 
hdma
->
In¡ªû
->
NDTR
 = 0U;

358 
hdma
->
In¡ªû
->
PAR
 = 0U;

361 
hdma
->
In¡ªû
->
M0AR
 = 0U;

364 
hdma
->
In¡ªû
->
M1AR
 = 0U;

367 
hdma
->
In¡ªû
->
FCR
 = 0x00000021U;

370 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
	`DMA_C®cBa£AndB™shiá
(
hdma
);

373 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

376 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

379 
hdma
->
S‹
 = 
HAL_DMA_STATE_RESET
;

382 
	`__HAL_UNLOCK
(
hdma
);

384  
HAL_OK
;

385 
	}
}

418 
HAL_StusTy³Def
 
	$HAL_DMA_S¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

420 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

423 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

426 
	`__HAL_LOCK
(
hdma
);

428 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

431 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

434 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

437 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

440 
	`__HAL_DMA_ENABLE
(
hdma
);

445 
	`__HAL_UNLOCK
(
hdma
);

448 
¡©us
 = 
HAL_BUSY
;

450  
¡©us
;

451 
	}
}

462 
HAL_StusTy³Def
 
	$HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

464 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

467 
DMA_Ba£_Regi¡”s
 *
»gs
 = (DMA_Ba£_Regi¡” *)
hdma
->
SŒ—mBa£Add»ss
;

470 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

473 
	`__HAL_LOCK
(
hdma
);

475 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

478 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

481 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

484 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

487 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

490 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
;

491 
hdma
->
In¡ªû
->
FCR
 |ð
DMA_IT_FE
;

493 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

495 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_HT
;

499 
	`__HAL_DMA_ENABLE
(
hdma
);

504 
	`__HAL_UNLOCK
(
hdma
);

507 
¡©us
 = 
HAL_BUSY
;

510  
¡©us
;

511 
	}
}

525 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

528 
DMA_Ba£_Regi¡”s
 *
»gs
 = (DMA_Ba£_Regi¡” *)
hdma
->
SŒ—mBa£Add»ss
;

530 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

532 if(
hdma
->
S‹
 !ð
HAL_DMA_STATE_BUSY
)

534 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

537 
	`__HAL_UNLOCK
(
hdma
);

539  
HAL_ERROR
;

544 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
);

545 
hdma
->
In¡ªû
->
FCR
 &ð~(
DMA_IT_FE
);

547 if((
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
è|| (hdma->
XãrM1H®fC¶tC®lback
 != NULL))

549 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_HT
);

553 
	`__HAL_DMA_DISABLE
(
hdma
);

556 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
è!ð
RESET
)

559 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA_ABORT
)

562 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

565 
	`__HAL_UNLOCK
(
hdma
);

568 
hdma
->
S‹
 = 
HAL_DMA_STATE_TIMEOUT
;

570  
HAL_TIMEOUT
;

575 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

578 
	`__HAL_UNLOCK
(
hdma
);

581 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

583  
HAL_OK
;

584 
	}
}

592 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
)

594 if(
hdma
->
S‹
 !ð
HAL_DMA_STATE_BUSY
)

596 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

597  
HAL_ERROR
;

602 
hdma
->
S‹
 = 
HAL_DMA_STATE_ABORT
;

605 
	`__HAL_DMA_DISABLE
(
hdma
);

608  
HAL_OK
;

609 
	}
}

622 
HAL_StusTy³Def
 
	$HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_Lev–Com¶‘eTy³Def
 
Com¶‘eLev–
, 
ušt32_t
 
Timeout
)

624 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

625 
ušt32_t
 
mask_ýÉËv–
;

626 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

627 
ušt32_t
 
tmpi¤
;

630 
DMA_Ba£_Regi¡”s
 *
»gs
;

632 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

635 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

636 
	`__HAL_UNLOCK
(
hdma
);

637  
HAL_ERROR
;

641 ià((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
è!ð
RESET
)

643 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

644  
HAL_ERROR
;

648 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

651 
mask_ýÉËv–
 = 
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
;

656 
mask_ýÉËv–
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

659 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
hdma
->
SŒ—mBa£Add»ss
;

660 
tmpi¤
 = 
»gs
->
ISR
;

662 ((
tmpi¤
 & 
mask_ýÉËv–
è=ð
RESET
è&& ((
hdma
->
E¼ÜCode
 & 
HAL_DMA_ERROR_TE
) == RESET))

665 if(
Timeout
 !ð
HAL_MAX_DELAY
)

667 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

670 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

673 
	`__HAL_UNLOCK
(
hdma
);

676 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

678  
HAL_TIMEOUT
;

683 
tmpi¤
 = 
»gs
->
ISR
;

685 if((
tmpi¤
 & (
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

688 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TE
;

691 
»gs
->
IFCR
 = 
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
;

694 if((
tmpi¤
 & (
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

697 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_FE
;

700 
»gs
->
IFCR
 = 
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
;

703 if((
tmpi¤
 & (
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

706 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_DME
;

709 
»gs
->
IFCR
 = 
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
;

713 if(
hdma
->
E¼ÜCode
 !ð
HAL_DMA_ERROR_NONE
)

715 if((
hdma
->
E¼ÜCode
 & 
HAL_DMA_ERROR_TE
è!ð
RESET
)

717 
	`HAL_DMA_AbÜt
(
hdma
);

720 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
 | 
DMA_FLAG_TCIF0_4
è<< 
hdma
->
SŒ—mIndex
;

723 
	`__HAL_UNLOCK
(
hdma
);

726 
hdma
->
S‹
ð
HAL_DMA_STATE_READY
;

728  
HAL_ERROR
;

733 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

736 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
 | 
DMA_FLAG_TCIF0_4
è<< 
hdma
->
SŒ—mIndex
;

739 
	`__HAL_UNLOCK
(
hdma
);

741 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

746 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
è<< 
hdma
->
SŒ—mIndex
;

749  
¡©us
;

750 
	}
}

758 
	$HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
)

760 
ušt32_t
 
tmpi¤
;

761 
__IO
 
ušt32_t
 
couÁ
 = 0U;

762 
ušt32_t
 
timeout
 = 
Sy¡emCÜeClock
 / 9600U;

765 
DMA_Ba£_Regi¡”s
 *
»gs
 = (DMA_Ba£_Regi¡” *)
hdma
->
SŒ—mBa£Add»ss
;

767 
tmpi¤
 = 
»gs
->
ISR
;

770 ià((
tmpi¤
 & (
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

772 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TE
è!ð
RESET
)

775 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TE
);

778 
»gs
->
IFCR
 = 
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
;

781 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TE
;

785 ià((
tmpi¤
 & (
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

787 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_FE
è!ð
RESET
)

790 
»gs
->
IFCR
 = 
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
;

793 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_FE
;

797 ià((
tmpi¤
 & (
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

799 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_DME
è!ð
RESET
)

802 
»gs
->
IFCR
 = 
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
;

805 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_DME
;

809 ià((
tmpi¤
 & (
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

811 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_HT
è!ð
RESET
)

814 
»gs
->
IFCR
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

817 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)è!ð
RESET
)

820 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
è=ð
RESET
)

822 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

825 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

831 if(
hdma
->
XãrM1H®fC¶tC®lback
 !ð
NULL
)

834 
hdma
->
	`XãrM1H®fC¶tC®lback
(hdma);

841 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
è=ð
RESET
)

844 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_HT
);

847 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

850 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

856 ià((
tmpi¤
 & (
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

858 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TC
è!ð
RESET
)

861 
»gs
->
IFCR
 = 
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
;

863 if(
HAL_DMA_STATE_ABORT
 =ð
hdma
->
S‹
)

866 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
);

867 
hdma
->
In¡ªû
->
FCR
 &ð~(
DMA_IT_FE
);

869 if((
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
è|| (hdma->
XãrM1H®fC¶tC®lback
 != NULL))

871 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_HT
);

875 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

878 
	`__HAL_UNLOCK
(
hdma
);

881 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

883 if(
hdma
->
XãrAbÜtC®lback
 !ð
NULL
)

885 
hdma
->
	`XãrAbÜtC®lback
(hdma);

890 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)è!ð
RESET
)

893 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
è=ð
RESET
)

895 if(
hdma
->
XãrM1C¶tC®lback
 !ð
NULL
)

898 
hdma
->
	`XãrM1C¶tC®lback
(hdma);

904 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

907 
hdma
->
	`XãrC¶tC®lback
(hdma);

914 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
è=ð
RESET
)

917 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TC
);

920 
	`__HAL_UNLOCK
(
hdma
);

923 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

926 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

929 
hdma
->
	`XãrC¶tC®lback
(hdma);

936 if(
hdma
->
E¼ÜCode
 !ð
HAL_DMA_ERROR_NONE
)

938 if((
hdma
->
E¼ÜCode
 & 
HAL_DMA_ERROR_TE
è!ð
RESET
)

940 
hdma
->
S‹
 = 
HAL_DMA_STATE_ABORT
;

943 
	`__HAL_DMA_DISABLE
(
hdma
);

947 ià(++
couÁ
 > 
timeout
)

952 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
è!ð
RESET
);

955 
	`__HAL_UNLOCK
(
hdma
);

958 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

961 if(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

964 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

967 
	}
}

979 
HAL_StusTy³Def
 
HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)(DMA_HªdËTy³Deà*
_hdma
))

982 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

985 
	`__HAL_LOCK
(
hdma
);

987 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

989 
C®lbackID
)

991 
HAL_DMA_XFER_CPLT_CB_ID
:

992 
hdma
->
XãrC¶tC®lback
 = 
pC®lback
;

995 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

996 
hdma
->
XãrH®fC¶tC®lback
 = 
pC®lback
;

999 
HAL_DMA_XFER_M1CPLT_CB_ID
:

1000 
hdma
->
XãrM1C¶tC®lback
 = 
pC®lback
;

1003 
HAL_DMA_XFER_M1HALFCPLT_CB_ID
:

1004 
hdma
->
XãrM1H®fC¶tC®lback
 = 
pC®lback
;

1007 
HAL_DMA_XFER_ERROR_CB_ID
:

1008 
hdma
->
XãrE¼ÜC®lback
 = 
pC®lback
;

1011 
HAL_DMA_XFER_ABORT_CB_ID
:

1012 
hdma
->
XãrAbÜtC®lback
 = 
pC®lback
;

1022 
¡©us
 = 
HAL_ERROR
;

1026 
	`__HAL_UNLOCK
(
hdma
);

1028  
¡©us
;

1029 
	}
}

1039 
HAL_StusTy³Def
 
	$HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
)

1041 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1044 
	`__HAL_LOCK
(
hdma
);

1046 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

1048 
C®lbackID
)

1050 
HAL_DMA_XFER_CPLT_CB_ID
:

1051 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

1054 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

1055 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

1058 
HAL_DMA_XFER_M1CPLT_CB_ID
:

1059 
hdma
->
XãrM1C¶tC®lback
 = 
NULL
;

1062 
HAL_DMA_XFER_M1HALFCPLT_CB_ID
:

1063 
hdma
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

1066 
HAL_DMA_XFER_ERROR_CB_ID
:

1067 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

1070 
HAL_DMA_XFER_ABORT_CB_ID
:

1071 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

1074 
HAL_DMA_XFER_ALL_CB_ID
:

1075 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

1076 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

1077 
hdma
->
XãrM1C¶tC®lback
 = 
NULL
;

1078 
hdma
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

1079 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

1080 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

1084 
¡©us
 = 
HAL_ERROR
;

1090 
¡©us
 = 
HAL_ERROR
;

1094 
	`__HAL_UNLOCK
(
hdma
);

1096  
¡©us
;

1097 
	}
}

1124 
HAL_DMA_S‹Ty³Def
 
	$HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
)

1126  
hdma
->
S‹
;

1127 
	}
}

1135 
ušt32_t
 
	$HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1137  
hdma
->
E¼ÜCode
;

1138 
	}
}

1161 
	$DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

1164 
hdma
->
In¡ªû
->
CR
 &ð(
ušt32_t
)(~
DMA_SxCR_DBM
);

1167 
hdma
->
In¡ªû
->
NDTR
 = 
D©aL’gth
;

1170 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

1173 
hdma
->
In¡ªû
->
PAR
 = 
D¡Add»ss
;

1176 
hdma
->
In¡ªû
->
M0AR
 = 
SrcAdd»ss
;

1182 
hdma
->
In¡ªû
->
PAR
 = 
SrcAdd»ss
;

1185 
hdma
->
In¡ªû
->
M0AR
 = 
D¡Add»ss
;

1187 
	}
}

1195 
ušt32_t
 
	$DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
)

1197 
ušt32_t
 
¡»am_numb”
 = (((ušt32_t)
hdma
->
In¡ªû
 & 0xFFU) - 16U) / 24U;

1200 cÚ¡ 
ušt8_t
 
æagB™shiáOff£t
[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};

1201 
hdma
->
SŒ—mIndex
 = 
æagB™shiáOff£t
[
¡»am_numb”
];

1203 ià(
¡»am_numb”
 > 3U)

1206 
hdma
->
SŒ—mBa£Add»ss
 = (((
ušt32_t
)hdma->
In¡ªû
 & (uint32_t)(~0x3FFU)) + 4U);

1211 
hdma
->
SŒ—mBa£Add»ss
 = ((
ušt32_t
)hdma->
In¡ªû
 & (uint32_t)(~0x3FFU));

1214  
hdma
->
SŒ—mBa£Add»ss
;

1215 
	}
}

1223 
HAL_StusTy³Def
 
	$DMA_CheckFifoP¬am
(
DMA_HªdËTy³Def
 *
hdma
)

1225 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1226 
ušt32_t
 
tmp
 = 
hdma
->
In™
.
FIFOTh»shÞd
;

1229 if(
hdma
->
In™
.
MemD©aAlignm’t
 =ð
DMA_MDATAALIGN_BYTE
)

1231 
tmp
)

1233 
DMA_FIFO_THRESHOLD_1QUARTERFULL
:

1234 
DMA_FIFO_THRESHOLD_3QUARTERSFULL
:

1235 ià((
hdma
->
In™
.
MemBur¡
 & 
DMA_SxCR_MBURST_1
) == DMA_SxCR_MBURST_1)

1237 
¡©us
 = 
HAL_ERROR
;

1240 
DMA_FIFO_THRESHOLD_HALFFULL
:

1241 ià(
hdma
->
In™
.
MemBur¡
 =ð
DMA_MBURST_INC16
)

1243 
¡©us
 = 
HAL_ERROR
;

1246 
DMA_FIFO_THRESHOLD_FULL
:

1254 ià(
hdma
->
In™
.
MemD©aAlignm’t
 =ð
DMA_MDATAALIGN_HALFWORD
)

1256 
tmp
)

1258 
DMA_FIFO_THRESHOLD_1QUARTERFULL
:

1259 
DMA_FIFO_THRESHOLD_3QUARTERSFULL
:

1260 
¡©us
 = 
HAL_ERROR
;

1262 
DMA_FIFO_THRESHOLD_HALFFULL
:

1263 ià((
hdma
->
In™
.
MemBur¡
 & 
DMA_SxCR_MBURST_1
) == DMA_SxCR_MBURST_1)

1265 
¡©us
 = 
HAL_ERROR
;

1268 
DMA_FIFO_THRESHOLD_FULL
:

1269 ià(
hdma
->
In™
.
MemBur¡
 =ð
DMA_MBURST_INC16
)

1271 
¡©us
 = 
HAL_ERROR
;

1282 
tmp
)

1284 
DMA_FIFO_THRESHOLD_1QUARTERFULL
:

1285 
DMA_FIFO_THRESHOLD_HALFFULL
:

1286 
DMA_FIFO_THRESHOLD_3QUARTERSFULL
:

1287 
¡©us
 = 
HAL_ERROR
;

1289 
DMA_FIFO_THRESHOLD_FULL
:

1290 ià((
hdma
->
In™
.
MemBur¡
 & 
DMA_SxCR_MBURST_1
) == DMA_SxCR_MBURST_1)

1292 
¡©us
 = 
HAL_ERROR
;

1300  
¡©us
;

1301 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c

58 
	~"¡m32f4xx_h®.h
"

69 #ifdeà
HAL_DMA_MODULE_ENABLED


79 
DMA_MuÉiBufãrS‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

119 
HAL_StusTy³Def
 
	$HAL_DMAEx_MuÉiBufãrS¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
)

121 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

124 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

127 ià(
hdma
->
In™
.
DœeùiÚ
 =ð
DMA_MEMORY_TO_MEMORY
)

129 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

130 
¡©us
 = 
HAL_ERROR
;

135 
	`__HAL_LOCK
(
hdma
);

137 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

140 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

143 
hdma
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_DBM
;

146 
hdma
->
In¡ªû
->
M1AR
 = 
SecÚdMemAdd»ss
;

149 
	`DMA_MuÉiBufãrS‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

152 
	`__HAL_DMA_ENABLE
(
hdma
);

157 
¡©us
 = 
HAL_BUSY
;

160  
¡©us
;

161 
	}
}

173 
HAL_StusTy³Def
 
	$HAL_DMAEx_MuÉiBufãrS¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
)

175 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

178 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

181 ià(
hdma
->
In™
.
DœeùiÚ
 =ð
DMA_MEMORY_TO_MEMORY
)

183 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

184  
HAL_ERROR
;

188 ià((
NULL
 =ð
hdma
->
XãrC¶tC®lback
è|| (NULL =ðhdma->
XãrM1C¶tC®lback
è|| (NULL =ðhdma->
XãrE¼ÜC®lback
))

190 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_PARAM
;

191  
HAL_ERROR
;

195 
	`__HAL_LOCK
(
hdma
);

197 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

200 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

203 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

206 
hdma
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_DBM
;

209 
hdma
->
In¡ªû
->
M1AR
 = 
SecÚdMemAdd»ss
;

212 
	`DMA_MuÉiBufãrS‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

215 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

216 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

217 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma));

218 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_DME_FLAG_INDEX
(hdma));

219 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_FE_FLAG_INDEX
(hdma));

222 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
;

223 
hdma
->
In¡ªû
->
FCR
 |ð
DMA_IT_FE
;

225 if((
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
è|| (hdma->
XãrM1H®fC¶tC®lback
 != NULL))

227 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_HT
;

231 
	`__HAL_DMA_ENABLE
(
hdma
);

236 
	`__HAL_UNLOCK
(
hdma
);

239 
¡©us
 = 
HAL_BUSY
;

241  
¡©us
;

242 
	}
}

258 
HAL_StusTy³Def
 
	$HAL_DMAEx_ChªgeMemÜy
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Add»ss
, 
HAL_DMA_MemÜyTy³Def
 
memÜy
)

260 if(
memÜy
 =ð
MEMORY0
)

263 
hdma
->
In¡ªû
->
M0AR
 = 
Add»ss
;

268 
hdma
->
In¡ªû
->
M1AR
 = 
Add»ss
;

271  
HAL_OK
;

272 
	}
}

295 
	$DMA_MuÉiBufãrS‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

298 
hdma
->
In¡ªû
->
NDTR
 = 
D©aL’gth
;

301 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

304 
hdma
->
In¡ªû
->
PAR
 = 
D¡Add»ss
;

307 
hdma
->
In¡ªû
->
M0AR
 = 
SrcAdd»ss
;

313 
hdma
->
In¡ªû
->
PAR
 = 
SrcAdd»ss
;

316 
hdma
->
In¡ªû
->
M0AR
 = 
D¡Add»ss
;

318 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c

96 
	~"¡m32f4xx_h®.h
"

107 #ifdeà
HAL_FLASH_MODULE_ENABLED


114 
	#FLASH_TIMEOUT_VALUE
 50000U

	)

124 
FLASH_ProûssTy³Def
 
	gpFÏsh
;

134 
FLASH_Prog¿m_DoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
);

135 
FLASH_Prog¿m_WÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

136 
FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

137 
FLASH_Prog¿m_By‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

138 
FLASH_S‘E¼ÜCode
();

140 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

174 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

176 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

179 
	`__HAL_LOCK
(&
pFÏsh
);

182 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

185 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

187 if(
¡©us
 =ð
HAL_OK
)

189 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_BYTE
)

192 
	`FLASH_Prog¿m_By‹
(
Add»ss
, (
ušt8_t
è
D©a
);

194 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

197 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
è
D©a
);

199 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

202 
	`FLASH_Prog¿m_WÜd
(
Add»ss
, (
ušt32_t
è
D©a
);

207 
	`FLASH_Prog¿m_DoubËWÜd
(
Add»ss
, 
D©a
);

211 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

214 
FLASH
->
CR
 &ð(~
FLASH_CR_PG
);

218 
	`__HAL_UNLOCK
(&
pFÏsh
);

220  
¡©us
;

221 
	}
}

232 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

234 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

237 
	`__HAL_LOCK
(&
pFÏsh
);

240 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

243 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
);

246 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_ERR
);

248 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAM
;

249 
pFÏsh
.
Add»ss
 = Address;

251 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_BYTE
)

254 
	`FLASH_Prog¿m_By‹
(
Add»ss
, (
ušt8_t
è
D©a
);

256 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

259 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
è
D©a
);

261 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

264 
	`FLASH_Prog¿m_WÜd
(
Add»ss
, (
ušt32_t
è
D©a
);

269 
	`FLASH_Prog¿m_DoubËWÜd
(
Add»ss
, 
D©a
);

272  
¡©us
;

273 
	}
}

279 
	$HAL_FLASH_IRQHªdËr
()

281 
ušt32_t
 
add»s¡mp
 = 0U;

284 #ià
	`defšed
(
FLASH_SR_RDERR
)

285 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

286 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
 | 
FLASH_FLAG_RDERR
)è!ð
RESET
)

288 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

289 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
)è!ð
RESET
)

292 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_SECTERASE
)

295 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

296 
pFÏsh
.
SeùÜ
 = 0xFFFFFFFFU;

298 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

301 
add»s¡mp
 = 
pFÏsh
.
Bªk
;

306 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

310 
	`FLASH_S‘E¼ÜCode
();

313 
	`HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
add»s¡mp
);

316 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

320 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
è!ð
RESET
)

323 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

325 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_SECTERASE
)

328 
pFÏsh
.
NbSeùÜsToE¿£
--;

331 if(
pFÏsh
.
NbSeùÜsToE¿£
 != 0U)

333 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

335 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

338 
pFÏsh
.
SeùÜ
++;

339 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

340 
	`FLASH_E¿£_SeùÜ
(
add»s¡mp
, 
pFÏsh
.
VÞgeFÜE¿£
);

346 
pFÏsh
.
SeùÜ
 = 
add»s¡mp
 = 0xFFFFFFFFU;

347 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

350 
	`FLASH_FlushCaches
() ;

353 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

358 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

362 
	`FLASH_FlushCaches
() ;

365 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Bªk
);

371 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

373 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

377 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_NONE
)

380 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_PG
 | 
FLASH_CR_SER
 | 
FLASH_CR_SNB
 | 
FLASH_MER_BIT
));

383 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP
);

386 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_ERR
);

389 
	`__HAL_UNLOCK
(&
pFÏsh
);

391 
	}
}

402 
__w—k
 
	$HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
)

405 
	`UNUSED
(
R‘uºV®ue
);

409 
	}
}

419 
__w—k
 
	$HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
)

422 
	`UNUSED
(
R‘uºV®ue
);

426 
	}
}

451 
HAL_StusTy³Def
 
	$HAL_FLASH_UÆock
()

453 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
è!ð
RESET
)

456 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

457 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

461  
HAL_ERROR
;

464  
HAL_OK
;

465 
	}
}

471 
HAL_StusTy³Def
 
	$HAL_FLASH_Lock
()

474 
FLASH
->
CR
 |ð
FLASH_CR_LOCK
;

476  
HAL_OK
;

477 
	}
}

483 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_UÆock
()

485 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
è!ð
RESET
)

488 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

489 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

493  
HAL_ERROR
;

496  
HAL_OK
;

497 
	}
}

503 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Lock
()

506 
FLASH
->
OPTCR
 |ð
FLASH_OPTCR_OPTLOCK
;

508  
HAL_OK
;

509 
	}
}

515 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Launch
()

518 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
FLASH_OPTCR_OPTSTRT
;

521 (
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
));

522 
	}
}

552 
ušt32_t
 
	$HAL_FLASH_G‘E¼Ü
()

554  
pFÏsh
.
E¼ÜCode
;

555 
	}
}

566 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

568 
ušt32_t
 
tick¡¬t
 = 0U;

571 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

577 
tick¡¬t
 = 
	`HAL_G‘Tick
();

579 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY
è!ð
RESET
)

581 if(
Timeout
 !ð
HAL_MAX_DELAY
)

583 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

585  
HAL_TIMEOUT
;

591 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
è!ð
RESET
)

594 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

596 #ià
	`defšed
(
FLASH_SR_RDERR
)

597 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

598 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
 | 
FLASH_FLAG_RDERR
)è!ð
RESET
)

600 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

601 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
)è!ð
RESET
)

605 
	`FLASH_S‘E¼ÜCode
();

606  
HAL_ERROR
;

610  
HAL_OK
;

612 
	}
}

626 
	$FLASH_Prog¿m_DoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
)

629 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

632 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

633 
FLASH
->
CR
 |ð
FLASH_PSIZE_DOUBLE_WORD
;

634 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

637 *(
__IO
 
ušt32_t
*)
Add»ss
 = (ušt32_t)
D©a
;

638 *(
__IO
 
ušt32_t
*)(
Add»ss
+4èð(ušt32_t)(
D©a
 >> 32);

639 
	}
}

654 
	$FLASH_Prog¿m_WÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

657 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

660 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

661 
FLASH
->
CR
 |ð
FLASH_PSIZE_WORD
;

662 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

664 *(
__IO
 
ušt32_t
*)
Add»ss
 = 
D©a
;

665 
	}
}

679 
	$FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

682 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

685 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

686 
FLASH
->
CR
 |ð
FLASH_PSIZE_HALF_WORD
;

687 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

689 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

690 
	}
}

704 
	$FLASH_Prog¿m_By‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

707 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

710 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

711 
FLASH
->
CR
 |ð
FLASH_PSIZE_BYTE
;

712 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

714 *(
__IO
 
ušt8_t
*)
Add»ss
 = 
D©a
;

715 
	}
}

721 
	$FLASH_S‘E¼ÜCode
()

723 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
è!ð
RESET
)

725 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_WRP
;

728 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_WRPERR
);

731 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGAERR
è!ð
RESET
)

733 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGA
;

736 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGAERR
);

739 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGPERR
è!ð
RESET
)

741 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGP
;

744 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGPERR
);

747 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGSERR
è!ð
RESET
)

749 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGS
;

752 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGSERR
);

754 #ià
	`defšed
(
FLASH_SR_RDERR
)

755 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_RDERR
è!ð
RESET
)

757 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_RD
;

760 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_RDERR
);

763 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPERR
è!ð
RESET
)

765 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_OPERATION
;

768 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_OPERR
);

770 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c

82 
	~"¡m32f4xx_h®.h
"

93 #ifdeà
HAL_FLASH_MODULE_ENABLED


100 
	#FLASH_TIMEOUT_VALUE
 50000U

	)

110 
FLASH_ProûssTy³Def
 
pFÏsh
;

120 
FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
);

121 
HAL_StusTy³Def
 
FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
);

122 
HAL_StusTy³Def
 
FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
);

123 
HAL_StusTy³Def
 
FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
Lev–
);

124 
HAL_StusTy³Def
 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
Iwdg
, ušt8_ˆ
StÝ
, ušt8_ˆ
Stdby
);

125 
HAL_StusTy³Def
 
FLASH_OB_BOR_Lev–CÚfig
(
ušt8_t
 
Lev–
);

126 
ušt8_t
 
FLASH_OB_G‘U£r
();

127 
ušt16_t
 
FLASH_OB_G‘WRP
();

128 
ušt8_t
 
FLASH_OB_G‘RDP
();

129 
ušt8_t
 
FLASH_OB_G‘BOR
();

131 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

132 
defšed
(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

133 
	$defšed
(
STM32F423xx
)

134 
HAL_StusTy³Def
 
	`FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜ
);

135 
HAL_StusTy³Def
 
	`FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜ
);

137 
STM32F413xx
 || 
STM32F423xx
 */

139 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

140 
HAL_StusTy³Def
 
	`FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
);

141 
HAL_StusTy³Def
 
	`FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
);

142 
HAL_StusTy³Def
 
	`FLASH_OB_BoÙCÚfig
(
ušt8_t
 
BoÙCÚfig
);

145 
HAL_StusTy³Def
 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

180 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
SeùÜE¼Ü
)

182 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

183 
ušt32_t
 
šdex
 = 0U;

186 
	`__HAL_LOCK
(&
pFÏsh
);

189 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

192 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

194 if(
¡©us
 =ð
HAL_OK
)

197 *
SeùÜE¼Ü
 = 0xFFFFFFFFU;

199 if(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

202 
	`FLASH_MassE¿£
((
ušt8_t
è
pE¿£In™
->
VÞgeRªge
,…E¿£In™->
Bªks
);

205 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

208 
FLASH
->
CR
 &ð(~
FLASH_MER_BIT
);

213 
	`as£¹_·¿m
(
	`IS_FLASH_NBSECTORS
(
pE¿£In™
->
NbSeùÜs
 +…E¿£In™->
SeùÜ
));

216 
šdex
 = 
pE¿£In™
->
SeùÜ
; index < (pE¿£In™->
NbSeùÜs
 +…EraseInit->Sector); index++)

218 
	`FLASH_E¿£_SeùÜ
(
šdex
, (
ušt8_t
è
pE¿£In™
->
VÞgeRªge
);

221 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

224 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_SER
 | 
FLASH_CR_SNB
));

226 if(
¡©us
 !ð
HAL_OK
)

229 *
SeùÜE¼Ü
 = 
šdex
;

235 
	`FLASH_FlushCaches
();

239 
	`__HAL_UNLOCK
(&
pFÏsh
);

241  
¡©us
;

242 
	}
}

251 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
)

253 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

256 
	`__HAL_LOCK
(&
pFÏsh
);

259 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

262 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
);

265 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_ERR
);

268 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
 | 
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 |\

269 
FLASH_FLAG_PGAERR
 | 
FLASH_FLAG_PGPERR
| 
FLASH_FLAG_PGSERR
);

271 if(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

274 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_MASSERASE
;

275 
pFÏsh
.
Bªk
 = 
pE¿£In™
->
Bªks
;

276 
	`FLASH_MassE¿£
((
ušt8_t
è
pE¿£In™
->
VÞgeRªge
,…E¿£In™->
Bªks
);

283 
	`as£¹_·¿m
(
	`IS_FLASH_NBSECTORS
(
pE¿£In™
->
NbSeùÜs
 +…E¿£In™->
SeùÜ
));

285 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_SECTERASE
;

286 
pFÏsh
.
NbSeùÜsToE¿£
 = 
pE¿£In™
->
NbSeùÜs
;

287 
pFÏsh
.
SeùÜ
 = 
pE¿£In™
->Sector;

288 
pFÏsh
.
VÞgeFÜE¿£
 = (
ušt8_t
)
pE¿£In™
->
VÞgeRªge
;

291 
	`FLASH_E¿£_SeùÜ
(
pE¿£In™
->
SeùÜ
,…E¿£In™->
VÞgeRªge
);

294  
¡©us
;

295 
	}
}

304 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

306 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

309 
	`__HAL_LOCK
(&
pFÏsh
);

312 
	`as£¹_·¿m
(
	`IS_OPTIONBYTE
(
pOBIn™
->
O±iÚTy³
));

315 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_WRP
) == OPTIONBYTE_WRP)

317 
	`as£¹_·¿m
(
	`IS_WRPSTATE
(
pOBIn™
->
WRPS‹
));

318 if(
pOBIn™
->
WRPS‹
 =ð
OB_WRPSTATE_ENABLE
)

321 
¡©us
 = 
	`FLASH_OB_EÇbËWRP
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
Bªks
);

326 
¡©us
 = 
	`FLASH_OB_Di§bËWRP
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
Bªks
);

331 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_RDP
) == OPTIONBYTE_RDP)

333 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
pOBIn™
->
RDPLev–
);

337 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_USER
) == OPTIONBYTE_USER)

339 
¡©us
 = 
	`FLASH_OB_U£rCÚfig
(
pOBIn™
->
USERCÚfig
&
OB_IWDG_SW
,

340 
pOBIn™
->
USERCÚfig
&
OB_STOP_NO_RST
,

341 
pOBIn™
->
USERCÚfig
&
OB_STDBY_NO_RST
);

345 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_BOR
) == OPTIONBYTE_BOR)

347 
¡©us
 = 
	`FLASH_OB_BOR_Lev–CÚfig
(
pOBIn™
->
BORLev–
);

351 
	`__HAL_UNLOCK
(&
pFÏsh
);

353  
¡©us
;

354 
	}
}

363 
	$HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

365 
pOBIn™
->
O±iÚTy³
 = 
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
 | 
OPTIONBYTE_BOR
;

368 
pOBIn™
->
WRPSeùÜ
 = (
ušt32_t
)
	`FLASH_OB_G‘WRP
();

371 
pOBIn™
->
RDPLev–
 = (
ušt32_t
)
	`FLASH_OB_G‘RDP
();

374 
pOBIn™
->
USERCÚfig
 = (
ušt8_t
)
	`FLASH_OB_G‘U£r
();

377 
pOBIn™
->
BORLev–
 = (
ušt32_t
)
	`FLASH_OB_G‘BOR
();

378 
	}
}

380 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

381 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

382 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

383 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

384 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

392 
HAL_StusTy³Def
 
	$HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

394 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

397 
	`as£¹_·¿m
(
	`IS_OBEX
(
pAdvOBIn™
->
O±iÚTy³
));

400 if(((
pAdvOBIn™
->
O±iÚTy³
è& 
OPTIONBYTE_PCROP
) == OPTIONBYTE_PCROP)

403 
	`as£¹_·¿m
(
	`IS_PCROPSTATE
(
pAdvOBIn™
->
PCROPS‹
));

404 if((
pAdvOBIn™
->
PCROPS‹
è=ð
OB_PCROP_STATE_ENABLE
)

407 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

408 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

409 
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

410 
¡©us
 = 
	`FLASH_OB_EÇbËPCROP
(
pAdvOBIn™
->
SeùÜs
);

412 
¡©us
 = 
	`FLASH_OB_EÇbËPCROP
(
pAdvOBIn™
->
SeùÜsBªk1
,…AdvOBIn™->
SeùÜsBªk2
,…AdvOBIn™->
Bªks
);

414 
STM32F413xx
 || 
STM32F423xx
 */

419 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

420 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

421 
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

422 
¡©us
 = 
	`FLASH_OB_Di§bËPCROP
(
pAdvOBIn™
->
SeùÜs
);

424 
¡©us
 = 
	`FLASH_OB_Di§bËPCROP
(
pAdvOBIn™
->
SeùÜsBªk1
,…AdvOBIn™->
SeùÜsBªk2
,…AdvOBIn™->
Bªks
);

426 
STM32F413xx
 || 
STM32F423xx
 */

430 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

432 if(((
pAdvOBIn™
->
O±iÚTy³
è& 
OPTIONBYTE_BOOTCONFIG
) == OPTIONBYTE_BOOTCONFIG)

434 
¡©us
 = 
	`FLASH_OB_BoÙCÚfig
(
pAdvOBIn™
->
BoÙCÚfig
);

438  
¡©us
;

439 
	}
}

448 
	$HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

450 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

451 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

452 
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

454 
pAdvOBIn™
->
SeùÜs
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

457 
pAdvOBIn™
->
SeùÜsBªk1
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

460 
pAdvOBIn™
->
SeùÜsBªk2
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

463 
pAdvOBIn™
->
BoÙCÚfig
 = *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
;

465 
STM32F413xx
 || 
STM32F423xx
 */

466 
	}
}

480 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_S–eùPCROP
()

482 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

485 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

488 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ušt8_t)(
OB_PCROP_SELECTED
 | 
ÝtiÚtmp
);

490  
HAL_OK
;

491 
	}
}

505 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_DeS–eùPCROP
()

507 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

510 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

513 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ušt8_t)(
OB_PCROP_DESELECTED
 | 
ÝtiÚtmp
);

515  
HAL_OK
;

516 
	}
}

518 
	gSTM32F411xE
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F412Zx
 || 
	gSTM32F412Vx
 || 
	gSTM32F412Rx
 || 
	gSTM32F412Cx
 ||

519 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

521 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

527 
ušt16_t
 
	$HAL_FLASHEx_OB_G‘Bªk2WRP
()

530  (*(
__IO
 
ušt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

531 
	}
}

538 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

560 
	$FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
)

563 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

564 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

567 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

569 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

572 
FLASH
->
CR
 |ð
FLASH_MER_BIT
;

574 if(
Bªks
 =ð
FLASH_BANK_1
)

577 
FLASH
->
CR
 |ð
FLASH_CR_MER1
;

582 
FLASH
->
CR
 |ð
FLASH_CR_MER2
;

584 
FLASH
->
CR
 |ð
FLASH_CR_STRT
 | ((
ušt32_t
)
VÞgeRªge
 <<8U);

585 
	}
}

604 
	$FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
)

606 
ušt32_t
 
tmp_psize
 = 0U;

609 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
SeùÜ
));

610 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

612 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_1
)

614 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

616 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_2
)

618 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

620 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_3
)

622 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

626 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

630 if(
SeùÜ
 > 
FLASH_SECTOR_11
)

632 
SeùÜ
 += 4U;

635 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

636 
FLASH
->
CR
 |ð
tmp_psize
;

637 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_SNB
);

638 
FLASH
->
CR
 |ð
FLASH_CR_SER
 | (
SeùÜ
 << 
	`POSITION_VAL
(
FLASH_CR_SNB
));

639 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

640 
	}
}

664 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

666 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

669 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

670 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

673 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

675 if(
¡©us
 =ð
HAL_OK
)

677 if(((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& ((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))) ||

678 (
WRPSeùÜ
 < 
OB_WRP_SECTOR_12
))

680 if(
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
)

683 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

688 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
WRPSeùÜ
);

694 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

698 if((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& (
Bªks
 =ð
FLASH_BANK_BOTH
))

701 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

703 if(
¡©us
 =ð
HAL_OK
)

705 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

710  
¡©us
;

711 
	}
}

735 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

737 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

740 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

741 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

744 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

746 if(
¡©us
 =ð
HAL_OK
)

748 if(((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& ((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))) ||

749 (
WRPSeùÜ
 < 
OB_WRP_SECTOR_12
))

751 if(
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
)

754 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

759 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
WRPSeùÜ
;

765 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

769 if((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& (
Bªks
 =ð
FLASH_BANK_BOTH
))

772 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

774 if(
¡©us
 =ð
HAL_OK
)

776 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

782  
¡©us
;

783 
	}
}

796 
HAL_StusTy³Def
 
	$FLASH_OB_BoÙCÚfig
(
ušt8_t
 
BoÙCÚfig
)

798 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

801 
	`as£¹_·¿m
(
	`IS_OB_BOOT
(
BoÙCÚfig
));

804 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

806 if(
¡©us
 =ð
HAL_OK
)

809 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ð(~
FLASH_OPTCR_BFB2
);

810 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
BoÙCÚfig
;

813  
¡©us
;

814 
	}
}

836 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
)

838 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

840 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

843 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

845 if(
¡©us
 =ð
HAL_OK
)

847 if((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))

849 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk1
));

851 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk1
;

855 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

857 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk2
;

861 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

863 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

865 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

867 if(
¡©us
 =ð
HAL_OK
)

870 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk2
;

876  
¡©us
;

877 
	}
}

900 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
)

902 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

905 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

908 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

910 if(
¡©us
 =ð
HAL_OK
)

912 if((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))

914 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk1
));

916 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
SeùÜBªk1
);

921 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

922 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~
SeùÜBªk2
);

926 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

928 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

930 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

932 if(
¡©us
 =ð
HAL_OK
)

935 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~
SeùÜBªk2
);

941  
¡©us
;

943 
	}
}

947 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

948 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

949 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

950 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

951 
	$defšed
(
STM32F423xx
)

971 
	$FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
)

974 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

975 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

978 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

979 
FLASH
->
CR
 |ð
FLASH_CR_MER
;

980 
FLASH
->
CR
 |ð
FLASH_CR_STRT
 | ((
ušt32_t
)
VÞgeRªge
 <<8U);

981 
	}
}

1000 
	$FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
)

1002 
ušt32_t
 
tmp_psize
 = 0U;

1005 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
SeùÜ
));

1006 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

1008 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_1
)

1010 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

1012 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_2
)

1014 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

1016 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_3
)

1018 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

1022 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

1026 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

1027 
FLASH
->
CR
 |ð
tmp_psize
;

1028 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_SNB
);

1029 
FLASH
->
CR
 |ð
FLASH_CR_SER
 | (
SeùÜ
 << 
	`POSITION_VAL
(
FLASH_CR_SNB
));

1030 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

1031 
	}
}

1050 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

1052 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1055 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

1056 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

1059 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1061 if(
¡©us
 =ð
HAL_OK
)

1063 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
WRPSeùÜ
);

1066  
¡©us
;

1067 
	}
}

1086 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

1088 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1091 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

1092 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

1095 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1097 if(
¡©us
 =ð
HAL_OK
)

1099 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
WRPSeùÜ
;

1102  
¡©us
;

1103 
	}
}

1105 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

1107 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

1108 
defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

1109 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

1119 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜ
)

1121 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1124 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜ
));

1127 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1129 if(
¡©us
 =ð
HAL_OK
)

1131 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜ
;

1134  
¡©us
;

1135 
	}
}

1147 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜ
)

1149 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1152 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜ
));

1155 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1157 if(
¡©us
 =ð
HAL_OK
)

1159 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
SeùÜ
);

1162  
¡©us
;

1164 
	}
}

1166 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

1180 
HAL_StusTy³Def
 
	$FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
Lev–
)

1182 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1185 
	`as£¹_·¿m
(
	`IS_OB_RDP_LEVEL
(
Lev–
));

1188 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1190 if(
¡©us
 =ð
HAL_OK
)

1192 *(
__IO
 
ušt8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
Lev–
;

1195  
¡©us
;

1196 
	}
}

1214 
HAL_StusTy³Def
 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
Iwdg
, ušt8_ˆ
StÝ
, ušt8_ˆ
Stdby
)

1216 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

1217 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1220 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
Iwdg
));

1221 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
StÝ
));

1222 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
Stdby
));

1225 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1227 if(
¡©us
 =ð
HAL_OK
)

1230 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1233 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
Iwdg
 | (ušt8_t)(
Stdby
 | (ušt8_t)(
StÝ
 | ((ušt8_t)
ÝtiÚtmp
)));

1236  
¡©us
;

1237 
	}
}

1249 
HAL_StusTy³Def
 
	$FLASH_OB_BOR_Lev–CÚfig
(
ušt8_t
 
Lev–
)

1252 
	`as£¹_·¿m
(
	`IS_OB_BOR_LEVEL
(
Lev–
));

1255 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ð(~
FLASH_OPTCR_BOR_LEV
);

1256 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
Lev–
;

1258  
HAL_OK
;

1260 
	}
}

1267 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

1270  ((
ušt8_t
)(
FLASH
->
OPTCR
 & 0xE0));

1271 
	}
}

1277 
ušt16_t
 
	$FLASH_OB_G‘WRP
()

1280  (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1281 
	}
}

1291 
ušt8_t
 
	$FLASH_OB_G‘RDP
()

1293 
ušt8_t
 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1295 if((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è=ð(ušt8_t)
OB_RDP_LEVEL_2
))

1297 
»ad¡©us
 = 
OB_RDP_LEVEL_2
;

1299 if((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è=ð(ušt8_t)
OB_RDP_LEVEL_1
))

1301 
»ad¡©us
 = 
OB_RDP_LEVEL_1
;

1305 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1308  
»ad¡©us
;

1309 
	}
}

1319 
ušt8_t
 
	$FLASH_OB_G‘BOR
()

1322  (
ušt8_t
)(*(
__IO
 ušt8_ˆ*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1323 
	}
}

1329 
	$FLASH_FlushCaches
()

1332 if(
	`READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_ICEN
)!ð
RESET
)

1335 
	`__HAL_FLASH_INSTRUCTION_CACHE_DISABLE
();

1337 
	`__HAL_FLASH_INSTRUCTION_CACHE_RESET
();

1339 
	`__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
();

1343 if(
	`READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_DCEN
è!ð
RESET
)

1346 
	`__HAL_FLASH_DATA_CACHE_DISABLE
();

1348 
	`__HAL_FLASH_DATA_CACHE_RESET
();

1350 
	`__HAL_FLASH_DATA_CACHE_ENABLE
();

1352 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c

67 
	~"¡m32f4xx_h®.h
"

77 #ifdeà
HAL_FLASH_MODULE_ENABLED


78 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

79 
defšed
(
STM32F412Rx
è|| 
	$defšed
(
STM32F412Cx
)

114 
__RAM_FUNC
 
	$HAL_FLASHEx_StÝFÏshIÁ”çûClk
()

117 
	`__HAL_RCC_PWR_CLK_ENABLE
();

119 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

121  
HAL_OK
;

122 
	}
}

131 
__RAM_FUNC
 
	$HAL_FLASHEx_S¹FÏshIÁ”çûClk
()

134 
	`__HAL_RCC_PWR_CLK_ENABLE
();

136 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

138  
HAL_OK
;

139 
	}
}

148 
__RAM_FUNC
 
	$HAL_FLASHEx_EÇbËFÏshSË•Mode
()

151 
	`__HAL_RCC_PWR_CLK_ENABLE
();

153 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

155  
HAL_OK
;

156 
	}
}

165 
__RAM_FUNC
 
	$HAL_FLASHEx_Di§bËFÏshSË•Mode
()

168 
	`__HAL_RCC_PWR_CLK_ENABLE
();

170 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

172  
HAL_OK
;

173 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c

126 
	~"¡m32f4xx_h®.h
"

137 #ifdeà
HAL_GPIO_MODULE_ENABLED


144 
	#GPIO_MODE
 0x00000003U

	)

145 
	#EXTI_MODE
 0x10000000U

	)

146 
	#GPIO_MODE_IT
 0x00010000U

	)

147 
	#GPIO_MODE_EVT
 0x00020000U

	)

148 
	#RISING_EDGE
 0x00100000U

	)

149 
	#FALLING_EDGE
 0x00200000U

	)

150 
	#GPIO_OUTPUT_TYPE
 0x00000010U

	)

152 
	#GPIO_NUMBER
 16U

	)

189 
	$HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
)

191 
ušt32_t
 
pos™iÚ
;

192 
ušt32_t
 
iÝos™iÚ
 = 0x00U;

193 
ušt32_t
 
iocu¼’t
 = 0x00U;

194 
ušt32_t
 
‹mp
 = 0x00U;

197 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

198 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™
->
Pš
));

199 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™
->
Mode
));

200 
	`as£¹_·¿m
(
	`IS_GPIO_PULL
(
GPIO_In™
->
PuÎ
));

203 
pos™iÚ
 = 0U;…os™iÚ < 
GPIO_NUMBER
;…osition++)

206 
iÝos™iÚ
 = 0x01U << 
pos™iÚ
;

208 
iocu¼’t
 = (
ušt32_t
)(
GPIO_In™
->
Pš
è& 
iÝos™iÚ
;

210 if(
iocu¼’t
 =ð
iÝos™iÚ
)

214 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_AF_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

217 
	`as£¹_·¿m
(
	`IS_GPIO_AF
(
GPIO_In™
->
AÉ”Ç‹
));

219 
‹mp
 = 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U];

220 
‹mp
 &ð~(0xFU << ((
ušt32_t
)(
pos™iÚ
 & 0x07U) * 4U)) ;

221 
‹mp
 |ð((
ušt32_t
)(
GPIO_In™
->
AÉ”Ç‹
è<< (((ušt32_t)
pos™iÚ
 & 0x07U) * 4U));

222 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U] = 
‹mp
;

226 
‹mp
 = 
GPIOx
->
MODER
;

227 
‹mp
 &ð~(
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2U));

228 
‹mp
 |ð((
GPIO_In™
->
Mode
 & 
GPIO_MODE
è<< (
pos™iÚ
 * 2U));

229 
GPIOx
->
MODER
 = 
‹mp
;

232 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_PP
) ||

233 (
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_OD
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

236 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

238 
‹mp
 = 
GPIOx
->
OSPEEDR
;

239 
‹mp
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2U));

240 
‹mp
 |ð(
GPIO_In™
->
S³ed
 << (
pos™iÚ
 * 2U));

241 
GPIOx
->
OSPEEDR
 = 
‹mp
;

244 
‹mp
 = 
GPIOx
->
OTYPER
;

245 
‹mp
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

246 
‹mp
 |ð(((
GPIO_In™
->
Mode
 & 
GPIO_OUTPUT_TYPE
è>> 4Uè<< 
pos™iÚ
);

247 
GPIOx
->
OTYPER
 = 
‹mp
;

251 
‹mp
 = 
GPIOx
->
PUPDR
;

252 
‹mp
 &ð~(
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2U));

253 
‹mp
 |ð((
GPIO_In™
->
PuÎ
è<< (
pos™iÚ
 * 2U));

254 
GPIOx
->
PUPDR
 = 
‹mp
;

258 if((
GPIO_In™
->
Mode
 & 
EXTI_MODE
) == EXTI_MODE)

261 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

263 
‹mp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U];

264 
‹mp
 &ð~(0x0FU << (4U * (
pos™iÚ
 & 0x03U)));

265 
‹mp
 |ð((
ušt32_t
)(
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4U * (
pos™iÚ
 & 0x03U)));

266 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U] = 
‹mp
;

269 
‹mp
 = 
EXTI
->
IMR
;

270 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

271 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_IT
) == GPIO_MODE_IT)

273 
‹mp
 |ð
iocu¼’t
;

275 
EXTI
->
IMR
 = 
‹mp
;

277 
‹mp
 = 
EXTI
->
EMR
;

278 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

279 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_EVT
) == GPIO_MODE_EVT)

281 
‹mp
 |ð
iocu¼’t
;

283 
EXTI
->
EMR
 = 
‹mp
;

286 
‹mp
 = 
EXTI
->
RTSR
;

287 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

288 if((
GPIO_In™
->
Mode
 & 
RISING_EDGE
) == RISING_EDGE)

290 
‹mp
 |ð
iocu¼’t
;

292 
EXTI
->
RTSR
 = 
‹mp
;

294 
‹mp
 = 
EXTI
->
FTSR
;

295 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

296 if((
GPIO_In™
->
Mode
 & 
FALLING_EDGE
) == FALLING_EDGE)

298 
‹mp
 |ð
iocu¼’t
;

300 
EXTI
->
FTSR
 = 
‹mp
;

304 
	}
}

314 
	$HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
)

316 
ušt32_t
 
pos™iÚ
;

317 
ušt32_t
 
iÝos™iÚ
 = 0x00U;

318 
ušt32_t
 
iocu¼’t
 = 0x00U;

319 
ušt32_t
 
tmp
 = 0x00U;

322 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

325 
pos™iÚ
 = 0U;…os™iÚ < 
GPIO_NUMBER
;…osition++)

328 
iÝos™iÚ
 = 0x01U << 
pos™iÚ
;

330 
iocu¼’t
 = (
GPIO_Pš
è& 
iÝos™iÚ
;

332 if(
iocu¼’t
 =ð
iÝos™iÚ
)

336 
GPIOx
->
MODER
 &ð~(
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2U));

339 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U] &ð~(0xFU << ((
ušt32_t
)(position & 0x07U) * 4U)) ;

342 
GPIOx
->
OSPEEDR
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2U));

345 
GPIOx
->
OTYPER
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

348 
GPIOx
->
PUPDR
 &ð~(
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2U));

351 
tmp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U];

352 
tmp
 &ð(0x0FU << (4U * (
pos™iÚ
 & 0x03U)));

353 if(
tmp
 =ð((
ušt32_t
)(
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4U * (
pos™iÚ
 & 0x03U))))

356 
tmp
 = 0x0FU << (4U * (
pos™iÚ
 & 0x03U));

357 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U] &ð~
tmp
;

360 
EXTI
->
IMR
 &ð~((
ušt32_t
)
iocu¼’t
);

361 
EXTI
->
EMR
 &ð~((
ušt32_t
)
iocu¼’t
);

364 
EXTI
->
RTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

365 
EXTI
->
FTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

369 
	}
}

395 
GPIO_PšS‹
 
	$HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

397 
GPIO_PšS‹
 
b™¡©us
;

400 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

402 if((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
GPIO_PIN_RESET
)

404 
b™¡©us
 = 
GPIO_PIN_SET
;

408 
b™¡©us
 = 
GPIO_PIN_RESET
;

410  
b™¡©us
;

411 
	}
}

430 
	$HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
)

433 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

434 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_ACTION
(
PšS‹
));

436 if(
PšS‹
 !ð
GPIO_PIN_RESET
)

438 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

442 
GPIOx
->
BSRR
 = (
ušt32_t
)
GPIO_Pš
 << 16U;

444 
	}
}

453 
	$HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

456 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

458 
GPIOx
->
ODR
 ^ð
GPIO_Pš
;

459 
	}
}

472 
HAL_StusTy³Def
 
	$HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

474 
__IO
 
ušt32_t
 
tmp
 = 
GPIO_LCKR_LCKK
;

477 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

480 
tmp
 |ð
GPIO_Pš
;

482 
GPIOx
->
LCKR
 = 
tmp
;

484 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

486 
GPIOx
->
LCKR
 = 
tmp
;

488 
tmp
 = 
GPIOx
->
LCKR
;

490 if((
GPIOx
->
LCKR
 & 
GPIO_LCKR_LCKK
è!ð
RESET
)

492  
HAL_OK
;

496  
HAL_ERROR
;

498 
	}
}

505 
	$HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
)

508 if(
	`__HAL_GPIO_EXTI_GET_IT
(
GPIO_Pš
è!ð
RESET
)

510 
	`__HAL_GPIO_EXTI_CLEAR_IT
(
GPIO_Pš
);

511 
	`HAL_GPIO_EXTI_C®lback
(
GPIO_Pš
);

513 
	}
}

520 
__w—k
 
	$HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
)

523 
	`UNUSED
(
GPIO_Pš
);

527 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2c.c

234 
	~"¡m32f4xx_h®.h
"

245 #ifdeà
HAL_I2C_MODULE_ENABLED


252 
	#I2C_TIMEOUT_FLAG
 35U

	)

253 
	#I2C_TIMEOUT_BUSY_FLAG
 25U

	)

254 
	#I2C_NO_OPTION_FRAME
 0xFFFF0000U

	)

257 
	#I2C_STATE_MSK
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 | 
HAL_I2C_STATE_BUSY_RX
è& (~(ušt32_t)
HAL_I2C_STATE_READY
))è

	)

258 
	#I2C_STATE_NONE
 ((
ušt32_t
)(
HAL_I2C_MODE_NONE
)è

	)

259 
	#I2C_STATE_MASTER_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

260 
	#I2C_STATE_MASTER_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

261 
	#I2C_STATE_SLAVE_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

262 
	#I2C_STATE_SLAVE_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

275 
I2C_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

276 
I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

277 
I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

279 
I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
);

281 
HAL_StusTy³Def
 
I2C_Ma¡”Reque¡Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

282 
HAL_StusTy³Def
 
I2C_Ma¡”Reque¡R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

283 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

284 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

285 
HAL_StusTy³Def
 
I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

286 
HAL_StusTy³Def
 
I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

287 
HAL_StusTy³Def
 
I2C_Wa™OnTXEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

288 
HAL_StusTy³Def
 
I2C_Wa™OnBTFFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

289 
HAL_StusTy³Def
 
I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

290 
HAL_StusTy³Def
 
I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

291 
HAL_StusTy³Def
 
I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
);

294 
HAL_StusTy³Def
 
I2C_Ma¡”T¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
);

295 
HAL_StusTy³Def
 
I2C_Ma¡”T¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

296 
HAL_StusTy³Def
 
I2C_Ma¡”Reûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
);

297 
HAL_StusTy³Def
 
I2C_Ma¡”Reûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

298 
HAL_StusTy³Def
 
I2C_Ma¡”_SB
(
I2C_HªdËTy³Def
 *
hi2c
);

299 
HAL_StusTy³Def
 
I2C_Ma¡”_ADD10
(
I2C_HªdËTy³Def
 *
hi2c
);

300 
HAL_StusTy³Def
 
I2C_Ma¡”_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
);

302 
HAL_StusTy³Def
 
I2C_SÏveT¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
);

303 
HAL_StusTy³Def
 
I2C_SÏveT¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

304 
HAL_StusTy³Def
 
I2C_SÏveReûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
);

305 
HAL_StusTy³Def
 
I2C_SÏveReûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

306 
HAL_StusTy³Def
 
I2C_SÏve_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
);

307 
HAL_StusTy³Def
 
I2C_SÏve_STOPF
(
I2C_HªdËTy³Def
 *
hi2c
);

308 
HAL_StusTy³Def
 
I2C_SÏve_AF
(
I2C_HªdËTy³Def
 *
hi2c
);

356 
HAL_StusTy³Def
 
	$HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
)

358 
ušt32_t
 
äeq¿nge
 = 0U;

359 
ušt32_t
 
pþk1
 = 0U;

362 if(
hi2c
 =ð
NULL
)

364  
HAL_ERROR
;

368 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

369 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
hi2c
->
In™
.
ClockS³ed
));

370 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
hi2c
->
In™
.
DutyCyþe
));

371 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
hi2c
->
In™
.
OwnAdd»ss1
));

372 
	`as£¹_·¿m
(
	`IS_I2C_ADDRESSING_MODE
(
hi2c
->
In™
.
Add»ssšgMode
));

373 
	`as£¹_·¿m
(
	`IS_I2C_DUAL_ADDRESS
(
hi2c
->
In™
.
Du®Add»ssMode
));

374 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2
(
hi2c
->
In™
.
OwnAdd»ss2
));

375 
	`as£¹_·¿m
(
	`IS_I2C_GENERAL_CALL
(
hi2c
->
In™
.
G’”®C®lMode
));

376 
	`as£¹_·¿m
(
	`IS_I2C_NO_STRETCH
(
hi2c
->
In™
.
NoSŒ‘chMode
));

378 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_RESET
)

381 
hi2c
->
Lock
 = 
HAL_UNLOCKED
;

383 
	`HAL_I2C_M¥In™
(
hi2c
);

386 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

389 
	`__HAL_I2C_DISABLE
(
hi2c
);

392 
pþk1
 = 
	`HAL_RCC_G‘PCLK1F»q
();

395 
äeq¿nge
 = 
	`I2C_FREQRANGE
(
pþk1
);

399 
hi2c
->
In¡ªû
->
CR2
 = 
äeq¿nge
;

403 
hi2c
->
In¡ªû
->
TRISE
 = 
	`I2C_RISE_TIME
(
äeq¿nge
, hi2c->
In™
.
ClockS³ed
);

407 
hi2c
->
In¡ªû
->
CCR
 = 
	`I2C_SPEED
(
pþk1
, hi2c->
In™
.
ClockS³ed
, hi2c->In™.
DutyCyþe
);

411 
hi2c
->
In¡ªû
->
CR1
 = (hi2c->
In™
.
G’”®C®lMode
 | hi2c->In™.
NoSŒ‘chMode
);

415 
hi2c
->
In¡ªû
->
OAR1
 = (hi2c->
In™
.
Add»ssšgMode
 | hi2c->In™.
OwnAdd»ss1
);

419 
hi2c
->
In¡ªû
->
OAR2
 = (hi2c->
In™
.
Du®Add»ssMode
 | hi2c->In™.
OwnAdd»ss2
);

422 
	`__HAL_I2C_ENABLE
(
hi2c
);

424 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

425 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

426 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

427 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

429  
HAL_OK
;

430 
	}
}

438 
HAL_StusTy³Def
 
	$HAL_I2C_DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

441 if(
hi2c
 =ð
NULL
)

443  
HAL_ERROR
;

447 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

449 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

452 
	`__HAL_I2C_DISABLE
(
hi2c
);

455 
	`HAL_I2C_M¥DeIn™
(
hi2c
);

457 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

458 
hi2c
->
S‹
 = 
HAL_I2C_STATE_RESET
;

459 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

460 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

463 
	`__HAL_UNLOCK
(
hi2c
);

465  
HAL_OK
;

466 
	}
}

474 
__w—k
 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
)

477 
	`UNUSED
(
hi2c
);

481 
	}
}

489 
__w—k
 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

492 
	`UNUSED
(
hi2c
);

496 
	}
}

577 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

579 
ušt32_t
 
tick¡¬t
 = 0x00U;

582 
tick¡¬t
 = 
	`HAL_G‘Tick
();

584 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

587 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

589  
HAL_BUSY
;

593 
	`__HAL_LOCK
(
hi2c
);

596 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

599 
	`__HAL_I2C_ENABLE
(
hi2c
);

603 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

605 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

606 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

607 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

610 
hi2c
->
pBuffPŒ
 = 
pD©a
;

611 
hi2c
->
XãrCouÁ
 = 
Size
;

612 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

613 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

616 if(
	`I2C_Ma¡”Reque¡Wr™e
(
hi2c
, 
DevAdd»ss
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

618 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

621 
	`__HAL_UNLOCK
(
hi2c
);

622  
HAL_ERROR
;

627 
	`__HAL_UNLOCK
(
hi2c
);

628  
HAL_TIMEOUT
;

633 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

635 
hi2c
->
XãrSize
 > 0U)

638 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

640 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

643 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

644  
HAL_ERROR
;

648  
HAL_TIMEOUT
;

653 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

654 
hi2c
->
XãrCouÁ
--;

655 
hi2c
->
XãrSize
--;

657 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

660 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

661 
hi2c
->
XãrCouÁ
--;

662 
hi2c
->
XãrSize
--;

666 if(
	`I2C_Wa™OnBTFFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

668 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

671 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

672  
HAL_ERROR
;

676  
HAL_TIMEOUT
;

682 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

684 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

685 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

688 
	`__HAL_UNLOCK
(
hi2c
);

690  
HAL_OK
;

694  
HAL_BUSY
;

696 
	}
}

709 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

711 
ušt32_t
 
tick¡¬t
 = 0x00U;

714 
tick¡¬t
 = 
	`HAL_G‘Tick
();

716 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

719 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

721  
HAL_BUSY
;

725 
	`__HAL_LOCK
(
hi2c
);

728 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

731 
	`__HAL_I2C_ENABLE
(
hi2c
);

735 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

737 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

738 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

739 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

742 
hi2c
->
pBuffPŒ
 = 
pD©a
;

743 
hi2c
->
XãrCouÁ
 = 
Size
;

744 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

745 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

748 if(
	`I2C_Ma¡”Reque¡R—d
(
hi2c
, 
DevAdd»ss
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

750 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

753 
	`__HAL_UNLOCK
(
hi2c
);

754  
HAL_ERROR
;

759 
	`__HAL_UNLOCK
(
hi2c
);

760  
HAL_TIMEOUT
;

764 if(
hi2c
->
XãrSize
 == 0U)

767 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

770 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

772 if(
hi2c
->
XãrSize
 == 1U)

775 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

778 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

781 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

783 if(
hi2c
->
XãrSize
 == 2U)

786 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

789 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

792 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

797 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

800 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

803 
hi2c
->
XãrSize
 > 0U)

805 if(
hi2c
->
XãrSize
 <= 3U)

808 if(
hi2c
->
XãrSize
 == 1U)

811 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

813 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

815  
HAL_TIMEOUT
;

819  
HAL_ERROR
;

824 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

825 
hi2c
->
XãrSize
--;

826 
hi2c
->
XãrCouÁ
--;

829 if(
hi2c
->
XãrSize
 == 2U)

832 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

834  
HAL_TIMEOUT
;

838 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

841 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

842 
hi2c
->
XãrSize
--;

843 
hi2c
->
XãrCouÁ
--;

846 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

847 
hi2c
->
XãrSize
--;

848 
hi2c
->
XãrCouÁ
--;

854 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

856  
HAL_TIMEOUT
;

860 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

863 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

864 
hi2c
->
XãrSize
--;

865 
hi2c
->
XãrCouÁ
--;

868 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

870  
HAL_TIMEOUT
;

874 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

877 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

878 
hi2c
->
XãrSize
--;

879 
hi2c
->
XãrCouÁ
--;

882 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

883 
hi2c
->
XãrSize
--;

884 
hi2c
->
XãrCouÁ
--;

890 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

892 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

894  
HAL_TIMEOUT
;

898  
HAL_ERROR
;

903 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

904 
hi2c
->
XãrSize
--;

905 
hi2c
->
XãrCouÁ
--;

907 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

910 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

911 
hi2c
->
XãrSize
--;

912 
hi2c
->
XãrCouÁ
--;

917 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

918 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

921 
	`__HAL_UNLOCK
(
hi2c
);

923  
HAL_OK
;

927  
HAL_BUSY
;

929 
	}
}

940 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

942 
ušt32_t
 
tick¡¬t
 = 0x00U;

945 
tick¡¬t
 = 
	`HAL_G‘Tick
();

947 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

949 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

951  
HAL_ERROR
;

955 
	`__HAL_LOCK
(
hi2c
);

958 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

961 
	`__HAL_I2C_ENABLE
(
hi2c
);

965 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

967 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

968 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

969 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

972 
hi2c
->
pBuffPŒ
 = 
pD©a
;

973 
hi2c
->
XãrCouÁ
 = 
Size
;

974 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

975 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

978 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

981 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

983  
HAL_TIMEOUT
;

987 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

990 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

993 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

995  
HAL_TIMEOUT
;

999 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1002 
hi2c
->
XãrSize
 > 0U)

1005 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1008 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1010 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1012  
HAL_ERROR
;

1016  
HAL_TIMEOUT
;

1021 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

1022 
hi2c
->
XãrCouÁ
--;

1023 
hi2c
->
XãrSize
--;

1025 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

1028 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

1029 
hi2c
->
XãrCouÁ
--;

1030 
hi2c
->
XãrSize
--;

1035 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_AF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1037  
HAL_TIMEOUT
;

1041 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

1044 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1046 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1047 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1050 
	`__HAL_UNLOCK
(
hi2c
);

1052  
HAL_OK
;

1056  
HAL_BUSY
;

1058 
	}
}

1069 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

1071 
ušt32_t
 
tick¡¬t
 = 0x00U;

1074 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1076 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1078 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1080  
HAL_ERROR
;

1084 
	`__HAL_LOCK
(
hi2c
);

1087 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1090 
	`__HAL_I2C_ENABLE
(
hi2c
);

1094 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1096 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1097 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1098 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1101 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1102 
hi2c
->
XãrCouÁ
 = 
Size
;

1103 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1104 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1107 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1110 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1112  
HAL_TIMEOUT
;

1116 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1118 
hi2c
->
XãrSize
 > 0U)

1121 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1124 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1126 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

1128  
HAL_TIMEOUT
;

1132  
HAL_ERROR
;

1137 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

1138 
hi2c
->
XãrSize
--;

1139 
hi2c
->
XãrCouÁ
--;

1141 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (
Size
 != 0U))

1144 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

1145 
hi2c
->
XãrSize
--;

1146 
hi2c
->
XãrCouÁ
--;

1151 if(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1154 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1156 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1158  
HAL_ERROR
;

1162  
HAL_TIMEOUT
;

1167 
	`__HAL_I2C_CLEAR_STOPFLAG
(
hi2c
);

1170 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1172 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1173 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1176 
	`__HAL_UNLOCK
(
hi2c
);

1178  
HAL_OK
;

1182  
HAL_BUSY
;

1184 
	}
}

1196 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1198 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1200 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1203 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1206 if(
couÁ
-- == 0U)

1208 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1209 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1212 
	`__HAL_UNLOCK
(
hi2c
);

1214  
HAL_TIMEOUT
;

1217 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1220 
	`__HAL_LOCK
(
hi2c
);

1223 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1226 
	`__HAL_I2C_ENABLE
(
hi2c
);

1230 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1232 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1233 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1234 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1237 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1238 
hi2c
->
XãrCouÁ
 = 
Size
;

1239 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1240 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1241 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1244 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1247 
	`__HAL_UNLOCK
(
hi2c
);

1253 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1255  
HAL_OK
;

1259  
HAL_BUSY
;

1261 
	}
}

1273 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1275 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1277 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1280 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1283 if(
couÁ
-- == 0U)

1285 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1286 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1289 
	`__HAL_UNLOCK
(
hi2c
);

1291  
HAL_TIMEOUT
;

1294 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1297 
	`__HAL_LOCK
(
hi2c
);

1300 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1303 
	`__HAL_I2C_ENABLE
(
hi2c
);

1307 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1309 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1310 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1311 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1314 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1315 
hi2c
->
XãrCouÁ
 = 
Size
;

1316 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1317 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1318 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1321 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1324 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1327 
	`__HAL_UNLOCK
(
hi2c
);

1334 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1336  
HAL_OK
;

1340  
HAL_BUSY
;

1342 
	}
}

1356 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

1358 
__IO
 
ušt32_t
 
P»v_S‹
 = 0x00U;

1359 
__IO
 
ušt32_t
 
couÁ
 = 0x00U;

1362 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1364 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1367 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
))

1370 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1373 if(
couÁ
-- == 0U)

1375 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1376 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1379 
	`__HAL_UNLOCK
(
hi2c
);

1381  
HAL_TIMEOUT
;

1384 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1388 
	`__HAL_LOCK
(
hi2c
);

1391 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1394 
	`__HAL_I2C_ENABLE
(
hi2c
);

1398 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1400 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1401 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1402 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1405 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1406 
hi2c
->
XãrCouÁ
 = 
Size
;

1407 
hi2c
->
XãrO±iÚs
 = XferOptions;

1408 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1409 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1411 
P»v_S‹
 = 
hi2c
->
P»viousS‹
;

1414 if((
P»v_S‹
 =ð
I2C_STATE_MASTER_BUSY_RX
è|| (P»v_S‹ =ð
I2C_STATE_NONE
))

1417 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
))

1420 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1425 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1430 
	`__HAL_UNLOCK
(
hi2c
);

1437 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1439  
HAL_OK
;

1443  
HAL_BUSY
;

1445 
	}
}

1459 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

1461 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1464 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1466 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1469 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
))

1472 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1475 if(
couÁ
-- == 0U)

1477 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1478 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1481 
	`__HAL_UNLOCK
(
hi2c
);

1483  
HAL_TIMEOUT
;

1486 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1490 
	`__HAL_LOCK
(
hi2c
);

1493 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1496 
	`__HAL_I2C_ENABLE
(
hi2c
);

1500 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1502 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1503 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1504 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1507 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1508 
hi2c
->
XãrCouÁ
 = 
Size
;

1509 
hi2c
->
XãrO±iÚs
 = XferOptions;

1510 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1511 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1513 if((
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
è|| (hi2c->P»viousS‹ =ð
I2C_STATE_NONE
))

1516 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
è|| (XãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

1519 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1522 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1524 if(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
)

1527 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1530 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1535 
	`__HAL_UNLOCK
(
hi2c
);

1542 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1544  
HAL_OK
;

1548  
HAL_BUSY
;

1550 
	}
}

1560 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1562 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1564 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1566 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1568  
HAL_ERROR
;

1572 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1575 if(
couÁ
-- == 0U)

1577 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1578 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1581 
	`__HAL_UNLOCK
(
hi2c
);

1583  
HAL_TIMEOUT
;

1586 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1589 
	`__HAL_LOCK
(
hi2c
);

1592 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1595 
	`__HAL_I2C_ENABLE
(
hi2c
);

1599 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1601 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1602 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1603 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1606 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1607 
hi2c
->
XãrCouÁ
 = 
Size
;

1608 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1609 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1612 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1615 
	`__HAL_UNLOCK
(
hi2c
);

1622 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1624  
HAL_OK
;

1628  
HAL_BUSY
;

1630 
	}
}

1640 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1642 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1644 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1646 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1648  
HAL_ERROR
;

1652 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1655 if(
couÁ
-- == 0U)

1657 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1658 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1661 
	`__HAL_UNLOCK
(
hi2c
);

1663  
HAL_TIMEOUT
;

1666 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1669 
	`__HAL_LOCK
(
hi2c
);

1672 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1675 
	`__HAL_I2C_ENABLE
(
hi2c
);

1679 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1681 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1682 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1683 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1686 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1687 
hi2c
->
XãrSize
 = 
Size
;

1688 
hi2c
->
XãrCouÁ
 = 
Size
;

1689 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1692 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1695 
	`__HAL_UNLOCK
(
hi2c
);

1702 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1704  
HAL_OK
;

1708  
HAL_BUSY
;

1710 
	}
}

1722 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

1725 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1727 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

1729 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1731  
HAL_ERROR
;

1735 
	`__HAL_LOCK
(
hi2c
);

1738 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1741 
	`__HAL_I2C_ENABLE
(
hi2c
);

1745 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1747 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX_LISTEN
;

1748 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1749 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1752 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1753 
hi2c
->
XãrCouÁ
 = 
Size
;

1754 
hi2c
->
XãrO±iÚs
 = XferOptions;

1755 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1758 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1761 
	`__HAL_UNLOCK
(
hi2c
);

1768 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1770  
HAL_OK
;

1774  
HAL_BUSY
;

1776 
	}
}

1788 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

1791 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1793 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

1795 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1797  
HAL_ERROR
;

1801 
	`__HAL_LOCK
(
hi2c
);

1804 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1807 
	`__HAL_I2C_ENABLE
(
hi2c
);

1811 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1813 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX_LISTEN
;

1814 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1815 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1818 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1819 
hi2c
->
XãrCouÁ
 = 
Size
;

1820 
hi2c
->
XãrO±iÚs
 = XferOptions;

1821 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1824 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1827 
	`__HAL_UNLOCK
(
hi2c
);

1834 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1836  
HAL_OK
;

1840  
HAL_BUSY
;

1842 
	}
}

1850 
HAL_StusTy³Def
 
	$HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

1852 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1854 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

1857 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1860 
	`__HAL_I2C_ENABLE
(
hi2c
);

1864 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1867 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

1869  
HAL_OK
;

1873  
HAL_BUSY
;

1875 
	}
}

1883 
HAL_StusTy³Def
 
	$HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

1886 
ušt32_t
 
tmp
;

1889 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

1891 
tmp
 = (
ušt32_t
)(
hi2c
->
S‹
è& 
I2C_STATE_MSK
;

1892 
hi2c
->
P»viousS‹
 = 
tmp
 | (
ušt32_t
)(hi2c->
Mode
);

1893 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1894 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1897 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1900 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

1902  
HAL_OK
;

1906  
HAL_BUSY
;

1908 
	}
}

1920 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1922 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1924 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1927 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1930 if(
couÁ
-- == 0U)

1932 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1933 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1936 
	`__HAL_UNLOCK
(
hi2c
);

1938  
HAL_TIMEOUT
;

1941 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1944 
	`__HAL_LOCK
(
hi2c
);

1947 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1950 
	`__HAL_I2C_ENABLE
(
hi2c
);

1954 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1956 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1957 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1958 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1961 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1962 
hi2c
->
XãrCouÁ
 = 
Size
;

1963 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1964 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1965 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1967 if(
hi2c
->
XãrSize
 > 0U)

1970 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

1973 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1976 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1977 
hi2c
->
hdm©x
->
XãrM1C¶tC®lback
 = 
NULL
;

1978 
hi2c
->
hdm©x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

1979 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1982 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, hi2c->
XãrSize
);

1985 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1988 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1991 
	`__HAL_UNLOCK
(
hi2c
);

1998 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2001 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2006 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2009 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2012 
	`__HAL_UNLOCK
(
hi2c
);

2019 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2022  
HAL_OK
;

2026  
HAL_BUSY
;

2028 
	}
}

2040 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2042 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2044 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2047 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2050 if(
couÁ
-- == 0U)

2052 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2053 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2056 
	`__HAL_UNLOCK
(
hi2c
);

2058  
HAL_TIMEOUT
;

2061 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2064 
	`__HAL_LOCK
(
hi2c
);

2067 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2070 
	`__HAL_I2C_ENABLE
(
hi2c
);

2074 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2076 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2077 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

2078 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2081 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2082 
hi2c
->
XãrCouÁ
 = 
Size
;

2083 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2084 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2085 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2087 if(
hi2c
->
XãrSize
 > 0U)

2090 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2093 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2096 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2097 
hi2c
->
hdm¬x
->
XãrM1C¶tC®lback
 = 
NULL
;

2098 
hi2c
->
hdm¬x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

2099 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2102 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

2105 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2108 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2111 
	`__HAL_UNLOCK
(
hi2c
);

2118 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2121 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2126 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2129 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2132 
	`__HAL_UNLOCK
(
hi2c
);

2139 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2142  
HAL_OK
;

2146  
HAL_BUSY
;

2148 
	}
}

2159 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
)

2162 
	`UNUSED
(
DevAdd»ss
);

2165 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MASTER
)

2168 
	`__HAL_LOCK
(
hi2c
);

2170 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2171 
hi2c
->
S‹
 = 
HAL_I2C_STATE_ABORT
;

2174 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2177 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2179 
hi2c
->
XãrCouÁ
 = 0U;

2182 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2185 
	`__HAL_UNLOCK
(
hi2c
);

2188 
	`I2C_ITE¼Ü
(
hi2c
);

2190  
HAL_OK
;

2196  
HAL_ERROR
;

2198 
	}
}

2208 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

2210 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2212 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2214 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2216  
HAL_ERROR
;

2220 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2223 if(
couÁ
-- == 0U)

2225 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2226 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2229 
	`__HAL_UNLOCK
(
hi2c
);

2231  
HAL_TIMEOUT
;

2234 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2237 
	`__HAL_LOCK
(
hi2c
);

2240 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2243 
	`__HAL_I2C_ENABLE
(
hi2c
);

2247 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2249 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2250 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2251 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2254 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2255 
hi2c
->
XãrCouÁ
 = 
Size
;

2256 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2257 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2260 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2263 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2266 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2267 
hi2c
->
hdm©x
->
XãrM1C¶tC®lback
 = 
NULL
;

2268 
hi2c
->
hdm©x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

2269 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2272 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, hi2c->
XãrSize
);

2275 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2278 
	`__HAL_UNLOCK
(
hi2c
);

2284 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2287 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2289  
HAL_OK
;

2293  
HAL_BUSY
;

2295 
	}
}

2305 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

2307 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2309 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2311 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2313  
HAL_ERROR
;

2317 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2320 if(
couÁ
-- == 0U)

2322 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2323 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2326 
	`__HAL_UNLOCK
(
hi2c
);

2328  
HAL_TIMEOUT
;

2331 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2334 
	`__HAL_LOCK
(
hi2c
);

2337 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2340 
	`__HAL_I2C_ENABLE
(
hi2c
);

2344 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2346 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2347 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2348 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2351 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2352 
hi2c
->
XãrCouÁ
 = 
Size
;

2353 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2354 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2357 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2360 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2363 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2364 
hi2c
->
hdm¬x
->
XãrM1C¶tC®lback
 = 
NULL
;

2365 
hi2c
->
hdm¬x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

2366 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2369 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

2372 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2375 
	`__HAL_UNLOCK
(
hi2c
);

2381 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2384 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2386  
HAL_OK
;

2390  
HAL_BUSY
;

2392 
	}
}

2405 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

2407 
ušt32_t
 
tick¡¬t
 = 0x00U;

2410 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2413 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2415 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2418 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2420  
HAL_BUSY
;

2424 
	`__HAL_LOCK
(
hi2c
);

2427 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2430 
	`__HAL_I2C_ENABLE
(
hi2c
);

2434 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2436 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2437 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2438 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2441 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2442 
hi2c
->
XãrCouÁ
 = 
Size
;

2443 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2444 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2447 if(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2449 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2452 
	`__HAL_UNLOCK
(
hi2c
);

2453  
HAL_ERROR
;

2458 
	`__HAL_UNLOCK
(
hi2c
);

2459  
HAL_TIMEOUT
;

2463 
hi2c
->
XãrSize
 > 0U)

2466 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2468 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2471 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2472  
HAL_ERROR
;

2476  
HAL_TIMEOUT
;

2481 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2482 
hi2c
->
XãrSize
--;

2483 
hi2c
->
XãrCouÁ
--;

2485 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

2488 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2489 
hi2c
->
XãrSize
--;

2490 
hi2c
->
XãrCouÁ
--;

2495 if(
	`I2C_Wa™OnBTFFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2497 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2500 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2501  
HAL_ERROR
;

2505  
HAL_TIMEOUT
;

2510 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2512 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2513 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2516 
	`__HAL_UNLOCK
(
hi2c
);

2518  
HAL_OK
;

2522  
HAL_BUSY
;

2524 
	}
}

2538 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

2540 
ušt32_t
 
tick¡¬t
 = 0x00U;

2543 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2546 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2548 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2551 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2553  
HAL_BUSY
;

2557 
	`__HAL_LOCK
(
hi2c
);

2560 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2563 
	`__HAL_I2C_ENABLE
(
hi2c
);

2567 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2569 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2570 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2571 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2574 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2575 
hi2c
->
XãrCouÁ
 = 
Size
;

2576 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2577 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2580 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2582 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2585 
	`__HAL_UNLOCK
(
hi2c
);

2586  
HAL_ERROR
;

2591 
	`__HAL_UNLOCK
(
hi2c
);

2592  
HAL_TIMEOUT
;

2596 if(
hi2c
->
XãrSize
 == 0U)

2599 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2602 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2604 if(
hi2c
->
XãrSize
 == 1U)

2607 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2610 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2613 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2615 if(
hi2c
->
XãrSize
 == 2U)

2618 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2621 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

2624 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2629 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2632 
hi2c
->
XãrSize
 > 0U)

2634 if(
hi2c
->
XãrSize
 <= 3U)

2637 if(
hi2c
->
XãrSize
== 1U)

2640 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2642 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

2644  
HAL_TIMEOUT
;

2648  
HAL_ERROR
;

2653 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2654 
hi2c
->
XãrSize
--;

2655 
hi2c
->
XãrCouÁ
--;

2658 if(
hi2c
->
XãrSize
 == 2U)

2661 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2663  
HAL_TIMEOUT
;

2667 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2670 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2671 
hi2c
->
XãrSize
--;

2672 
hi2c
->
XãrCouÁ
--;

2675 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2676 
hi2c
->
XãrSize
--;

2677 
hi2c
->
XãrCouÁ
--;

2683 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2685  
HAL_TIMEOUT
;

2689 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2692 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2693 
hi2c
->
XãrSize
--;

2694 
hi2c
->
XãrCouÁ
--;

2697 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2699  
HAL_TIMEOUT
;

2703 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2706 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2707 
hi2c
->
XãrSize
--;

2708 
hi2c
->
XãrCouÁ
--;

2711 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2712 
hi2c
->
XãrSize
--;

2713 
hi2c
->
XãrCouÁ
--;

2719 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2721 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

2723  
HAL_TIMEOUT
;

2727  
HAL_ERROR
;

2732 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2733 
hi2c
->
XãrSize
--;

2734 
hi2c
->
XãrCouÁ
--;

2736 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

2739 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2740 
hi2c
->
XãrSize
--;

2741 
hi2c
->
XãrCouÁ
--;

2746 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2747 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2750 
	`__HAL_UNLOCK
(
hi2c
);

2752  
HAL_OK
;

2756  
HAL_BUSY
;

2758 
	}
}

2771 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2773 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2776 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2778 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2781 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2784 if(
couÁ
-- == 0U)

2786 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2787 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2790 
	`__HAL_UNLOCK
(
hi2c
);

2792  
HAL_TIMEOUT
;

2795 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2798 
	`__HAL_LOCK
(
hi2c
);

2801 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2804 
	`__HAL_I2C_ENABLE
(
hi2c
);

2808 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2810 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2811 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2812 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2815 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2816 
hi2c
->
XãrSize
 = 
Size
;

2817 
hi2c
->
XãrCouÁ
 = 
Size
;

2818 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2819 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2820 
hi2c
->
Memadd»ss
 = 
MemAdd»ss
;

2821 
hi2c
->
MemaddSize
 = 
MemAddSize
;

2822 
hi2c
->
Ev’tCouÁ
 = 0U;

2825 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2828 
	`__HAL_UNLOCK
(
hi2c
);

2835 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2837  
HAL_OK
;

2841  
HAL_BUSY
;

2843 
	}
}

2856 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2858 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2861 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2863 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2866 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2869 if(
couÁ
-- == 0U)

2871 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2872 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2875 
	`__HAL_UNLOCK
(
hi2c
);

2877  
HAL_TIMEOUT
;

2880 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2883 
	`__HAL_LOCK
(
hi2c
);

2886 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2889 
	`__HAL_I2C_ENABLE
(
hi2c
);

2893 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2895 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2896 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2897 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2900 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2901 
hi2c
->
XãrSize
 = 
Size
;

2902 
hi2c
->
XãrCouÁ
 = 
Size
;

2903 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2904 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2905 
hi2c
->
Memadd»ss
 = 
MemAdd»ss
;

2906 
hi2c
->
MemaddSize
 = 
MemAddSize
;

2907 
hi2c
->
Ev’tCouÁ
 = 0U;

2910 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2913 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2916 
	`__HAL_UNLOCK
(
hi2c
);

2918 if(
hi2c
->
XãrSize
 > 0U)

2925 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2927  
HAL_OK
;

2931  
HAL_BUSY
;

2933 
	}
}

2946 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2948 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2950 
ušt32_t
 
tick¡¬t
 = 0x00U;

2953 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2956 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2958 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2961 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2964 if(
couÁ
-- == 0U)

2966 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2967 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2970 
	`__HAL_UNLOCK
(
hi2c
);

2972  
HAL_TIMEOUT
;

2975 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2978 
	`__HAL_LOCK
(
hi2c
);

2981 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2984 
	`__HAL_I2C_ENABLE
(
hi2c
);

2988 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2990 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2991 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2992 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2995 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2996 
hi2c
->
XãrSize
 = 
Size
;

2997 
hi2c
->
XãrCouÁ
 = 
Size
;

2998 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3000 if(
hi2c
->
XãrSize
 > 0U)

3003 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

3006 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

3009 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

3010 
hi2c
->
hdm©x
->
XãrM1C¶tC®lback
 = 
NULL
;

3011 
hi2c
->
hdm©x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

3012 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

3015 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, hi2c->
XãrSize
);

3018 if(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3020 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3023 
	`__HAL_UNLOCK
(
hi2c
);

3024  
HAL_ERROR
;

3029 
	`__HAL_UNLOCK
(
hi2c
);

3030  
HAL_TIMEOUT
;

3035 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3038 
	`__HAL_UNLOCK
(
hi2c
);

3044 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_ERR
);

3047 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

3049  
HAL_OK
;

3053  
HAL_BUSY
;

3055 
	}
}

3068 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

3070 
ušt32_t
 
tick¡¬t
 = 0x00U;

3071 
__IO
 
ušt32_t
 
couÁ
 = 0U;

3074 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3077 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

3079 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

3082 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

3085 if(
couÁ
-- == 0U)

3087 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3088 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

3091 
	`__HAL_UNLOCK
(
hi2c
);

3093  
HAL_TIMEOUT
;

3096 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

3099 
	`__HAL_LOCK
(
hi2c
);

3102 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

3105 
	`__HAL_I2C_ENABLE
(
hi2c
);

3109 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

3111 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

3112 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

3113 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

3116 
hi2c
->
pBuffPŒ
 = 
pD©a
;

3117 
hi2c
->
XãrCouÁ
 = 
Size
;

3118 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3119 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

3121 if(
hi2c
->
XãrSize
 > 0U)

3124 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

3127 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

3130 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

3131 
hi2c
->
hdm¬x
->
XãrM1C¶tC®lback
 = 
NULL
;

3132 
hi2c
->
hdm¬x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

3133 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

3136 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

3139 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3141 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3144 
	`__HAL_UNLOCK
(
hi2c
);

3145  
HAL_ERROR
;

3150 
	`__HAL_UNLOCK
(
hi2c
);

3151  
HAL_TIMEOUT
;

3155 if(
Size
 == 1U)

3158 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3163 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

3167 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3170 
	`__HAL_UNLOCK
(
hi2c
);

3176 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_ERR
);

3179 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

3184 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3186 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3189 
	`__HAL_UNLOCK
(
hi2c
);

3190  
HAL_ERROR
;

3195 
	`__HAL_UNLOCK
(
hi2c
);

3196  
HAL_TIMEOUT
;

3201 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3204 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3206 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3209 
	`__HAL_UNLOCK
(
hi2c
);

3212  
HAL_OK
;

3216  
HAL_BUSY
;

3218 
	}
}

3230 
HAL_StusTy³Def
 
	$HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
)

3232 
ušt32_t
 
tick¡¬t
 = 0U, 
tmp1
 = 0U, 
tmp2
 = 0U, 
tmp3
 = 0U, 
I2C_TrŸls
 = 1U;

3235 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3237 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

3240 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3242  
HAL_BUSY
;

3246 
	`__HAL_LOCK
(
hi2c
);

3249 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

3252 
	`__HAL_I2C_ENABLE
(
hi2c
);

3256 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

3258 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

3259 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

3260 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3265 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3268 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

3270  
HAL_TIMEOUT
;

3274 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

3278 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3280 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3281 
tmp2
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3282 
tmp3
 = 
hi2c
->
S‹
;

3283 (
tmp1
 =ð
RESET
è&& (
tmp2
 =ðRESETè&& (
tmp3
 !ð
HAL_I2C_STATE_TIMEOUT
))

3285 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3287 
hi2c
->
S‹
 = 
HAL_I2C_STATE_TIMEOUT
;

3289 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3290 
tmp2
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3291 
tmp3
 = 
hi2c
->
S‹
;

3294 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3297 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
è=ð
SET
)

3300 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3303 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3306 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3308  
HAL_TIMEOUT
;

3311 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3314 
	`__HAL_UNLOCK
(
hi2c
);

3316  
HAL_OK
;

3321 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3324 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3327 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3329  
HAL_TIMEOUT
;

3332 }
I2C_TrŸls
++ < 
TrŸls
);

3334 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3337 
	`__HAL_UNLOCK
(
hi2c
);

3339  
HAL_ERROR
;

3343  
HAL_BUSY
;

3345 
	}
}

3353 
	$HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

3355 
ušt32_t
 
¤2™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
SR2
);

3356 
ušt32_t
 
¤1™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
SR1
);

3357 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR2
);

3359 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

3362 if((
Cu¼’tMode
 =ð
HAL_I2C_MODE_MASTER
è|| (Cu¼’tMod=ð
HAL_I2C_MODE_MEM
))

3365 if(((
¤1™æags
 & 
I2C_FLAG_SB
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3367 
	`I2C_Ma¡”_SB
(
hi2c
);

3370 if(((
¤1™æags
 & 
I2C_FLAG_ADD10
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3372 
	`I2C_Ma¡”_ADD10
(
hi2c
);

3375 if(((
¤1™æags
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3377 
	`I2C_Ma¡”_ADDR
(
hi2c
);

3381 if((
¤2™æags
 & 
I2C_FLAG_TRA
è!ð
RESET
)

3384 if(((
¤1™æags
 & 
I2C_FLAG_TXE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3386 
	`I2C_Ma¡”T¿nsm™_TXE
(
hi2c
);

3389 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3391 
	`I2C_Ma¡”T¿nsm™_BTF
(
hi2c
);

3398 if(((
¤1™æags
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3400 
	`I2C_Ma¡”Reûive_RXNE
(
hi2c
);

3403 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3405 
	`I2C_Ma¡”Reûive_BTF
(
hi2c
);

3413 if(((
¤1™æags
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3415 
	`I2C_SÏve_ADDR
(
hi2c
);

3418 if(((
¤1™æags
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3420 
	`I2C_SÏve_STOPF
(
hi2c
);

3423 if((
¤2™æags
 & 
I2C_FLAG_TRA
è!ð
RESET
)

3426 if(((
¤1™æags
 & 
I2C_FLAG_TXE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3428 
	`I2C_SÏveT¿nsm™_TXE
(
hi2c
);

3431 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3433 
	`I2C_SÏveT¿nsm™_BTF
(
hi2c
);

3440 if(((
¤1™æags
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3442 
	`I2C_SÏveReûive_RXNE
(
hi2c
);

3445 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3447 
	`I2C_SÏveReûive_BTF
(
hi2c
);

3451 
	}
}

3459 
	$HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

3461 
ušt32_t
 
tmp1
 = 0U, 
tmp2
 = 0U, 
tmp3
 = 0U, 
tmp4
 = 0U;

3462 
ušt32_t
 
¤1™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
SR1
);

3463 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR2
);

3466 if(((
¤1™æags
 & 
I2C_FLAG_BERR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3468 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_BERR
;

3471 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_BERR
);

3475 if(((
¤1™æags
 & 
I2C_FLAG_ARLO
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3477 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_ARLO
;

3480 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ARLO
);

3484 if(((
¤1™æags
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3486 
tmp1
 = 
hi2c
->
Mode
;

3487 
tmp2
 = 
hi2c
->
XãrCouÁ
;

3488 
tmp3
 = 
hi2c
->
S‹
;

3489 
tmp4
 = 
hi2c
->
P»viousS‹
;

3490 if((
tmp1
 =ð
HAL_I2C_MODE_SLAVE
è&& (
tmp2
 == 0U) && \

3491 ((
tmp3
 =ð
HAL_I2C_STATE_BUSY_TX
è|| (tmp3 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
) || \

3492 ((
tmp3
 =ð
HAL_I2C_STATE_LISTEN
è&& (
tmp4
 =ð
I2C_STATE_SLAVE_BUSY_TX
))))

3494 
	`I2C_SÏve_AF
(
hi2c
);

3498 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3501 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MASTER
)

3504 
	`SET_BIT
(
hi2c
->
In¡ªû
->
CR1
,
I2C_CR1_STOP
);

3508 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3513 if(((
¤1™æags
 & 
I2C_FLAG_OVR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3515 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_OVR
;

3517 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_OVR
);

3521 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

3523 
	`I2C_ITE¼Ü
(
hi2c
);

3525 
	}
}

3533 
__w—k
 
	$HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3536 
	`UNUSED
(
hi2c
);

3541 
	}
}

3549 
__w—k
 
	$HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3552 
	`UNUSED
(
hi2c
);

3557 
	}
}

3564 
__w—k
 
	$HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3567 
	`UNUSED
(
hi2c
);

3572 
	}
}

3580 
__w—k
 
	$HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3583 
	`UNUSED
(
hi2c
);

3588 
	}
}

3598 
__w—k
 
	$HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
)

3601 
	`UNUSED
(
hi2c
);

3602 
	`UNUSED
(
T¿nsãrDœeùiÚ
);

3603 
	`UNUSED
(
AddrM©chCode
);

3608 
	}
}

3616 
__w—k
 
	$HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3619 
	`UNUSED
(
hi2c
);

3624 
	}
}

3632 
__w—k
 
	$HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3635 
	`UNUSED
(
hi2c
);

3640 
	}
}

3648 
__w—k
 
	$HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3651 
	`UNUSED
(
hi2c
);

3656 
	}
}

3664 
__w—k
 
	$HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3667 
	`UNUSED
(
hi2c
);

3672 
	}
}

3680 
__w—k
 
	$HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3683 
	`UNUSED
(
hi2c
);

3688 
	}
}

3715 
HAL_I2C_S‹Ty³Def
 
	$HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
)

3718  
hi2c
->
S‹
;

3719 
	}
}

3727 
HAL_I2C_ModeTy³Def
 
	$HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
)

3729  
hi2c
->
Mode
;

3730 
	}
}

3738 
ušt32_t
 
	$HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
)

3740  
hi2c
->
E¼ÜCode
;

3741 
	}
}

3753 
HAL_StusTy³Def
 
	$I2C_Ma¡”T¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
)

3756 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

3757 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

3758 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

3760 if((
hi2c
->
XãrSize
 =ð0Uè&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
))

3763 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_NO_OPTION_FRAME
))

3765 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3767 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_TX
;

3768 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3769 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3771 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3776 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3779 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3781 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3782 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3784 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3786 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3787 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

3791 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3792 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3796 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
) || \

3797 ((
Cu¼’tMode
 =ð
HAL_I2C_MODE_MEM
è&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_RX
)))

3799 if(
hi2c
->
XãrCouÁ
 == 0U)

3802 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

3806 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3808 if(
hi2c
->
Ev’tCouÁ
 == 0)

3811 if(
hi2c
->
MemaddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

3814 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(hi2c->
Memadd»ss
);

3816 
hi2c
->
Ev’tCouÁ
 += 2;

3822 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(hi2c->
Memadd»ss
);

3824 
hi2c
->
Ev’tCouÁ
++;

3827 if(
hi2c
->
Ev’tCouÁ
 == 1)

3830 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(hi2c->
Memadd»ss
);

3832 
hi2c
->
Ev’tCouÁ
++;

3834 if(
hi2c
->
Ev’tCouÁ
 == 2)

3836 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

3839 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3841 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3844 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

3845 
hi2c
->
XãrCouÁ
--;

3852 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

3853 
hi2c
->
XãrCouÁ
--;

3857  
HAL_OK
;

3858 
	}
}

3866 
HAL_StusTy³Def
 
	$I2C_Ma¡”T¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

3869 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

3871 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3873 if(
hi2c
->
XãrCouÁ
 != 0U)

3876 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

3877 
hi2c
->
XãrCouÁ
--;

3882 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_NO_OPTION_FRAME
))

3884 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3886 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_TX
;

3887 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3888 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3890 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3895 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3898 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3900 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3901 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3903 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3905 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3907 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

3911 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3913 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3918  
HAL_OK
;

3919 
	}
}

3927 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
)

3929 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

3931 
ušt32_t
 
tmp
 = 0U;

3933 
tmp
 = 
hi2c
->
XãrCouÁ
;

3934 if(
tmp
 > 3U)

3937 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

3938 
hi2c
->
XãrCouÁ
--;

3940 if((
tmp
 == 2U) || (tmp == 3U))

3943 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3946 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

3949 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

3954 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3956 if(
hi2c
->
XãrO±iÚs
 =ð
I2C_NEXT_FRAME
)

3959 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

3963 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3966 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

3967 
hi2c
->
XãrCouÁ
--;

3969 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3970 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3972 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3974 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3975 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

3979 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3980 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

3984  
HAL_OK
;

3985 
	}
}

3993 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

3996 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

3998 if(
hi2c
->
XãrCouÁ
 == 3U)

4000 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

4003 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4007 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4008 
hi2c
->
XãrCouÁ
--;

4010 if(
hi2c
->
XãrCouÁ
 == 2U)

4013 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_NO_OPTION_FRAME
))

4016 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4018 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_NEXT_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_FIRST_FRAME
))

4021 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4027 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4031 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4032 
hi2c
->
XãrCouÁ
--;

4035 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4036 
hi2c
->
XãrCouÁ
--;

4039 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

4041 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4042 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4044 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

4046 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4048 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

4052 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4054 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

4060 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4061 
hi2c
->
XãrCouÁ
--;

4063  
HAL_OK
;

4064 
	}
}

4072 
HAL_StusTy³Def
 
	$I2C_Ma¡”_SB
(
I2C_HªdËTy³Def
 *
hi2c
)

4074 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

4076 if(
hi2c
->
Ev’tCouÁ
 == 0U)

4079 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(hi2c->
Devadd»ss
);

4083 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(hi2c->
Devadd»ss
);

4088 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

4091 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

4093 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(hi2c->
Devadd»ss
);

4097 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(hi2c->
Devadd»ss
);

4102 if(
hi2c
->
Ev’tCouÁ
 == 0U)

4105 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(hi2c->
Devadd»ss
);

4107 if(
hi2c
->
Ev’tCouÁ
 == 1U)

4110 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_READ
(hi2c->
Devadd»ss
);

4115  
HAL_OK
;

4116 
	}
}

4124 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ADD10
(
I2C_HªdËTy³Def
 *
hi2c
)

4127 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(hi2c->
Devadd»ss
);

4129  
HAL_OK
;

4130 
	}
}

4138 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
)

4141 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

4142 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4143 
ušt32_t
 
P»v_S‹
 = 
hi2c
->
P»viousS‹
;

4145 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

4147 if((
hi2c
->
Ev’tCouÁ
 =ð0Uè&& (
Cu¼’tMode
 =ð
HAL_I2C_MODE_MEM
))

4150 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4152 if((
hi2c
->
Ev’tCouÁ
 =ð0Uè&& (hi2c->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
))

4155 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4158 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4160 
hi2c
->
Ev’tCouÁ
++;

4164 if(
hi2c
->
XãrCouÁ
 == 0U)

4167 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4170 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4172 if(
hi2c
->
XãrCouÁ
 == 1U)

4174 if(
Cu¼’tXãrO±iÚs
 =ð
I2C_NO_OPTION_FRAME
)

4177 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4179 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4182 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4185 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4190 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4193 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4197 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
) \

4198 && (
P»v_S‹
 !ð
I2C_STATE_MASTER_BUSY_RX
))

4200 if(
hi2c
->
XãrO±iÚs
 !ð
I2C_NEXT_FRAME
)

4203 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4208 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4212 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4217 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4220 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4223 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4226 if(
hi2c
->
XãrCouÁ
 == 2U)

4228 if(
hi2c
->
XãrO±iÚs
 !ð
I2C_NEXT_FRAME
)

4231 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4234 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

4239 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4242 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4245 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

4249 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4254 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4256 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4259 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

4263 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4267 
hi2c
->
Ev’tCouÁ
 = 0U;

4273 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4276  
HAL_OK
;

4277 
	}
}

4285 
HAL_StusTy³Def
 
	$I2C_SÏveT¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
)

4288 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4290 if(
hi2c
->
XãrCouÁ
 != 0U)

4293 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

4294 
hi2c
->
XãrCouÁ
--;

4296 if((
hi2c
->
XãrCouÁ
 =ð0Uè&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
))

4299 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

4302 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_TX
;

4303 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4306 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

4309  
HAL_OK
;

4310 
	}
}

4318 
HAL_StusTy³Def
 
	$I2C_SÏveT¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

4320 if(
hi2c
->
XãrCouÁ
 != 0U)

4323 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

4324 
hi2c
->
XãrCouÁ
--;

4326  
HAL_OK
;

4327 
	}
}

4335 
HAL_StusTy³Def
 
	$I2C_SÏveReûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
)

4338 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4340 if(
hi2c
->
XãrCouÁ
 != 0U)

4343 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4344 
hi2c
->
XãrCouÁ
--;

4346 if((
hi2c
->
XãrCouÁ
 =ð0Uè&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4349 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

4352 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_RX
;

4353 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4356 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

4359  
HAL_OK
;

4360 
	}
}

4368 
HAL_StusTy³Def
 
	$I2C_SÏveReûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

4370 if(
hi2c
->
XãrCouÁ
 != 0U)

4373 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4374 
hi2c
->
XãrCouÁ
--;

4376  
HAL_OK
;

4377 
	}
}

4385 
HAL_StusTy³Def
 
	$I2C_SÏve_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
)

4387 
ušt8_t
 
T¿nsãrDœeùiÚ
 = 
I2C_DIRECTION_RECEIVE
;

4388 
ušt16_t
 
SÏveAddrCode
 = 0U;

4391 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TRA
è=ð
RESET
)

4393 
T¿nsãrDœeùiÚ
 = 
I2C_DIRECTION_TRANSMIT
;

4396 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_DUALF
è=ð
RESET
)

4398 
SÏveAddrCode
 = 
hi2c
->
In™
.
OwnAdd»ss1
;

4402 
SÏveAddrCode
 = 
hi2c
->
In™
.
OwnAdd»ss2
;

4406 
	`HAL_I2C_AddrC®lback
(
hi2c
, 
T¿nsãrDœeùiÚ
, 
SÏveAddrCode
);

4408  
HAL_OK
;

4409 
	}
}

4417 
HAL_StusTy³Def
 
	$I2C_SÏve_STOPF
(
I2C_HªdËTy³Def
 *
hi2c
)

4420 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4423 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4426 
	`__HAL_I2C_CLEAR_STOPFLAG
(
hi2c
);

4429 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4432 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4434 if((
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
è|| (hi2c->S‹ =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4436 
hi2c
->
XãrCouÁ
 = 
	`__HAL_DMA_GET_COUNTER
(hi2c->
hdm¬x
);

4440 
hi2c
->
XãrCouÁ
 = 
	`__HAL_DMA_GET_COUNTER
(hi2c->
hdm©x
);

4445 if(
hi2c
->
XãrCouÁ
 != 0U)

4448 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

4451 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4452 
hi2c
->
XãrCouÁ
--;

4456 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4459 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4460 
hi2c
->
XãrCouÁ
--;

4464 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

4467 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

4470 
	`I2C_ITE¼Ü
(
hi2c
);

4474 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_LISTEN
 ) || (Cu¼’tS‹ =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
) || \

4475 (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
))

4477 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4478 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4479 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4480 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4483 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4487 if((
hi2c
->
P»viousS‹
 =ð
I2C_STATE_SLAVE_BUSY_RX
è|| (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_RX
))

4489 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4490 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4491 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4493 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

4497  
HAL_OK
;

4498 
	}
}

4505 
HAL_StusTy³Def
 
	$I2C_SÏve_AF
(
I2C_HªdËTy³Def
 *
hi2c
)

4508 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4509 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4511 if(((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_LAST_FRAME
)) && \

4512 (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_LISTEN
))

4514 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4517 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4520 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4523 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4525 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4526 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4527 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4530 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4532 if(
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

4534 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4535 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_TX
;

4536 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4537 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4540 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4543 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4546 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4548 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

4554 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4557  
HAL_OK
;

4558 
	}
}

4565 
	$I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
)

4568 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4570 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
è|| (Cu¼’tS‹ =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4573 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4574 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4580 if((
hi2c
->
S‹
 !ð
HAL_I2C_STATE_ABORT
è&& ((hi2c->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) != I2C_CR2_DMAEN))

4582 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4584 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4585 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4589 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

4592 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4594 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

4596 if(
hi2c
->
hdm©x
->
S‹
 !ð
HAL_DMA_STATE_READY
)

4600 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4602 if(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm©x
è!ð
HAL_OK
)

4605 
	`__HAL_I2C_DISABLE
(
hi2c
);

4607 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4610 
hi2c
->
hdm©x
->
	`XãrAbÜtC®lback
(hi2c->hdmatx);

4617 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4619 if(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm¬x
è!ð
HAL_OK
)

4622 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4625 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4629 
	`__HAL_I2C_DISABLE
(
hi2c
);

4631 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4634 
hi2c
->
hdm¬x
->
	`XãrAbÜtC®lback
(hi2c->hdmarx);

4638 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

4640 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4641 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

4644 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4647 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4651 
	`__HAL_I2C_DISABLE
(
hi2c
);

4654 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

4659 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4662 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4666 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

4671 if((
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
è&& ((hi2c->
E¼ÜCode
 & 
HAL_I2C_ERROR_AF
) == HAL_I2C_ERROR_AF))

4673 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4674 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4675 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4676 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4679 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4681 
	}
}

4692 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reque¡Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4695 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4698 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_FIRST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

4701 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4703 if(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_RX
)

4706 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4710 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4712  
HAL_TIMEOUT
;

4715 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

4718 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

4723 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(
DevAdd»ss
);

4726 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADD10
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4728 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4730  
HAL_ERROR
;

4734  
HAL_TIMEOUT
;

4739 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(
DevAdd»ss
);

4743 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4745 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4747  
HAL_ERROR
;

4751  
HAL_TIMEOUT
;

4755  
HAL_OK
;

4756 
	}
}

4768 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reque¡R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4771 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4774 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4777 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_FIRST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

4780 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4782 if(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
)

4785 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4789 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4791  
HAL_TIMEOUT
;

4794 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

4797 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(
DevAdd»ss
);

4802 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(
DevAdd»ss
);

4805 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADD10
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4807 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4809  
HAL_ERROR
;

4813  
HAL_TIMEOUT
;

4818 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(
DevAdd»ss
);

4821 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4823 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4825  
HAL_ERROR
;

4829  
HAL_TIMEOUT
;

4834 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4837 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4840 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4842  
HAL_TIMEOUT
;

4846 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_READ
(
DevAdd»ss
);

4850 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4852 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4854  
HAL_ERROR
;

4858  
HAL_TIMEOUT
;

4862  
HAL_OK
;

4863 
	}
}

4876 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4879 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4882 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4884  
HAL_TIMEOUT
;

4888 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

4891 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4893 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4895  
HAL_ERROR
;

4899  
HAL_TIMEOUT
;

4904 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4907 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4909 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4912 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4913  
HAL_ERROR
;

4917  
HAL_TIMEOUT
;

4922 if(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

4925 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

4931 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

4934 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4936 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4939 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4940  
HAL_ERROR
;

4944  
HAL_TIMEOUT
;

4949 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

4952  
HAL_OK
;

4953 
	}
}

4966 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4969 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4972 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4975 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4977  
HAL_TIMEOUT
;

4981 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

4984 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4986 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4988  
HAL_ERROR
;

4992  
HAL_TIMEOUT
;

4997 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

5000 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5002 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5005 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5006  
HAL_ERROR
;

5010  
HAL_TIMEOUT
;

5015 if(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

5018 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

5024 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

5027 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5029 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5032 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5033  
HAL_ERROR
;

5037  
HAL_TIMEOUT
;

5042 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

5046 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5048 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5051 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5052  
HAL_ERROR
;

5056  
HAL_TIMEOUT
;

5061 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

5064 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5066  
HAL_TIMEOUT
;

5070 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(
DevAdd»ss
);

5073 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5075 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5077  
HAL_ERROR
;

5081  
HAL_TIMEOUT
;

5085  
HAL_OK
;

5086 
	}
}

5093 
	$I2C_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5095 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

5098 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

5099 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

5101 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
è|| ((Cu¼’tS‹ =ð
HAL_I2C_STATE_BUSY_RX
è&& (
Cu¼’tMode
 =ð
HAL_I2C_MODE_SLAVE
)))

5104 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

5106 
hi2c
->
XãrCouÁ
 = 0U;

5109 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

5114 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

5117 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5120 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_LAST
;

5123 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

5125 
hi2c
->
XãrCouÁ
 = 0U;

5128 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

5130 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

5134 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5136 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

5138 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5140 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

5144 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5146 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

5150 
	}
}

5157 
	$I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

5159 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

5162 if(
	`HAL_DMA_G‘E¼Ü
(
hdma
è!ð
HAL_DMA_ERROR_FE
)

5165 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

5167 
hi2c
->
XãrCouÁ
 = 0U;

5169 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5170 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5172 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_DMA
;

5174 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

5176 
	}
}

5184 
	$I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

5186 
I2C_HªdËTy³Def
* 
hi2c
 = ( I2C_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

5189 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

5191 
hi2c
->
XãrCouÁ
 = 0U;

5194 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

5195 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

5198 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

5200 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5201 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5202 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

5205 
	`__HAL_I2C_DISABLE
(
hi2c
);

5208 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

5212 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5213 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5216 
	`__HAL_I2C_DISABLE
(
hi2c
);

5219 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

5221 
	}
}

5233 
HAL_StusTy³Def
 
	$I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

5236 (
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è? 
SET
 : 
RESET
è=ð
Stus
)

5239 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5241 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
Tick¡¬t
 ) > Timeout))

5243 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5244 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5245 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5248 
	`__HAL_UNLOCK
(
hi2c
);

5250  
HAL_TIMEOUT
;

5255  
HAL_OK
;

5256 
	}
}

5267 
HAL_StusTy³Def
 
	$I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

5269 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è=ð
RESET
)

5271 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
SET
)

5274 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5277 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

5279 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_AF
;

5280 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5281 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5284 
	`__HAL_UNLOCK
(
hi2c
);

5286  
HAL_ERROR
;

5290 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5292 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
Tick¡¬t
 ) > Timeout))

5294 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5295 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5298 
	`__HAL_UNLOCK
(
hi2c
);

5300  
HAL_TIMEOUT
;

5304  
HAL_OK
;

5305 
	}
}

5315 
HAL_StusTy³Def
 
	$I2C_Wa™OnTXEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5317 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXE
è=ð
RESET
)

5320 if(
	`I2C_IsAcknowËdgeFažed
(
hi2c
è!ð
HAL_OK
)

5322  
HAL_ERROR
;

5326 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5328 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5330 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5331 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5332 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5335 
	`__HAL_UNLOCK
(
hi2c
);

5337  
HAL_TIMEOUT
;

5341  
HAL_OK
;

5342 
	}
}

5352 
HAL_StusTy³Def
 
	$I2C_Wa™OnBTFFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5354 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
RESET
)

5357 if(
	`I2C_IsAcknowËdgeFažed
(
hi2c
è!ð
HAL_OK
)

5359  
HAL_ERROR
;

5363 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5365 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5367 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5368 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5369 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5372 
	`__HAL_UNLOCK
(
hi2c
);

5374  
HAL_TIMEOUT
;

5378  
HAL_OK
;

5379 
	}
}

5389 
HAL_StusTy³Def
 
	$I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5391 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
RESET
)

5394 if(
	`I2C_IsAcknowËdgeFažed
(
hi2c
è!ð
HAL_OK
)

5396  
HAL_ERROR
;

5400 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5402 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5403 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5404 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5407 
	`__HAL_UNLOCK
(
hi2c
);

5409  
HAL_TIMEOUT
;

5412  
HAL_OK
;

5413 
	}
}

5423 
HAL_StusTy³Def
 
	$I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5426 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
RESET
)

5429 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
SET
)

5432 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

5434 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

5435 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5436 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5439 
	`__HAL_UNLOCK
(
hi2c
);

5441  
HAL_ERROR
;

5445 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5447 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5448 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5451 
	`__HAL_UNLOCK
(
hi2c
);

5453  
HAL_TIMEOUT
;

5456  
HAL_OK
;

5457 
	}
}

5465 
HAL_StusTy³Def
 
	$I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
)

5467 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
SET
)

5470 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

5472 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_AF
;

5473 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5474 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5477 
	`__HAL_UNLOCK
(
hi2c
);

5479  
HAL_ERROR
;

5481  
HAL_OK
;

5482 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2c_ex.c

61 
	~"¡m32f4xx_h®.h
"

72 #ifdeà
HAL_I2C_MODULE_ENABLED


74 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

75 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) ||\

76 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

109 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
)

112 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

113 
	`as£¹_·¿m
(
	`IS_I2C_ANALOG_FILTER
(
AÇlogFž‹r
));

115 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

117 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

120 
	`__HAL_I2C_DISABLE
(
hi2c
);

123 
hi2c
->
In¡ªû
->
FLTR
 &ð~(
I2C_FLTR_ANOFF
);

126 
hi2c
->
In¡ªû
->
FLTR
 |ð
AÇlogFž‹r
;

128 
	`__HAL_I2C_ENABLE
(
hi2c
);

130 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

132  
HAL_OK
;

136  
HAL_BUSY
;

138 
	}
}

147 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
)

149 
ušt16_t
 
tm´eg
 = 0;

152 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

153 
	`as£¹_·¿m
(
	`IS_I2C_DIGITAL_FILTER
(
Dig™®Fž‹r
));

155 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

157 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

160 
	`__HAL_I2C_DISABLE
(
hi2c
);

163 
tm´eg
 = 
hi2c
->
In¡ªû
->
FLTR
;

166 
tm´eg
 &ð~(
I2C_FLTR_DNF
);

169 
tm´eg
 |ð
Dig™®Fž‹r
;

172 
hi2c
->
In¡ªû
->
FLTR
 = 
tm´eg
;

174 
	`__HAL_I2C_ENABLE
(
hi2c
);

176 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

178  
HAL_OK
;

182  
HAL_BUSY
;

184 
	}
}

194 
	gSTM32F401xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F413xx
 ||\

195 
	gSTM32F423xx
 */

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pcd.c

76 
	~"¡m32f4xx_h®.h
"

87 #ifdeà
HAL_PCD_MODULE_ENABLED


88 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

89 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

90 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

91 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

92 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

100 
	#PCD_MIN
(
a
, 
b
è((×è< (b)è? (aè: (b))

	)

101 
	#PCD_MAX
(
a
, 
b
è((×è> (b)è? (aè: (b))

	)

110 
HAL_StusTy³Def
 
	`PCD_Wr™eEm±yTxFifo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt32_t
 
•num
);

139 
HAL_StusTy³Def
 
	$HAL_PCD_In™
(
PCD_HªdËTy³Def
 *
hpcd
)

141 
ušt32_t
 
i
 = 0U;

144 if(
hpcd
 =ð
NULL
)

146  
HAL_ERROR
;

150 
	`as£¹_·¿m
(
	`IS_PCD_ALL_INSTANCE
(
hpcd
->
In¡ªû
));

152 
hpcd
->
S‹
 = 
HAL_PCD_STATE_BUSY
;

155 
	`HAL_PCD_M¥In™
(
hpcd
);

158 
	`__HAL_PCD_DISABLE
(
hpcd
);

161 
	`USB_CÜeIn™
(
hpcd
->
In¡ªû
, hpcd->
In™
);

164 
	`USB_S‘Cu¼’tMode
(
hpcd
->
In¡ªû
 , 
USB_OTG_DEVICE_MODE
);

167 
i
 = 0U; i < 15U; i++)

170 
hpcd
->
IN_•
[
i
].
is_š
 = 1U;

171 
hpcd
->
IN_•
[
i
].
num
 = i;

172 
hpcd
->
IN_•
[
i
].
tx_fifo_num
 = i;

174 
hpcd
->
IN_•
[
i
].
ty³
 = 
EP_TYPE_CTRL
;

175 
hpcd
->
IN_•
[
i
].
max·ck‘
 = 0U;

176 
hpcd
->
IN_•
[
i
].
xãr_buff
 = 0U;

177 
hpcd
->
IN_•
[
i
].
xãr_Ën
 = 0U;

180 
i
 = 0U; i < 15U; i++)

182 
hpcd
->
OUT_•
[
i
].
is_š
 = 0U;

183 
hpcd
->
OUT_•
[
i
].
num
 = i;

184 
hpcd
->
IN_•
[
i
].
tx_fifo_num
 = i;

186 
hpcd
->
OUT_•
[
i
].
ty³
 = 
EP_TYPE_CTRL
;

187 
hpcd
->
OUT_•
[
i
].
max·ck‘
 = 0U;

188 
hpcd
->
OUT_•
[
i
].
xãr_buff
 = 0U;

189 
hpcd
->
OUT_•
[
i
].
xãr_Ën
 = 0U;

191 
hpcd
->
In¡ªû
->
DIEPTXF
[
i
] = 0U;

195 
	`USB_DevIn™
(
hpcd
->
In¡ªû
, hpcd->
In™
);

197 
hpcd
->
S‹
ð
HAL_PCD_STATE_READY
;

199 #ifdeà
USB_OTG_GLPMCFG_LPMEN


201 ià(
hpcd
->
In™
.
Ím_’abË
 == 1U)

203 
	`HAL_PCDEx_Aùiv©eLPM
(
hpcd
);

207 #ifdeà
USB_OTG_GCCFG_BCDEN


209 ià(
hpcd
->
In™
.
b©‹ry_ch¬gšg_’abË
 == 1U)

211 
	`HAL_PCDEx_Aùiv©eBCD
(
hpcd
);

215 
	`USB_DevDiscÚÃù
 (
hpcd
->
In¡ªû
);

216  
HAL_OK
;

217 
	}
}

224 
HAL_StusTy³Def
 
	$HAL_PCD_DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
)

227 if(
hpcd
 =ð
NULL
)

229  
HAL_ERROR
;

232 
hpcd
->
S‹
 = 
HAL_PCD_STATE_BUSY
;

235 
	`HAL_PCD_StÝ
(
hpcd
);

238 
	`HAL_PCD_M¥DeIn™
(
hpcd
);

240 
hpcd
->
S‹
 = 
HAL_PCD_STATE_RESET
;

242  
HAL_OK
;

243 
	}
}

250 
__w—k
 
	$HAL_PCD_M¥In™
(
PCD_HªdËTy³Def
 *
hpcd
)

253 
	`UNUSED
(
hpcd
);

257 
	}
}

264 
__w—k
 
	$HAL_PCD_M¥DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
)

267 
	`UNUSED
(
hpcd
);

271 
	}
}

297 
HAL_StusTy³Def
 
	$HAL_PCD_S¹
(
PCD_HªdËTy³Def
 *
hpcd
)

299 
	`__HAL_LOCK
(
hpcd
);

300 
	`USB_DevCÚÃù
 (
hpcd
->
In¡ªû
);

301 
	`__HAL_PCD_ENABLE
(
hpcd
);

302 
	`__HAL_UNLOCK
(
hpcd
);

303  
HAL_OK
;

304 
	}
}

311 
HAL_StusTy³Def
 
	$HAL_PCD_StÝ
(
PCD_HªdËTy³Def
 *
hpcd
)

313 
	`__HAL_LOCK
(
hpcd
);

314 
	`__HAL_PCD_DISABLE
(
hpcd
);

315 
	`USB_StÝDeviû
(
hpcd
->
In¡ªû
);

316 
	`USB_DevDiscÚÃù
(
hpcd
->
In¡ªû
);

317 
	`__HAL_UNLOCK
(
hpcd
);

318  
HAL_OK
;

319 
	}
}

326 
	$HAL_PCD_IRQHªdËr
(
PCD_HªdËTy³Def
 *
hpcd
)

328 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

329 
ušt32_t
 
i
 = 0U, 
•_šŒ
 = 0U, 
•št
 = 0U, 
•num
 = 0U;

330 
ušt32_t
 
fifÛm±ymsk
 = 0U, 
‹mp
 = 0U;

331 
USB_OTG_EPTy³Def
 *
•
;

332 
ušt32_t
 
hþk
 = 180000000U;

335 ià(
	`USB_G‘Mode
(
hpcd
->
In¡ªû
è=ð
USB_OTG_MODE_DEVICE
)

338 if(
	`__HAL_PCD_IS_INVALID_INTERRUPT
(
hpcd
))

343 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_MMIS
))

346 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_MMIS
);

349 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_OEPINT
))

351 
•num
 = 0U;

354 
•_šŒ
 = 
	`USB_R—dDevAÎOutEpIÁ”ru±
(
hpcd
->
In¡ªû
);

356  
•_šŒ
 )

358 ià(
•_šŒ
 & 0x1U)

360 
•št
 = 
	`USB_R—dDevOutEPIÁ”ru±
(
hpcd
->
In¡ªû
, 
•num
);

362 if(Ð
•št
 & 
USB_OTG_DOEPINT_XFRC
) == USB_OTG_DOEPINT_XFRC)

364 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_XFRC
);

366 if(
hpcd
->
In™
.
dma_’abË
 == 1U)

368 
hpcd
->
OUT_•
[
•num
].
xãr_couÁ
 = hpcd->OUT_•[•num].
max·ck‘
- (
	`USBx_OUTEP
Ó²um)->
DOEPTSIZ
 & 
USB_OTG_DOEPTSIZ_XFRSIZ
);

369 
hpcd
->
OUT_•
[
•num
].
xãr_buff
 +ðhpcd->OUT_•[•num].
max·ck‘
;

372 
	`HAL_PCD_D©aOutSgeC®lback
(
hpcd
, 
•num
);

373 if(
hpcd
->
In™
.
dma_’abË
 == 1U)

375 if((
•num
 =ð0Uè&& (
hpcd
->
OUT_•
[•num].
xãr_Ën
 == 0U))

378 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, 1U, (
ušt8_t
 *)hpcd->
S‘up
);

383 if(Ð
•št
 & 
USB_OTG_DOEPINT_STUP
) == USB_OTG_DOEPINT_STUP)

386 
	`HAL_PCD_S‘upSgeC®lback
(
hpcd
);

387 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_STUP
);

390 if(Ð
•št
 & 
USB_OTG_DOEPINT_OTEPDIS
) == USB_OTG_DOEPINT_OTEPDIS)

392 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_OTEPDIS
);

395 #ifdeà
USB_OTG_DOEPINT_OTEPSPR


397 if(Ð
•št
 & 
USB_OTG_DOEPINT_OTEPSPR
) == USB_OTG_DOEPINT_OTEPSPR)

399 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_OTEPSPR
);

403 
•num
++;

404 
•_šŒ
 >>= 1U;

408 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_IEPINT
))

411 
•_šŒ
 = 
	`USB_R—dDevAÎInEpIÁ”ru±
(
hpcd
->
In¡ªû
);

413 
•num
 = 0U;

415  
•_šŒ
 )

417 ià(
•_šŒ
 & 0x1U)

419 
•št
 = 
	`USB_R—dDevInEPIÁ”ru±
(
hpcd
->
In¡ªû
, 
•num
);

421 if(Ð
•št
 & 
USB_OTG_DIEPINT_XFRC
) == USB_OTG_DIEPINT_XFRC)

423 
fifÛm±ymsk
 = 0x1U << 
•num
;

424 
USBx_DEVICE
->
DIEPEMPMSK
 &ð~
fifÛm±ymsk
;

426 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_XFRC
);

428 ià(
hpcd
->
In™
.
dma_’abË
 == 1U)

430 
hpcd
->
IN_•
[
•num
].
xãr_buff
 +ðhpcd->IN_•[•num].
max·ck‘
;

433 
	`HAL_PCD_D©aInSgeC®lback
(
hpcd
, 
•num
);

435 ià(
hpcd
->
In™
.
dma_’abË
 == 1U)

438 if((
•num
 =ð0Uè&& (
hpcd
->
IN_•
[•num].
xãr_Ën
 == 0U))

441 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, 1U, (
ušt8_t
 *)hpcd->
S‘up
);

445 if(Ð
•št
 & 
USB_OTG_DIEPINT_TOC
) == USB_OTG_DIEPINT_TOC)

447 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_TOC
);

449 if(Ð
•št
 & 
USB_OTG_DIEPINT_ITTXFE
) == USB_OTG_DIEPINT_ITTXFE)

451 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_ITTXFE
);

453 if(Ð
•št
 & 
USB_OTG_DIEPINT_INEPNE
) == USB_OTG_DIEPINT_INEPNE)

455 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_INEPNE
);

457 if(Ð
•št
 & 
USB_OTG_DIEPINT_EPDISD
) == USB_OTG_DIEPINT_EPDISD)

459 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_EPDISD
);

461 if(Ð
•št
 & 
USB_OTG_DIEPINT_TXFE
) == USB_OTG_DIEPINT_TXFE)

463 
	`PCD_Wr™eEm±yTxFifo
(
hpcd
 , 
•num
);

466 
•num
++;

467 
•_šŒ
 >>= 1U;

472 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_WKUINT
))

475 
USBx_DEVICE
->
DCTL
 &ð~
USB_OTG_DCTL_RWUSIG
;

477 #ifdeà
USB_OTG_GLPMCFG_LPMEN


478 if(
hpcd
->
LPM_S‹
 =ð
LPM_L1
)

480 
hpcd
->
LPM_S‹
 = 
LPM_L0
;

481 
	`HAL_PCDEx_LPM_C®lback
(
hpcd
, 
PCD_LPM_L0_ACTIVE
);

486 
	`HAL_PCD_ResumeC®lback
(
hpcd
);

489 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_WKUINT
);

493 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBSUSP
))

495 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_SUSPSTS
) == USB_OTG_DSTS_SUSPSTS)

498 
	`HAL_PCD_Su¥’dC®lback
(
hpcd
);

500 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBSUSP
);

503 #ifdeà
USB_OTG_GLPMCFG_LPMEN


505 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_LPMINT
))

507 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_LPMINT
);

508 ifÐ
hpcd
->
LPM_S‹
 =ð
LPM_L0
)

510 
hpcd
->
LPM_S‹
 = 
LPM_L1
;

511 
hpcd
->
BESL
 = (hpcd->
In¡ªû
->
GLPMCFG
 & 
USB_OTG_GLPMCFG_BESL
) >> 2U;

512 
	`HAL_PCDEx_LPM_C®lback
(
hpcd
, 
PCD_LPM_L1_ACTIVE
);

516 
	`HAL_PCD_Su¥’dC®lback
(
hpcd
);

522 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBRST
))

524 
USBx_DEVICE
->
DCTL
 &ð~
USB_OTG_DCTL_RWUSIG
;

525 
	`USB_FlushTxFifo
(
hpcd
->
In¡ªû
 , 0x10U);

527 
i
 = 0U; i < 
hpcd
->
In™
.
dev_’dpošts
; i++)

529 
	`USBx_INEP
(
i
)->
DIEPINT
 = 0xFFU;

530 
	`USBx_OUTEP
(
i
)->
DOEPINT
 = 0xFFU;

532 
USBx_DEVICE
->
DAINT
 = 0xFFFFFFFFU;

533 
USBx_DEVICE
->
DAINTMSK
 |= 0x10001U;

535 if(
hpcd
->
In™
.
u£_dediÿ‹d_•1
)

537 
USBx_DEVICE
->
DOUTEP1MSK
 |ð(
USB_OTG_DOEPMSK_STUPM
 | 
USB_OTG_DOEPMSK_XFRCM
 | 
USB_OTG_DOEPMSK_EPDM
);

538 
USBx_DEVICE
->
DINEP1MSK
 |ð(
USB_OTG_DIEPMSK_TOM
 | 
USB_OTG_DIEPMSK_XFRCM
 | 
USB_OTG_DIEPMSK_EPDM
);

542 #ifdeà
USB_OTG_DOEPINT_OTEPSPR


543 
USBx_DEVICE
->
DOEPMSK
 |ð(
USB_OTG_DOEPMSK_STUPM
 | 
USB_OTG_DOEPMSK_XFRCM
 | 
USB_OTG_DOEPMSK_EPDM
 | 
USB_OTG_DOEPMSK_OTEPSPRM
);

545 
USBx_DEVICE
->
DOEPMSK
 |ð(
USB_OTG_DOEPMSK_STUPM
 | 
USB_OTG_DOEPMSK_XFRCM
 | 
USB_OTG_DOEPMSK_EPDM
);

547 
USBx_DEVICE
->
DIEPMSK
 |ð(
USB_OTG_DIEPMSK_TOM
 | 
USB_OTG_DIEPMSK_XFRCM
 | 
USB_OTG_DIEPMSK_EPDM
);

551 
USBx_DEVICE
->
DCFG
 &ð~
USB_OTG_DCFG_DAD
;

554 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, hpcd->
In™
.
dma_’abË
, (
ušt8_t
 *)hpcd->
S‘up
);

556 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBRST
);

560 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_ENUMDNE
))

562 
	`USB_Aùiv©eS‘up
(
hpcd
->
In¡ªû
);

563 
hpcd
->
In¡ªû
->
GUSBCFG
 &ð~
USB_OTG_GUSBCFG_TRDT
;

565 iàÐ
	`USB_G‘DevS³ed
(
hpcd
->
In¡ªû
è=ð
USB_OTG_SPEED_HIGH
)

567 
hpcd
->
In™
.
¥“d
 = 
USB_OTG_SPEED_HIGH
;

568 
hpcd
->
In™
.
•0_mps
 = 
USB_OTG_HS_MAX_PACKET_SIZE
 ;

569 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((
USBD_HS_TRDT_VALUE
 << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

573 
hpcd
->
In™
.
¥“d
 = 
USB_OTG_SPEED_FULL
;

574 
hpcd
->
In™
.
•0_mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

582 
hþk
 = 
	`HAL_RCC_G‘HCLKF»q
();

584 if((
hþk
 >= 14200000U)&&(hclk < 15000000U))

587 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0xFU << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

590 if((
hþk
 >= 15000000U)&&(hclk < 16000000U))

593 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0xEU << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

596 if((
hþk
 >= 16000000U)&&(hclk < 17200000U))

599 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0xDU << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

602 if((
hþk
 >= 17200000U)&&(hclk < 18500000U))

605 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0xCU << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

608 if((
hþk
 >= 18500000U)&&(hclk < 20000000U))

611 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0xBU << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

614 if((
hþk
 >= 20000000U)&&(hclk < 21800000U))

617 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0xAU << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

620 if((
hþk
 >= 21800000U)&&(hclk < 24000000U))

623 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0x9U << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

626 if((
hþk
 >= 24000000U)&&(hclk < 27700000U))

629 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0x8U << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

632 if((
hþk
 >= 27700000U)&&(hclk < 32000000U))

635 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0x7U << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

641 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((0x6U << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

645 
	`HAL_PCD_Re£tC®lback
(
hpcd
);

647 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_ENUMDNE
);

651 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_RXFLVL
))

653 
	`USB_MASK_INTERRUPT
(
hpcd
->
In¡ªû
, 
USB_OTG_GINTSTS_RXFLVL
);

655 
‹mp
 = 
USBx
->
GRXSTSP
;

657 
•
 = &
hpcd
->
OUT_•
[
‹mp
 & 
USB_OTG_GRXSTSP_EPNUM
];

659 if(((
‹mp
 & 
USB_OTG_GRXSTSP_PKTSTS
è>> 17Uè=ð
STS_DATA_UPDT
)

661 if((
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) != 0U)

663 
	`USB_R—dPack‘
(
USBx
, 
•
->
xãr_buff
, (
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4U);

664 
•
->
xãr_buff
 +ð(
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4U;

665 
•
->
xãr_couÁ
 +ð(
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4U;

668 ià(((
‹mp
 & 
USB_OTG_GRXSTSP_PKTSTS
è>> 17Uè=ð
STS_SETUP_UPDT
)

670 
	`USB_R—dPack‘
(
USBx
, (
ušt8_t
 *)
hpcd
->
S‘up
, 8U);

671 
•
->
xãr_couÁ
 +ð(
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4U;

673 
	`USB_UNMASK_INTERRUPT
(
hpcd
->
In¡ªû
, 
USB_OTG_GINTSTS_RXFLVL
);

677 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SOF
))

679 
	`HAL_PCD_SOFC®lback
(
hpcd
);

680 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SOF
);

684 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_IISOIXFR
))

686 
	`HAL_PCD_ISOINIncom¶‘eC®lback
(
hpcd
, 
•num
);

687 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_IISOIXFR
);

691 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
))

693 
	`HAL_PCD_ISOOUTIncom¶‘eC®lback
(
hpcd
, 
•num
);

694 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
);

698 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SRQINT
))

700 
	`HAL_PCD_CÚÃùC®lback
(
hpcd
);

701 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SRQINT
);

705 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_OTGINT
))

707 
‹mp
 = 
hpcd
->
In¡ªû
->
GOTGINT
;

709 if((
‹mp
 & 
USB_OTG_GOTGINT_SEDET
) == USB_OTG_GOTGINT_SEDET)

711 
	`HAL_PCD_DiscÚÃùC®lback
(
hpcd
);

713 
hpcd
->
In¡ªû
->
GOTGINT
 |ð
‹mp
;

716 
	}
}

724 
__w—k
 
	$HAL_PCD_D©aOutSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

727 
	`UNUSED
(
hpcd
);

728 
	`UNUSED
(
•num
);

732 
	}
}

740 
__w—k
 
	$HAL_PCD_D©aInSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

743 
	`UNUSED
(
hpcd
);

744 
	`UNUSED
(
•num
);

748 
	}
}

754 
__w—k
 
	$HAL_PCD_S‘upSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

757 
	`UNUSED
(
hpcd
);

761 
	}
}

768 
__w—k
 
	$HAL_PCD_SOFC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

771 
	`UNUSED
(
hpcd
);

775 
	}
}

782 
__w—k
 
	$HAL_PCD_Re£tC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

785 
	`UNUSED
(
hpcd
);

789 
	}
}

796 
__w—k
 
	$HAL_PCD_Su¥’dC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

799 
	`UNUSED
(
hpcd
);

803 
	}
}

810 
__w—k
 
	$HAL_PCD_ResumeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

813 
	`UNUSED
(
hpcd
);

817 
	}
}

825 
__w—k
 
	$HAL_PCD_ISOOUTIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

828 
	`UNUSED
(
hpcd
);

829 
	`UNUSED
(
•num
);

833 
	}
}

841 
__w—k
 
	$HAL_PCD_ISOINIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

844 
	`UNUSED
(
hpcd
);

845 
	`UNUSED
(
•num
);

849 
	}
}

856 
__w—k
 
	$HAL_PCD_CÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

859 
	`UNUSED
(
hpcd
);

863 
	}
}

870 
__w—k
 
	$HAL_PCD_DiscÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

873 
	`UNUSED
(
hpcd
);

877 
	}
}

903 
HAL_StusTy³Def
 
	$HAL_PCD_DevCÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
)

905 
	`__HAL_LOCK
(
hpcd
);

906 
	`USB_DevCÚÃù
(
hpcd
->
In¡ªû
);

907 
	`__HAL_UNLOCK
(
hpcd
);

908  
HAL_OK
;

909 
	}
}

916 
HAL_StusTy³Def
 
	$HAL_PCD_DevDiscÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
)

918 
	`__HAL_LOCK
(
hpcd
);

919 
	`USB_DevDiscÚÃù
(
hpcd
->
In¡ªû
);

920 
	`__HAL_UNLOCK
(
hpcd
);

921  
HAL_OK
;

922 
	}
}

930 
HAL_StusTy³Def
 
	$HAL_PCD_S‘Add»ss
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
add»ss
)

932 
	`__HAL_LOCK
(
hpcd
);

933 
	`USB_S‘DevAdd»ss
(
hpcd
->
In¡ªû
, 
add»ss
);

934 
	`__HAL_UNLOCK
(
hpcd
);

935  
HAL_OK
;

936 
	}
}

945 
HAL_StusTy³Def
 
	$HAL_PCD_EP_O³n
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, 
ušt16_t
 
•_mps
, ušt8_ˆ
•_ty³
)

947 
HAL_StusTy³Def
 
»t
 = 
HAL_OK
;

948 
USB_OTG_EPTy³Def
 *
•
;

950 ià((
•_addr
 & 0x80) == 0x80)

952 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

956 
•
 = &
hpcd
->
OUT_•
[
•_addr
 & 0x7F];

958 
•
->
num
 = 
•_addr
 & 0x7F;

960 
•
->
is_š
 = (0x80 & 
•_addr
) != 0;

961 
•
->
max·ck‘
 = 
•_mps
;

962 
•
->
ty³
 = 
•_ty³
;

963 ià(
•
->
is_š
)

966 
•
->
tx_fifo_num
 =ƒp->
num
;

969 ià(
•_ty³
 =ð
EP_TYPE_BULK
 )

971 
•
->
d©a_pid_¡¬t
 = 0U;

974 
	`__HAL_LOCK
(
hpcd
);

975 
	`USB_Aùiv©eEndpošt
(
hpcd
->
In¡ªû
 , 
•
);

976 
	`__HAL_UNLOCK
(
hpcd
);

977  
»t
;

978 
	}
}

987 
HAL_StusTy³Def
 
	$HAL_PCD_EP_Clo£
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

989 
USB_OTG_EPTy³Def
 *
•
;

991 ià((
•_addr
 & 0x80) == 0x80)

993 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

997 
•
 = &
hpcd
->
OUT_•
[
•_addr
 & 0x7F];

999 
•
->
num
 = 
•_addr
 & 0x7F;

1001 
•
->
is_š
 = (0x80 & 
•_addr
) != 0;

1003 
	`__HAL_LOCK
(
hpcd
);

1004 
	`USB_D—ùiv©eEndpošt
(
hpcd
->
In¡ªû
 , 
•
);

1005 
	`__HAL_UNLOCK
(
hpcd
);

1006  
HAL_OK
;

1007 
	}
}

1018 
HAL_StusTy³Def
 
	$HAL_PCD_EP_Reûive
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
)

1020 
USB_OTG_EPTy³Def
 *
•
;

1022 
•
 = &
hpcd
->
OUT_•
[
•_addr
 & 0x7F];

1025 
•
->
xãr_buff
 = 
pBuf
;

1026 
•
->
xãr_Ën
 = 
Ën
;

1027 
•
->
xãr_couÁ
 = 0U;

1028 
•
->
is_š
 = 0U;

1029 
•
->
num
 = 
•_addr
 & 0x7F;

1031 ià(
hpcd
->
In™
.
dma_’abË
 == 1U)

1033 
•
->
dma_addr
 = (
ušt32_t
)
pBuf
;

1036 ià((
•_addr
 & 0x7F) == 0)

1038 
	`USB_EP0S¹Xãr
(
hpcd
->
In¡ªû
 , 
•
, hpcd->
In™
.
dma_’abË
);

1042 
	`USB_EPS¹Xãr
(
hpcd
->
In¡ªû
 , 
•
, hpcd->
In™
.
dma_’abË
);

1045  
HAL_OK
;

1046 
	}
}

1054 
ušt16_t
 
	$HAL_PCD_EP_G‘RxCouÁ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1056  
hpcd
->
OUT_•
[
•_addr
 & 0xF].
xãr_couÁ
;

1057 
	}
}

1066 
HAL_StusTy³Def
 
	$HAL_PCD_EP_T¿nsm™
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
)

1068 
USB_OTG_EPTy³Def
 *
•
;

1070 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

1073 
•
->
xãr_buff
 = 
pBuf
;

1074 
•
->
xãr_Ën
 = 
Ën
;

1075 
•
->
xãr_couÁ
 = 0U;

1076 
•
->
is_š
 = 1U;

1077 
•
->
num
 = 
•_addr
 & 0x7F;

1079 ià(
hpcd
->
In™
.
dma_’abË
 == 1U)

1081 
•
->
dma_addr
 = (
ušt32_t
)
pBuf
;

1084 ià((
•_addr
 & 0x7F) == 0)

1086 
	`USB_EP0S¹Xãr
(
hpcd
->
In¡ªû
 , 
•
, hpcd->
In™
.
dma_’abË
);

1090 
	`USB_EPS¹Xãr
(
hpcd
->
In¡ªû
 , 
•
, hpcd->
In™
.
dma_’abË
);

1093  
HAL_OK
;

1094 
	}
}

1102 
HAL_StusTy³Def
 
	$HAL_PCD_EP_S‘SÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1104 
USB_OTG_EPTy³Def
 *
•
;

1106 ià((0x80 & 
•_addr
) == 0x80)

1108 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

1112 
•
 = &
hpcd
->
OUT_•
[
•_addr
];

1115 
•
->
is_¡®l
 = 1U;

1116 
•
->
num
 = 
•_addr
 & 0x7F;

1117 
•
->
is_š
 = ((
•_addr
 & 0x80) == 0x80);

1120 
	`__HAL_LOCK
(
hpcd
);

1121 
	`USB_EPS‘SÎ
(
hpcd
->
In¡ªû
 , 
•
);

1122 if((
•_addr
 & 0x7F) == 0)

1124 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, hpcd->
In™
.
dma_’abË
, (
ušt8_t
 *)hpcd->
S‘up
);

1126 
	`__HAL_UNLOCK
(
hpcd
);

1128  
HAL_OK
;

1129 
	}
}

1137 
HAL_StusTy³Def
 
	$HAL_PCD_EP_CÌSÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1139 
USB_OTG_EPTy³Def
 *
•
;

1141 ià((0x80 & 
•_addr
) == 0x80)

1143 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

1147 
•
 = &
hpcd
->
OUT_•
[
•_addr
];

1150 
•
->
is_¡®l
 = 0U;

1151 
•
->
num
 = 
•_addr
 & 0x7F;

1152 
•
->
is_š
 = ((
•_addr
 & 0x80) == 0x80);

1154 
	`__HAL_LOCK
(
hpcd
);

1155 
	`USB_EPCË¬SÎ
(
hpcd
->
In¡ªû
 , 
•
);

1156 
	`__HAL_UNLOCK
(
hpcd
);

1158  
HAL_OK
;

1159 
	}
}

1167 
HAL_StusTy³Def
 
	$HAL_PCD_EP_Flush
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1169 
	`__HAL_LOCK
(
hpcd
);

1171 ià((
•_addr
 & 0x80) == 0x80)

1173 
	`USB_FlushTxFifo
(
hpcd
->
In¡ªû
, 
•_addr
 & 0x7F);

1177 
	`USB_FlushRxFifo
(
hpcd
->
In¡ªû
);

1180 
	`__HAL_UNLOCK
(
hpcd
);

1182  
HAL_OK
;

1183 
	}
}

1190 
HAL_StusTy³Def
 
	$HAL_PCD_Aùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
)

1192 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

1194 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_SUSPSTS
) == USB_OTG_DSTS_SUSPSTS)

1197 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_RWUSIG
;

1199  
HAL_OK
;

1200 
	}
}

1207 
HAL_StusTy³Def
 
	$HAL_PCD_DeAùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
)

1209 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

1212 
USBx_DEVICE
->
DCTL
 &ð~(
USB_OTG_DCTL_RWUSIG
);

1213  
HAL_OK
;

1214 
	}
}

1239 
PCD_S‹Ty³Def
 
	$HAL_PCD_G‘S‹
(
PCD_HªdËTy³Def
 *
hpcd
)

1241  
hpcd
->
S‹
;

1242 
	}
}

1262 
HAL_StusTy³Def
 
	$PCD_Wr™eEm±yTxFifo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt32_t
 
•num
)

1264 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

1265 
USB_OTG_EPTy³Def
 *
•
;

1266 
št32_t
 
Ën
 = 0U;

1267 
ušt32_t
 
Ën32b
;

1268 
ušt32_t
 
fifÛm±ymsk
 = 0U;

1270 
•
 = &
hpcd
->
IN_•
[
•num
];

1271 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

1273 ià(
Ën
 > 
•
->
max·ck‘
)

1275 
Ën
 = 
•
->
max·ck‘
;

1279 
Ën32b
 = (
Ën
 + 3U) / 4U;

1281 ((
	`USBx_INEP
(
•num
)->
DTXFSTS
 & 
USB_OTG_DTXFSTS_INEPTFSAV
è> 
Ën32b
) &&

1282 (
•
->
xãr_couÁ
 <ƒp->
xãr_Ën
) &&

1283 (
•
->
xãr_Ën
 != 0U))

1286 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

1288 ià(
Ën
 > 
•
->
max·ck‘
)

1290 
Ën
 = 
•
->
max·ck‘
;

1292 
Ën32b
 = (
Ën
 + 3U) / 4U;

1294 
	`USB_Wr™ePack‘
(
USBx
, 
•
->
xãr_buff
, 
•num
, 
Ën
, 
hpcd
->
In™
.
dma_’abË
);

1296 
•
->
xãr_buff
 +ð
Ën
;

1297 
•
->
xãr_couÁ
 +ð
Ën
;

1300 if(
Ën
 <= 0U)

1302 
fifÛm±ymsk
 = 0x1U << 
•num
;

1303 
USBx_DEVICE
->
DIEPEMPMSK
 &ð~
fifÛm±ymsk
;

1307  
HAL_OK
;

1308 
	}
}

1314 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F412Zx
 || 
	gSTM32F412Rx
 ||

1315 
	gSTM32F412Vx
 || 
	gSTM32F412Cx
 || 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pcd_ex.c

43 
	~"¡m32f4xx_h®.h
"

53 #ifdeà
HAL_PCD_MODULE_ENABLED


54 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

55 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

56 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

57 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

58 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

91 
HAL_StusTy³Def
 
	$HAL_PCDEx_S‘TxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
fifo
, 
ušt16_t
 
size
)

93 
ušt8_t
 
i
 = 0;

94 
ušt32_t
 
Tx_Off£t
 = 0U;

106 
Tx_Off£t
 = 
hpcd
->
In¡ªû
->
GRXFSIZ
;

108 if(
fifo
 == 0)

110 
hpcd
->
In¡ªû
->
DIEPTXF0_HNPTXFSIZ
 = (
ušt32_t
)(((ušt32_t)
size
 << 16Uè| 
Tx_Off£t
);

114 
Tx_Off£t
 +ð(
hpcd
->
In¡ªû
->
DIEPTXF0_HNPTXFSIZ
) >> 16U;

115 
i
 = 0; i < (
fifo
 - 1); i++)

117 
Tx_Off£t
 +ð(
hpcd
->
In¡ªû
->
DIEPTXF
[
i
] >> 16U);

121 
hpcd
->
In¡ªû
->
DIEPTXF
[
fifo
 - 1] = (
ušt32_t
)(((ušt32_t)
size
 << 16Uè| 
Tx_Off£t
);

124  
HAL_OK
;

125 
	}
}

133 
HAL_StusTy³Def
 
	$HAL_PCDEx_S‘RxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt16_t
 
size
)

135 
hpcd
->
In¡ªû
->
GRXFSIZ
 = 
size
;

137  
HAL_OK
;

138 
	}
}

140 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

141 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

147 
HAL_StusTy³Def
 
	$HAL_PCDEx_Aùiv©eLPM
(
PCD_HªdËTy³Def
 *
hpcd
)

149 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

151 
hpcd
->
Ím_aùive
 = 
ENABLE
;

152 
hpcd
->
LPM_S‹
 = 
LPM_L0
;

153 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_LPMINTM
;

154 
USBx
->
GLPMCFG
 |ð(
USB_OTG_GLPMCFG_LPMEN
 | 
USB_OTG_GLPMCFG_LPMACK
 | 
USB_OTG_GLPMCFG_ENBESL
);

156  
HAL_OK
;

157 
	}
}

164 
HAL_StusTy³Def
 
	$HAL_PCDEx_DeAùiv©eLPM
(
PCD_HªdËTy³Def
 *
hpcd
)

166 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

168 
hpcd
->
Ím_aùive
 = 
DISABLE
;

169 
USBx
->
GINTMSK
 &ð~
USB_OTG_GINTMSK_LPMINTM
;

170 
USBx
->
GLPMCFG
 &ð~(
USB_OTG_GLPMCFG_LPMEN
 | 
USB_OTG_GLPMCFG_LPMACK
 | 
USB_OTG_GLPMCFG_ENBESL
);

172  
HAL_OK
;

173 
	}
}

181 
__w—k
 
	$HAL_PCDEx_LPM_C®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
PCD_LPM_MsgTy³Def
 
msg
)

184 
	`UNUSED
(
hpcd
);

185 
	`UNUSED
(
msg
);

186 
	}
}

189 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

195 
	$HAL_PCDEx_BCD_VBUSD‘eù
(
PCD_HªdËTy³Def
 *
hpcd
)

197 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

198 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

201 ià(
USBx_DEVICE
->
DCTL
 & 
USB_OTG_DCTL_SDIS
)

204 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_DCDEN
;

207 (
USBx
->
GCCFG
 & 
USB_OTG_GCCFG_DCDET
) == 0U)

210 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 1000U)

212 
	`HAL_PCDEx_BCD_C®lback
(
hpcd
, 
PCD_BCD_ERROR
);

218 
	`HAL_D–ay
(100U);

221 ià(
USBx
->
GCCFG
 & 
USB_OTG_GCCFG_DCDET
)

223 
	`HAL_PCDEx_BCD_C®lback
(
hpcd
, 
PCD_BCD_CONTACT_DETECTION
);

228 
USBx
->
GCCFG
 &=~ 
USB_OTG_GCCFG_DCDEN
;

229 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_PDEN
;

230 
	`HAL_D–ay
(100U);

232 ià(!(
USBx
->
GCCFG
 & 
USB_OTG_GCCFG_PDET
))

235 
	`HAL_PCDEx_BCD_C®lback
(
hpcd
, 
PCD_BCD_STD_DOWNSTREAM_PORT
);

241 
USBx
->
GCCFG
 &=~ 
USB_OTG_GCCFG_PDEN
;

242 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_SDEN
;

243 
	`HAL_D–ay
(100U);

245 ià((
USBx
->
GCCFG
è& 
USB_OTG_GCCFG_SDET
)

248 
	`HAL_PCDEx_BCD_C®lback
(
hpcd
, 
PCD_BCD_DEDICATED_CHARGING_PORT
);

253 
	`HAL_PCDEx_BCD_C®lback
(
hpcd
, 
PCD_BCD_CHARGING_DOWNSTREAM_PORT
);

257 
	`HAL_PCDEx_BCD_C®lback
(
hpcd
, 
PCD_BCD_DISCOVERY_COMPLETED
);

259 
	}
}

266 
HAL_StusTy³Def
 
	$HAL_PCDEx_Aùiv©eBCD
(
PCD_HªdËTy³Def
 *
hpcd
)

268 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

270 
hpcd
->
b©‹ry_ch¬gšg_aùive
 = 
ENABLE
;

271 
USBx
->
GCCFG
 |ð(
USB_OTG_GCCFG_BCDEN
);

273  
HAL_OK
;

274 
	}
}

281 
HAL_StusTy³Def
 
	$HAL_PCDEx_DeAùiv©eBCD
(
PCD_HªdËTy³Def
 *
hpcd
)

283 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

284 
hpcd
->
b©‹ry_ch¬gšg_aùive
 = 
DISABLE
;

285 
USBx
->
GCCFG
 &ð~(
USB_OTG_GCCFG_BCDEN
);

286  
HAL_OK
;

287 
	}
}

295 
__w—k
 
	$HAL_PCDEx_BCD_C®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
PCD_BCD_MsgTy³Def
 
msg
)

298 
	`UNUSED
(
hpcd
);

299 
	`UNUSED
(
msg
);

300 
	}
}

313 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F412Zx
 || 
	gSTM32F412Rx
 ||

314 
	gSTM32F412Vx
 || 
	gSTM32F412Cx
 || 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c

44 
	~"¡m32f4xx_h®.h
"

55 #ifdeà
HAL_PWR_MODULE_ENABLED


66 
	#PVD_MODE_IT
 0x00010000U

	)

67 
	#PVD_MODE_EVT
 0x00020000U

	)

68 
	#PVD_RISING_EDGE
 0x00000001U

	)

69 
	#PVD_FALLING_EDGE
 0x00000002U

	)

110 
	$HAL_PWR_DeIn™
()

112 
	`__HAL_RCC_PWR_FORCE_RESET
();

113 
	`__HAL_RCC_PWR_RELEASE_RESET
();

114 
	}
}

123 
	$HAL_PWR_EÇbËBkUpAcûss
()

125 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
ENABLE
;

126 
	}
}

135 
	$HAL_PWR_Di§bËBkUpAcûss
()

137 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
DISABLE
;

138 
	}
}

270 
	$HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
)

273 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
sCÚfigPVD
->
PVDLev–
));

274 
	`as£¹_·¿m
(
	`IS_PWR_PVD_MODE
(
sCÚfigPVD
->
Mode
));

277 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_PLS
, 
sCÚfigPVD
->
PVDLev–
);

280 
	`__HAL_PWR_PVD_EXTI_DISABLE_EVENT
();

281 
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
();

282 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();

283 
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

286 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_IT
) == PVD_MODE_IT)

288 
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
();

292 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_EVT
) == PVD_MODE_EVT)

294 
	`__HAL_PWR_PVD_EXTI_ENABLE_EVENT
();

298 if((
sCÚfigPVD
->
Mode
 & 
PVD_RISING_EDGE
) == PVD_RISING_EDGE)

300 
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();

303 if((
sCÚfigPVD
->
Mode
 & 
PVD_FALLING_EDGE
) == PVD_FALLING_EDGE)

305 
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

307 
	}
}

313 
	$HAL_PWR_EÇbËPVD
()

315 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
ENABLE
;

316 
	}
}

322 
	$HAL_PWR_Di§bËPVD
()

324 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
DISABLE
;

325 
	}
}

336 
	$HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

339 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

342 
	`SET_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

343 
	}
}

354 
	$HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

357 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

360 
	`CLEAR_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

361 
	}
}

383 
	$HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
)

386 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

387 
	`as£¹_·¿m
(
	`IS_PWR_SLEEP_ENTRY
(
SLEEPEÁry
));

390 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

393 if(
SLEEPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

396 
	`__WFI
();

401 
	`__SEV
();

402 
	`__WFE
();

403 
	`__WFE
();

405 
	}
}

426 
	$HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

429 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

430 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

433 
	`MODIFY_REG
(
PWR
->
CR
, (
PWR_CR_PDDS
 | 
PWR_CR_LPDS
), 
ReguÏtÜ
);

436 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

439 if(
STOPEÁry
 =ð
PWR_STOPENTRY_WFI
)

442 
	`__WFI
();

447 
	`__SEV
();

448 
	`__WFE
();

449 
	`__WFE
();

452 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

453 
	}
}

465 
	$HAL_PWR_EÁ”STANDBYMode
()

468 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_PDDS
);

471 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

474 #ià
	`defšed
 ( 
__CC_ARM
)

475 
	`__fÜû_¡Ües
();

478 
	`__WFI
();

479 
	}
}

486 
	$HAL_PWR_PVD_IRQHªdËr
()

489 if(
	`__HAL_PWR_PVD_EXTI_GET_FLAG
(è!ð
RESET
)

492 
	`HAL_PWR_PVDC®lback
();

495 
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
();

497 
	}
}

503 
__w—k
 
	$HAL_PWR_PVDC®lback
()

508 
	}
}

518 
	$HAL_PWR_EÇbËSË•OnEx™
()

521 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

522 
	}
}

530 
	$HAL_PWR_Di§bËSË•OnEx™
()

533 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

534 
	}
}

542 
	$HAL_PWR_EÇbËSEVOnP’d
()

545 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

546 
	}
}

554 
	$HAL_PWR_Di§bËSEVOnP’d
()

557 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

558 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c

43 
	~"¡m32f4xx_h®.h
"

54 #ifdeà
HAL_PWR_MODULE_ENABLED


61 
	#PWR_OVERDRIVE_TIMEOUT_VALUE
 1000U

	)

62 
	#PWR_UDERDRIVE_TIMEOUT_VALUE
 1000U

	)

63 
	#PWR_BKPREG_TIMEOUT_VALUE
 1000U

	)

64 
	#PWR_VOSRDY_TIMEOUT_VALUE
 1000U

	)

161 
HAL_StusTy³Def
 
	$HAL_PWREx_EÇbËBkUpReg
()

163 
ušt32_t
 
tick¡¬t
 = 0U;

165 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
ENABLE
;

168 
tick¡¬t
 = 
	`HAL_G‘Tick
();

171 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_BRR
è=ð
RESET
)

173 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_BKPREG_TIMEOUT_VALUE
)

175  
HAL_TIMEOUT
;

178  
HAL_OK
;

179 
	}
}

185 
HAL_StusTy³Def
 
	$HAL_PWREx_Di§bËBkUpReg
()

187 
ušt32_t
 
tick¡¬t
 = 0U;

189 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
DISABLE
;

192 
tick¡¬t
 = 
	`HAL_G‘Tick
();

195 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_BRR
è!ð
RESET
)

197 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_BKPREG_TIMEOUT_VALUE
)

199  
HAL_TIMEOUT
;

202  
HAL_OK
;

203 
	}
}

209 
	$HAL_PWREx_EÇbËFÏshPow”Down
()

211 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
ENABLE
;

212 
	}
}

218 
	$HAL_PWREx_Di§bËFÏshPow”Down
()

220 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
DISABLE
;

221 
	}
}

231 
ušt32_t
 
	$HAL_PWREx_G‘VÞgeRªge
()

233  (
PWR
->
CR
 & 
PWR_CR_VOS
);

234 
	}
}

236 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

252 
HAL_StusTy³Def
 
	$HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
)

254 
ušt32_t
 
tick¡¬t
 = 0U;

256 
	`as£¹_·¿m
(
	`IS_PWR_VOLTAGE_SCALING_RANGE
(
VÞgeSÿlšg
));

259 
	`__HAL_RCC_PWR_CLK_ENABLE
();

262 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
VÞgeSÿlšg
);

265 
tick¡¬t
 = 
	`HAL_G‘Tick
();

266 (
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_VOSRDY
è=ð
RESET
))

268 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_VOSRDY_TIMEOUT_VALUE
)

270  
HAL_TIMEOUT
;

274  
HAL_OK
;

275 
	}
}

277 #–ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

278 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) || \

279 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) || \

280 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) || \

281 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

308 
HAL_StusTy³Def
 
	$HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
)

310 
ušt32_t
 
tick¡¬t
 = 0U;

312 
	`as£¹_·¿m
(
	`IS_PWR_VOLTAGE_SCALING_RANGE
(
VÞgeSÿlšg
));

315 
	`__HAL_RCC_PWR_CLK_ENABLE
();

318 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

321 
	`__HAL_RCC_PLL_DISABLE
();

324 
tick¡¬t
 = 
	`HAL_G‘Tick
();

326 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

328 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

330  
HAL_TIMEOUT
;

335 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
VÞgeSÿlšg
);

338 
	`__HAL_RCC_PLL_ENABLE
();

341 
tick¡¬t
 = 
	`HAL_G‘Tick
();

343 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

345 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

347  
HAL_TIMEOUT
;

352 
tick¡¬t
 = 
	`HAL_G‘Tick
();

353 (
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_VOSRDY
è=ð
RESET
))

355 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_VOSRDY_TIMEOUT_VALUE
)

357  
HAL_TIMEOUT
;

363  
HAL_ERROR
;

366  
HAL_OK
;

367 
	}
}

370 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

375 
	$HAL_PWREx_EÇbËWakeUpPšPÞ¬™yRisšgEdge
()

377 *(
__IO
 
ušt32_t
 *è
CSR_WUPP_BB
 = (ušt32_t)
DISABLE
;

378 
	}
}

384 
	$HAL_PWREx_EÇbËWakeUpPšPÞ¬™yF®lšgEdge
()

386 *(
__IO
 
ušt32_t
 *è
CSR_WUPP_BB
 = (ušt32_t)
ENABLE
;

387 
	}
}

390 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

391 
defšed
(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

392 
defšed
(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

399 
	$HAL_PWREx_EÇbËMašReguÏtÜLowVÞge
()

401 *(
__IO
 
ušt32_t
 *è
CR_MRLVDS_BB
 = (ušt32_t)
ENABLE
;

402 
	}
}

410 
	$HAL_PWREx_Di§bËMašReguÏtÜLowVÞge
()

412 *(
__IO
 
ušt32_t
 *è
CR_MRLVDS_BB
 = (ušt32_t)
DISABLE
;

413 
	}
}

421 
	$HAL_PWREx_EÇbËLowReguÏtÜLowVÞge
()

423 *(
__IO
 
ušt32_t
 *è
CR_LPLVDS_BB
 = (ušt32_t)
ENABLE
;

424 
	}
}

432 
	$HAL_PWREx_Di§bËLowReguÏtÜLowVÞge
()

434 *(
__IO
 
ušt32_t
 *è
CR_LPLVDS_BB
 = (ušt32_t)
DISABLE
;

435 
	}
}

438 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

440 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

441 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

453 
HAL_StusTy³Def
 
	$HAL_PWREx_EÇbËOv”Drive
()

455 
ušt32_t
 
tick¡¬t
 = 0U;

457 
	`__HAL_RCC_PWR_CLK_ENABLE
();

460 
	`__HAL_PWR_OVERDRIVE_ENABLE
();

463 
tick¡¬t
 = 
	`HAL_G‘Tick
();

465 !
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODRDY
))

467 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

469  
HAL_TIMEOUT
;

474 
	`__HAL_PWR_OVERDRIVESWITCHING_ENABLE
();

477 
tick¡¬t
 = 
	`HAL_G‘Tick
();

479 !
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODSWRDY
))

481 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

483  
HAL_TIMEOUT
;

486  
HAL_OK
;

487 
	}
}

500 
HAL_StusTy³Def
 
	$HAL_PWREx_Di§bËOv”Drive
()

502 
ušt32_t
 
tick¡¬t
 = 0U;

504 
	`__HAL_RCC_PWR_CLK_ENABLE
();

507 
	`__HAL_PWR_OVERDRIVESWITCHING_DISABLE
();

510 
tick¡¬t
 = 
	`HAL_G‘Tick
();

512 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODSWRDY
))

514 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

516  
HAL_TIMEOUT
;

521 
	`__HAL_PWR_OVERDRIVE_DISABLE
();

524 
tick¡¬t
 = 
	`HAL_G‘Tick
();

526 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODRDY
))

528 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

530  
HAL_TIMEOUT
;

534  
HAL_OK
;

535 
	}
}

576 
HAL_StusTy³Def
 
	$HAL_PWREx_EÁ”Und”DriveSTOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

578 
ušt32_t
 
tm´eg1
 = 0U;

581 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
ReguÏtÜ
));

582 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

585 
	`__HAL_RCC_PWR_CLK_ENABLE
();

588 
	`__HAL_PWR_CLEAR_ODRUDR_FLAG
();

591 
	`__HAL_PWR_UNDERDRIVE_ENABLE
();

594 
tm´eg1
 = 
PWR
->
CR
;

596 
tm´eg1
 &ð(
ušt32_t
)~(
PWR_CR_PDDS
 | 
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
 | 
PWR_CR_MRUDS
);

599 
tm´eg1
 |ð
ReguÏtÜ
;

602 
PWR
->
CR
 = 
tm´eg1
;

605 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

608 if(
STOPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

611 
	`__WFI
();

616 
	`__WFE
();

619 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

621  
HAL_OK
;

622 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c

87 
	~"¡m32f4xx_h®.h
"

98 #ifdeà
HAL_RCC_MODULE_ENABLED


105 
	#CLOCKSWITCH_TIMEOUT_VALUE
 5000U

	)

108 
	#__MCO1_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

109 
	#MCO1_GPIO_PORT
 
GPIOA


	)

110 
	#MCO1_PIN
 
GPIO_PIN_8


	)

112 
	#__MCO2_CLK_ENABLE
(è
	`__HAL_RCC_GPIOC_CLK_ENABLE
()

	)

113 
	#MCO2_GPIO_PORT
 
GPIOC


	)

114 
	#MCO2_PIN
 
GPIO_PIN_9


	)

221 
__w—k
 
	$HAL_RCC_DeIn™
()

222 {
	}
}

238 
__w—k
 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

240 
ušt32_t
 
tick¡¬t
 = 0U;

243 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

245 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

248 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

250 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

251 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

253 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

255  
HAL_ERROR
;

261 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

264 if((
RCC_OscIn™SŒuù
->
HSES‹
è!ð
RCC_HSE_OFF
)

267 
tick¡¬t
 = 
	`HAL_G‘Tick
();

270 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

272 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

274  
HAL_TIMEOUT
;

281 
tick¡¬t
 = 
	`HAL_G‘Tick
();

284 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

286 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

288  
HAL_TIMEOUT
;

295 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

298 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

299 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

302 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

303 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

306 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

308  
HAL_ERROR
;

314 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

320 if((
RCC_OscIn™SŒuù
->
HSIS‹
)!ð
RCC_HSI_OFF
)

323 
	`__HAL_RCC_HSI_ENABLE
();

326 
tick¡¬t
 = 
	`HAL_G‘Tick
();

329 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

331 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

333  
HAL_TIMEOUT
;

338 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

343 
	`__HAL_RCC_HSI_DISABLE
();

346 
tick¡¬t
 = 
	`HAL_G‘Tick
();

349 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

351 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

353  
HAL_TIMEOUT
;

360 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

363 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

366 if((
RCC_OscIn™SŒuù
->
LSIS‹
)!ð
RCC_LSI_OFF
)

369 
	`__HAL_RCC_LSI_ENABLE
();

372 
tick¡¬t
 = 
	`HAL_G‘Tick
();

375 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

377 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

379  
HAL_TIMEOUT
;

386 
	`__HAL_RCC_LSI_DISABLE
();

389 
tick¡¬t
 = 
	`HAL_G‘Tick
();

392 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

394 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

396  
HAL_TIMEOUT
;

402 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

405 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

408 
	`__HAL_RCC_PWR_CLK_ENABLE
();

411 
PWR
->
CR
 |ð
PWR_CR_DBP
;

414 
tick¡¬t
 = 
	`HAL_G‘Tick
();

416 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

418 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

420  
HAL_TIMEOUT
;

425 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

427 if((
RCC_OscIn™SŒuù
->
LSES‹
è!ð
RCC_LSE_OFF
)

430 
tick¡¬t
 = 
	`HAL_G‘Tick
();

433 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

435 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

437  
HAL_TIMEOUT
;

444 
tick¡¬t
 = 
	`HAL_G‘Tick
();

447 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

449 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

451  
HAL_TIMEOUT
;

458 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

459 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

462 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

464 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

467 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

468 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLM
));

469 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLN
));

470 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLP
));

471 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
));

474 
	`__HAL_RCC_PLL_DISABLE
();

477 
tick¡¬t
 = 
	`HAL_G‘Tick
();

480 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

482 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

484  
HAL_TIMEOUT
;

489 
	`WRITE_REG
(
RCC
->
PLLCFGR
, (
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 | \

490 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 | \

491 (
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 << 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLN
)) | \

492 (((
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 >> 1Uè- 1Uè<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLP
)) | \

493 (
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 << 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLQ
))));

495 
	`__HAL_RCC_PLL_ENABLE
();

498 
tick¡¬t
 = 
	`HAL_G‘Tick
();

501 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

503 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

505  
HAL_TIMEOUT
;

512 
	`__HAL_RCC_PLL_DISABLE
();

515 
tick¡¬t
 = 
	`HAL_G‘Tick
();

518 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

520 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

522  
HAL_TIMEOUT
;

529  
HAL_ERROR
;

532  
HAL_OK
;

533 
	}
}

560 
HAL_StusTy³Def
 
	$HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
)

562 
ušt32_t
 
tick¡¬t
 = 0U;

565 
	`as£¹_·¿m
(
	`IS_RCC_CLOCKTYPE
(
RCC_ClkIn™SŒuù
->
ClockTy³
));

566 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FL©’cy
));

573 if(
FL©’cy
 > (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

576 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

580 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

582  
HAL_ERROR
;

587 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

589 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
));

590 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
);

594 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

596 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
));

599 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

602 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

604  
HAL_ERROR
;

608 if((
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
) ||

609 (
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLRCLK
))

612 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

614  
HAL_ERROR
;

621 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

623  
HAL_ERROR
;

627 
	`__HAL_RCC_SYSCLK_CONFIG
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
);

629 
tick¡¬t
 = 
	`HAL_G‘Tick
();

631 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

633 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

635 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

637  
HAL_TIMEOUT
;

641 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

643 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

645 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

647  
HAL_TIMEOUT
;

651 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLRCLK
)

653 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLRCLK
)

655 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

657  
HAL_TIMEOUT
;

663 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

665 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

667  
HAL_TIMEOUT
;

674 if(
FL©’cy
 < (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

677 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

681 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

683  
HAL_ERROR
;

688 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

690 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
));

691 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
);

695 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

697 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
));

698 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, ((
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
) << 3U));

702 
Sy¡emCÜeClock
 = 
	`HAL_RCC_G‘SysClockF»q
(è>> 
AHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
)>> 
	`POSITION_VAL
(RCC_CFGR_HPRE)];

705 
	`HAL_In™Tick
 (
TICK_INT_PRIORITY
);

707  
HAL_OK
;

708 
	}
}

758 
	$HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
)

760 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

762 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCOx
));

763 
	`as£¹_·¿m
(
	`IS_RCC_MCODIV
(
RCC_MCODiv
));

765 if(
RCC_MCOx
 =ð
RCC_MCO1
)

767 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCOSourû
));

770 
	`__MCO1_CLK_ENABLE
();

773 
GPIO_In™SŒuù
.
Pš
 = 
MCO1_PIN
;

774 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

775 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

776 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

777 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

778 
	`HAL_GPIO_In™
(
MCO1_GPIO_PORT
, &
GPIO_In™SŒuù
);

781 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO1
 | 
RCC_CFGR_MCO1PRE
), (
RCC_MCOSourû
 | 
RCC_MCODiv
));

784 #ià
	`defšed
(
RCC_CFGR_MCO1EN
)

785 
	`__HAL_RCC_MCO1_ENABLE
();

788 #ià
	`defšed
(
RCC_CFGR_MCO2
)

791 
	`as£¹_·¿m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCOSourû
));

794 
	`__MCO2_CLK_ENABLE
();

797 
GPIO_In™SŒuù
.
Pš
 = 
MCO2_PIN
;

798 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

799 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

800 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

801 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

802 
	`HAL_GPIO_In™
(
MCO2_GPIO_PORT
, &
GPIO_In™SŒuù
);

805 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO2
 | 
RCC_CFGR_MCO2PRE
), (
RCC_MCOSourû
 | (
RCC_MCODiv
 << 3U)));

808 #ià
	`defšed
(
RCC_CFGR_MCO2EN
)

809 
	`__HAL_RCC_MCO2_ENABLE
();

813 
	}
}

824 
	$HAL_RCC_EÇbËCSS
()

826 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
ENABLE
;

827 
	}
}

833 
	$HAL_RCC_Di§bËCSS
()

835 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
DISABLE
;

836 
	}
}

868 
__w—k
 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

870 
ušt32_t
 
¶lm
 = 0U, 
¶lvco
 = 0U, 
¶Í
 = 0U;

871 
ušt32_t
 
sysþockäeq
 = 0U;

874 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

876 
RCC_CFGR_SWS_HSI
:

878 
sysþockäeq
 = 
HSI_VALUE
;

881 
RCC_CFGR_SWS_HSE
:

883 
sysþockäeq
 = 
HSE_VALUE
;

886 
RCC_CFGR_SWS_PLL
:

890 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

891 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

894 
¶lvco
 = ((
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

899 
¶lvco
 = ((
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

901 
¶Í
 = ((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLP)) + 1U) *2U);

903 
sysþockäeq
 = 
¶lvco
/
¶Í
;

908 
sysþockäeq
 = 
HSI_VALUE
;

912  
sysþockäeq
;

913 
	}
}

924 
ušt32_t
 
	$HAL_RCC_G‘HCLKF»q
()

926  
Sy¡emCÜeClock
;

927 
	}
}

935 
ušt32_t
 
	$HAL_RCC_G‘PCLK1F»q
()

938  (
	`HAL_RCC_G‘HCLKF»q
(è>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
)>> 
	`POSITION_VAL
(RCC_CFGR_PPRE1)]);

939 
	}
}

947 
ušt32_t
 
	$HAL_RCC_G‘PCLK2F»q
()

950  (
	`HAL_RCC_G‘HCLKF»q
()>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
)>> 
	`POSITION_VAL
(RCC_CFGR_PPRE2)]);

951 
	}
}

960 
__w—k
 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

963 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

966 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

968 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

970 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

972 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

976 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

980 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

982 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

986 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

989 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 &
RCC_CR_HSITRIM
è>> 
	`POSITION_VAL
(RCC_CR_HSITRIM));

992 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

994 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

996 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

998 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

1002 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

1006 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

1008 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

1012 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

1016 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

1018 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

1022 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

1024 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

1025 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

1026 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN));

1027 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 = (
ušt32_t
)((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è+ 
RCC_PLLCFGR_PLLP_0
è<< 1Uè>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLP));

1028 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLQ
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLQ));

1029 
	}
}

1039 
	$HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
)

1042 
RCC_ClkIn™SŒuù
->
ClockTy³
 = 
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
;

1045 
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SW
);

1048 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
);

1051 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
);

1054 
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
 = (
ušt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
) >> 3U);

1057 *
pFL©’cy
 = (
ušt32_t
)(
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
);

1058 
	}
}

1065 
	$HAL_RCC_NMI_IRQHªdËr
()

1068 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_CSS
))

1071 
	`HAL_RCC_CSSC®lback
();

1074 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_CSS
);

1076 
	}
}

1082 
__w—k
 
	$HAL_RCC_CSSC®lback
()

1087 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c

43 
	~"¡m32f4xx_h®.h
"

54 #ifdeà
HAL_RCC_MODULE_ENABLED


92 #ià
defšed
(
STM32F446xx
)

107 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

109 
ušt32_t
 
tick¡¬t
 = 0U;

110 
ušt32_t
 
tm´eg1
 = 0U;

111 
ušt32_t
 
¶li2¥
 = 0U;

112 
ušt32_t
 
¶li2sq
 = 0U;

113 
ušt32_t
 
¶li2¤
 = 0U;

114 
ušt32_t
 
¶l§
 = 0U;

115 
ušt32_t
 
¶l§iq
 = 0U;

116 
ušt32_t
 
¶li2su£d
 = 0U;

117 
ušt32_t
 
¶l§iu£d
 = 0U;

120 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

123 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
) == (RCC_PERIPHCLK_I2S_APB1))

126 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB1CLKSOURCE
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
));

129 
	`__HAL_RCC_I2S_APB1_CONFIG
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
);

131 if(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)

133 
¶li2su£d
 = 1U;

139 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
) == (RCC_PERIPHCLK_I2S_APB2))

142 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB2CLKSOURCE
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
));

145 
	`__HAL_RCC_I2S_APB2_CONFIG
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
);

147 if(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)

149 
¶li2su£d
 = 1U;

155 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
) == (RCC_PERIPHCLK_SAI1))

158 
	`as£¹_·¿m
(
	`IS_RCC_SAI1CLKSOURCE
(
P”hClkIn™
->
Sai1ClockS–eùiÚ
));

161 
	`__HAL_RCC_SAI1_CONFIG
(
P”hClkIn™
->
Sai1ClockS–eùiÚ
);

163 if(
P”hClkIn™
->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLI2S
)

165 
¶li2su£d
 = 1U;

168 if(
P”hClkIn™
->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLSAI
)

170 
¶l§iu£d
 = 1U;

176 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
) == (RCC_PERIPHCLK_SAI2))

179 
	`as£¹_·¿m
(
	`IS_RCC_SAI2CLKSOURCE
(
P”hClkIn™
->
Sai2ClockS–eùiÚ
));

182 
	`__HAL_RCC_SAI2_CONFIG
(
P”hClkIn™
->
Sai2ClockS–eùiÚ
);

185 if(
P”hClkIn™
->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLI2S
)

187 
¶li2su£d
 = 1U;

190 if(
P”hClkIn™
->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLSAI
)

192 
¶l§iu£d
 = 1U;

198 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

201 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

204 
	`__HAL_RCC_PWR_CLK_ENABLE
();

207 
PWR
->
CR
 |ð
PWR_CR_DBP
;

210 
tick¡¬t
 = 
	`HAL_G‘Tick
();

212 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

214 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

216  
HAL_TIMEOUT
;

220 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

221 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

224 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

226 
	`__HAL_RCC_BACKUPRESET_FORCE
();

227 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

229 
RCC
->
BDCR
 = 
tm´eg1
;

232 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

235 
tick¡¬t
 = 
	`HAL_G‘Tick
();

238 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

240 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

242  
HAL_TIMEOUT
;

247 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

252 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

255 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

260 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

263 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

266 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

271 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CEC
) == RCC_PERIPHCLK_CEC)

274 
	`as£¹_·¿m
(
	`IS_RCC_CECCLKSOURCE
(
P”hClkIn™
->
CecClockS–eùiÚ
));

277 
	`__HAL_RCC_CEC_CONFIG
(
P”hClkIn™
->
CecClockS–eùiÚ
);

282 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48)

285 
	`as£¹_·¿m
(
	`IS_RCC_CLK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

288 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

291 if(
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
)

293 
¶l§iu£d
 = 1U;

299 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

302 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

305 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

310 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SPDIFRX
) == RCC_PERIPHCLK_SPDIFRX)

313 
	`as£¹_·¿m
(
	`IS_RCC_SPDIFRXCLKSOURCE
(
P”hClkIn™
->
SpdifClockS–eùiÚ
));

316 
	`__HAL_RCC_SPDIFRX_CONFIG
(
P”hClkIn™
->
SpdifClockS–eùiÚ
);

318 if(
P”hClkIn™
->
SpdifClockS–eùiÚ
 =ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
)

320 
¶li2su£d
 = 1U;

328 if((
¶li2su£d
 =ð1Uè|| (
P”hClkIn™
->
P”hClockS–eùiÚ
 =ð
RCC_PERIPHCLK_PLLI2S
))

331 
	`__HAL_RCC_PLLI2S_DISABLE
();

333 
tick¡¬t
 = 
	`HAL_G‘Tick
();

335 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

337 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

340  
HAL_TIMEOUT
;

345 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

346 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

349 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
è=ðRCC_PERIPHCLK_I2S_APB1è&& (P”hClkIn™->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)) ||

350 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
è=ðRCC_PERIPHCLK_I2S_APB2è&& (P”hClkIn™->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)))

353 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

356 
¶li2¥
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SP)) + 1U) << 1U);

357 
¶li2sq
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

361 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , 
¶li2¥
, 
¶li2sq
, P”hClkIn™->PLLI2S.
PLLI2SR
);

365 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
è=ðRCC_PERIPHCLK_SAI1è&& (P”hClkIn™->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLI2S
)) ||

366 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
è=ðRCC_PERIPHCLK_SAI2è&& (P”hClkIn™->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLI2S
)))

369 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

371 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

374 
¶li2¥
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SP)) + 1U) << 1U);

375 
¶li2¤
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

380 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , 
¶li2¥
, P”hClkIn™->PLLI2S.
PLLI2SQ
, 
¶li2¤
);

383 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

387 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SPDIFRX
è=ðRCC_PERIPHCLK_SPDIFRXè&& (P”hClkIn™->
SpdifClockS–eùiÚ
 =ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
))

390 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SP
));

392 
¶li2sq
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SP)) + 1U) << 1U);

393 
¶li2¤
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

397 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SP
, 
¶li2sq
, 
¶li2¤
);

401 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

404 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SP
));

405 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

406 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

410 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SP
, P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

414 
	`__HAL_RCC_PLLI2S_ENABLE
();

416 
tick¡¬t
 = 
	`HAL_G‘Tick
();

418 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

420 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

423  
HAL_TIMEOUT
;

431 if(
¶l§iu£d
 == 1U)

434 
	`__HAL_RCC_PLLSAI_DISABLE
();

436 
tick¡¬t
 = 
	`HAL_G‘Tick
();

438 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

440 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

443  
HAL_TIMEOUT
;

448 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIM_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
));

449 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

452 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
è=ðRCC_PERIPHCLK_SAI1è&& (P”hClkIn™->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLSAI
)) ||

453 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
è=ðRCC_PERIPHCLK_SAI2è&& (P”hClkIn™->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLSAI
)))

456 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

458 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

461 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIP)) + 1U) << 1U);

465 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
, P”hClkIn™->PLLSAI.
PLLSAIN
 , 
¶l§
, P”hClkIn™->PLLSAI.
PLLSAIQ
, 0U);

468 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

473 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
è=ðRCC_PERIPHCLK_CLK48è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

476 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIP
));

478 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

482 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
, P”hClkIn™->PLLSAI.
PLLSAIN
 , P”hClkIn™->PLLSAI.
PLLSAIP
, 
¶l§iq
, 0U);

486 
	`__HAL_RCC_PLLSAI_ENABLE
();

488 
tick¡¬t
 = 
	`HAL_G‘Tick
();

490 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

492 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

495  
HAL_TIMEOUT
;

499  
HAL_OK
;

500 
	}
}

509 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

511 
ušt32_t
 
‹m´eg
;

514 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

515 
RCC_PERIPHCLK_SAI1
 | 
RCC_PERIPHCLK_SAI2
 |\

516 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

517 
RCC_PERIPHCLK_CEC
 | 
RCC_PERIPHCLK_FMPI2C1
 |\

518 
RCC_PERIPHCLK_CLK48
 | 
RCC_PERIPHCLK_SDIO
 |\

519 
RCC_PERIPHCLK_SPDIFRX
;

522 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SM));

523 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SN));

524 
P”hClkIn™
->
PLLI2S
.
PLLI2SP
 = (
ušt32_t
)((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SP)) + 1U) << 1U);

525 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

526 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

528 
P”hClkIn™
->
PLLSAI
.
PLLSAIM
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIM));

529 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIN));

530 
P”hClkIn™
->
PLLSAI
.
PLLSAIP
 = (
ušt32_t
)((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIP)) + 1U) << 1U);

531 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

533 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLI2SDIVQ));

534 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLSAIDIVQ));

537 
P”hClkIn™
->
Sai1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI1_SOURCE
();

540 
P”hClkIn™
->
Sai2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI2_SOURCE
();

543 
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

546 
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

549 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

550 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

553 
P”hClkIn™
->
CecClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CEC_SOURCE
();

556 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

559 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

562 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

565 
P”hClkIn™
->
SpdifClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SPDIFRX_SOURCE
();

568 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

570 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

574 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

576 
	}
}

589 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

591 
ušt32_t
 
tm´eg1
 = 0U;

593 
ušt32_t
 
äequ’cy
 = 0U;

595 
ušt32_t
 
vcošput
 = 0U;

597 
ušt32_t
 
§iþocksourû
 = 0U;

598 
ušt32_t
 
¤cþk
 = 0U;

600 
ušt32_t
 
vcoouut
 = 0U;

601 
P”hClk
)

603 
RCC_PERIPHCLK_SAI1
:

604 
RCC_PERIPHCLK_SAI2
:

606 
§iþocksourû
 = 
RCC
->
DCKCFGR
;

607 
§iþocksourû
 &ð(
RCC_DCKCFGR_SAI1SRC
 | 
RCC_DCKCFGR_SAI2SRC
);

608 
§iþocksourû
)

614 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

617 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
));

622 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
)));

626 
tm´eg1
 = (
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
) >> 24U;

627 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 6U))/(
tm´eg1
);

630 
tm´eg1
 = (((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
) >> 8U) + 1U);

631 
äequ’cy
 = f»qu’cy/(
tm´eg1
);

634 
RCC_DCKCFGR_SAI1SRC_0
:

635 
RCC_DCKCFGR_SAI2SRC_0
:

639 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

642 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

647 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
)));

652 
tm´eg1
 = (
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
) >> 24U;

653 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 6U))/(
tm´eg1
);

656 
tm´eg1
 = ((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
) + 1U);

657 
äequ’cy
 = f»qu’cy/(
tm´eg1
);

660 
RCC_DCKCFGR_SAI1SRC_1
:

661 
RCC_DCKCFGR_SAI2SRC_1
:

665 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

668 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

673 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
)));

678 
tm´eg1
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U;

679 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 6U))/(
tm´eg1
);

682 
RCC_DCKCFGR_SAI1SRC
:

684 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

687 
RCC_DCKCFGR_SAI2SRC
:

689 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

692 
äequ’cy
 = (
ušt32_t
)(
HSI_VALUE
);

697 
äequ’cy
 = (
ušt32_t
)(
HSE_VALUE
);

708 
RCC_PERIPHCLK_I2S_APB1
:

711 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

712 
¤cþk
)

715 
RCC_I2SAPB1CLKSOURCE_EXT
:

718 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

722 
RCC_I2SAPB1CLKSOURCE_PLLI2S
:

726 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

729 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

734 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

738 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

740 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

744 
RCC_I2SAPB1CLKSOURCE_PLLR
:

748 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

751 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

756 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

760 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

762 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

766 
RCC_I2SAPB1CLKSOURCE_PLLSRC
:

768 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

770 
äequ’cy
 = 
HSE_VALUE
;

774 
äequ’cy
 = 
HSI_VALUE
;

781 
äequ’cy
 = 0U;

787 
RCC_PERIPHCLK_I2S_APB2
:

790 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

791 
¤cþk
)

794 
RCC_I2SAPB2CLKSOURCE_EXT
:

797 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

801 
RCC_I2SAPB2CLKSOURCE_PLLI2S
:

805 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

808 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

813 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

817 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

819 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

823 
RCC_I2SAPB2CLKSOURCE_PLLR
:

827 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

830 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

835 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

839 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

841 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

845 
RCC_I2SAPB2CLKSOURCE_PLLSRC
:

847 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

849 
äequ’cy
 = 
HSE_VALUE
;

853 
äequ’cy
 = 
HSI_VALUE
;

860 
äequ’cy
 = 0U;

867  
äequ’cy
;

868 
	}
}

871 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

886 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

888 
ušt32_t
 
tick¡¬t
 = 0U;

889 
ušt32_t
 
tm´eg1
 = 0U;

890 
ušt32_t
 
¶l§
 = 0U;

891 
ušt32_t
 
¶l§iq
 = 0U;

892 
ušt32_t
 
¶l§œ
 = 0U;

895 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

898 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48)

901 
	`as£¹_·¿m
(
	`IS_RCC_CLK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

904 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

909 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

912 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

915 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

923 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

924 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == RCC_PERIPHCLK_SAI_PLLI2S) ||

925 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S))

928 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

931 
	`__HAL_RCC_PLLI2S_DISABLE
();

933 
tick¡¬t
 = 
	`HAL_G‘Tick
();

935 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

937 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

940  
HAL_TIMEOUT
;

947 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == (RCC_PERIPHCLK_I2S))

950 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

954 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

960 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == (RCC_PERIPHCLK_SAI_PLLI2S))

963 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

964 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

967 
tm´eg1
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

972 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
 , 
tm´eg1
);

974 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

978 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

981 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

982 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

985 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
, P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

989 
	`__HAL_RCC_PLLI2S_ENABLE
();

991 
tick¡¬t
 = 
	`HAL_G‘Tick
();

993 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

995 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

998  
HAL_TIMEOUT
;

1008 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == RCC_PERIPHCLK_SAI_PLLSAI) ||

1009 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == RCC_PERIPHCLK_LTDC) ||

1010 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48) &&

1011 (
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
)))

1014 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

1017 
	`__HAL_RCC_PLLSAI_DISABLE
();

1019 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1021 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

1023 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

1026  
HAL_TIMEOUT
;

1033 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == (RCC_PERIPHCLK_SAI_PLLSAI))

1035 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

1036 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

1039 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIP)) + 1U) << 1U);

1041 
¶l§œ
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

1045 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, 
¶l§
, P”hClkIn™->PLLSAI.
PLLSAIQ
, 
¶l§œ
);

1047 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

1051 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == (RCC_PERIPHCLK_LTDC))

1053 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIR
));

1054 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
P”hClkIn™
->
PLLSAIDivR
));

1057 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIP)) + 1U) << 1U);

1059 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

1063 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, 
¶l§
, 
¶l§iq
, P”hClkIn™->PLLSAI.
PLLSAIR
);

1065 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLSAIDivR
);

1070 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == (RCC_PERIPHCLK_CLK48)) &&

1071 (
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

1073 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIP
));

1076 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

1078 
¶l§œ
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

1082 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, P”hClkIn™->PLLSAI.
PLLSAIP
, 
¶l§iq
, 
¶l§œ
);

1086 
	`__HAL_RCC_PLLSAI_ENABLE
();

1088 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1090 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

1092 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

1095  
HAL_TIMEOUT
;

1103 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1106 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

1109 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1112 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1115 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1117 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1119 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1121  
HAL_TIMEOUT
;

1125 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

1126 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

1129 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1131 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1132 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1134 
RCC
->
BDCR
 = 
tm´eg1
;

1137 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

1140 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1143 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1145 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1147  
HAL_TIMEOUT
;

1152 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1157 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1159 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

1161  
HAL_OK
;

1162 
	}
}

1171 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1173 
ušt32_t
 
‹m´eg
;

1176 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_SAI_PLLSAI
 |\

1177 
RCC_PERIPHCLK_SAI_PLLI2S
 | 
RCC_PERIPHCLK_LTDC
 |\

1178 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1179 
RCC_PERIPHCLK_CLK48
 | 
RCC_PERIPHCLK_SDIO
;

1182 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SN));

1183 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

1184 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

1186 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIN));

1187 
P”hClkIn™
->
PLLSAI
.
PLLSAIR
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

1188 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

1190 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLI2SDIVQ));

1191 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLSAIDIVQ));

1192 
P”hClkIn™
->
PLLSAIDivR
 = (
ušt32_t
)(
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVR
);

1194 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1195 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1198 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

1201 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

1203 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

1205 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

1209 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

1211 
	}
}

1221 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

1224 
ušt32_t
 
äequ’cy
 = 0U;

1226 
ušt32_t
 
vcošput
 = 0U;

1227 
ušt32_t
 
¤cþk
 = 0U;

1229 
ušt32_t
 
vcoouut
 = 0U;

1230 
P”hClk
)

1232 
RCC_PERIPHCLK_I2S
:

1235 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

1236 
¤cþk
)

1239 
RCC_I2SCLKSOURCE_EXT
:

1242 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

1246 
RCC_I2SCLKSOURCE_PLLI2S
:

1250 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1253 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1258 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1262 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

1264 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

1270 
äequ’cy
 = 0U;

1277  
äequ’cy
;

1278 
	}
}

1281 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1296 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1298 
ušt32_t
 
tick¡¬t
 = 0U;

1299 
ušt32_t
 
tm´eg1
 = 0U;

1300 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1301 
ušt32_t
 
¶li2sq
 = 0U;

1303 
ušt32_t
 
¶li2su£d
 = 0U;

1306 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

1309 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
) == (RCC_PERIPHCLK_I2S_APB1))

1312 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB1CLKSOURCE
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
));

1315 
	`__HAL_RCC_I2S_APB1_CONFIG
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
);

1317 if(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)

1319 
¶li2su£d
 = 1U;

1325 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
) == (RCC_PERIPHCLK_I2S_APB2))

1328 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB2CLKSOURCE
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
));

1331 
	`__HAL_RCC_I2S_APB2_CONFIG
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
);

1333 if(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)

1335 
¶li2su£d
 = 1U;

1340 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1342 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIA
) == (RCC_PERIPHCLK_SAIA))

1345 
	`as£¹_·¿m
(
	`IS_RCC_SAIACLKSOURCE
(
P”hClkIn™
->
SaiAClockS–eùiÚ
));

1348 
	`__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
P”hClkIn™
->
SaiAClockS–eùiÚ
);

1350 if(
P”hClkIn™
->
SaiAClockS–eùiÚ
 =ð
RCC_SAIACLKSOURCE_PLLI2SR
)

1352 
¶li2su£d
 = 1U;

1355 if(
P”hClkIn™
->
SaiAClockS–eùiÚ
 =ð
RCC_SAIACLKSOURCE_PLLR
)

1358 
	`as£¹_·¿m
(
	`IS_RCC_PLL_DIVR_VALUE
(
P”hClkIn™
->
PLLDivR
));

1361 
	`__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLDivR
);

1367 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIB
) == (RCC_PERIPHCLK_SAIB))

1370 
	`as£¹_·¿m
(
	`IS_RCC_SAIBCLKSOURCE
(
P”hClkIn™
->
SaiBClockS–eùiÚ
));

1373 
	`__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
P”hClkIn™
->
SaiBClockS–eùiÚ
);

1375 if(
P”hClkIn™
->
SaiBClockS–eùiÚ
 =ð
RCC_SAIBCLKSOURCE_PLLI2SR
)

1377 
¶li2su£d
 = 1U;

1380 if(
P”hClkIn™
->
SaiBClockS–eùiÚ
 =ð
RCC_SAIBCLKSOURCE_PLLR
)

1383 
	`as£¹_·¿m
(
	`IS_RCC_PLL_DIVR_VALUE
(
P”hClkIn™
->
PLLDivR
));

1386 
	`__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLDivR
);

1393 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1396 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

1399 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1402 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1405 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1407 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1409 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1411  
HAL_TIMEOUT
;

1415 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

1416 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

1419 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1421 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1422 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1424 
RCC
->
BDCR
 = 
tm´eg1
;

1427 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

1430 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1433 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1435 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1437  
HAL_TIMEOUT
;

1442 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1447 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1450 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

1455 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

1458 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

1461 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

1466 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48)

1469 
	`as£¹_·¿m
(
	`IS_RCC_CLK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

1472 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

1475 if(
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLI2SQ
)

1477 
¶li2su£d
 = 1U;

1483 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

1486 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

1489 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

1496 if((
¶li2su£d
 =ð1Uè|| (
P”hClkIn™
->
P”hClockS–eùiÚ
 =ð
RCC_PERIPHCLK_PLLI2S
))

1499 
	`__HAL_RCC_PLLI2S_DISABLE
();

1501 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1503 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

1505 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1508  
HAL_TIMEOUT
;

1513 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SCLKSOURCE
(
P”hClkIn™
->
PLLI2SS–eùiÚ
));

1514 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

1515 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

1517 
	`__HAL_RCC_PLL_I2S_CONFIG
(
P”hClkIn™
->
PLLI2SS–eùiÚ
);

1520 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
è=ðRCC_PERIPHCLK_I2S_APB1è&& (P”hClkIn™->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)) ||

1521 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
è=ðRCC_PERIPHCLK_I2S_APB2è&& (P”hClkIn™->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)) ||

1522 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
è=ðRCC_PERIPHCLK_CLK48è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLI2SQ
)) ||

1523 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
è=ðRCC_PERIPHCLK_SDIOè&& (P”hClkIn™->
SdioClockS–eùiÚ
 =ð
RCC_SDIOCLKSOURCE_CLK48
è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLI2SQ
)))

1526 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1527 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

1532 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1535 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1537 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIA
è=ðRCC_PERIPHCLK_SAIAè&& (P”hClkIn™->
SaiAClockS–eùiÚ
 =ð
RCC_SAIACLKSOURCE_PLLI2SR
)) ||

1538 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIB
è=ðRCC_PERIPHCLK_SAIBè&& (P”hClkIn™->
SaiBClockS–eùiÚ
 =ð
RCC_SAIBCLKSOURCE_PLLI2SR
)))

1541 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1543 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVR_VALUE
(
P”hClkIn™
->
PLLI2SDivR
));

1546 
¶li2sq
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

1551 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
, 
¶li2sq
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1554 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLI2SDivR
);

1559 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

1562 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1563 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

1568 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1572 
	`__HAL_RCC_PLLI2S_ENABLE
();

1574 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1576 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

1578 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1581  
HAL_TIMEOUT
;

1588 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM1
) == RCC_PERIPHCLK_DFSDM1)

1591 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM1CLKSOURCE
(
P”hClkIn™
->
Dfsdm1ClockS–eùiÚ
));

1594 
	`__HAL_RCC_DFSDM1_CONFIG
(
P”hClkIn™
->
Dfsdm1ClockS–eùiÚ
);

1599 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM1_AUDIO
) == RCC_PERIPHCLK_DFSDM1_AUDIO)

1602 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM1AUDIOCLKSOURCE
(
P”hClkIn™
->
Dfsdm1AudioClockS–eùiÚ
));

1605 
	`__HAL_RCC_DFSDM1AUDIO_CONFIG
(
P”hClkIn™
->
Dfsdm1AudioClockS–eùiÚ
);

1609 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1611 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM2
) == RCC_PERIPHCLK_DFSDM2)

1614 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM2CLKSOURCE
(
P”hClkIn™
->
Dfsdm2ClockS–eùiÚ
));

1617 
	`__HAL_RCC_DFSDM2_CONFIG
(
P”hClkIn™
->
Dfsdm2ClockS–eùiÚ
);

1622 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM2_AUDIO
) == RCC_PERIPHCLK_DFSDM2_AUDIO)

1625 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM2AUDIOCLKSOURCE
(
P”hClkIn™
->
Dfsdm2AudioClockS–eùiÚ
));

1628 
	`__HAL_RCC_DFSDM2AUDIO_CONFIG
(
P”hClkIn™
->
Dfsdm2AudioClockS–eùiÚ
);

1633 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LPTIM1
) == RCC_PERIPHCLK_LPTIM1)

1636 
	`as£¹_·¿m
(
	`IS_RCC_LPTIM1CLKSOURCE
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
));

1639 
	`__HAL_RCC_LPTIM1_CONFIG
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
);

1644  
HAL_OK
;

1645 
	}
}

1654 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1656 
ušt32_t
 
‹m´eg
;

1659 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1660 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

1661 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1662 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_CLK48
 |\

1663 
RCC_PERIPHCLK_SDIO
 | 
RCC_PERIPHCLK_DFSDM1
 |\

1664 
RCC_PERIPHCLK_DFSDM1_AUDIO
 | 
RCC_PERIPHCLK_DFSDM2
 |\

1665 
RCC_PERIPHCLK_DFSDM2_AUDIO
 | 
RCC_PERIPHCLK_LPTIM1
 |\

1666 
RCC_PERIPHCLK_SAIA
 | 
RCC_PERIPHCLK_SAIB
;

1668 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

1669 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1670 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_CLK48
 |\

1671 
RCC_PERIPHCLK_SDIO
 | 
RCC_PERIPHCLK_DFSDM1
 |\

1672 
RCC_PERIPHCLK_DFSDM1_AUDIO
;

1678 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SM));

1679 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SN));

1680 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

1681 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

1682 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1684 
P”hClkIn™
->
PLLI2SDivR
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVR
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLI2SDIVR));

1685 
P”hClkIn™
->
PLLDivR
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLDIVR
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLDIVR));

1689 
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

1692 
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

1695 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1696 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1699 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

1702 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

1705 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

1708 
P”hClkIn™
->
Dfsdm1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM1_SOURCE
();

1711 
P”hClkIn™
->
Dfsdm1AudioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM1AUDIO_SOURCE
();

1713 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1715 
P”hClkIn™
->
Dfsdm2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM2_SOURCE
();

1718 
P”hClkIn™
->
Dfsdm2AudioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM2AUDIO_SOURCE
();

1721 
P”hClkIn™
->
L±im1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_LPTIM1_SOURCE
();

1724 
P”hClkIn™
->
SaiAClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI_BLOCKA_SOURCE
();

1727 
P”hClkIn™
->
SaiBClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI_BLOCKB_SOURCE
();

1731 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

1733 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

1737 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

1739 
	}
}

1750 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

1753 
ušt32_t
 
äequ’cy
 = 0U;

1755 
ušt32_t
 
vcošput
 = 0U;

1756 
ušt32_t
 
¤cþk
 = 0U;

1758 
ušt32_t
 
vcoouut
 = 0U;

1759 
P”hClk
)

1761 
RCC_PERIPHCLK_I2S_APB1
:

1764 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

1765 
¤cþk
)

1768 
RCC_I2SAPB1CLKSOURCE_EXT
:

1771 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

1775 
RCC_I2SAPB1CLKSOURCE_PLLI2S
:

1777 if((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SSRC
) == RCC_PLLI2SCFGR_PLLI2SSRC)

1780 
vcošput
 = (
ušt32_t
)(
EXTERNAL_CLOCK_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1786 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1789 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1794 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1798 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

1800 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

1804 
RCC_I2SAPB1CLKSOURCE_PLLR
:

1808 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1811 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1816 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1820 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

1822 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

1826 
RCC_I2SAPB1CLKSOURCE_PLLSRC
:

1828 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1830 
äequ’cy
 = 
HSE_VALUE
;

1834 
äequ’cy
 = 
HSI_VALUE
;

1841 
äequ’cy
 = 0U;

1847 
RCC_PERIPHCLK_I2S_APB2
:

1850 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

1851 
¤cþk
)

1854 
RCC_I2SAPB2CLKSOURCE_EXT
:

1857 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

1861 
RCC_I2SAPB2CLKSOURCE_PLLI2S
:

1863 if((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SSRC
) == RCC_PLLI2SCFGR_PLLI2SSRC)

1866 
vcošput
 = (
ušt32_t
)(
EXTERNAL_CLOCK_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1872 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1875 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1880 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1884 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

1886 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

1890 
RCC_I2SAPB2CLKSOURCE_PLLR
:

1894 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1897 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1902 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1906 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

1908 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

1912 
RCC_I2SAPB2CLKSOURCE_PLLSRC
:

1914 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1916 
äequ’cy
 = 
HSE_VALUE
;

1920 
äequ’cy
 = 
HSI_VALUE
;

1927 
äequ’cy
 = 0U;

1934  
äequ’cy
;

1935 
	}
}

1938 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1951 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1953 
ušt32_t
 
tick¡¬t
 = 0U;

1954 
ušt32_t
 
tm´eg1
 = 0U;

1957 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

1960 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1963 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

1966 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1969 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1972 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1974 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1976 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1978  
HAL_TIMEOUT
;

1982 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

1983 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

1986 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1988 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1989 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1991 
RCC
->
BDCR
 = 
tm´eg1
;

1994 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

1997 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2000 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

2002 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

2004  
HAL_TIMEOUT
;

2009 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

2014 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

2016 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

2021 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

2024 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

2027 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

2032 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LPTIM1
) == RCC_PERIPHCLK_LPTIM1)

2035 
	`as£¹_·¿m
(
	`IS_RCC_LPTIM1CLKSOURCE
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
));

2038 
	`__HAL_RCC_LPTIM1_CONFIG
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
);

2042 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S)

2045 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPBCLKSOURCE
(
P”hClkIn™
->
I2SClockS–eùiÚ
));

2048 
	`__HAL_RCC_I2S_CONFIG
(
P”hClkIn™
->
I2SClockS–eùiÚ
);

2051  
HAL_OK
;

2052 
	}
}

2061 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2063 
ušt32_t
 
‹m´eg
;

2066 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_LPTIM1
 | 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
;

2068 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

2069 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

2071 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

2073 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

2077 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

2080 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

2083 
P”hClkIn™
->
I2SClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2086 
	}
}

2095 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

2098 
ušt32_t
 
äequ’cy
 = 0U;

2100 
ušt32_t
 
vcošput
 = 0U;

2101 
ušt32_t
 
¤cþk
 = 0U;

2103 
ušt32_t
 
vcoouut
 = 0U;

2104 
P”hClk
)

2106 
RCC_PERIPHCLK_I2S
:

2109 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2110 
¤cþk
)

2113 
RCC_I2SAPBCLKSOURCE_EXT
:

2116 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

2120 
RCC_I2SAPBCLKSOURCE_PLLR
:

2124 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2127 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2132 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2136 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

2138 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

2142 
RCC_I2SAPBCLKSOURCE_PLLSRC
:

2144 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2146 
äequ’cy
 = 
HSE_VALUE
;

2150 
äequ’cy
 = 
HSI_VALUE
;

2157 
äequ’cy
 = 0U;

2164  
äequ’cy
;

2165 
	}
}

2168 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

2183 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2185 
ušt32_t
 
tick¡¬t
 = 0U;

2186 
ušt32_t
 
tm´eg1
 = 0U;

2189 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

2195 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

2196 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == RCC_PERIPHCLK_SAI_PLLI2S))

2199 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

2202 
	`__HAL_RCC_PLLI2S_DISABLE
();

2204 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2206 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

2208 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2211  
HAL_TIMEOUT
;

2218 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == (RCC_PERIPHCLK_I2S))

2221 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

2225 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

2231 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == (RCC_PERIPHCLK_SAI_PLLI2S))

2234 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

2235 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

2238 
tm´eg1
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

2243 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
 , 
tm´eg1
);

2245 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

2249 
	`__HAL_RCC_PLLI2S_ENABLE
();

2251 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2253 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

2255 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2258  
HAL_TIMEOUT
;

2268 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == RCC_PERIPHCLK_SAI_PLLSAI) ||

2269 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == RCC_PERIPHCLK_LTDC))

2272 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

2275 
	`__HAL_RCC_PLLSAI_DISABLE
();

2277 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2279 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

2281 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2284  
HAL_TIMEOUT
;

2291 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == (RCC_PERIPHCLK_SAI_PLLSAI))

2293 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

2294 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

2297 
tm´eg1
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

2301 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 , P”hClkIn™->PLLSAI.
PLLSAIQ
, 
tm´eg1
);

2303 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

2307 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == (RCC_PERIPHCLK_LTDC))

2309 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIR
));

2310 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
P”hClkIn™
->
PLLSAIDivR
));

2313 
tm´eg1
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

2317 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 , 
tm´eg1
, P”hClkIn™->PLLSAI.
PLLSAIR
);

2319 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLSAIDivR
);

2322 
	`__HAL_RCC_PLLSAI_ENABLE
();

2324 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2326 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

2328 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2331  
HAL_TIMEOUT
;

2338 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

2341 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

2344 
	`__HAL_RCC_PWR_CLK_ENABLE
();

2347 
PWR
->
CR
 |ð
PWR_CR_DBP
;

2350 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2352 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

2354 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

2356  
HAL_TIMEOUT
;

2360 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

2361 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

2364 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

2366 
	`__HAL_RCC_BACKUPRESET_FORCE
();

2367 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

2369 
RCC
->
BDCR
 = 
tm´eg1
;

2372 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

2375 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2378 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

2380 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

2382  
HAL_TIMEOUT
;

2387 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

2392 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

2394 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

2396  
HAL_OK
;

2397 
	}
}

2406 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2408 
ušt32_t
 
‹m´eg
;

2411 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_SAI_PLLSAI
 | 
RCC_PERIPHCLK_SAI_PLLI2S
 | 
RCC_PERIPHCLK_LTDC
 | 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
;

2414 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SN));

2415 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

2416 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

2418 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIN));

2419 
P”hClkIn™
->
PLLSAI
.
PLLSAIR
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

2420 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

2422 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLI2SDIVQ));

2423 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLSAIDIVQ));

2424 
P”hClkIn™
->
PLLSAIDivR
 = (
ušt32_t
)(
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVR
);

2426 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

2427 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

2429 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

2431 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

2435 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

2437 
	}
}

2447 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

2450 
ušt32_t
 
äequ’cy
 = 0U;

2452 
ušt32_t
 
vcošput
 = 0U;

2453 
ušt32_t
 
¤cþk
 = 0U;

2455 
ušt32_t
 
vcoouut
 = 0U;

2456 
P”hClk
)

2458 
RCC_PERIPHCLK_I2S
:

2461 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2462 
¤cþk
)

2465 
RCC_I2SCLKSOURCE_EXT
:

2468 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

2472 
RCC_I2SCLKSOURCE_PLLI2S
:

2476 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2479 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2484 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2488 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

2490 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

2496 
äequ’cy
 = 0U;

2503  
äequ’cy
;

2504 
	}
}

2507 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
) ||\

2508 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| 
	$defšed
(
STM32F411xE
)

2521 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2523 
ušt32_t
 
tick¡¬t
 = 0U;

2524 
ušt32_t
 
tm´eg1
 = 0U;

2527 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

2530 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

2531 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S))

2534 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

2535 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

2536 #ià
	`defšed
(
STM32F411xE
)

2537 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

2540 
	`__HAL_RCC_PLLI2S_DISABLE
();

2542 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2544 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

2546 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2549  
HAL_TIMEOUT
;

2553 #ià
	`defšed
(
STM32F411xE
)

2557 
	`__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
, P”hClkIn™->PLLI2S.
PLLI2SR
);

2562 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

2566 
	`__HAL_RCC_PLLI2S_ENABLE
();

2568 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2570 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

2572 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2575  
HAL_TIMEOUT
;

2581 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

2584 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

2587 
	`__HAL_RCC_PWR_CLK_ENABLE
();

2590 
PWR
->
CR
 |ð
PWR_CR_DBP
;

2593 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2595 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

2597 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

2599  
HAL_TIMEOUT
;

2603 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

2604 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

2607 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

2609 
	`__HAL_RCC_BACKUPRESET_FORCE
();

2610 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

2612 
RCC
->
BDCR
 = 
tm´eg1
;

2615 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

2618 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2621 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

2623 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

2625  
HAL_TIMEOUT
;

2630 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

2632 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

2634 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

2636 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

2639  
HAL_OK
;

2640 
	}
}

2649 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2651 
ušt32_t
 
‹m´eg
;

2654 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_RTC
;

2657 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SN));

2658 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

2659 #ià
	`defšed
(
STM32F411xE
)

2660 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
);

2663 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

2664 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

2666 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

2668 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

2670 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

2674 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

2677 
	}
}

2687 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

2690 
ušt32_t
 
äequ’cy
 = 0U;

2692 
ušt32_t
 
vcošput
 = 0U;

2693 
ušt32_t
 
¤cþk
 = 0U;

2695 
ušt32_t
 
vcoouut
 = 0U;

2696 
P”hClk
)

2698 
RCC_PERIPHCLK_I2S
:

2701 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2702 
¤cþk
)

2705 
RCC_I2SCLKSOURCE_EXT
:

2708 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

2712 
RCC_I2SCLKSOURCE_PLLI2S
:

2714 #ià
	`defšed
(
STM32F411xE
)

2717 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2720 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

2725 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

2730 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2733 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2738 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2742 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

2744 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

2750 
äequ’cy
 = 0U;

2757  
äequ’cy
;

2758 
	}
}

2761 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

2762 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

2774 
	$HAL_RCCEx_S–eùLSEMode
(
ušt8_t
 
Mode
)

2777 
	`as£¹_·¿m
(
	`IS_RCC_LSE_MODE
(
Mode
));

2778 if(
Mode
 =ð
RCC_LSE_HIGHDRIVE_MODE
)

2780 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2784 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2786 
	}
}

2790 #ià
defšed
(
STM32F446xx
)

2824 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

2826 
ušt32_t
 
¶lm
 = 0U;

2827 
ušt32_t
 
¶lvco
 = 0U;

2828 
ušt32_t
 
¶Í
 = 0U;

2829 
ušt32_t
 
¶Ì
 = 0U;

2830 
ušt32_t
 
sysþockäeq
 = 0U;

2833 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

2835 
RCC_CFGR_SWS_HSI
:

2837 
sysþockäeq
 = 
HSI_VALUE
;

2840 
RCC_CFGR_SWS_HSE
:

2842 
sysþockäeq
 = 
HSE_VALUE
;

2845 
RCC_CFGR_SWS_PLL
:

2849 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

2850 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

2853 
¶lvco
 = ((
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

2858 
¶lvco
 = ((
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

2860 
¶Í
 = ((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLP)) + 1U) *2U);

2862 
sysþockäeq
 = 
¶lvco
/
¶Í
;

2865 
RCC_CFGR_SWS_PLLR
:

2869 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

2870 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

2873 
¶lvco
 = ((
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

2878 
¶lvco
 = ((
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

2880 
¶Ì
 = ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLR));

2882 
sysþockäeq
 = 
¶lvco
/
¶Ì
;

2887 
sysþockäeq
 = 
HSI_VALUE
;

2891  
sysþockäeq
;

2892 
	}
}

2903 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

2904 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

2905 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

2906 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

2907 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

2921 
	$HAL_RCC_DeIn™
()

2924 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
 | 
RCC_CR_HSITRIM_4
);

2927 
	`CLEAR_REG
(
RCC
->
CFGR
);

2930 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
 | 
RCC_CR_HSEBYP
 | 
RCC_CR_CSSON
 | 
RCC_CR_PLLON
 | 
RCC_CR_PLLI2SON
);

2932 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

2934 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLSAION
);

2938 
	`CLEAR_REG
(
RCC
->
PLLCFGR
);

2939 #ià
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
) || \

2940 
	`defšed
(
STM32F423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

2941 
	`SET_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_2
 | 
RCC_PLLCFGR_PLLR_1
);

2943 
	`SET_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_2
);

2947 
	`CLEAR_REG
(
RCC
->
PLLI2SCFGR
);

2948 #ià
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
) || \

2949 
	`defšed
(
STM32F423xx
è|| defšed(
STM32F446xx
)

2950 
	`SET_BIT
(
RCC
->
PLLI2SCFGR
, 
RCC_PLLI2SCFGR_PLLI2SM_4
 | 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SQ_2
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
);

2951 #–ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

2952 
	`SET_BIT
(
RCC
->
PLLI2SCFGR
, 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
);

2953 #–ià
	`defšed
(
STM32F411xE
)

2954 
	`SET_BIT
(
RCC
->
PLLI2SCFGR
, 
RCC_PLLI2SCFGR_PLLI2SM_4
 | 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
);

2956 
	`SET_BIT
(
RCC
->
PLLI2SCFGR
, 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SQ_2
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
);

2960 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

2961 
	`CLEAR_REG
(
RCC
->
PLLSAICFGR
);

2962 
	`SET_BIT
(
RCC
->
PLLSAICFGR
, 
RCC_PLLSAICFGR_PLLSAIN_6
 | 
RCC_PLLSAICFGR_PLLSAIN_7
 | 
RCC_PLLSAICFGR_PLLSAIQ_2
 | 
RCC_PLLSAICFGR_PLLSAIR_1
);

2963 #–ià
	`defšed
(
STM32F446xx
)

2964 
	`CLEAR_REG
(
RCC
->
PLLSAICFGR
);

2965 
	`SET_BIT
(
RCC
->
PLLSAICFGR
, 
RCC_PLLSAICFGR_PLLSAIM_4
 | 
RCC_PLLSAICFGR_PLLSAIN_6
 | 
RCC_PLLSAICFGR_PLLSAIN_7
 | 
RCC_PLLSAICFGR_PLLSAIQ_2
);

2969 
	`CLEAR_REG
(
RCC
->
CIR
);

2972 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

2973 
	}
}

2975 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F412Zx
 || 
	gSTM32F412Vx
 ||

2976 
	gSTM32F412Rx
 || 
	gSTM32F412Cx
 || 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

2978 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

2992 
	$HAL_RCC_DeIn™
()

2995 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
 | 
RCC_CR_HSITRIM_4
);

2998 
	`CLEAR_REG
(
RCC
->
CFGR
);

3001 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
 | 
RCC_CR_HSEBYP
 | 
RCC_CR_CSSON
 | 
RCC_CR_PLLON
);

3004 
	`CLEAR_REG
(
RCC
->
PLLCFGR
);

3005 
	`SET_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLR_0
 | 
RCC_PLLCFGR_PLLR_1
 | 
RCC_PLLCFGR_PLLR_2
 | 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_0
 | 
RCC_PLLCFGR_PLLQ_1
 | 
RCC_PLLCFGR_PLLQ_2
 | 
RCC_PLLCFGR_PLLQ_3
);

3008 
	`CLEAR_REG
(
RCC
->
CIR
);

3011 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

3012 
	}
}

3015 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

3016 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

3033 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

3035 
ušt32_t
 
tick¡¬t
 = 0U;

3038 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

3040 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

3043 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

3045 #ià
	`defšed
(
STM32F446xx
)

3046 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

3047 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)) ||\

3048 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLLR
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

3050 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

3051 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

3054 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

3056  
HAL_ERROR
;

3062 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

3065 if((
RCC_OscIn™SŒuù
->
HSES‹
è!ð
RCC_HSE_OFF
)

3068 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3071 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

3073 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

3075  
HAL_TIMEOUT
;

3082 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3085 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

3087 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

3089  
HAL_TIMEOUT
;

3096 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

3099 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

3100 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

3103 #ià
	`defšed
(
STM32F446xx
)

3104 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

3105 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)) ||\

3106 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLLR
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

3108 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

3109 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

3113 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

3115  
HAL_ERROR
;

3121 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

3127 if((
RCC_OscIn™SŒuù
->
HSIS‹
)!ð
RCC_HSI_OFF
)

3130 
	`__HAL_RCC_HSI_ENABLE
();

3133 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3136 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

3138 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

3140  
HAL_TIMEOUT
;

3145 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

3150 
	`__HAL_RCC_HSI_DISABLE
();

3153 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3156 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

3158 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

3160  
HAL_TIMEOUT
;

3167 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

3170 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

3173 if((
RCC_OscIn™SŒuù
->
LSIS‹
)!ð
RCC_LSI_OFF
)

3176 
	`__HAL_RCC_LSI_ENABLE
();

3179 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3182 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

3184 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

3186  
HAL_TIMEOUT
;

3193 
	`__HAL_RCC_LSI_DISABLE
();

3196 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3199 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

3201 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

3203  
HAL_TIMEOUT
;

3209 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

3212 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

3215 
	`__HAL_RCC_PWR_CLK_ENABLE
();

3218 
PWR
->
CR
 |ð
PWR_CR_DBP
;

3221 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3223 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

3225 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

3227  
HAL_TIMEOUT
;

3232 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

3234 if((
RCC_OscIn™SŒuù
->
LSES‹
è!ð
RCC_LSE_OFF
)

3237 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3240 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

3242 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

3244  
HAL_TIMEOUT
;

3251 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3254 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

3256 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

3258  
HAL_TIMEOUT
;

3265 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

3266 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

3269 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

3271 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

3274 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

3275 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLM
));

3276 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLN
));

3277 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLP
));

3278 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
));

3279 
	`as£¹_·¿m
(
	`IS_RCC_PLLR_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLR
));

3282 
	`__HAL_RCC_PLL_DISABLE
();

3285 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3288 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

3290 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

3292  
HAL_TIMEOUT
;

3297 
	`__HAL_RCC_PLL_CONFIG
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
,

3298 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
,

3299 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
,

3300 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
,

3301 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
,

3302 
RCC_OscIn™SŒuù
->
PLL
.
PLLR
);

3305 
	`__HAL_RCC_PLL_ENABLE
();

3308 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3311 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

3313 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

3315  
HAL_TIMEOUT
;

3322 
	`__HAL_RCC_PLL_DISABLE
();

3325 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3328 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

3330 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

3332  
HAL_TIMEOUT
;

3339  
HAL_ERROR
;

3342  
HAL_OK
;

3343 
	}
}

3354 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

3357 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

3360 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

3362 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

3364 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

3366 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

3370 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

3374 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

3376 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

3380 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

3383 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 &
RCC_CR_HSITRIM
è>> 
	`POSITION_VAL
(RCC_CR_HSITRIM));

3386 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

3388 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

3390 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

3392 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

3396 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

3400 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

3402 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

3406 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

3410 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

3412 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

3416 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

3418 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

3419 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

3420 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN));

3421 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 = (
ušt32_t
)((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è+ 
RCC_PLLCFGR_PLLP_0
è<< 1Uè>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLP));

3422 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLQ
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLQ));

3423 
RCC_OscIn™SŒuù
->
PLL
.
PLLR
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLR));

3424 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_spi.c

156 
	~"¡m32f4xx_h®.h
"

165 #ifdeà
HAL_SPI_MODULE_ENABLED


172 
	#SPI_DEFAULT_TIMEOUT
 100U

	)

183 
SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

184 
SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

185 
SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

186 
SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

187 
SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

188 
SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

189 
SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

190 
SPI_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

191 
SPI_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

192 
SPI_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

193 
HAL_StusTy³Def
 
SPI_Wa™FÏgS‹UÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, ušt32_ˆ
S‹
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

194 
SPI_TxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

195 
SPI_TxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

196 
SPI_RxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

197 
SPI_RxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

198 
SPI_2lšesRxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

199 
SPI_2lšesTxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

200 
SPI_2lšesTxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

201 
SPI_2lšesRxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

202 #ià(
USE_SPI_CRC
 != 0U)

203 
SPI_RxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

204 
SPI_RxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

205 
SPI_2lšesRxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

206 
SPI_2lšesRxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

208 
SPI_AbÜtRx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

209 
SPI_AbÜtTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

210 
SPI_Clo£RxTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

211 
SPI_Clo£Rx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

212 
SPI_Clo£Tx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

213 
HAL_StusTy³Def
 
SPI_CheckFÏg_BSY
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

263 
HAL_StusTy³Def
 
	$HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
)

266 if(
h¥i
 =ð
NULL
)

268  
HAL_ERROR
;

272 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

273 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
h¥i
->
In™
.
Mode
));

274 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
h¥i
->
In™
.
DœeùiÚ
));

275 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
h¥i
->
In™
.
D©aSize
));

276 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
h¥i
->
In™
.
NSS
));

277 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
h¥i
->
In™
.
BaudR©eP»sÿËr
));

278 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
h¥i
->
In™
.
Fœ¡B™
));

279 
	`as£¹_·¿m
(
	`IS_SPI_TIMODE
(
h¥i
->
In™
.
TIMode
));

280 if(
h¥i
->
In™
.
TIMode
 =ð
SPI_TIMODE_DISABLE
)

282 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
h¥i
->
In™
.
CLKPÞ¬™y
));

283 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
h¥i
->
In™
.
CLKPha£
));

285 #ià(
USE_SPI_CRC
 != 0U)

286 
	`as£¹_·¿m
(
	`IS_SPI_CRC_CALCULATION
(
h¥i
->
In™
.
CRCC®cuÏtiÚ
));

287 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

289 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
h¥i
->
In™
.
CRCPÞynomŸl
));

292 
h¥i
->
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

295 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_RESET
)

298 
h¥i
->
Lock
 = 
HAL_UNLOCKED
;

301 
	`HAL_SPI_M¥In™
(
h¥i
);

304 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

307 
	`__HAL_SPI_DISABLE
(
h¥i
);

312 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR1
, (h¥i->
In™
.
Mode
 | h¥i->In™.
DœeùiÚ
 | h¥i->In™.
D©aSize
 |

313 
h¥i
->
In™
.
CLKPÞ¬™y
 | h¥i->In™.
CLKPha£
 | (h¥i->In™.
NSS
 & 
SPI_CR1_SSM
) |

314 
h¥i
->
In™
.
BaudR©eP»sÿËr
 | h¥i->In™.
Fœ¡B™
 | h¥i->In™.
CRCC®cuÏtiÚ
) );

317 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR2
, (((h¥i->
In™
.
NSS
 >> 16Uè& 
SPI_CR2_SSOE
è| h¥i->In™.
TIMode
));

319 #ià(
USE_SPI_CRC
 != 0U)

322 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

324 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CRCPR
, h¥i->
In™
.
CRCPÞynomŸl
);

328 #ià
	`defšed
(
SPI_I2SCFGR_I2SMOD
)

330 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
I2SCFGR
, 
SPI_I2SCFGR_I2SMOD
);

333 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

334 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

336  
HAL_OK
;

337 
	}
}

345 
HAL_StusTy³Def
 
	$HAL_SPI_DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

348 if(
h¥i
 =ð
NULL
)

350  
HAL_ERROR
;

354 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

356 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

359 
	`__HAL_SPI_DISABLE
(
h¥i
);

362 
	`HAL_SPI_M¥DeIn™
(
h¥i
);

364 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

365 
h¥i
->
S‹
 = 
HAL_SPI_STATE_RESET
;

368 
	`__HAL_UNLOCK
(
h¥i
);

370  
HAL_OK
;

371 
	}
}

379 
__w—k
 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
)

382 
	`UNUSED
(
h¥i
);

386 
	}
}

394 
__w—k
 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

397 
	`UNUSED
(
h¥i
);

401 
	}
}

449 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

451 
ušt32_t
 
tick¡¬t
 = 0U;

452 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

455 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

458 
	`__HAL_LOCK
(
h¥i
);

461 
tick¡¬t
 = 
	`HAL_G‘Tick
();

463 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

465 
”rÜcode
 = 
HAL_BUSY
;

466 
”rÜ
;

469 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

471 
”rÜcode
 = 
HAL_ERROR
;

472 
”rÜ
;

476 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

477 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

478 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

479 
h¥i
->
TxXãrSize
 = 
Size
;

480 
h¥i
->
TxXãrCouÁ
 = 
Size
;

483 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

484 
h¥i
->
RxXãrSize
 = 0U;

485 
h¥i
->
RxXãrCouÁ
 = 0U;

486 
h¥i
->
TxISR
 = 
NULL
;

487 
h¥i
->
RxISR
 = 
NULL
;

490 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

492 
	`SPI_1LINE_TX
(
h¥i
);

495 #ià(
USE_SPI_CRC
 != 0U)

497 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

499 
	`SPI_RESET_CRC
(
h¥i
);

504 if((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

507 
	`__HAL_SPI_ENABLE
(
h¥i
);

511 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

513 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01))

515 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pD©a
);

516 
pD©a
 +ð(
ušt16_t
);

517 
h¥i
->
TxXãrCouÁ
--;

520 
h¥i
->
TxXãrCouÁ
 > 0U)

523 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
))

525 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pD©a
);

526 
pD©a
 +ð(
ušt16_t
);

527 
h¥i
->
TxXãrCouÁ
--;

532 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

534 
”rÜcode
 = 
HAL_TIMEOUT
;

535 
”rÜ
;

543 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
)|| (h¥i->
TxXãrCouÁ
 == 0x01))

545 *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
èð(*
pD©a
);

546 
pD©a
 +ð(
ušt8_t
);

547 
h¥i
->
TxXãrCouÁ
--;

549 
h¥i
->
TxXãrCouÁ
 > 0U)

552 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
))

554 *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
èð(*
pD©a
);

555 
pD©a
 +ð(
ušt8_t
);

556 
h¥i
->
TxXãrCouÁ
--;

561 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

563 
”rÜcode
 = 
HAL_TIMEOUT
;

564 
”rÜ
;

571 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

573 
”rÜcode
 = 
HAL_TIMEOUT
;

574 
”rÜ
;

578 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

580 
”rÜcode
 = 
HAL_ERROR
;

581 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

582 
”rÜ
;

586 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

588 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

590 #ià(
USE_SPI_CRC
 != 0U)

592 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

594 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

598 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

600 
”rÜcode
 = 
HAL_ERROR
;

603 
”rÜ
:

604 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

606 
	`__HAL_UNLOCK
(
h¥i
);

607  
”rÜcode
;

608 
	}
}

619 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

621 #ià(
USE_SPI_CRC
 != 0U)

622 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

624 
ušt32_t
 
tick¡¬t
 = 0U;

625 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

627 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& (h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
))

629 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

631  
	`HAL_SPI_T¿nsm™Reûive
(
h¥i
,
pD©a
,pD©a,
Size
,
Timeout
);

635 
	`__HAL_LOCK
(
h¥i
);

638 
tick¡¬t
 = 
	`HAL_G‘Tick
();

640 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

642 
”rÜcode
 = 
HAL_BUSY
;

643 
”rÜ
;

646 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

648 
”rÜcode
 = 
HAL_ERROR
;

649 
”rÜ
;

653 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

654 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

655 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

656 
h¥i
->
RxXãrSize
 = 
Size
;

657 
h¥i
->
RxXãrCouÁ
 = 
Size
;

660 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

661 
h¥i
->
TxXãrSize
 = 0U;

662 
h¥i
->
TxXãrCouÁ
 = 0U;

663 
h¥i
->
RxISR
 = 
NULL
;

664 
h¥i
->
TxISR
 = 
NULL
;

666 #ià(
USE_SPI_CRC
 != 0U)

668 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

670 
	`SPI_RESET_CRC
(
h¥i
);

672 
h¥i
->
RxXãrCouÁ
--;

677 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

679 
	`SPI_1LINE_RX
(
h¥i
);

683 if((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

686 
	`__HAL_SPI_ENABLE
(
h¥i
);

690 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

693 
h¥i
->
RxXãrCouÁ
 > 0U)

696 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
))

699 (* (
ušt8_t
 *)
pD©a
)ð*(
__IO
 ušt8_ˆ*)&
h¥i
->
In¡ªû
->
DR
;

700 
pD©a
 +ð(
ušt8_t
);

701 
h¥i
->
RxXãrCouÁ
--;

706 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

708 
”rÜcode
 = 
HAL_TIMEOUT
;

709 
”rÜ
;

717 
h¥i
->
RxXãrCouÁ
 > 0U)

720 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
))

722 *((
ušt16_t
*)
pD©a
èð
h¥i
->
In¡ªû
->
DR
;

723 
pD©a
 +ð(
ušt16_t
);

724 
h¥i
->
RxXãrCouÁ
--;

729 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

731 
”rÜcode
 = 
HAL_TIMEOUT
;

732 
”rÜ
;

738 #ià(
USE_SPI_CRC
 != 0U)

740 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

743 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

746 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

749 
”rÜcode
 = 
HAL_TIMEOUT
;

750 
”rÜ
;

754 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

756 *((
ušt16_t
*)
pD©a
èð
h¥i
->
In¡ªû
->
DR
;

761 (*(
ušt8_t
 *)
pD©a
èð*(
__IO
 ušt8_ˆ*)&
h¥i
->
In¡ªû
->
DR
;

765 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

767 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

768 
”rÜcode
 = 
HAL_TIMEOUT
;

769 
”rÜ
;

773 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

775 
	`UNUSED
(
tm´eg
);

780 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

783 
	`__HAL_SPI_DISABLE
(
h¥i
);

786 #ià(
USE_SPI_CRC
 != 0U)

788 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

790 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

791 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

795 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

797 
”rÜcode
 = 
HAL_ERROR
;

800 
”rÜ
 :

801 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

802 
	`__HAL_UNLOCK
(
h¥i
);

803  
”rÜcode
;

804 
	}
}

816 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

818 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

819 #ià(
USE_SPI_CRC
 != 0U)

820 
__IO
 
ušt16_t
 
tm´eg1
 = 0U;

822 
ušt32_t
 
tick¡¬t
 = 0U;

824 
ušt32_t
 
tx®lowed
 = 1U;

825 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

828 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

831 
	`__HAL_LOCK
(
h¥i
);

834 
tick¡¬t
 = 
	`HAL_G‘Tick
();

836 
tmp
 = 
h¥i
->
S‹
;

837 
tmp1
 = 
h¥i
->
In™
.
Mode
;

839 if(!((
tmp
 =ð
HAL_SPI_STATE_READY
) || \

840 ((
tmp1
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp
 =ð
HAL_SPI_STATE_BUSY_RX
))))

842 
”rÜcode
 = 
HAL_BUSY
;

843 
”rÜ
;

846 if((
pTxD©a
 =ð
NULL
è|| (
pRxD©a
 =ðNULLè|| (
Size
 == 0))

848 
”rÜcode
 = 
HAL_ERROR
;

849 
”rÜ
;

853 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

855 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

859 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

860 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pRxD©a
;

861 
h¥i
->
RxXãrCouÁ
 = 
Size
;

862 
h¥i
->
RxXãrSize
 = 
Size
;

863 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pTxD©a
;

864 
h¥i
->
TxXãrCouÁ
 = 
Size
;

865 
h¥i
->
TxXãrSize
 = 
Size
;

868 
h¥i
->
RxISR
 = 
NULL
;

869 
h¥i
->
TxISR
 = 
NULL
;

871 #ià(
USE_SPI_CRC
 != 0U)

873 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

875 
	`SPI_RESET_CRC
(
h¥i
);

880 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

883 
	`__HAL_SPI_ENABLE
(
h¥i
);

887 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

889 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01U))

891 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pTxD©a
);

892 
pTxD©a
 +ð(
ušt16_t
);

893 
h¥i
->
TxXãrCouÁ
--;

895 (
h¥i
->
TxXãrCouÁ
 > 0Uè|| (h¥i->
RxXãrCouÁ
 > 0U))

898 if(
tx®lowed
 && (
h¥i
->
TxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_TXE
)))

900 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pTxD©a
);

901 
pTxD©a
 +ð(
ušt16_t
);

902 
h¥i
->
TxXãrCouÁ
--;

904 
tx®lowed
 = 0U;

906 #ià(
USE_SPI_CRC
 != 0U)

908 if((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

910 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

916 if((
h¥i
->
RxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_RXNE
)))

918 *((
ušt16_t
 *)
pRxD©a
èð
h¥i
->
In¡ªû
->
DR
;

919 
pRxD©a
 +ð(
ušt16_t
);

920 
h¥i
->
RxXãrCouÁ
--;

922 
tx®lowed
 = 1U;

924 if((
Timeout
 !ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout))

926 
”rÜcode
 = 
HAL_TIMEOUT
;

927 
”rÜ
;

934 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01U))

936 *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
èð(*
pTxD©a
);

937 
pTxD©a
 +ð(
ušt8_t
);

938 
h¥i
->
TxXãrCouÁ
--;

940 (
h¥i
->
TxXãrCouÁ
 > 0Uè|| (h¥i->
RxXãrCouÁ
 > 0U))

943 if(
tx®lowed
 && (
h¥i
->
TxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_TXE
)))

945 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*
pTxD©a
++);

946 
h¥i
->
TxXãrCouÁ
--;

948 
tx®lowed
 = 0U;

950 #ià(
USE_SPI_CRC
 != 0U)

952 if((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

954 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

960 if((
h¥i
->
RxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_RXNE
)))

962 (*(
ušt8_t
 *)
pRxD©a
++èð
h¥i
->
In¡ªû
->
DR
;

963 
h¥i
->
RxXãrCouÁ
--;

965 
tx®lowed
 = 1U;

967 if((
Timeout
 !ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout))

969 
”rÜcode
 = 
HAL_TIMEOUT
;

970 
”rÜ
;

975 #ià(
USE_SPI_CRC
 != 0U)

977 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

980 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

983 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

984 
”rÜcode
 = 
HAL_TIMEOUT
;

985 
”rÜ
;

988 
tm´eg1
 = 
h¥i
->
In¡ªû
->
DR
;

990 
	`UNUSED
(
tm´eg1
);

994 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

996 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

998 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

1000 
”rÜcode
 = 
HAL_ERROR
;

1005 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1007 
”rÜcode
 = 
HAL_TIMEOUT
;

1008 
”rÜ
;

1012 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1014 
”rÜcode
 = 
HAL_ERROR
;

1015 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

1016 
”rÜ
;

1020 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1022 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1025 
”rÜ
 :

1026 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1027 
	`__HAL_UNLOCK
(
h¥i
);

1028  
”rÜcode
;

1029 
	}
}

1039 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1041 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1044 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1047 
	`__HAL_LOCK
(
h¥i
);

1049 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1051 
”rÜcode
 = 
HAL_ERROR
;

1052 
”rÜ
;

1055 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1057 
”rÜcode
 = 
HAL_BUSY
;

1058 
”rÜ
;

1062 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1063 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1064 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1065 
h¥i
->
TxXãrSize
 = 
Size
;

1066 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1069 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1070 
h¥i
->
RxXãrSize
 = 0U;

1071 
h¥i
->
RxXãrCouÁ
 = 0U;

1072 
h¥i
->
RxISR
 = 
NULL
;

1075 if(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
 )

1077 
h¥i
->
TxISR
 = 
SPI_TxISR_16BIT
;

1081 
h¥i
->
TxISR
 = 
SPI_TxISR_8BIT
;

1085 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1087 
	`SPI_1LINE_TX
(
h¥i
);

1090 #ià(
USE_SPI_CRC
 != 0U)

1092 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1094 
	`SPI_RESET_CRC
(
h¥i
);

1098 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1101 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
));

1106 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

1110 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1113 
	`__HAL_SPI_ENABLE
(
h¥i
);

1116 
”rÜ
 :

1117 
	`__HAL_UNLOCK
(
h¥i
);

1118  
”rÜcode
;

1119 
	}
}

1129 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1131 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1133 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1135 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1137  
	`HAL_SPI_T¿nsm™Reûive_IT
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1141 
	`__HAL_LOCK
(
h¥i
);

1143 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1145 
”rÜcode
 = 
HAL_BUSY
;

1146 
”rÜ
;

1149 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1151 
”rÜcode
 = 
HAL_ERROR
;

1152 
”rÜ
;

1156 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1157 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1158 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1159 
h¥i
->
RxXãrSize
 = 
Size
;

1160 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1163 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1164 
h¥i
->
TxXãrSize
 = 0U;

1165 
h¥i
->
TxXãrCouÁ
 = 0U;

1166 
h¥i
->
TxISR
 = 
NULL
;

1169 if(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
 )

1171 
h¥i
->
RxISR
 = 
SPI_RxISR_16BIT
;

1175 
h¥i
->
RxISR
 = 
SPI_RxISR_8BIT
;

1179 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1181 
	`SPI_1LINE_RX
(
h¥i
);

1184 #ià(
USE_SPI_CRC
 != 0U)

1186 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1188 
	`SPI_RESET_CRC
(
h¥i
);

1193 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1200 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1203 
	`__HAL_SPI_ENABLE
(
h¥i
);

1206 
”rÜ
 :

1208 
	`__HAL_UNLOCK
(
h¥i
);

1209  
”rÜcode
;

1210 
	}
}

1221 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1223 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

1224 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1227 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1230 
	`__HAL_LOCK
(
h¥i
);

1232 
tmp
 = 
h¥i
->
S‹
;

1233 
tmp1
 = 
h¥i
->
In™
.
Mode
;

1235 if(!((
tmp
 =ð
HAL_SPI_STATE_READY
) || \

1236 ((
tmp1
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp
 =ð
HAL_SPI_STATE_BUSY_RX
))))

1238 
”rÜcode
 = 
HAL_BUSY
;

1239 
”rÜ
;

1242 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

1244 
”rÜcode
 = 
HAL_ERROR
;

1245 
”rÜ
;

1249 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1251 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1255 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1256 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pTxD©a
;

1257 
h¥i
->
TxXãrSize
 = 
Size
;

1258 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1259 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pRxD©a
;

1260 
h¥i
->
RxXãrSize
 = 
Size
;

1261 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1264 if(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
 )

1266 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_16BIT
;

1267 
h¥i
->
TxISR
 = 
SPI_2lšesTxISR_16BIT
;

1271 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_8BIT
;

1272 
h¥i
->
TxISR
 = 
SPI_2lšesTxISR_8BIT
;

1275 #ià(
USE_SPI_CRC
 != 0U)

1277 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1279 
	`SPI_RESET_CRC
(
h¥i
);

1284 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1287 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1290 
	`__HAL_SPI_ENABLE
(
h¥i
);

1293 
”rÜ
 :

1295 
	`__HAL_UNLOCK
(
h¥i
);

1296  
”rÜcode
;

1297 
	}
}

1307 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1309 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1312 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1315 
	`__HAL_LOCK
(
h¥i
);

1317 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1319 
”rÜcode
 = 
HAL_BUSY
;

1320 
”rÜ
;

1323 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1325 
”rÜcode
 = 
HAL_ERROR
;

1326 
”rÜ
;

1330 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1331 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1332 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1333 
h¥i
->
TxXãrSize
 = 
Size
;

1334 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1337 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1338 
h¥i
->
TxISR
 = 
NULL
;

1339 
h¥i
->
RxISR
 = 
NULL
;

1340 
h¥i
->
RxXãrSize
 = 0U;

1341 
h¥i
->
RxXãrCouÁ
 = 0U;

1344 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1346 
	`SPI_1LINE_TX
(
h¥i
);

1349 #ià(
USE_SPI_CRC
 != 0U)

1351 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1353 
	`SPI_RESET_CRC
(
h¥i
);

1358 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™C¶t
;

1361 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™C¶t
;

1364 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1367 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1370 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1373 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1376 
	`__HAL_SPI_ENABLE
(
h¥i
);

1380 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1383 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1385 
”rÜ
 :

1387 
	`__HAL_UNLOCK
(
h¥i
);

1388  
”rÜcode
;

1389 
	}
}

1400 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1402 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1404 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)&&(h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1406 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1408  
	`HAL_SPI_T¿nsm™Reûive_DMA
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1412 
	`__HAL_LOCK
(
h¥i
);

1414 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1416 
”rÜcode
 = 
HAL_BUSY
;

1417 
”rÜ
;

1420 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1422 
”rÜcode
 = 
HAL_ERROR
;

1423 
”rÜ
;

1427 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1428 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1429 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1430 
h¥i
->
RxXãrSize
 = 
Size
;

1431 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1434 
h¥i
->
RxISR
 = 
NULL
;

1435 
h¥i
->
TxISR
 = 
NULL
;

1436 
h¥i
->
TxXãrSize
 = 0U;

1437 
h¥i
->
TxXãrCouÁ
 = 0U;

1440 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1442 
	`SPI_1LINE_RX
(
h¥i
);

1445 #ià(
USE_SPI_CRC
 != 0U)

1447 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1449 
	`SPI_RESET_CRC
(
h¥i
);

1454 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1457 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1460 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1463 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1466 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1469 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1472 
	`__HAL_SPI_ENABLE
(
h¥i
);

1476 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1479 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1481 
”rÜ
:

1483 
	`__HAL_UNLOCK
(
h¥i
);

1484  
”rÜcode
;

1485 
	}
}

1497 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1499 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

1500 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1503 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1506 
	`__HAL_LOCK
(
h¥i
);

1508 
tmp
 = 
h¥i
->
S‹
;

1509 
tmp1
 = 
h¥i
->
In™
.
Mode
;

1510 if(!((
tmp
 =ð
HAL_SPI_STATE_READY
) ||

1511 ((
tmp1
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp
 =ð
HAL_SPI_STATE_BUSY_RX
))))

1513 
”rÜcode
 = 
HAL_BUSY
;

1514 
”rÜ
;

1517 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

1519 
”rÜcode
 = 
HAL_ERROR
;

1520 
”rÜ
;

1524 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1526 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1530 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1531 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
*)
pTxD©a
;

1532 
h¥i
->
TxXãrSize
 = 
Size
;

1533 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1534 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
*)
pRxD©a
;

1535 
h¥i
->
RxXãrSize
 = 
Size
;

1536 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1539 
h¥i
->
RxISR
 = 
NULL
;

1540 
h¥i
->
TxISR
 = 
NULL
;

1542 #ià(
USE_SPI_CRC
 != 0U)

1544 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1546 
	`SPI_RESET_CRC
(
h¥i
);

1551 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

1554 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1555 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1560 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™ReûiveC¶t
;

1561 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™ReûiveC¶t
;

1565 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1568 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1571 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1574 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1578 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1579 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
NULL
;

1580 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
NULL
;

1581 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1584 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1587 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1590 
	`__HAL_SPI_ENABLE
(
h¥i
);

1593 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1596 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1598 
”rÜ
 :

1600 
	`__HAL_UNLOCK
(
h¥i
);

1601  
”rÜcode
;

1602 
	}
}

1619 
HAL_StusTy³Def
 
	$HAL_SPI_AbÜt
(
SPI_HªdËTy³Def
 *
h¥i
)

1621 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

1624 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXEIE
))

1626 
h¥i
->
TxISR
 = 
SPI_AbÜtTx_ISR
;

1629 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXNEIE
))

1631 
h¥i
->
RxISR
 = 
SPI_AbÜtRx_ISR
;

1635 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1638 ià((
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
)è|| (HAL_IS_BIT_SET(h¥i->In¡ªû->CR2, 
SPI_CR2_RXDMAEN
)))

1641 if(
h¥i
->
hdm©x
 !ð
NULL
)

1645 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1648 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
);

1651 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXDMAEN
));

1656 if(
couÁ
-- == 0U)

1658 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

1662 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

1665 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1669 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1672 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
);

1675 
	`__HAL_SPI_DISABLE
(
h¥i
);

1678 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_RXDMAEN
));

1683 
h¥i
->
RxXãrCouÁ
 = 0U;

1684 
h¥i
->
TxXãrCouÁ
 = 0U;

1687 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1690 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1691 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

1694 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1696  
HAL_OK
;

1697 
	}
}

1716 
HAL_StusTy³Def
 
	$HAL_SPI_AbÜt_IT
(
SPI_HªdËTy³Def
 *
h¥i
)

1718 
ušt32_t
 
abÜtýÉ
;

1721 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXEIE
))

1723 
h¥i
->
TxISR
 = 
SPI_AbÜtTx_ISR
;

1726 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXNEIE
))

1728 
h¥i
->
RxISR
 = 
SPI_AbÜtRx_ISR
;

1732 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1734 
abÜtýÉ
 = 1U;

1739 if(
h¥i
->
hdm©x
 !ð
NULL
)

1743 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
))

1745 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
SPI_DMATxAbÜtC®lback
;

1749 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1753 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1757 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
))

1759 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
SPI_DMARxAbÜtC®lback
;

1763 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1768 if((
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
)è&& (HAL_IS_BIT_SET(h¥i->In¡ªû->CR2, 
SPI_CR2_RXDMAEN
)))

1771 if(
h¥i
->
hdm©x
 !ð
NULL
)

1774 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
è!ð
HAL_OK
)

1776 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1780 
abÜtýÉ
 = 0U;

1784 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1787 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
)!ð
HAL_OK
)

1789 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1790 
abÜtýÉ
 = 1U;

1794 
abÜtýÉ
 = 0U;

1800 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
))

1803 if(
h¥i
->
hdm©x
 !ð
NULL
)

1806 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
è!ð
HAL_OK
)

1808 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1812 
abÜtýÉ
 = 0U;

1817 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
))

1820 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1823 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
)!ð
HAL_OK
)

1825 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1829 
abÜtýÉ
 = 0U;

1834 if(
abÜtýÉ
 == 1U)

1837 
h¥i
->
RxXãrCouÁ
 = 0U;

1838 
h¥i
->
TxXãrCouÁ
 = 0U;

1841 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1844 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1845 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

1848 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1851 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

1853  
HAL_OK
;

1854 
	}
}

1862 
HAL_StusTy³Def
 
	$HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
)

1865 
	`__HAL_LOCK
(
h¥i
);

1868 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

1871 
	`__HAL_UNLOCK
(
h¥i
);

1873  
HAL_OK
;

1874 
	}
}

1882 
HAL_StusTy³Def
 
	$HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
)

1885 
	`__HAL_LOCK
(
h¥i
);

1888 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

1891 
	`__HAL_UNLOCK
(
h¥i
);

1893  
HAL_OK
;

1894 
	}
}

1902 
HAL_StusTy³Def
 
	$HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
)

1911 if(
h¥i
->
hdm©x
 !ð
NULL
)

1913 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
);

1916 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1918 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
);

1922 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

1923 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1924  
HAL_OK
;

1925 
	}
}

1933 
	$HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

1935 
ušt32_t
 
™sourû
 = 
h¥i
->
In¡ªû
->
CR2
;

1936 
ušt32_t
 
™æag
 = 
h¥i
->
In¡ªû
->
SR
;

1939 if(((
™æag
 & 
SPI_FLAG_OVR
è=ð
RESET
) &&

1940 ((
™æag
 & 
SPI_FLAG_RXNE
è!ð
RESET
è&& ((
™sourû
 & 
SPI_IT_RXNE
) != RESET))

1942 
h¥i
->
	`RxISR
(hspi);

1947 if(((
™æag
 & 
SPI_FLAG_TXE
è!ð
RESET
è&& ((
™sourû
 & 
SPI_IT_TXE
) != RESET))

1949 
h¥i
->
	`TxISR
(hspi);

1954 if(((
™æag
 & (
SPI_FLAG_MODF
 | 
SPI_FLAG_OVR
 | 
SPI_FLAG_FRE
)è!ð
RESET
è&& ((
™sourû
 & 
SPI_IT_ERR
) != RESET))

1957 if((
™æag
 & 
SPI_FLAG_OVR
è!ð
RESET
)

1959 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_TX
)

1961 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_OVR
);

1962 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1966 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1972 if((
™æag
 & 
SPI_FLAG_MODF
è!ð
RESET
)

1974 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_MODF
);

1975 
	`__HAL_SPI_CLEAR_MODFFLAG
(
h¥i
);

1979 if((
™æag
 & 
SPI_FLAG_FRE
è!ð
RESET
)

1981 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FRE
);

1982 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

1985 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

1988 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
 | 
SPI_IT_TXE
 | 
SPI_IT_ERR
);

1990 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1992 ià((
	`HAL_IS_BIT_SET
(
™sourû
, 
SPI_CR2_TXDMAEN
))||(HAL_IS_BIT_SET(™sourû, 
SPI_CR2_RXDMAEN
)))

1994 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
));

1997 if(
h¥i
->
hdm¬x
 !ð
NULL
)

2001 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
SPI_DMAAbÜtOnE¼Ü
;

2002 
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
);

2005 if(
h¥i
->
hdm©x
 !ð
NULL
)

2009 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
SPI_DMAAbÜtOnE¼Ü
;

2010 
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
);

2016 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2021 
	}
}

2029 
__w—k
 
	$HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2032 
	`UNUSED
(
h¥i
);

2036 
	}
}

2044 
__w—k
 
	$HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2047 
	`UNUSED
(
h¥i
);

2051 
	}
}

2059 
__w—k
 
	$HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2062 
	`UNUSED
(
h¥i
);

2066 
	}
}

2074 
__w—k
 
	$HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2077 
	`UNUSED
(
h¥i
);

2081 
	}
}

2089 
__w—k
 
	$HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2092 
	`UNUSED
(
h¥i
);

2096 
	}
}

2104 
__w—k
 
	$HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2107 
	`UNUSED
(
h¥i
);

2111 
	}
}

2119 
__w—k
 
	$HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2122 
	`UNUSED
(
h¥i
);

2129 
	}
}

2136 
__w—k
 
	$HAL_SPI_AbÜtC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2139 
	`UNUSED
(
h¥i
);

2144 
	}
}

2171 
HAL_SPI_S‹Ty³Def
 
	$HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
)

2174  
h¥i
->
S‹
;

2175 
	}
}

2183 
ušt32_t
 
	$HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
)

2186  
h¥i
->
E¼ÜCode
;

2187 
	}
}

2208 
	$SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2210 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2211 
ušt32_t
 
tick¡¬t
 = 0U;

2214 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2217 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2220 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

2223 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2225 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2229 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

2231 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2234 
h¥i
->
TxXãrCouÁ
 = 0U;

2235 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2237 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2239 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2243 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

2244 
	}
}

2252 
	$SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2254 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2255 #ià(
USE_SPI_CRC
 != 0U)

2256 
ušt32_t
 
tick¡¬t
 = 0U;

2257 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2260 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2263 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2265 #ià(
USE_SPI_CRC
 != 0U)

2267 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2270 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, SPI_FLAG_RXNE, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2273 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2276 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2278 
	`UNUSED
(
tm´eg
);

2283 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2286 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

2289 
	`__HAL_SPI_DISABLE
(
h¥i
);

2292 
h¥i
->
RxXãrCouÁ
 = 0U;

2293 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2295 #ià(
USE_SPI_CRC
 != 0U)

2297 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

2299 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2300 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2304 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2306 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2310 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

2311 
	}
}

2319 
	$SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2321 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2322 
ušt32_t
 
tick¡¬t
 = 0U;

2323 #ià(
USE_SPI_CRC
 != 0U)

2324 
__IO
 
št16_t
 
tm´eg
 = 0U;

2327 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2329 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2331 #ià(
USE_SPI_CRC
 != 0U)

2333 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2336 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2338 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2341 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2343 
	`UNUSED
(
tm´eg
);

2347 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2349 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2353 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2355 
h¥i
->
TxXãrCouÁ
 = 0U;

2356 
h¥i
->
RxXãrCouÁ
 = 0U;

2357 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2359 #ià(
USE_SPI_CRC
 != 0U)

2361 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

2363 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2364 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2368 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2370 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2374 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

2375 
	}
}

2383 
	$SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2385 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2387 
	`HAL_SPI_TxH®fC¶tC®lback
(
h¥i
);

2388 
	}
}

2396 
	$SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2398 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2400 
	`HAL_SPI_RxH®fC¶tC®lback
(
h¥i
);

2401 
	}
}

2409 
	$SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2411 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2413 
	`HAL_SPI_TxRxH®fC¶tC®lback
(
h¥i
);

2414 
	}
}

2422 
	$SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2424 
SPI_HªdËTy³Def
* 
h¥i
 = (SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2427 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2429 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

2430 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2431 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2432 
	}
}

2440 
	$SPI_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2442 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2443 
h¥i
->
RxXãrCouÁ
 = 0U;

2444 
h¥i
->
TxXãrCouÁ
 = 0U;

2446 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2447 
	}
}

2457 
	$SPI_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2459 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

2460 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2462 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2465 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 );

2470 if(
couÁ
-- == 0U)

2472 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2476 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

2479 if(
h¥i
->
hdm¬x
 !ð
NULL
)

2481 if(
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 !ð
NULL
)

2488 
h¥i
->
RxXãrCouÁ
 = 0U;

2489 
h¥i
->
TxXãrCouÁ
 = 0U;

2492 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

2495 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

2498 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2501 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

2502 
	}
}

2512 
	$SPI_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2514 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2517 
	`__HAL_SPI_DISABLE
(
h¥i
);

2519 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2522 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

2525 if(
h¥i
->
hdm©x
 !ð
NULL
)

2527 if(
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 !ð
NULL
)

2534 
h¥i
->
RxXãrCouÁ
 = 0U;

2535 
h¥i
->
TxXãrCouÁ
 = 0U;

2538 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

2541 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2542 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

2545 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2548 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

2549 
	}
}

2557 
	$SPI_2lšesRxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2560 *
h¥i
->
pRxBuffPŒ
++ = *((
__IO
 
ušt8_t
 *)&h¥i->
In¡ªû
->
DR
);

2561 
h¥i
->
RxXãrCouÁ
--;

2564 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2566 #ià(
USE_SPI_CRC
 != 0U)

2567 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2569 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_8BITCRC
;

2575 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2577 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2579 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2582 
	}
}

2584 #ià(
USE_SPI_CRC
 != 0U)

2591 
	$SPI_2lšesRxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2593 
__IO
 
ušt8_t
 
tm´eg
 = 0U;

2596 
tm´eg
 = *((
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
);

2600 
	`UNUSED
(
tm´eg
);

2603 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2605 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2607 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2609 
	}
}

2618 
	$SPI_2lšesTxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2620 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

2621 
h¥i
->
TxXãrCouÁ
--;

2624 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2626 #ià(
USE_SPI_CRC
 != 0U)

2627 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2629 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2630 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2636 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2638 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2640 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2643 
	}
}

2651 
	$SPI_2lšesRxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2654 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

2655 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

2656 
h¥i
->
RxXãrCouÁ
--;

2658 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2660 #ià(
USE_SPI_CRC
 != 0U)

2661 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2663 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_16BITCRC
;

2669 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
);

2671 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2673 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2676 
	}
}

2678 #ià(
USE_SPI_CRC
 != 0U)

2685 
	$SPI_2lšesRxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2688 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2691 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2694 
	`UNUSED
(
tm´eg
);

2697 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
);

2699 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2700 
	}
}

2709 
	$SPI_2lšesTxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2712 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

2713 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

2714 
h¥i
->
TxXãrCouÁ
--;

2717 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2719 #ià(
USE_SPI_CRC
 != 0U)

2720 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2722 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2723 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2729 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2731 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2733 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2736 
	}
}

2738 #ià(
USE_SPI_CRC
 != 0U)

2745 
	$SPI_RxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2747 
__IO
 
ušt8_t
 
tm´eg
 = 0U;

2750 
tm´eg
 = *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
);

2753 
	`UNUSED
(
tm´eg
);

2755 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2756 
	}
}

2765 
	$SPI_RxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2767 *
h¥i
->
pRxBuffPŒ
++ = (*(
__IO
 
ušt8_t
 *)&h¥i->
In¡ªû
->
DR
);

2768 
h¥i
->
RxXãrCouÁ
--;

2770 #ià(
USE_SPI_CRC
 != 0U)

2772 if((
h¥i
->
RxXãrCouÁ
 =ð1Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

2774 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2778 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2780 #ià(
USE_SPI_CRC
 != 0U)

2781 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2783 
h¥i
->
RxISR
 = 
SPI_RxISR_8BITCRC
;

2787 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2789 
	}
}

2791 #ià(
USE_SPI_CRC
 != 0U)

2798 
	$SPI_RxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2800 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2803 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2806 
	`UNUSED
(
tm´eg
);

2809 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2811 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2812 
	}
}

2821 
	$SPI_RxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2823 *((
ušt16_t
 *)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

2824 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

2825 
h¥i
->
RxXãrCouÁ
--;

2827 #ià(
USE_SPI_CRC
 != 0U)

2829 if((
h¥i
->
RxXãrCouÁ
 =ð1Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

2831 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2835 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2837 #ià(
USE_SPI_CRC
 != 0U)

2838 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2840 
h¥i
->
RxISR
 = 
SPI_RxISR_16BITCRC
;

2844 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2846 
	}
}

2854 
	$SPI_TxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2856 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

2857 
h¥i
->
TxXãrCouÁ
--;

2859 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2861 #ià(
USE_SPI_CRC
 != 0U)

2862 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2865 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2868 
	`SPI_Clo£Tx_ISR
(
h¥i
);

2870 
	}
}

2878 
	$SPI_TxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2881 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

2882 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

2883 
h¥i
->
TxXãrCouÁ
--;

2885 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2887 #ià(
USE_SPI_CRC
 != 0U)

2888 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2891 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2894 
	`SPI_Clo£Tx_ISR
(
h¥i
);

2896 
	}
}

2908 
HAL_StusTy³Def
 
	$SPI_Wa™FÏgS‹UÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, ušt32_ˆ
S‹
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

2910 (((
h¥i
->
In¡ªû
->
SR
 & 
FÏg
è=ð(FÏg)è? 
SET
 : 
RESET
è!ð
S‹
)

2912 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2914 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) >= Timeout))

2921 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2923 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

2926 
	`__HAL_SPI_DISABLE
(
h¥i
);

2930 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2932 
	`SPI_RESET_CRC
(
h¥i
);

2935 
h¥i
->
S‹
ð
HAL_SPI_STATE_READY
;

2938 
	`__HAL_UNLOCK
(
h¥i
);

2940  
HAL_TIMEOUT
;

2945  
HAL_OK
;

2946 
	}
}

2955 
HAL_StusTy³Def
 
	$SPI_CheckFÏg_BSY
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

2958 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

2960 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2961  
HAL_TIMEOUT
;

2963  
HAL_OK
;

2964 
	}
}

2972 
	$SPI_Clo£RxTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

2974 
ušt32_t
 
tick¡¬t
 = 0U;

2975 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

2977 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2980 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_ERR
);

2985 if(
couÁ
-- == 0U)

2987 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2991 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

2994 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
)!=
HAL_OK
)

2996 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3000 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3002 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3005 #ià(
USE_SPI_CRC
 != 0U)

3007 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

3009 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3010 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

3011 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

3012 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3017 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

3019 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

3021 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3022 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

3026 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3027 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

3032 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3033 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3035 #ià(
USE_SPI_CRC
 != 0U)

3038 
	}
}

3046 
	$SPI_Clo£Rx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3049 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

3052 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

3055 
	`__HAL_SPI_DISABLE
(
h¥i
);

3059 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3061 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3063 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3065 #ià(
USE_SPI_CRC
 != 0U)

3067 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

3069 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

3070 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

3071 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3076 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

3078 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

3082 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3084 #ià(
USE_SPI_CRC
 != 0U)

3087 
	}
}

3095 
	$SPI_Clo£Tx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3097 
ušt32_t
 
tick¡¬t
 = 0U;

3098 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

3101 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3106 if(
couÁ
-- == 0U)

3108 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3112 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3115 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

3118 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

3120 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3124 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3126 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3129 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3130 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

3132 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3136 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

3138 
	}
}

3150 
	$SPI_AbÜtRx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3152 
__IO
 
ušt32_t
 
tm´eg
 = 0U;

3153 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

3158 if(
couÁ
-- == 0U)

3160 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3164 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3167 
	`__HAL_SPI_DISABLE
(
h¥i
);

3170 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXEIE
 | 
SPI_CR2_RXNEIE
 | 
SPI_CR2_ERRIE
));

3173 
tm´eg
 = (*(
__IO
 
ušt32_t
 *)&
h¥i
->
In¡ªû
->
DR
);

3176 
	`UNUSED
(
tm´eg
);

3177 
	}
}

3185 
	$SPI_AbÜtTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3188 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXEIE
 | 
SPI_CR2_RXNEIE
 | 
SPI_CR2_ERRIE
));

3191 
	`__HAL_SPI_DISABLE
(
h¥i
);

3192 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c

129 
	~"¡m32f4xx_h®.h
"

140 #ifdeà
HAL_TIM_MODULE_ENABLED


150 
TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

151 
TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

152 
TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

154 
TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

155 
TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

156 
ušt32_t
 
TIM_ICFž‹r
);

157 
TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

158 
TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

159 
ušt32_t
 
TIM_ICFž‹r
);

160 
TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

161 
ušt32_t
 
TIM_ICFž‹r
);

163 
TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

164 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
);

166 
TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ITRx
);

167 
TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

168 
TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

169 
TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

170 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

208 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
)

211 if(
htim
 =ð
NULL
)

213  
HAL_ERROR
;

217 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

218 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

219 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

221 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

224 
htim
->
Lock
 = 
HAL_UNLOCKED
;

226 
	`HAL_TIM_Ba£_M¥In™
(
htim
);

230 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

233 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

236 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

238  
HAL_OK
;

239 
	}
}

247 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

250 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

252 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

255 
	`__HAL_TIM_DISABLE
(
htim
);

258 
	`HAL_TIM_Ba£_M¥DeIn™
(
htim
);

261 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

264 
	`__HAL_UNLOCK
(
htim
);

266  
HAL_OK
;

267 
	}
}

275 
__w—k
 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

278 
	`UNUSED
(
htim
);

282 
	}
}

290 
__w—k
 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

293 
	`UNUSED
(
htim
);

297 
	}
}

305 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
)

308 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

311 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

314 
	`__HAL_TIM_ENABLE
(
htim
);

317 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

320  
HAL_OK
;

321 
	}
}

329 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

332 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

335 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

338 
	`__HAL_TIM_DISABLE
(
htim
);

341 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

344  
HAL_OK
;

345 
	}
}

353 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

356 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

359 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

362 
	`__HAL_TIM_ENABLE
(
htim
);

365  
HAL_OK
;

366 
	}
}

374 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

377 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

379 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

382 
	`__HAL_TIM_DISABLE
(
htim
);

385  
HAL_OK
;

386 
	}
}

396 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

399 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

401 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

403  
HAL_BUSY
;

405 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

407 if((
pD©a
 =ð0Uè&& (
L’gth
 > 0))

409  
HAL_ERROR
;

413 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

417 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

420 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

423 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
ARR
, 
L’gth
);

426 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

429 
	`__HAL_TIM_ENABLE
(
htim
);

432  
HAL_OK
;

433 
	}
}

441 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

444 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

447 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

450 
	`__HAL_TIM_DISABLE
(
htim
);

453 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

456  
HAL_OK
;

457 
	}
}

490 
HAL_StusTy³Def
 
	$HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
* 
htim
)

493 if(
htim
 =ð
NULL
)

495  
HAL_ERROR
;

499 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

500 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

501 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

503 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

506 
htim
->
Lock
 = 
HAL_UNLOCKED
;

508 
	`HAL_TIM_OC_M¥In™
(
htim
);

512 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

515 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

518 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

520  
HAL_OK
;

521 
	}
}

529 
HAL_StusTy³Def
 
	$HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

532 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

534 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

537 
	`__HAL_TIM_DISABLE
(
htim
);

540 
	`HAL_TIM_OC_M¥DeIn™
(
htim
);

543 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

546 
	`__HAL_UNLOCK
(
htim
);

548  
HAL_OK
;

549 
	}
}

557 
__w—k
 
	$HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

560 
	`UNUSED
(
htim
);

564 
	}
}

572 
__w—k
 
	$HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

575 
	`UNUSED
(
htim
);

579 
	}
}

593 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

596 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

599 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

601 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

604 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

608 
	`__HAL_TIM_ENABLE
(
htim
);

611  
HAL_OK
;

612 
	}
}

626 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

629 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

632 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

634 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

637 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

641 
	`__HAL_TIM_DISABLE
(
htim
);

644  
HAL_OK
;

645 
	}
}

659 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

662 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

664 
ChªÃl
)

666 
TIM_CHANNEL_1
:

669 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

673 
TIM_CHANNEL_2
:

676 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

680 
TIM_CHANNEL_3
:

683 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

687 
TIM_CHANNEL_4
:

690 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

699 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

701 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

704 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

708 
	`__HAL_TIM_ENABLE
(
htim
);

711  
HAL_OK
;

712 
	}
}

726 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

729 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

731 
ChªÃl
)

733 
TIM_CHANNEL_1
:

736 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

740 
TIM_CHANNEL_2
:

743 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

747 
TIM_CHANNEL_3
:

750 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

754 
TIM_CHANNEL_4
:

757 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

766 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

768 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

771 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

775 
	`__HAL_TIM_DISABLE
(
htim
);

778  
HAL_OK
;

779 
	}
}

795 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

798 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

800 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

802  
HAL_BUSY
;

804 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

806 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

808  
HAL_ERROR
;

812 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

815 
ChªÃl
)

817 
TIM_CHANNEL_1
:

820 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

823 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

826 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

829 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

833 
TIM_CHANNEL_2
:

836 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

839 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

842 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

845 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

849 
TIM_CHANNEL_3
:

852 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

855 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

858 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

861 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

865 
TIM_CHANNEL_4
:

868 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

871 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

874 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

877 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

886 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

888 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

891 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

895 
	`__HAL_TIM_ENABLE
(
htim
);

898  
HAL_OK
;

899 
	}
}

913 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

916 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

918 
ChªÃl
)

920 
TIM_CHANNEL_1
:

923 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

927 
TIM_CHANNEL_2
:

930 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

934 
TIM_CHANNEL_3
:

937 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

941 
TIM_CHANNEL_4
:

944 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

953 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

955 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

958 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

962 
	`__HAL_TIM_DISABLE
(
htim
);

965 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

968  
HAL_OK
;

969 
	}
}

1002 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
)

1005 if(
htim
 =ð
NULL
)

1007  
HAL_ERROR
;

1011 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1012 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1013 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1015 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1018 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1020 
	`HAL_TIM_PWM_M¥In™
(
htim
);

1024 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1027 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1030 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1032  
HAL_OK
;

1033 
	}
}

1041 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1044 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1046 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1049 
	`__HAL_TIM_DISABLE
(
htim
);

1052 
	`HAL_TIM_PWM_M¥DeIn™
(
htim
);

1055 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1058 
	`__HAL_UNLOCK
(
htim
);

1060  
HAL_OK
;

1061 
	}
}

1069 
__w—k
 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1072 
	`UNUSED
(
htim
);

1076 
	}
}

1084 
__w—k
 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1087 
	`UNUSED
(
htim
);

1091 
	}
}

1105 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1108 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1111 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1113 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1116 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1120 
	`__HAL_TIM_ENABLE
(
htim
);

1123  
HAL_OK
;

1124 
	}
}

1138 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1141 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1144 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1146 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1149 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1153 
	`__HAL_TIM_DISABLE
(
htim
);

1156 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1159  
HAL_OK
;

1160 
	}
}

1174 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1177 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1179 
ChªÃl
)

1181 
TIM_CHANNEL_1
:

1184 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1188 
TIM_CHANNEL_2
:

1191 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1195 
TIM_CHANNEL_3
:

1198 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1202 
TIM_CHANNEL_4
:

1205 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1214 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1216 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1219 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1223 
	`__HAL_TIM_ENABLE
(
htim
);

1226  
HAL_OK
;

1227 
	}
}

1241 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1244 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1246 
ChªÃl
)

1248 
TIM_CHANNEL_1
:

1251 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1255 
TIM_CHANNEL_2
:

1258 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1262 
TIM_CHANNEL_3
:

1265 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1269 
TIM_CHANNEL_4
:

1272 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1281 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1283 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1286 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1290 
	`__HAL_TIM_DISABLE
(
htim
);

1293  
HAL_OK
;

1294 
	}
}

1310 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1313 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1315 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1317  
HAL_BUSY
;

1319 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1321 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

1323  
HAL_ERROR
;

1327 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1330 
ChªÃl
)

1332 
TIM_CHANNEL_1
:

1335 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1338 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1341 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1344 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1348 
TIM_CHANNEL_2
:

1351 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1354 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1357 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1360 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1364 
TIM_CHANNEL_3
:

1367 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1370 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1373 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1376 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1380 
TIM_CHANNEL_4
:

1383 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1386 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1389 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1392 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1401 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1403 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1406 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1410 
	`__HAL_TIM_ENABLE
(
htim
);

1413  
HAL_OK
;

1414 
	}
}

1428 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1431 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1433 
ChªÃl
)

1435 
TIM_CHANNEL_1
:

1438 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1442 
TIM_CHANNEL_2
:

1445 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1449 
TIM_CHANNEL_3
:

1452 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1456 
TIM_CHANNEL_4
:

1459 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1468 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1470 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1473 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1477 
	`__HAL_TIM_DISABLE
(
htim
);

1480 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1483  
HAL_OK
;

1484 
	}
}

1517 
HAL_StusTy³Def
 
	$HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
)

1520 if(
htim
 =ð
NULL
)

1522  
HAL_ERROR
;

1526 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1527 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1528 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1530 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1533 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1535 
	`HAL_TIM_IC_M¥In™
(
htim
);

1539 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1542 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1545 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1547  
HAL_OK
;

1548 
	}
}

1556 
HAL_StusTy³Def
 
	$HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1559 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1561 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1564 
	`__HAL_TIM_DISABLE
(
htim
);

1567 
	`HAL_TIM_IC_M¥DeIn™
(
htim
);

1570 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1573 
	`__HAL_UNLOCK
(
htim
);

1575  
HAL_OK
;

1576 
	}
}

1584 
__w—k
 
	$HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1587 
	`UNUSED
(
htim
);

1591 
	}
}

1599 
__w—k
 
	$HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1602 
	`UNUSED
(
htim
);

1606 
	}
}

1620 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1623 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1626 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1629 
	`__HAL_TIM_ENABLE
(
htim
);

1632  
HAL_OK
;

1633 
	}
}

1647 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1650 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1653 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1656 
	`__HAL_TIM_DISABLE
(
htim
);

1659  
HAL_OK
;

1660 
	}
}

1674 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1677 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1679 
ChªÃl
)

1681 
TIM_CHANNEL_1
:

1684 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1688 
TIM_CHANNEL_2
:

1691 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1695 
TIM_CHANNEL_3
:

1698 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1702 
TIM_CHANNEL_4
:

1705 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1713 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1716 
	`__HAL_TIM_ENABLE
(
htim
);

1719  
HAL_OK
;

1720 
	}
}

1734 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1737 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1739 
ChªÃl
)

1741 
TIM_CHANNEL_1
:

1744 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1748 
TIM_CHANNEL_2
:

1751 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1755 
TIM_CHANNEL_3
:

1758 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1762 
TIM_CHANNEL_4
:

1765 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1774 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1777 
	`__HAL_TIM_DISABLE
(
htim
);

1780  
HAL_OK
;

1781 
	}
}

1797 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1800 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1801 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1803 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1805  
HAL_BUSY
;

1807 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1809 if((
pD©a
 =ð0Uè&& (
L’gth
 > 0))

1811  
HAL_ERROR
;

1815 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1819 
ChªÃl
)

1821 
TIM_CHANNEL_1
:

1824 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1827 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1830 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

1833 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1837 
TIM_CHANNEL_2
:

1840 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1843 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1846 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a
, 
L’gth
);

1849 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1853 
TIM_CHANNEL_3
:

1856 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1859 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1862 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
CCR3
, (ušt32_t)
pD©a
, 
L’gth
);

1865 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1869 
TIM_CHANNEL_4
:

1872 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1875 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1878 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
CCR4
, (ušt32_t)
pD©a
, 
L’gth
);

1881 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1890 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1893 
	`__HAL_TIM_ENABLE
(
htim
);

1896  
HAL_OK
;

1897 
	}
}

1911 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1914 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1915 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1917 
ChªÃl
)

1919 
TIM_CHANNEL_1
:

1922 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1926 
TIM_CHANNEL_2
:

1929 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1933 
TIM_CHANNEL_3
:

1936 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1940 
TIM_CHANNEL_4
:

1943 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1952 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1955 
	`__HAL_TIM_DISABLE
(
htim
);

1958 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1961  
HAL_OK
;

1962 
	}
}

1999 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
)

2002 if(
htim
 =ð
NULL
)

2004  
HAL_ERROR
;

2008 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2009 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

2010 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

2011 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
OÃPul£Mode
));

2013 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2016 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2018 
	`HAL_TIM_OÃPul£_M¥In™
(
htim
);

2022 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2025 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2028 
htim
->
In¡ªû
->
CR1
 &ð~
TIM_CR1_OPM
;

2031 
htim
->
In¡ªû
->
CR1
 |ð
OÃPul£Mode
;

2034 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2036  
HAL_OK
;

2037 
	}
}

2045 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2048 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2050 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2053 
	`__HAL_TIM_DISABLE
(
htim
);

2056 
	`HAL_TIM_OÃPul£_M¥DeIn™
(
htim
);

2059 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2062 
	`__HAL_UNLOCK
(
htim
);

2064  
HAL_OK
;

2065 
	}
}

2073 
__w—k
 
	$HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2076 
	`UNUSED
(
htim
);

2080 
	}
}

2088 
__w—k
 
	$HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2091 
	`UNUSED
(
htim
);

2095 
	}
}

2107 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2110 
	`UNUSED
(
OuutChªÃl
);

2121 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2122 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2124 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2127 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2131  
HAL_OK
;

2132 
	}
}

2144 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2147 
	`UNUSED
(
OuutChªÃl
);

2155 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2156 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2158 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2161 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2165 
	`__HAL_TIM_DISABLE
(
htim
);

2168  
HAL_OK
;

2169 
	}
}

2181 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2193 
	`UNUSED
(
OuutChªÃl
);

2196 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2199 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2201 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2202 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2204 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2207 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2211  
HAL_OK
;

2212 
	}
}

2224 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2227 
	`UNUSED
(
OuutChªÃl
);

2230 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2233 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2240 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2241 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2243 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2246 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2250 
	`__HAL_TIM_DISABLE
(
htim
);

2253  
HAL_OK
;

2254 
	}
}

2287 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
)

2289 
ušt32_t
 
tmpsmü
 = 0U;

2290 
ušt32_t
 
tmpccmr1
 = 0U;

2291 
ušt32_t
 
tmpcûr
 = 0U;

2294 if(
htim
 =ð
NULL
)

2296  
HAL_ERROR
;

2300 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2301 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
sCÚfig
->
Encod”Mode
));

2302 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC1S–eùiÚ
));

2303 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC2S–eùiÚ
));

2304 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

2305 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC2PÞ¬™y
));

2306 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

2307 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC2P»sÿËr
));

2308 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

2309 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC2Fž‹r
));

2311 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2314 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2316 
	`HAL_TIM_Encod”_M¥In™
(
htim
);

2320 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2323 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

2326 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2329 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

2332 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

2335 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

2338 
tmpsmü
 |ð
sCÚfig
->
Encod”Mode
;

2341 
tmpccmr1
 &ð~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_CC2S
);

2342 
tmpccmr1
 |ð(
sCÚfig
->
IC1S–eùiÚ
 | (sCÚfig->
IC2S–eùiÚ
 << 8U));

2345 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_IC2PSC
);

2346 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC2F
);

2347 
tmpccmr1
 |ð
sCÚfig
->
IC1P»sÿËr
 | (sCÚfig->
IC2P»sÿËr
 << 8U);

2348 
tmpccmr1
 |ð(
sCÚfig
->
IC1Fž‹r
 << 4Uè| (sCÚfig->
IC2Fž‹r
 << 12U);

2351 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC2P
);

2352 
tmpcûr
 &ð~(
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2NP
);

2353 
tmpcûr
 |ð
sCÚfig
->
IC1PÞ¬™y
 | (sCÚfig->
IC2PÞ¬™y
 << 4U);

2356 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

2359 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

2362 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

2365 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2367  
HAL_OK
;

2368 
	}
}

2376 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2379 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2381 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2384 
	`__HAL_TIM_DISABLE
(
htim
);

2387 
	`HAL_TIM_Encod”_M¥DeIn™
(
htim
);

2390 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2393 
	`__HAL_UNLOCK
(
htim
);

2395  
HAL_OK
;

2396 
	}
}

2404 
__w—k
 
	$HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2407 
	`UNUSED
(
htim
);

2411 
	}
}

2419 
__w—k
 
	$HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2422 
	`UNUSED
(
htim
);

2426 
	}
}

2439 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2442 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2445 
ChªÃl
)

2447 
TIM_CHANNEL_1
:

2449 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2452 
TIM_CHANNEL_2
:

2454 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2459 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2460 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2465 
	`__HAL_TIM_ENABLE
(
htim
);

2468  
HAL_OK
;

2469 
	}
}

2482 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2485 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2489 
ChªÃl
)

2491 
TIM_CHANNEL_1
:

2493 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2496 
TIM_CHANNEL_2
:

2498 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2503 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2504 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2509 
	`__HAL_TIM_DISABLE
(
htim
);

2512  
HAL_OK
;

2513 
	}
}

2526 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2529 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2533 
ChªÃl
)

2535 
TIM_CHANNEL_1
:

2537 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2538 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2541 
TIM_CHANNEL_2
:

2543 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2544 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2549 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2550 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2551 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2552 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2558 
	`__HAL_TIM_ENABLE
(
htim
);

2561  
HAL_OK
;

2562 
	}
}

2575 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2578 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2582 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2584 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2587 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2589 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2591 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2594 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2598 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2599 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2602 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2603 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2607 
	`__HAL_TIM_DISABLE
(
htim
);

2610 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2613  
HAL_OK
;

2614 
	}
}

2630 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
)

2633 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2635 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

2637  
HAL_BUSY
;

2639 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

2641 if((((
pD©a1
 =ð0Uè|| (
pD©a2
 =ð0Uè)è&& (
L’gth
 > 0))

2643  
HAL_ERROR
;

2647 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2651 
ChªÃl
)

2653 
TIM_CHANNEL_1
:

2656 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2659 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2662 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_ˆ)
pD©a1
, 
L’gth
);

2665 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2668 
	`__HAL_TIM_ENABLE
(
htim
);

2671 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2675 
TIM_CHANNEL_2
:

2678 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2681 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

2683 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2686 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2689 
	`__HAL_TIM_ENABLE
(
htim
);

2692 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2696 
TIM_CHANNEL_ALL
:

2699 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2702 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2705 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a1
, 
L’gth
);

2708 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2711 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2714 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2717 
	`__HAL_TIM_ENABLE
(
htim
);

2720 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2721 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2724 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2726 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2734  
HAL_OK
;

2735 
	}
}

2748 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2751 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2755 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2757 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2760 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2762 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2764 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2767 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2771 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2772 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2775 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2776 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2780 
	`__HAL_TIM_DISABLE
(
htim
);

2783 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2786  
HAL_OK
;

2787 
	}
}

2811 
	$HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
)

2814 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC1
è!ð
RESET
)

2816 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC1
è!=
RESET
)

2819 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC1
);

2820 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

2823 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC1S
) != 0x00U)

2825 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2830 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2831 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2833 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2838 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC2
è!ð
RESET
)

2840 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC2
è!=
RESET
)

2842 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC2
);

2843 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

2845 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC2S
) != 0x00U)

2847 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2852 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2853 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2855 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2859 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC3
è!ð
RESET
)

2861 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC3
è!=
RESET
)

2863 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC3
);

2864 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

2866 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC3S
) != 0x00U)

2868 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2873 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2874 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2876 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2880 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC4
è!ð
RESET
)

2882 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC4
è!=
RESET
)

2884 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC4
);

2885 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

2887 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC4S
) != 0x00U)

2889 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2894 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2895 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2897 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2901 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_UPDATE
è!ð
RESET
)

2903 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_UPDATE
è!=
RESET
)

2905 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_UPDATE
);

2906 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

2910 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_BREAK
è!ð
RESET
)

2912 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_BREAK
è!=
RESET
)

2914 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_BREAK
);

2915 
	`HAL_TIMEx_B»akC®lback
(
htim
);

2919 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_TRIGGER
è!ð
RESET
)

2921 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_TRIGGER
è!=
RESET
)

2923 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_TRIGGER
);

2924 
	`HAL_TIM_Trigg”C®lback
(
htim
);

2928 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_COM
è!ð
RESET
)

2930 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_COM
è!=
RESET
)

2932 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_FLAG_COM
);

2933 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

2936 
	}
}

2974 
HAL_StusTy³Def
 
	$HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

2977 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

2978 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
sCÚfig
->
OCMode
));

2979 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

2982 
	`__HAL_LOCK
(
htim
);

2984 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2986 
ChªÃl
)

2988 
TIM_CHANNEL_1
:

2990 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

2992 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2996 
TIM_CHANNEL_2
:

2998 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3000 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3004 
TIM_CHANNEL_3
:

3006 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3008 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3012 
TIM_CHANNEL_4
:

3014 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3016 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3023 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3025 
	`__HAL_UNLOCK
(
htim
);

3027  
HAL_OK
;

3028 
	}
}

3044 
HAL_StusTy³Def
 
	$HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3047 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3048 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
ICPÞ¬™y
));

3049 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
ICS–eùiÚ
));

3050 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
ICP»sÿËr
));

3051 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
ICFž‹r
));

3053 
	`__HAL_LOCK
(
htim
);

3055 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3057 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

3060 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
,

3061 
sCÚfig
->
ICPÞ¬™y
,

3062 
sCÚfig
->
ICS–eùiÚ
,

3063 
sCÚfig
->
ICFž‹r
);

3066 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3069 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
ICP»sÿËr
;

3071 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

3074 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3076 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
,

3077 
sCÚfig
->
ICPÞ¬™y
,

3078 
sCÚfig
->
ICS–eùiÚ
,

3079 
sCÚfig
->
ICFž‹r
);

3082 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3085 
htim
->
In¡ªû
->
CCMR1
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3087 ià(
ChªÃl
 =ð
TIM_CHANNEL_3
)

3090 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3092 
	`TIM_TI3_S‘CÚfig
(
htim
->
In¡ªû
,

3093 
sCÚfig
->
ICPÞ¬™y
,

3094 
sCÚfig
->
ICS–eùiÚ
,

3095 
sCÚfig
->
ICFž‹r
);

3098 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
;

3101 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
ICP»sÿËr
;

3106 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3108 
	`TIM_TI4_S‘CÚfig
(
htim
->
In¡ªû
,

3109 
sCÚfig
->
ICPÞ¬™y
,

3110 
sCÚfig
->
ICS–eùiÚ
,

3111 
sCÚfig
->
ICFž‹r
);

3114 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
;

3117 
htim
->
In¡ªû
->
CCMR2
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3120 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3122 
	`__HAL_UNLOCK
(
htim
);

3124  
HAL_OK
;

3125 
	}
}

3141 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3143 
	`__HAL_LOCK
(
htim
);

3146 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3147 
	`as£¹_·¿m
(
	`IS_TIM_PWM_MODE
(
sCÚfig
->
OCMode
));

3148 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

3149 
	`as£¹_·¿m
(
	`IS_TIM_FAST_STATE
(
sCÚfig
->
OCFa¡Mode
));

3151 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3153 
ChªÃl
)

3155 
TIM_CHANNEL_1
:

3157 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3159 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3162 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
;

3165 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1FE
;

3166 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
;

3170 
TIM_CHANNEL_2
:

3172 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3174 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3177 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
;

3180 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2FE
;

3181 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3185 
TIM_CHANNEL_3
:

3187 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3189 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3192 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
;

3195 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3FE
;

3196 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
;

3200 
TIM_CHANNEL_4
:

3202 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3204 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3207 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
;

3210 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4FE
;

3211 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3219 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3221 
	`__HAL_UNLOCK
(
htim
);

3223  
HAL_OK
;

3224 
	}
}

3242 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
)

3244 
TIM_OC_In™Ty³Def
 
‹mp1
;

3247 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
OuutChªÃl
));

3248 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
IÅutChªÃl
));

3250 if(
OuutChªÃl
 !ð
IÅutChªÃl
)

3252 
	`__HAL_LOCK
(
htim
);

3254 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3257 
‹mp1
.
OCMode
 = 
sCÚfig
->OCMode;

3258 
‹mp1
.
Pul£
 = 
sCÚfig
->Pulse;

3259 
‹mp1
.
OCPÞ¬™y
 = 
sCÚfig
->OCPolarity;

3260 
‹mp1
.
OCNPÞ¬™y
 = 
sCÚfig
->OCNPolarity;

3261 
‹mp1
.
OCIdËS‹
 = 
sCÚfig
->OCIdleState;

3262 
‹mp1
.
OCNIdËS‹
 = 
sCÚfig
->OCNIdleState;

3264 
OuutChªÃl
)

3266 
TIM_CHANNEL_1
:

3268 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3270 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3273 
TIM_CHANNEL_2
:

3275 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3277 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3283 
IÅutChªÃl
)

3285 
TIM_CHANNEL_1
:

3287 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3289 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3290 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3293 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3296 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3297 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1FP1
;

3300 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3301 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3304 
TIM_CHANNEL_2
:

3306 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3308 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3309 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3312 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3315 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3316 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI2FP2
;

3319 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3320 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3328 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3330 
	`__HAL_UNLOCK
(
htim
);

3332  
HAL_OK
;

3336  
HAL_ERROR
;

3338 
	}
}

3379 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3380 
ušt32_t
* 
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3383 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3384 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3385 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3386 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3388 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3390  
HAL_BUSY
;

3392 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3394 if((
Bur¡Bufãr
 =ð0Uè&& (
Bur¡L’gth
 > 0U))

3396  
HAL_ERROR
;

3400 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3403 
Bur¡Reque¡Src
)

3405 
TIM_DMA_UPDATE
:

3408 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3411 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3414 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3417 
TIM_DMA_CC1
:

3420 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3423 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3426 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3429 
TIM_DMA_CC2
:

3432 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3435 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3438 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3441 
TIM_DMA_CC3
:

3444 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3447 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3450 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3453 
TIM_DMA_CC4
:

3456 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3459 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3462 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3465 
TIM_DMA_COM
:

3468 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3471 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3474 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3477 
TIM_DMA_TRIGGER
:

3480 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3483 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3486 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3493 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3496 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3498 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3501  
HAL_OK
;

3502 
	}
}

3511 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3514 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3517 
Bur¡Reque¡Src
)

3519 
TIM_DMA_UPDATE
:

3521 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3524 
TIM_DMA_CC1
:

3526 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3529 
TIM_DMA_CC2
:

3531 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3534 
TIM_DMA_CC3
:

3536 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3539 
TIM_DMA_CC4
:

3541 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3544 
TIM_DMA_COM
:

3546 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3549 
TIM_DMA_TRIGGER
:

3551 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3559 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3562  
HAL_OK
;

3563 
	}
}

3604 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3605 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3608 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3609 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3610 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3611 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3613 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3615  
HAL_BUSY
;

3617 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3619 if((
Bur¡Bufãr
 =ð0Uè&& (
Bur¡L’gth
 > 0U))

3621  
HAL_ERROR
;

3625 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3628 
Bur¡Reque¡Src
)

3630 
TIM_DMA_UPDATE
:

3633 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3636 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3639 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3642 
TIM_DMA_CC1
:

3645 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3648 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3651 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3654 
TIM_DMA_CC2
:

3657 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3660 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3663 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3666 
TIM_DMA_CC3
:

3669 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3672 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3675 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3678 
TIM_DMA_CC4
:

3681 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3684 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3687 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3690 
TIM_DMA_COM
:

3693 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3696 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3699 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3702 
TIM_DMA_TRIGGER
:

3705 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3708 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3711 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1);

3719 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3722 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3724 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3727  
HAL_OK
;

3728 
	}
}

3737 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3740 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3743 
Bur¡Reque¡Src
)

3745 
TIM_DMA_UPDATE
:

3747 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3750 
TIM_DMA_CC1
:

3752 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3755 
TIM_DMA_CC2
:

3757 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3760 
TIM_DMA_CC3
:

3762 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3765 
TIM_DMA_CC4
:

3767 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3770 
TIM_DMA_COM
:

3772 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3775 
TIM_DMA_TRIGGER
:

3777 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3785 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3788  
HAL_OK
;

3789 
	}
}

3810 
HAL_StusTy³Def
 
	$HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
)

3813 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3814 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
Ev’tSourû
));

3817 
	`__HAL_LOCK
(
htim
);

3820 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3823 
htim
->
In¡ªû
->
EGR
 = 
Ev’tSourû
;

3826 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3828 
	`__HAL_UNLOCK
(
htim
);

3831  
HAL_OK
;

3832 
	}
}

3848 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
)

3851 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3852 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3853 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_SOURCE
(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
));

3854 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_POLARITY
(
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
));

3855 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_PRESCALER
(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
));

3856 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_FILTER
(
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
));

3859 
	`__HAL_LOCK
(
htim
);

3861 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3863 if(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
 =ð
TIM_CLEARINPUTSOURCE_ETR
)

3865 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3866 
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
,

3867 
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
,

3868 
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
);

3871 
ChªÃl
)

3873 
TIM_CHANNEL_1
:

3875 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3878 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1CE
;

3883 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1CE
;

3887 
TIM_CHANNEL_2
:

3889 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3890 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3893 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2CE
;

3898 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2CE
;

3902 
TIM_CHANNEL_3
:

3904 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3905 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3908 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3CE
;

3913 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3CE
;

3917 
TIM_CHANNEL_4
:

3919 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3920 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3923 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4CE
;

3928 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4CE
;

3936 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3938 
	`__HAL_UNLOCK
(
htim
);

3940  
HAL_OK
;

3941 
	}
}

3951 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
)

3953 
ušt32_t
 
tmpsmü
 = 0U;

3956 
	`__HAL_LOCK
(
htim
);

3958 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3961 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE
(
sClockSourûCÚfig
->
ClockSourû
));

3964 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3965 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3966 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

3967 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3969 
sClockSourûCÚfig
->
ClockSourû
)

3971 
TIM_CLOCKSOURCE_INTERNAL
:

3973 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3976 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3980 
TIM_CLOCKSOURCE_ETRMODE1
:

3982 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

3984 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3985 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

3986 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3989 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3990 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3991 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3992 
sClockSourûCÚfig
->
ClockFž‹r
);

3994 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3996 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3998 
tmpsmü
 |ð(
TIM_SLAVEMODE_EXTERNAL1
 | 
TIM_CLOCKSOURCE_ETRMODE1
);

4000 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4004 
TIM_CLOCKSOURCE_ETRMODE2
:

4006 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

4008 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4009 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

4010 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4013 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4014 
sClockSourûCÚfig
->
ClockP»sÿËr
,

4015 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4016 
sClockSourûCÚfig
->
ClockFž‹r
);

4018 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_ECE
;

4022 
TIM_CLOCKSOURCE_TI1
:

4024 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4027 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4028 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4030 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4031 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4032 
sClockSourûCÚfig
->
ClockFž‹r
);

4033 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1
);

4036 
TIM_CLOCKSOURCE_TI2
:

4038 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4041 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4042 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4044 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4045 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4046 
sClockSourûCÚfig
->
ClockFž‹r
);

4047 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI2
);

4050 
TIM_CLOCKSOURCE_TI1ED
:

4052 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4055 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4056 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4058 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4059 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4060 
sClockSourûCÚfig
->
ClockFž‹r
);

4061 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1ED
);

4064 
TIM_CLOCKSOURCE_ITR0
:

4066 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4067 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR0
);

4070 
TIM_CLOCKSOURCE_ITR1
:

4072 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4073 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR1
);

4076 
TIM_CLOCKSOURCE_ITR2
:

4078 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4079 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR2
);

4082 
TIM_CLOCKSOURCE_ITR3
:

4084 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4085 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR3
);

4092 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4094 
	`__HAL_UNLOCK
(
htim
);

4096  
HAL_OK
;

4097 
	}
}

4112 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
)

4114 
ušt32_t
 
tmpü2
 = 0U;

4117 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

4118 
	`as£¹_·¿m
(
	`IS_TIM_TI1SELECTION
(
TI1_S–eùiÚ
));

4121 
tmpü2
 = 
htim
->
In¡ªû
->
CR2
;

4124 
tmpü2
 &ð~
TIM_CR2_TI1S
;

4127 
tmpü2
 |ð
TI1_S–eùiÚ
;

4130 
htim
->
In¡ªû
->
CR2
 = 
tmpü2
;

4132  
HAL_OK
;

4133 
	}
}

4145 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4148 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4149 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4150 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4152 
	`__HAL_LOCK
(
htim
);

4154 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4156 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4159 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4162 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4164 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4166 
	`__HAL_UNLOCK
(
htim
);

4168  
HAL_OK
;

4169 
	}
}

4180 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
,

4181 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4184 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4185 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4186 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4188 
	`__HAL_LOCK
(
htim
);

4190 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4192 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4195 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4198 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4200 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4202 
	`__HAL_UNLOCK
(
htim
);

4204  
HAL_OK
;

4205 
	}
}

4219 
ušt32_t
 
	$HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

4221 
ušt32_t
 
tm´eg
 = 0U;

4223 
	`__HAL_LOCK
(
htim
);

4225 
ChªÃl
)

4227 
TIM_CHANNEL_1
:

4230 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4233 
tm´eg
 = 
htim
->
In¡ªû
->
CCR1
;

4237 
TIM_CHANNEL_2
:

4240 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4243 
tm´eg
 = 
htim
->
In¡ªû
->
CCR2
;

4248 
TIM_CHANNEL_3
:

4251 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

4254 
tm´eg
 = 
htim
->
In¡ªû
->
CCR3
;

4259 
TIM_CHANNEL_4
:

4262 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

4265 
tm´eg
 = 
htim
->
In¡ªû
->
CCR4
;

4274 
	`__HAL_UNLOCK
(
htim
);

4275  
tm´eg
;

4276 
	}
}

4306 
__w—k
 
	$HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4309 
	`UNUSED
(
htim
);

4313 
	}
}

4321 
__w—k
 
	$HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4324 
	`UNUSED
(
htim
);

4328 
	}
}

4336 
__w—k
 
	$HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4339 
	`UNUSED
(
htim
);

4343 
	}
}

4351 
__w—k
 
	$HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4354 
	`UNUSED
(
htim
);

4358 
	}
}

4366 
__w—k
 
	$HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4369 
	`UNUSED
(
htim
);

4373 
	}
}

4381 
__w—k
 
	$HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4384 
	`UNUSED
(
htim
);

4388 
	}
}

4414 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4416  
htim
->
S‹
;

4417 
	}
}

4425 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4427  
htim
->
S‹
;

4428 
	}
}

4436 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4438  
htim
->
S‹
;

4439 
	}
}

4447 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4449  
htim
->
S‹
;

4450 
	}
}

4458 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4460  
htim
->
S‹
;

4461 
	}
}

4469 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4471  
htim
->
S‹
;

4472 
	}
}

4483 
	$TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
)

4485 
ušt32_t
 
tmpü1
 = 0U;

4486 
tmpü1
 = 
TIMx
->
CR1
;

4489 if(
	`IS_TIM_CC3_INSTANCE
(
TIMx
è!ð
RESET
)

4492 
tmpü1
 &ð~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

4493 
tmpü1
 |ð
SŒuùu»
->
CouÁ”Mode
;

4496 if(
	`IS_TIM_CC1_INSTANCE
(
TIMx
è!ð
RESET
)

4499 
tmpü1
 &ð~
TIM_CR1_CKD
;

4500 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
ClockDivisiÚ
;

4503 
TIMx
->
CR1
 = 
tmpü1
;

4506 
TIMx
->
ARR
 = (
ušt32_t
)
SŒuùu»
->
P”iod
 ;

4509 
TIMx
->
PSC
 = (
ušt32_t
)
SŒuùu»
->
P»sÿËr
;

4511 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4514 
TIMx
->
RCR
 = 
SŒuùu»
->
R•‘™iÚCouÁ”
;

4519 
TIMx
->
EGR
 = 
TIM_EGR_UG
;

4520 
	}
}

4542 
	$TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

4543 
ušt32_t
 
TIM_ICFž‹r
)

4545 
ušt32_t
 
tmpccmr1
 = 0U;

4546 
ušt32_t
 
tmpcûr
 = 0U;

4549 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4550 
tmpccmr1
 = 
TIMx
->
CCMR1
;

4551 
tmpcûr
 = 
TIMx
->
CCER
;

4554 if(
	`IS_TIM_CC2_INSTANCE
(
TIMx
è!ð
RESET
)

4556 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

4557 
tmpccmr1
 |ð
TIM_ICS–eùiÚ
;

4561 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

4562 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
;

4566 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

4567 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR1_IC1F
);

4570 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

4571 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 & (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

4574 
TIMx
->
CCMR1
 = 
tmpccmr1
;

4575 
TIMx
->
CCER
 = 
tmpcûr
;

4576 
	}
}

4584 
	$TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4586 
ušt32_t
 
tmpccmrx
 = 0U;

4587 
ušt32_t
 
tmpcûr
 = 0U;

4588 
ušt32_t
 
tmpü2
 = 0U;

4591 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

4594 
tmpcûr
 = 
TIMx
->
CCER
;

4596 
tmpü2
 = 
TIMx
->
CR2
;

4599 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4602 
tmpccmrx
 &ð~
TIM_CCMR1_OC2M
;

4603 
tmpccmrx
 &ð~
TIM_CCMR1_CC2S
;

4606 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4609 
tmpcûr
 &ð~
TIM_CCER_CC2P
;

4611 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 4U);

4613 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4615 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4618 
tmpcûr
 &ð~
TIM_CCER_CC2NP
;

4620 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 4U);

4622 
tmpcûr
 &ð~
TIM_CCER_CC2NE
;

4625 
tmpü2
 &ð~
TIM_CR2_OIS2
;

4626 
tmpü2
 &ð~
TIM_CR2_OIS2N
;

4628 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 2U);

4630 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 2U);

4633 
TIMx
->
CR2
 = 
tmpü2
;

4636 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4639 
TIMx
->
CCR2
 = 
OC_CÚfig
->
Pul£
;

4642 
TIMx
->
CCER
 = 
tmpcûr
;

4643 
	}
}

4651 
	$TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4653 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4655 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4657 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4659 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4661 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4663 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4665 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4667 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4669 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4671 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4674 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

4676 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4677 
	}
}

4685 
	$TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

4687 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4689 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4691 
	`HAL_TIM_E¼ÜC®lback
(
htim
);

4692 
	}
}

4700 
	$TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4702 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4704 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4706 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4708 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4710 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4712 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4714 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4716 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4718 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4720 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4723 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

4725 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4726 
	}
}

4741 
	$TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
)

4743 
ušt32_t
 
tmp
 = 0U;

4746 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
TIMx
));

4747 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

4749 
tmp
 = 
TIM_CCER_CC1E
 << 
ChªÃl
;

4752 
TIMx
->
CCER
 &ð~
tmp
;

4755 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlS‹
 << 
ChªÃl
);

4756 
	}
}

4764 
	$TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4766 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4768 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4770 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

4771 
	}
}

4779 
	$TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4781 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4783 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4785 
	`HAL_TIM_Trigg”C®lback
(
htim
);

4786 
	}
}

4794 
	$TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4796 
ušt32_t
 
tmpccmrx
 = 0U;

4797 
ušt32_t
 
tmpcûr
 = 0U;

4798 
ušt32_t
 
tmpü2
 = 0U;

4801 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4804 
tmpcûr
 = 
TIMx
->
CCER
;

4806 
tmpü2
 = 
TIMx
->
CR2
;

4809 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4812 
tmpccmrx
 &ð~
TIM_CCMR1_OC1M
;

4813 
tmpccmrx
 &ð~
TIM_CCMR1_CC1S
;

4815 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4818 
tmpcûr
 &ð~
TIM_CCER_CC1P
;

4820 
tmpcûr
 |ð
OC_CÚfig
->
OCPÞ¬™y
;

4823 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4826 
tmpcûr
 &ð~
TIM_CCER_CC1NP
;

4828 
tmpcûr
 |ð
OC_CÚfig
->
OCNPÞ¬™y
;

4830 
tmpcûr
 &ð~
TIM_CCER_CC1NE
;

4833 
tmpü2
 &ð~
TIM_CR2_OIS1
;

4834 
tmpü2
 &ð~
TIM_CR2_OIS1N
;

4836 
tmpü2
 |ð
OC_CÚfig
->
OCIdËS‹
;

4838 
tmpü2
 |ð
OC_CÚfig
->
OCNIdËS‹
;

4841 
TIMx
->
CR2
 = 
tmpü2
;

4844 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4847 
TIMx
->
CCR1
 = 
OC_CÚfig
->
Pul£
;

4850 
TIMx
->
CCER
 = 
tmpcûr
;

4851 
	}
}

4859 
	$TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4861 
ušt32_t
 
tmpccmrx
 = 0U;

4862 
ušt32_t
 
tmpcûr
 = 0U;

4863 
ušt32_t
 
tmpü2
 = 0U;

4866 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

4869 
tmpcûr
 = 
TIMx
->
CCER
;

4871 
tmpü2
 = 
TIMx
->
CR2
;

4874 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4877 
tmpccmrx
 &ð~
TIM_CCMR2_OC3M
;

4878 
tmpccmrx
 &ð~
TIM_CCMR2_CC3S
;

4880 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4883 
tmpcûr
 &ð~
TIM_CCER_CC3P
;

4885 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 8U);

4887 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4889 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4890 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4891 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4894 
tmpcûr
 &ð~
TIM_CCER_CC3NP
;

4896 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 8U);

4898 
tmpcûr
 &ð~
TIM_CCER_CC3NE
;

4901 
tmpü2
 &ð~
TIM_CR2_OIS3
;

4902 
tmpü2
 &ð~
TIM_CR2_OIS3N
;

4904 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 4U);

4906 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 4U);

4909 
TIMx
->
CR2
 = 
tmpü2
;

4912 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4915 
TIMx
->
CCR3
 = 
OC_CÚfig
->
Pul£
;

4918 
TIMx
->
CCER
 = 
tmpcûr
;

4919 
	}
}

4927 
	$TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4929 
ušt32_t
 
tmpccmrx
 = 0U;

4930 
ušt32_t
 
tmpcûr
 = 0U;

4931 
ušt32_t
 
tmpü2
 = 0U;

4934 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

4937 
tmpcûr
 = 
TIMx
->
CCER
;

4939 
tmpü2
 = 
TIMx
->
CR2
;

4942 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4945 
tmpccmrx
 &ð~
TIM_CCMR2_OC4M
;

4946 
tmpccmrx
 &ð~
TIM_CCMR2_CC4S
;

4949 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4952 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

4954 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 12U);

4957 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4959 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4961 
tmpü2
 &ð~
TIM_CR2_OIS4
;

4963 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 6U);

4966 
TIMx
->
CR2
 = 
tmpü2
;

4969 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4972 
TIMx
->
CCR4
 = 
OC_CÚfig
->
Pul£
;

4975 
TIMx
->
CCER
 = 
tmpcûr
;

4976 
	}
}

4985 
	$TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

4986 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4988 
ušt32_t
 
tmpsmü
 = 0U;

4989 
ušt32_t
 
tmpccmr1
 = 0U;

4990 
ušt32_t
 
tmpcûr
 = 0U;

4993 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4996 
tmpsmü
 &ð~
TIM_SMCR_TS
;

4998 
tmpsmü
 |ð
sSÏveCÚfig
->
IÅutTrigg”
;

5001 
tmpsmü
 &ð~
TIM_SMCR_SMS
;

5003 
tmpsmü
 |ð
sSÏveCÚfig
->
SÏveMode
;

5006 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

5009 
sSÏveCÚfig
->
IÅutTrigg”
)

5011 
TIM_TS_ETRF
:

5014 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

5015 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPRESCALER
(
sSÏveCÚfig
->
Trigg”P»sÿËr
));

5016 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5017 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5019 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

5020 
sSÏveCÚfig
->
Trigg”P»sÿËr
,

5021 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5022 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5026 
TIM_TS_TI1F_ED
:

5029 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

5030 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5033 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

5034 
htim
->
In¡ªû
->
CCER
 &ð~
TIM_CCER_CC1E
;

5035 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

5038 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5039 
tmpccmr1
 |ð((
sSÏveCÚfig
->
Trigg”Fž‹r
) << 4U);

5042 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

5043 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

5048 
TIM_TS_TI1FP1
:

5051 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

5052 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5053 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5056 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

5057 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5058 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5062 
TIM_TS_TI2FP2
:

5065 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5066 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5067 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5070 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

5071 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5072 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5076 
TIM_TS_ITR0
:

5079 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5083 
TIM_TS_ITR1
:

5086 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5090 
TIM_TS_ITR2
:

5093 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5097 
TIM_TS_ITR3
:

5100 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5107 
	}
}

5122 
	$TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5124 
ušt32_t
 
tmpccmr1
 = 0U;

5125 
ušt32_t
 
tmpcûr
 = 0U;

5128 
tmpcûr
 = 
TIMx
->
CCER
;

5129 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5130 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5133 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5134 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 4U);

5137 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

5138 
tmpcûr
 |ð
TIM_ICPÞ¬™y
;

5141 
TIMx
->
CCMR1
 = 
tmpccmr1
;

5142 
TIMx
->
CCER
 = 
tmpcûr
;

5143 
	}
}

5165 
	$TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5166 
ušt32_t
 
TIM_ICFž‹r
)

5168 
ušt32_t
 
tmpccmr1
 = 0U;

5169 
ušt32_t
 
tmpcûr
 = 0U;

5172 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5173 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5174 
tmpcûr
 = 
TIMx
->
CCER
;

5177 
tmpccmr1
 &ð~
TIM_CCMR1_CC2S
;

5178 
tmpccmr1
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5181 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5182 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR1_IC2F
);

5185 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5186 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 4Uè& (
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

5189 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5190 
TIMx
->
CCER
 = 
tmpcûr
;

5191 
	}
}

5205 
	$TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5207 
ušt32_t
 
tmpccmr1
 = 0U;

5208 
ušt32_t
 
tmpcûr
 = 0U;

5211 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5212 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5213 
tmpcûr
 = 
TIMx
->
CCER
;

5216 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5217 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 12U);

5220 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5221 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 << 4U);

5224 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5225 
TIMx
->
CCER
 = 
tmpcûr
;

5226 
	}
}

5248 
	$TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5249 
ušt32_t
 
TIM_ICFž‹r
)

5251 
ušt32_t
 
tmpccmr2
 = 0U;

5252 
ušt32_t
 
tmpcûr
 = 0U;

5255 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

5256 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5257 
tmpcûr
 = 
TIMx
->
CCER
;

5260 
tmpccmr2
 &ð~
TIM_CCMR2_CC3S
;

5261 
tmpccmr2
 |ð
TIM_ICS–eùiÚ
;

5264 
tmpccmr2
 &ð~
TIM_CCMR2_IC3F
;

5265 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR2_IC3F
);

5268 
tmpcûr
 &ð~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

5269 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 8Uè& (
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

5272 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5273 
TIMx
->
CCER
 = 
tmpcûr
;

5274 
	}
}

5296 
	$TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5297 
ušt32_t
 
TIM_ICFž‹r
)

5299 
ušt32_t
 
tmpccmr2
 = 0U;

5300 
ušt32_t
 
tmpcûr
 = 0U;

5303 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

5304 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5305 
tmpcûr
 = 
TIMx
->
CCER
;

5308 
tmpccmr2
 &ð~
TIM_CCMR2_CC4S
;

5309 
tmpccmr2
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5312 
tmpccmr2
 &ð~
TIM_CCMR2_IC4F
;

5313 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR2_IC4F
);

5316 
tmpcûr
 &ð~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

5317 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 12Uè& (
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
));

5320 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5321 
TIMx
->
CCER
 = 
tmpcûr
 ;

5322 
	}
}

5339 
	$TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt16_t
 
TIM_ITRx
)

5341 
ušt32_t
 
tmpsmü
 = 0U;

5344 
tmpsmü
 = 
TIMx
->
SMCR
;

5346 
tmpsmü
 &ð~
TIM_SMCR_TS
;

5348 
tmpsmü
 |ð
TIM_ITRx
 | 
TIM_SLAVEMODE_EXTERNAL1
;

5350 
TIMx
->
SMCR
 = 
tmpsmü
;

5351 
	}
}

5370 
	$TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

5371 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
)

5373 
ušt32_t
 
tmpsmü
 = 0U;

5375 
tmpsmü
 = 
TIMx
->
SMCR
;

5378 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

5381 
tmpsmü
 |ð(
ušt32_t
)(
TIM_ExtTRGP»sÿËr
 | (
TIM_ExtTRGPÞ¬™y
 | (
ExtTRGFž‹r
 << 8)));

5384 
TIMx
->
SMCR
 = 
tmpsmü
;

5385 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c

100 
	~"¡m32f4xx_h®.h
"

111 #ifdeà
HAL_TIM_MODULE_ENABLED


121 
TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
);

159 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
)

161 
TIM_OC_In™Ty³Def
 
OC_CÚfig
;

164 if(
htim
 =ð
NULL
)

166  
HAL_ERROR
;

169 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

170 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

171 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

172 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

173 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

174 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

177 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

180 
	`HAL_TIMEx_H®lS’sÜ_M¥In™
(
htim
);

183 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

186 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
IC1PÞ¬™y
, 
TIM_ICSELECTION_TRC
, sCÚfig->
IC1Fž‹r
);

189 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

191 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
IC1P»sÿËr
;

194 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_TI1S
;

197 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

198 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1F_ED
;

201 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

202 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_RESET
;

205 
OC_CÚfig
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

206 
OC_CÚfig
.
OCIdËS‹
 = 
TIM_OCIDLESTATE_RESET
;

207 
OC_CÚfig
.
OCMode
 = 
TIM_OCMODE_PWM2
;

208 
OC_CÚfig
.
OCNIdËS‹
 = 
TIM_OCNIDLESTATE_RESET
;

209 
OC_CÚfig
.
OCNPÞ¬™y
 = 
TIM_OCNPOLARITY_HIGH
;

210 
OC_CÚfig
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

211 
OC_CÚfig
.
Pul£
 = 
sCÚfig
->
CommutiÚ_D–ay
;

213 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
OC_CÚfig
);

217 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

218 
htim
->
In¡ªû
->
CR2
 |ð
TIM_TRGO_OC2REF
;

221 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

223  
HAL_OK
;

224 
	}
}

232 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

235 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

237 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

240 
	`__HAL_TIM_DISABLE
(
htim
);

243 
	`HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
htim
);

246 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

249 
	`__HAL_UNLOCK
(
htim
);

251  
HAL_OK
;

252 
	}
}

260 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

263 
	`UNUSED
(
htim
);

267 
	}
}

275 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

278 
	`UNUSED
(
htim
);

282 
	}
}

290 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
)

293 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

297 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

300 
	`__HAL_TIM_ENABLE
(
htim
);

303  
HAL_OK
;

304 
	}
}

312 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

315 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

319 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

322 
	`__HAL_TIM_DISABLE
(
htim
);

325  
HAL_OK
;

326 
	}
}

334 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

337 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

340 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

344 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

347 
	`__HAL_TIM_ENABLE
(
htim
);

350  
HAL_OK
;

351 
	}
}

359 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

362 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

366 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

369 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

372 
	`__HAL_TIM_DISABLE
(
htim
);

375  
HAL_OK
;

376 
	}
}

386 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

389 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

391 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

393  
HAL_BUSY
;

395 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

397 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

399  
HAL_ERROR
;

403 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

408 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

411 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

413 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

416 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

419 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

422 
	`__HAL_TIM_ENABLE
(
htim
);

425  
HAL_OK
;

426 
	}
}

434 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

437 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

441 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

445 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

448 
	`__HAL_TIM_DISABLE
(
htim
);

451  
HAL_OK
;

452 
	}
}

490 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

493 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

496 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

499 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

502 
	`__HAL_TIM_ENABLE
(
htim
);

505  
HAL_OK
;

506 
	}
}

521 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

524 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

527 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

530 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

533 
	`__HAL_TIM_DISABLE
(
htim
);

536  
HAL_OK
;

537 
	}
}

552 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

555 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

557 
ChªÃl
)

559 
TIM_CHANNEL_1
:

562 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

566 
TIM_CHANNEL_2
:

569 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

573 
TIM_CHANNEL_3
:

576 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

580 
TIM_CHANNEL_4
:

583 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

592 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

595 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

598 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

601 
	`__HAL_TIM_ENABLE
(
htim
);

604  
HAL_OK
;

605 
	}
}

620 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

623 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

625 
ChªÃl
)

627 
TIM_CHANNEL_1
:

630 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

634 
TIM_CHANNEL_2
:

637 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

641 
TIM_CHANNEL_3
:

644 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

648 
TIM_CHANNEL_4
:

651 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

660 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

663 if((
	`READ_REG
(
htim
->
In¡ªû
->
CCER
è& (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

665 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

669 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

672 
	`__HAL_TIM_DISABLE
(
htim
);

675  
HAL_OK
;

676 
	}
}

693 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

696 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

698 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

700  
HAL_BUSY
;

702 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

704 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

706  
HAL_ERROR
;

710 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

713 
ChªÃl
)

715 
TIM_CHANNEL_1
:

718 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

721 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

724 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

727 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

731 
TIM_CHANNEL_2
:

734 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

737 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

740 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

743 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

747 
TIM_CHANNEL_3
:

750 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

753 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

756 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

759 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

763 
TIM_CHANNEL_4
:

766 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

769 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

772 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

775 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

784 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

787 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

790 
	`__HAL_TIM_ENABLE
(
htim
);

793  
HAL_OK
;

794 
	}
}

809 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

812 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

814 
ChªÃl
)

816 
TIM_CHANNEL_1
:

819 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

823 
TIM_CHANNEL_2
:

826 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

830 
TIM_CHANNEL_3
:

833 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

837 
TIM_CHANNEL_4
:

840 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

849 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

852 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

855 
	`__HAL_TIM_DISABLE
(
htim
);

858 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

861  
HAL_OK
;

862 
	}
}

909 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

912 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

915 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

918 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

921 
	`__HAL_TIM_ENABLE
(
htim
);

924  
HAL_OK
;

925 
	}
}

939 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

942 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

945 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

948 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

951 
	`__HAL_TIM_DISABLE
(
htim
);

954  
HAL_OK
;

955 
	}
}

970 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

973 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

975 
ChªÃl
)

977 
TIM_CHANNEL_1
:

980 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

984 
TIM_CHANNEL_2
:

987 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

991 
TIM_CHANNEL_3
:

994 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

998 
TIM_CHANNEL_4
:

1001 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1010 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1013 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1016 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1019 
	`__HAL_TIM_ENABLE
(
htim
);

1022  
HAL_OK
;

1023 
	}
}

1038 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1041 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1043 
ChªÃl
)

1045 
TIM_CHANNEL_1
:

1048 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1052 
TIM_CHANNEL_2
:

1055 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1059 
TIM_CHANNEL_3
:

1062 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1066 
TIM_CHANNEL_4
:

1069 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1078 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1081 if((
	`READ_REG
(
htim
->
In¡ªû
->
CCER
è& (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

1083 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1087 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1090 
	`__HAL_TIM_DISABLE
(
htim
);

1093  
HAL_OK
;

1094 
	}
}

1111 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1114 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1116 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1118  
HAL_BUSY
;

1120 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1122 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

1124  
HAL_ERROR
;

1128 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1131 
ChªÃl
)

1133 
TIM_CHANNEL_1
:

1136 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1139 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1142 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1145 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1149 
TIM_CHANNEL_2
:

1152 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1155 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1158 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1161 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1165 
TIM_CHANNEL_3
:

1168 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1171 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1174 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1177 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1181 
TIM_CHANNEL_4
:

1184 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1187 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1190 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1193 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1202 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1205 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1208 
	`__HAL_TIM_ENABLE
(
htim
);

1211  
HAL_OK
;

1212 
	}
}

1227 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1230 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1232 
ChªÃl
)

1234 
TIM_CHANNEL_1
:

1237 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1241 
TIM_CHANNEL_2
:

1244 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1248 
TIM_CHANNEL_3
:

1251 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1255 
TIM_CHANNEL_4
:

1258 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1267 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1270 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1273 
	`__HAL_TIM_DISABLE
(
htim
);

1276 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1279  
HAL_OK
;

1280 
	}
}

1315 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1318 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1321 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1324 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1327  
HAL_OK
;

1328 
	}
}

1341 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1345 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1348 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1351 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1354 
	`__HAL_TIM_DISABLE
(
htim
);

1357  
HAL_OK
;

1358 
	}
}

1371 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1374 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1377 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1380 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1383 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1386 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1389  
HAL_OK
;

1390 
	}
}

1403 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1406 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1409 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1412 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1415 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1418 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1421 
	`__HAL_TIM_DISABLE
(
htim
);

1424  
HAL_OK
;

1425 
	}
}

1472 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1475 
	`as£¹_·¿m
(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
));

1476 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1478 
	`__HAL_LOCK
(
htim
);

1480 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1481 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1484 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1485 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1489 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1491 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1492 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1494 
	`__HAL_UNLOCK
(
htim
);

1496  
HAL_OK
;

1497 
	}
}

1522 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1525 
	`as£¹_·¿m
(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
));

1526 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1528 
	`__HAL_LOCK
(
htim
);

1530 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1531 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1534 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1535 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1539 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1541 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1542 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1545 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_COM
);

1547 
	`__HAL_UNLOCK
(
htim
);

1549  
HAL_OK
;

1550 
	}
}

1576 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1579 
	`as£¹_·¿m
(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
));

1580 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1582 
	`__HAL_LOCK
(
htim
);

1584 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1585 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1588 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1589 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1593 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1595 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1596 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1600 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

1602 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

1605 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_COM
);

1607 
	`__HAL_UNLOCK
(
htim
);

1609  
HAL_OK
;

1610 
	}
}

1621 
HAL_StusTy³Def
 
	$HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
)

1624 
	`as£¹_·¿m
(
	`IS_TIM_MASTER_INSTANCE
(
htim
->
In¡ªû
));

1625 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
));

1626 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
sMa¡”CÚfig
->
Ma¡”SÏveMode
));

1628 
	`__HAL_LOCK
(
htim
);

1630 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1633 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

1635 
htim
->
In¡ªû
->
CR2
 |ð
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
;

1638 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_MSM
;

1640 
htim
->
In¡ªû
->
SMCR
 |ð
sMa¡”CÚfig
->
Ma¡”SÏveMode
;

1642 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1644 
	`__HAL_UNLOCK
(
htim
);

1646  
HAL_OK
;

1647 
	}
}

1658 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
,

1659 
TIM_B»akD—dTimeCÚfigTy³Def
 * 
sB»akD—dTimeCÚfig
)

1661 
ušt32_t
 
tmpbdŒ
 = 0U;

1664 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
));

1665 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹RunMode
));

1666 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
));

1667 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
sB»akD—dTimeCÚfig
->
LockLev–
));

1668 
	`as£¹_·¿m
(
	`IS_TIM_DEADTIME
(
sB»akD—dTimeCÚfig
->
D—dTime
));

1669 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
sB»akD—dTimeCÚfig
->
B»akS‹
));

1670 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
));

1671 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
sB»akD—dTimeCÚfig
->
Autom©icOuut
));

1674 
	`__HAL_LOCK
(
htim
);

1680 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_DTG
, 
sB»akD—dTimeCÚfig
->
D—dTime
);

1681 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_LOCK
, 
sB»akD—dTimeCÚfig
->
LockLev–
);

1682 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSI
, 
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
);

1683 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSR
, 
sB»akD—dTimeCÚfig
->
OffS‹RunMode
);

1684 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKE
, 
sB»akD—dTimeCÚfig
->
B»akS‹
);

1685 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKP
, 
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
);

1686 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_AOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1687 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_MOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1690 
htim
->
In¡ªû
->
BDTR
 = 
tmpbdŒ
;

1692 
	`__HAL_UNLOCK
(
htim
);

1694  
HAL_OK
;

1695 
	}
}

1722 
HAL_StusTy³Def
 
	$HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Rem­
)

1724 
	`__HAL_LOCK
(
htim
);

1727 
	`as£¹_·¿m
(
	`IS_TIM_REMAP_INSTANCE
(
htim
->
In¡ªû
));

1728 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
Rem­
));

1730 #ià
	`defšed
(
LPTIM_OR_TIM1_ITR2_RMP
)

1731 ià((
Rem­
 =ð
TIM_TIM9_TIM3_TRGO
)|| (Rem­ =ð
TIM_TIM9_LPTIM
)||(Rem­ ==
TIM_TIM5_TIM3_TRGO
)||\

1732 (
Rem­
 =ð
TIM_TIM5_LPTIM
)||(Rem­ =ð
TIM_TIM1_TIM3_TRGO
)|| (Rem­ =ð
TIM_TIM1_LPTIM
))

1734 
	`__HAL_RCC_LPTIM1_CLK_ENABLE
();

1736 
LPTIM1
->
OR
 = (
Rem­
& 0xEFFFFFFFU);

1741 
htim
->
In¡ªû
->
OR
 = 
Rem­
;

1745 
htim
->
In¡ªû
->
OR
 = 
Rem­
;

1747 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1749 
	`__HAL_UNLOCK
(
htim
);

1751  
HAL_OK
;

1752 
	}
}

1780 
__w—k
 
	$HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1783 
	`UNUSED
(
htim
);

1787 
	}
}

1795 
__w—k
 
	$HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1798 
	`UNUSED
(
htim
);

1802 
	}
}

1828 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

1830  
htim
->
S‹
;

1831 
	}
}

1843 
	$TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1845 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1847 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1849 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

1850 
	}
}

1867 
	$TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
)

1869 
ušt32_t
 
tmp
 = 0U;

1872 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
TIMx
));

1873 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNELS
(
ChªÃl
));

1875 
tmp
 = 
TIM_CCER_CC1NE
 << 
ChªÃl
;

1878 
TIMx
->
CCER
 &ð~
tmp
;

1881 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlNS‹
 << 
ChªÃl
);

1882 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c

157 
	~"¡m32f4xx_h®.h
"

167 #ifdeà
HAL_UART_MODULE_ENABLED


183 
UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

184 
UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

185 
UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

186 
UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

187 
UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

188 
UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

189 
UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

190 
UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

191 
UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

192 
UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

193 
UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

194 
UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

195 
HAL_StusTy³Def
 
UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

196 
HAL_StusTy³Def
 
UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

197 
HAL_StusTy³Def
 
UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

198 
HAL_StusTy³Def
 
UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
);

199 
UART_S‘CÚfig
 (
UART_HªdËTy³Def
 *
hu¬t
);

246 
HAL_StusTy³Def
 
	$HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

249 if(
hu¬t
 =ð
NULL
)

251  
HAL_ERROR
;

255 if(
hu¬t
->
In™
.
HwFlowCŽ
 !ð
UART_HWCONTROL_NONE
)

258 
	`as£¹_·¿m
(
	`IS_UART_HWFLOW_INSTANCE
(
hu¬t
->
In¡ªû
));

259 
	`as£¹_·¿m
(
	`IS_UART_HARDWARE_FLOW_CONTROL
(
hu¬t
->
In™
.
HwFlowCŽ
));

263 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

265 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

266 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

268 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

271 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

273 
	`HAL_UART_M¥In™
(
hu¬t
);

276 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

279 
	`__HAL_UART_DISABLE
(
hu¬t
);

282 
	`UART_S‘CÚfig
(
hu¬t
);

287 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

288 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

291 
	`__HAL_UART_ENABLE
(
hu¬t
);

294 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

295 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

296 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

298  
HAL_OK
;

299 
	}
}

308 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

311 if(
hu¬t
 =ð
NULL
)

313  
HAL_ERROR
;

317 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

318 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

319 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

321 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

324 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

326 
	`HAL_UART_M¥In™
(
hu¬t
);

329 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

332 
	`__HAL_UART_DISABLE
(
hu¬t
);

335 
	`UART_S‘CÚfig
(
hu¬t
);

340 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

341 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

344 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_HDSEL
);

347 
	`__HAL_UART_ENABLE
(
hu¬t
);

350 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

351 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

352 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

354  
HAL_OK
;

355 
	}
}

368 
HAL_StusTy³Def
 
	$HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
)

371 if(
hu¬t
 =ð
NULL
)

373  
HAL_ERROR
;

377 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

378 
	`as£¹_·¿m
(
	`IS_UART_LIN_BREAK_DETECT_LENGTH
(
B»akD‘eùL’gth
));

379 
	`as£¹_·¿m
(
	`IS_UART_LIN_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

380 
	`as£¹_·¿m
(
	`IS_UART_LIN_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

382 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

385 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

387 
	`HAL_UART_M¥In™
(
hu¬t
);

390 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

393 
	`__HAL_UART_DISABLE
(
hu¬t
);

396 
	`UART_S‘CÚfig
(
hu¬t
);

401 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_CLKEN
);

402 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_HDSEL
 | 
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

405 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LINEN
);

408 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LBDL
);

409 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
B»akD‘eùL’gth
);

412 
	`__HAL_UART_ENABLE
(
hu¬t
);

415 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

416 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

417 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

419  
HAL_OK
;

420 
	}
}

434 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
)

437 if(
hu¬t
 =ð
NULL
)

439  
HAL_ERROR
;

443 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

444 
	`as£¹_·¿m
(
	`IS_UART_WAKEUPMETHOD
(
WakeUpM‘hod
));

445 
	`as£¹_·¿m
(
	`IS_UART_ADDRESS
(
Add»ss
));

446 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

447 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

449 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

452 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

454 
	`HAL_UART_M¥In™
(
hu¬t
);

457 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

460 
	`__HAL_UART_DISABLE
(
hu¬t
);

463 
	`UART_S‘CÚfig
(
hu¬t
);

468 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

469 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

472 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ADD
);

474 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
Add»ss
);

477 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_WAKE
);

478 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
WakeUpM‘hod
);

481 
	`__HAL_UART_ENABLE
(
hu¬t
);

484 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

485 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

486 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

488  
HAL_OK
;

489 
	}
}

497 
HAL_StusTy³Def
 
	$HAL_UART_DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

500 if(
hu¬t
 =ð
NULL
)

502  
HAL_ERROR
;

506 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

508 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

511 
	`HAL_UART_M¥DeIn™
(
hu¬t
);

513 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

514 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_RESET
;

515 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_RESET
;

518 
	`__HAL_UNLOCK
(
hu¬t
);

520  
HAL_OK
;

521 
	}
}

529 
__w—k
 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
)

532 
	`UNUSED
(
hu¬t
);

536 
	}
}

544 
__w—k
 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

547 
	`UNUSED
(
hu¬t
);

551 
	}
}

618 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

620 
ušt16_t
* 
tmp
;

621 
ušt32_t
 
tick¡¬t
 = 0U;

624 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

626 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

628  
HAL_ERROR
;

632 
	`__HAL_LOCK
(
hu¬t
);

634 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

635 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

638 
tick¡¬t
 = 
	`HAL_G‘Tick
();

640 
hu¬t
->
TxXãrSize
 = 
Size
;

641 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

642 
hu¬t
->
TxXãrCouÁ
 > 0U)

644 
hu¬t
->
TxXãrCouÁ
--;

645 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

647 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

649  
HAL_TIMEOUT
;

651 
tmp
 = (
ušt16_t
*è
pD©a
;

652 
hu¬t
->
In¡ªû
->
DR
 = (*
tmp
 & (
ušt16_t
)0x01FF);

653 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

655 
pD©a
 +=2U;

659 
pD©a
 +=1U;

664 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

666  
HAL_TIMEOUT
;

668 
hu¬t
->
In¡ªû
->
DR
 = (*
pD©a
++ & (
ušt8_t
)0xFF);

672 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TC
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

674  
HAL_TIMEOUT
;

678 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

681 
	`__HAL_UNLOCK
(
hu¬t
);

683  
HAL_OK
;

687  
HAL_BUSY
;

689 
	}
}

700 
HAL_StusTy³Def
 
	$HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

702 
ušt16_t
* 
tmp
;

703 
ušt32_t
 
tick¡¬t
 = 0U;

706 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

708 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

710  
HAL_ERROR
;

714 
	`__HAL_LOCK
(
hu¬t
);

716 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

717 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

720 
tick¡¬t
 = 
	`HAL_G‘Tick
();

722 
hu¬t
->
RxXãrSize
 = 
Size
;

723 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

726 
hu¬t
->
RxXãrCouÁ
 > 0U)

728 
hu¬t
->
RxXãrCouÁ
--;

729 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

731 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

733  
HAL_TIMEOUT
;

735 
tmp
 = (
ušt16_t
*è
pD©a
;

736 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

738 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

739 
pD©a
 +=2U;

743 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

744 
pD©a
 +=1U;

750 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

752  
HAL_TIMEOUT
;

754 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

756 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

760 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x007F);

767 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

770 
	`__HAL_UNLOCK
(
hu¬t
);

772  
HAL_OK
;

776  
HAL_BUSY
;

778 
	}
}

788 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

791 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

793 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

795  
HAL_ERROR
;

799 
	`__HAL_LOCK
(
hu¬t
);

801 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

802 
hu¬t
->
TxXãrSize
 = 
Size
;

803 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

805 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

806 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

809 
	`__HAL_UNLOCK
(
hu¬t
);

812 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TXEIE
);

814  
HAL_OK
;

818  
HAL_BUSY
;

820 
	}
}

830 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

833 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

835 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

837  
HAL_ERROR
;

841 
	`__HAL_LOCK
(
hu¬t
);

843 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

844 
hu¬t
->
RxXãrSize
 = 
Size
;

845 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

847 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

848 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

851 
	`__HAL_UNLOCK
(
hu¬t
);

854 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

857 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
 | 
USART_CR1_RXNEIE
);

859  
HAL_OK
;

863  
HAL_BUSY
;

865 
	}
}

875 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

877 
ušt32_t
 *
tmp
;

880 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

882 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

884  
HAL_ERROR
;

888 
	`__HAL_LOCK
(
hu¬t
);

890 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

891 
hu¬t
->
TxXãrSize
 = 
Size
;

892 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

894 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

895 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

898 
hu¬t
->
hdm©x
->
XãrC¶tC®lback
 = 
UART_DMAT¿nsm™C¶t
;

901 
hu¬t
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
UART_DMATxH®fC¶t
;

904 
hu¬t
->
hdm©x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

907 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

910 
tmp
 = (
ušt32_t
*)&
pD©a
;

911 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hu¬t->
In¡ªû
->
DR
, 
Size
);

914 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_FLAG_TC
);

917 
	`__HAL_UNLOCK
(
hu¬t
);

921 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

923  
HAL_OK
;

927  
HAL_BUSY
;

929 
	}
}

940 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

942 
ušt32_t
 *
tmp
;

945 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

947 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

949  
HAL_ERROR
;

953 
	`__HAL_LOCK
(
hu¬t
);

955 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

956 
hu¬t
->
RxXãrSize
 = 
Size
;

958 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

959 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

962 
hu¬t
->
hdm¬x
->
XãrC¶tC®lback
 = 
UART_DMAReûiveC¶t
;

965 
hu¬t
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
UART_DMARxH®fC¶t
;

968 
hu¬t
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

971 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

974 
tmp
 = (
ušt32_t
*)&
pD©a
;

975 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm¬x
, (
ušt32_t
)&hu¬t->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, 
Size
);

978 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

981 
	`__HAL_UNLOCK
(
hu¬t
);

984 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

987 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

991 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

993  
HAL_OK
;

997  
HAL_BUSY
;

999 
	}
}

1007 
HAL_StusTy³Def
 
	$HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
)

1009 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1012 
	`__HAL_LOCK
(
hu¬t
);

1013 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1014 if((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

1017 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1019 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1020 if((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

1023 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1024 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1027 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1031 
	`__HAL_UNLOCK
(
hu¬t
);

1033  
HAL_OK
;

1034 
	}
}

1042 
HAL_StusTy³Def
 
	$HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
)

1045 
	`__HAL_LOCK
(
hu¬t
);

1047 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

1050 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1052 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

1055 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

1058 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1059 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1062 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1066 
	`__HAL_UNLOCK
(
hu¬t
);

1068  
HAL_OK
;

1069 
	}
}

1077 
HAL_StusTy³Def
 
	$HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
)

1079 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1087 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1088 if((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

1090 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1093 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1095 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1097 
	`UART_EndTxT¿nsãr
(
hu¬t
);

1101 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1102 if((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

1104 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1107 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1109 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1111 
	`UART_EndRxT¿nsãr
(
hu¬t
);

1114  
HAL_OK
;

1115 
	}
}

1129 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
)

1132 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1133 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1136 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1138 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1141 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1145 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1147 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1152 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1154 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1157 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1161 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1163 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1168 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1169 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1172 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1175 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1176 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1178  
HAL_OK
;

1179 
	}
}

1193 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
)

1196 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1199 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1201 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1204 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1208 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1210 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1215 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1218 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1220  
HAL_OK
;

1221 
	}
}

1235 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
)

1238 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1239 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1242 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1244 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1247 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1251 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1253 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1258 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1261 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1263  
HAL_OK
;

1264 
	}
}

1280 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1282 
ušt32_t
 
AbÜtC¶t
 = 0x01U;

1285 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1286 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1291 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1295 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1297 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxAbÜtC®lback
;

1301 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1305 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1309 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1311 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxAbÜtC®lback
;

1315 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1320 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1323 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1326 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1332 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1334 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1338 
AbÜtC¶t
 = 0x00U;

1344 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1346 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1349 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1355 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1357 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1358 
AbÜtC¶t
 = 0x01U;

1362 
AbÜtC¶t
 = 0x00U;

1368 if(
AbÜtC¶t
 == 0x01U)

1371 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1372 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1375 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1378 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1379 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1382 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

1385  
HAL_OK
;

1386 
	}
}

1402 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1405 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1408 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1410 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1413 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1417 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxOÆyAbÜtC®lback
;

1420 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1423 
hu¬t
->
hdm©x
->
	`XãrAbÜtC®lback
(huart->hdmatx);

1429 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1432 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1435 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1441 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1444 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1447 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1450  
HAL_OK
;

1451 
	}
}

1467 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1470 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1471 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1474 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1476 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1479 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1483 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxOÆyAbÜtC®lback
;

1486 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1489 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

1495 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1498 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1501 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1507 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1510 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1513 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1516  
HAL_OK
;

1517 
	}
}

1525 
	$HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
)

1527 
ušt32_t
 
i¤æags
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
SR
);

1528 
ušt32_t
 
ü1™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR1
);

1529 
ušt32_t
 
ü3™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR3
);

1530 
ušt32_t
 
”rÜæags
 = 0x00U;

1531 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1534 
”rÜæags
 = (
i¤æags
 & (
ušt32_t
)(
USART_SR_PE
 | 
USART_SR_FE
 | 
USART_SR_ORE
 | 
USART_SR_NE
));

1535 if(
”rÜæags
 =ð
RESET
)

1538 if(((
i¤æags
 & 
USART_SR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

1540 
	`UART_Reûive_IT
(
hu¬t
);

1546 if((
”rÜæags
 !ð
RESET
è&& (((
ü3™s
 & 
USART_CR3_EIE
è!ðRESETè|| ((
ü1™s
 & (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
)) != RESET)))

1549 if(((
i¤æags
 & 
USART_SR_PE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_PEIE
) != RESET))

1551 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_PE
;

1555 if(((
i¤æags
 & 
USART_SR_NE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1557 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_NE
;

1561 if(((
i¤æags
 & 
USART_SR_FE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1563 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_FE
;

1567 if(((
i¤æags
 & 
USART_SR_ORE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1569 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_ORE
;

1573 if(
hu¬t
->
E¼ÜCode
 !ð
HAL_UART_ERROR_NONE
)

1576 if(((
i¤æags
 & 
USART_SR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

1578 
	`UART_Reûive_IT
(
hu¬t
);

1583 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1584 if(((
hu¬t
->
E¼ÜCode
 & 
HAL_UART_ERROR_ORE
è!ð
RESET
è|| 
dm¬eque¡
)

1589 
	`UART_EndRxT¿nsãr
(
hu¬t
);

1592 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1594 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1597 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1601 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMAAbÜtOnE¼Ü
;

1602 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1605 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

1611 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1617 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1624 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1625 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1632 if(((
i¤æags
 & 
USART_SR_TXE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TXEIE
) != RESET))

1634 
	`UART_T¿nsm™_IT
(
hu¬t
);

1639 if(((
i¤æags
 & 
USART_SR_TC
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TCIE
) != RESET))

1641 
	`UART_EndT¿nsm™_IT
(
hu¬t
);

1644 
	}
}

1652 
__w—k
 
	$HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1655 
	`UNUSED
(
hu¬t
);

1659 
	}
}

1667 
__w—k
 
	$HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1670 
	`UNUSED
(
hu¬t
);

1674 
	}
}

1682 
__w—k
 
	$HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1685 
	`UNUSED
(
hu¬t
);

1689 
	}
}

1697 
__w—k
 
	$HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1700 
	`UNUSED
(
hu¬t
);

1704 
	}
}

1712 
__w—k
 
	$HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1715 
	`UNUSED
(
hu¬t
);

1719 
	}
}

1726 
__w—k
 
	$HAL_UART_AbÜtC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1729 
	`UNUSED
(
hu¬t
);

1734 
	}
}

1740 
__w—k
 
	$HAL_UART_AbÜtT¿nsm™C¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1743 
	`UNUSED
(
hu¬t
);

1748 
	}
}

1755 
__w—k
 
	$HAL_UART_AbÜtReûiveC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1758 
	`UNUSED
(
hu¬t
);

1763 
	}
}

1792 
HAL_StusTy³Def
 
	$HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
)

1795 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1798 
	`__HAL_LOCK
(
hu¬t
);

1800 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1803 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_SBK
);

1805 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1808 
	`__HAL_UNLOCK
(
hu¬t
);

1810  
HAL_OK
;

1811 
	}
}

1819 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1822 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1825 
	`__HAL_LOCK
(
hu¬t
);

1827 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1830 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_RWU
);

1832 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1835 
	`__HAL_UNLOCK
(
hu¬t
);

1837  
HAL_OK
;

1838 
	}
}

1846 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1849 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1852 
	`__HAL_LOCK
(
hu¬t
);

1854 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1857 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_RWU
);

1859 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1862 
	`__HAL_UNLOCK
(
hu¬t
);

1864  
HAL_OK
;

1865 
	}
}

1873 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
)

1875 
ušt32_t
 
tm´eg
 = 0x00U;

1878 
	`__HAL_LOCK
(
hu¬t
);

1880 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1883 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

1886 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1889 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_TE
;

1892 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

1894 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1897 
	`__HAL_UNLOCK
(
hu¬t
);

1899  
HAL_OK
;

1900 
	}
}

1908 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
)

1910 
ušt32_t
 
tm´eg
 = 0x00U;

1913 
	`__HAL_LOCK
(
hu¬t
);

1915 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1918 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

1921 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1924 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_RE
;

1927 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

1929 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1932 
	`__HAL_UNLOCK
(
hu¬t
);

1934  
HAL_OK
;

1935 
	}
}

1965 
HAL_UART_S‹Ty³Def
 
	$HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
)

1967 
ušt32_t
 
‹mp1
ð0x00U, 
‹mp2
 = 0x00U;

1968 
‹mp1
 = 
hu¬t
->
gS‹
;

1969 
‹mp2
 = 
hu¬t
->
RxS‹
;

1971  (
HAL_UART_S‹Ty³Def
)(
‹mp1
 | 
‹mp2
);

1972 
	}
}

1980 
ušt32_t
 
	$HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
)

1982  
hu¬t
->
E¼ÜCode
;

1983 
	}
}

1994 
	$UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1996 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1998 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2000 
hu¬t
->
TxXãrCouÁ
 = 0U;

2004 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

2007 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2013 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2015 
	}
}

2023 
	$UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2025 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

2027 
	`HAL_UART_TxH®fC¶tC®lback
(
hu¬t
);

2028 
	}
}

2035 
	$UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2037 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2039 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2041 
hu¬t
->
RxXãrCouÁ
 = 0U;

2044 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

2045 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2049 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2052 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2054 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

2055 
	}
}

2063 
	$UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2065 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

2067 
	`HAL_UART_RxH®fC¶tC®lback
(
hu¬t
);

2068 
	}
}

2075 
	$UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2077 
ušt32_t
 
dm¬eque¡
 = 0x00U;

2078 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2081 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

2082 if((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

2084 
hu¬t
->
TxXãrCouÁ
 = 0U;

2085 
	`UART_EndTxT¿nsãr
(
hu¬t
);

2089 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2090 if((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

2092 
hu¬t
->
RxXãrCouÁ
 = 0U;

2093 
	`UART_EndRxT¿nsãr
(
hu¬t
);

2096 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_DMA
;

2097 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2098 
	}
}

2110 
HAL_StusTy³Def
 
	$UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
)

2113 (
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
FÏg
è? 
SET
 : 
RESET
è=ð
Stus
)

2116 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2118 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
Tick¡¬t
 ) > Timeout))

2121 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
));

2122 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2124 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2125 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2128 
	`__HAL_UNLOCK
(
hu¬t
);

2130  
HAL_TIMEOUT
;

2135  
HAL_OK
;

2136 
	}
}

2143 
	$UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2146 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

2149 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2150 
	}
}

2157 
	$UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2160 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

2161 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2164 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2165 
	}
}

2173 
	$UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2175 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2176 
hu¬t
->
RxXãrCouÁ
 = 0U;

2177 
hu¬t
->
TxXãrCouÁ
 = 0U;

2179 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2180 
	}
}

2190 
	$UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2192 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2194 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2197 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

2199 if(
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 !ð
NULL
)

2206 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2207 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2210 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2213 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2214 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2217 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2218 
	}
}

2228 
	$UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2230 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2232 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2235 if(
hu¬t
->
hdm©x
 !ð
NULL
)

2237 if(
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 !ð
NULL
)

2244 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2245 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2248 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2251 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2252 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2255 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2256 
	}
}

2266 
	$UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2268 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2270 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2273 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2276 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

2277 
	}
}

2287 
	$UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2289 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2291 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2294 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2297 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

2298 
	}
}

2306 
HAL_StusTy³Def
 
	$UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2308 
ušt16_t
* 
tmp
;

2311 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

2313 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

2315 
tmp
 = (
ušt16_t
*è
hu¬t
->
pTxBuffPŒ
;

2316 
hu¬t
->
In¡ªû
->
DR
 = (
ušt16_t
)(*
tmp
 & (uint16_t)0x01FF);

2317 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2319 
hu¬t
->
pTxBuffPŒ
 += 2U;

2323 
hu¬t
->
pTxBuffPŒ
 += 1U;

2328 
hu¬t
->
In¡ªû
->
DR
 = (
ušt8_t
)(*hu¬t->
pTxBuffPŒ
++ & (uint8_t)0x00FF);

2331 if(--
hu¬t
->
TxXãrCouÁ
 == 0U)

2334 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TXEIE
);

2337 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2339  
HAL_OK
;

2343  
HAL_BUSY
;

2345 
	}
}

2353 
HAL_StusTy³Def
 
	$UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2356 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2359 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2361 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2363  
HAL_OK
;

2364 
	}
}

2372 
HAL_StusTy³Def
 
	$UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2374 
ušt16_t
* 
tmp
;

2377 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

2379 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

2381 
tmp
 = (
ušt16_t
*è
hu¬t
->
pRxBuffPŒ
;

2382 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2384 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

2385 
hu¬t
->
pRxBuffPŒ
 += 2U;

2389 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

2390 
hu¬t
->
pRxBuffPŒ
 += 1U;

2395 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2397 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

2401 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x007F);

2405 if(--
hu¬t
->
RxXãrCouÁ
 == 0U)

2408 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

2411 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2414 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2416 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

2418  
HAL_OK
;

2420  
HAL_OK
;

2424  
HAL_BUSY
;

2426 
	}
}

2434 
	$UART_S‘CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
)

2436 
ušt32_t
 
tm´eg
 = 0x00U;

2439 
	`as£¹_·¿m
(
	`IS_UART_BAUDRATE
(
hu¬t
->
In™
.
BaudR©e
));

2440 
	`as£¹_·¿m
(
	`IS_UART_STOPBITS
(
hu¬t
->
In™
.
StÝB™s
));

2441 
	`as£¹_·¿m
(
	`IS_UART_PARITY
(
hu¬t
->
In™
.
P¬™y
));

2442 
	`as£¹_·¿m
(
	`IS_UART_MODE
(
hu¬t
->
In™
.
Mode
));

2445 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR2
;

2448 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_STOP
);

2451 
tm´eg
 |ð(
ušt32_t
)
hu¬t
->
In™
.
StÝB™s
;

2454 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR2
, (
ušt32_t
)
tm´eg
);

2457 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

2460 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

2461 
USART_CR1_RE
 | 
USART_CR1_OVER8
));

2468 
tm´eg
 |ð(
ušt32_t
)
hu¬t
->
In™
.
WÜdL’gth
 | hu¬t->In™.
P¬™y
 | hu¬t->In™.
Mode
 | hu¬t->In™.
Ov”Sam¶šg
;

2471 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

2474 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR3
;

2477 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
));

2480 
tm´eg
 |ð
hu¬t
->
In™
.
HwFlowCŽ
;

2483 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR3
, (
ušt32_t
)
tm´eg
);

2486 if(
hu¬t
->
In™
.
Ov”Sam¶šg
 =ð
UART_OVERSAMPLING_8
)

2489 #ià
	`defšed
(
USART6
)

2490 if((
hu¬t
->
In¡ªû
 =ð
USART1
è|| (hu¬t->In¡ªû =ð
USART6
))

2492 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2495 if(
hu¬t
->
In¡ªû
 =ð
USART1
)

2497 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2502 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

2508 #ià
	`defšed
(
USART6
)

2509 if((
hu¬t
->
In¡ªû
 =ð
USART1
è|| (hu¬t->In¡ªû =ð
USART6
))

2511 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2514 if(
hu¬t
->
In¡ªû
 =ð
USART1
)

2516 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2521 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

2524 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_usb.c

59 
	~"¡m32f4xx_h®.h
"

65 #ià
defšed
(
HAL_PCD_MODULE_ENABLED
è|| defšed(
HAL_HCD_MODULE_ENABLED
)

66 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

67 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

68 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

69 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

70 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

77 
HAL_StusTy³Def
 
	`USB_CÜeRe£t
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

105 
HAL_StusTy³Def
 
	$USB_CÜeIn™
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
)

107 ià(
cfg
.
phy_™çû
 =ð
USB_OTG_ULPI_PHY
)

110 
USBx
->
GCCFG
 &ð~(
USB_OTG_GCCFG_PWRDWN
);

113 
USBx
->
GUSBCFG
 &ð~(
USB_OTG_GUSBCFG_TSDPS
 | 
USB_OTG_GUSBCFG_ULPIFSLS
 | 
USB_OTG_GUSBCFG_PHYSEL
);

116 
USBx
->
GUSBCFG
 &ð~(
USB_OTG_GUSBCFG_ULPIEVBUSD
 | 
USB_OTG_GUSBCFG_ULPIEVBUSI
);

117 if(
cfg
.
u£_ex‹º®_vbus
 == 1U)

119 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_ULPIEVBUSD
;

122 
	`USB_CÜeRe£t
(
USBx
);

127 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_PHYSEL
;

130 
	`USB_CÜeRe£t
(
USBx
);

133 
USBx
->
GCCFG
 = 
USB_OTG_GCCFG_PWRDWN
;

136 if(
cfg
.
dma_’abË
 =ð
ENABLE
)

138 
USBx
->
GAHBCFG
 |ð
USB_OTG_GAHBCFG_HBSTLEN_2
;

139 
USBx
->
GAHBCFG
 |ð
USB_OTG_GAHBCFG_DMAEN
;

142  
HAL_OK
;

143 
	}
}

151 
HAL_StusTy³Def
 
	$USB_EÇbËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

153 
USBx
->
GAHBCFG
 |ð
USB_OTG_GAHBCFG_GINT
;

154  
HAL_OK
;

155 
	}
}

164 
HAL_StusTy³Def
 
	$USB_Di§bËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

166 
USBx
->
GAHBCFG
 &ð~
USB_OTG_GAHBCFG_GINT
;

167  
HAL_OK
;

168 
	}
}

180 
HAL_StusTy³Def
 
	$USB_S‘Cu¼’tMode
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_ModeTy³Def
 
mode
)

182 
USBx
->
GUSBCFG
 &ð~(
USB_OTG_GUSBCFG_FHMOD
 | 
USB_OTG_GUSBCFG_FDMOD
);

184 iàÐ
mode
 =ð
USB_OTG_HOST_MODE
)

186 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_FHMOD
;

188 iàÐ
mode
 =ð
USB_OTG_DEVICE_MODE
)

190 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_FDMOD
;

192 
	`HAL_D–ay
(50U);

194  
HAL_OK
;

195 
	}
}

205 
HAL_StusTy³Def
 
	$USB_DevIn™
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
)

207 
ušt32_t
 
i
 = 0U;

210 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

211 
	`defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

212 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_VBDEN
;

214 ià(
cfg
.
vbus_£nsšg_’abË
 == 0U)

217 
USBx
->
GCCFG
 &ð~
USB_OTG_GCCFG_VBDEN
;

220 
USBx
->
GOTGCTL
 |ð
USB_OTG_GOTGCTL_BVALOEN
;

221 
USBx
->
GOTGCTL
 |ð
USB_OTG_GOTGCTL_BVALOVAL
;

224 ià(
cfg
.
vbus_£nsšg_’abË
 == 0U)

226 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_NOVBUSSENS
;

231 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_VBUSBSEN
;

236 
USBx_PCGCCTL
 = 0U;

239 
USBx_DEVICE
->
DCFG
 |ð
DCFG_FRAME_INTERVAL_80
;

241 if(
cfg
.
phy_™çû
 =ð
USB_OTG_ULPI_PHY
)

243 if(
cfg
.
¥“d
 =ð
USB_OTG_SPEED_HIGH
)

246 
	`USB_S‘DevS³ed
 (
USBx
 , 
USB_OTG_SPEED_HIGH
);

251 
	`USB_S‘DevS³ed
 (
USBx
 , 
USB_OTG_SPEED_HIGH_IN_FULL
);

257 
	`USB_S‘DevS³ed
 (
USBx
 , 
USB_OTG_SPEED_FULL
);

261 
	`USB_FlushTxFifo
(
USBx
 , 0x10U);

262 
	`USB_FlushRxFifo
(
USBx
);

265 
USBx_DEVICE
->
DIEPMSK
 = 0U;

266 
USBx_DEVICE
->
DOEPMSK
 = 0U;

267 
USBx_DEVICE
->
DAINT
 = 0xFFFFFFFFU;

268 
USBx_DEVICE
->
DAINTMSK
 = 0U;

270 
i
 = 0U; i < 
cfg
.
dev_’dpošts
; i++)

272 ià((
	`USBx_INEP
(
i
)->
DIEPCTL
 & 
USB_OTG_DIEPCTL_EPENA
) == USB_OTG_DIEPCTL_EPENA)

274 
	`USBx_INEP
(
i
)->
DIEPCTL
 = (
USB_OTG_DIEPCTL_EPDIS
 | 
USB_OTG_DIEPCTL_SNAK
);

278 
	`USBx_INEP
(
i
)->
DIEPCTL
 = 0U;

281 
	`USBx_INEP
(
i
)->
DIEPTSIZ
 = 0U;

282 
	`USBx_INEP
(
i
)->
DIEPINT
 = 0xFFU;

285 
i
 = 0U; i < 
cfg
.
dev_’dpošts
; i++)

287 ià((
	`USBx_OUTEP
(
i
)->
DOEPCTL
 & 
USB_OTG_DOEPCTL_EPENA
) == USB_OTG_DOEPCTL_EPENA)

289 
	`USBx_OUTEP
(
i
)->
DOEPCTL
 = (
USB_OTG_DOEPCTL_EPDIS
 | 
USB_OTG_DOEPCTL_SNAK
);

293 
	`USBx_OUTEP
(
i
)->
DOEPCTL
 = 0U;

296 
	`USBx_OUTEP
(
i
)->
DOEPTSIZ
 = 0U;

297 
	`USBx_OUTEP
(
i
)->
DOEPINT
 = 0xFFU;

300 
USBx_DEVICE
->
DIEPMSK
 &ð~(
USB_OTG_DIEPMSK_TXFURM
);

302 ià(
cfg
.
dma_’abË
 == 1U)

305 
USBx_DEVICE
->
DTHRCTL
 = (
USB_OTG_DTHRCTL_TXTHRLEN_6
 | 
USB_OTG_DTHRCTL_RXTHRLEN_6
);

306 
USBx_DEVICE
->
DTHRCTL
 |ð(
USB_OTG_DTHRCTL_RXTHREN
 | 
USB_OTG_DTHRCTL_ISOTHREN
 | 
USB_OTG_DTHRCTL_NONISOTHREN
);

308 
i
ð
USBx_DEVICE
->
DTHRCTL
;

312 
USBx
->
GINTMSK
 = 0U;

315 
USBx
->
GINTSTS
 = 0xBFFFFFFFU;

318 ià(
cfg
.
dma_’abË
 =ð
DISABLE
)

320 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_RXFLVLM
;

324 
USBx
->
GINTMSK
 |ð(
USB_OTG_GINTMSK_USBSUSPM
 | 
USB_OTG_GINTMSK_USBRST
 |\

325 
USB_OTG_GINTMSK_ENUMDNEM
 | 
USB_OTG_GINTMSK_IEPINT
 |\

326 
USB_OTG_GINTMSK_OEPINT
 | 
USB_OTG_GINTMSK_IISOIXFRM
|\

327 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 | 
USB_OTG_GINTMSK_WUIM
);

329 if(
cfg
.
Sof_’abË
)

331 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_SOFM
;

334 ià(
cfg
.
vbus_£nsšg_’abË
 =ð
ENABLE
)

336 
USBx
->
GINTMSK
 |ð(
USB_OTG_GINTMSK_SRQIM
 | 
USB_OTG_GINTMSK_OTGINT
);

339  
HAL_OK
;

340 
	}
}

351 
HAL_StusTy³Def
 
	$USB_FlushTxFifo
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
num
 )

353 
ušt32_t
 
couÁ
 = 0;

355 
USBx
->
GRSTCTL
 = ( 
USB_OTG_GRSTCTL_TXFFLSH
 |(
ušt32_t
)Ð
num
 << 6));

359 ià(++
couÁ
 > 200000)

361  
HAL_TIMEOUT
;

364 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_TXFFLSH
) == USB_OTG_GRSTCTL_TXFFLSH);

366  
HAL_OK
;

367 
	}
}

375 
HAL_StusTy³Def
 
	$USB_FlushRxFifo
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

377 
ušt32_t
 
couÁ
 = 0;

379 
USBx
->
GRSTCTL
 = 
USB_OTG_GRSTCTL_RXFFLSH
;

383 ià(++
couÁ
 > 200000)

385  
HAL_TIMEOUT
;

388 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_RXFFLSH
) == USB_OTG_GRSTCTL_RXFFLSH);

390  
HAL_OK
;

391 
	}
}

405 
HAL_StusTy³Def
 
	$USB_S‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
¥“d
)

407 
USBx_DEVICE
->
DCFG
 |ð
¥“d
;

408  
HAL_OK
;

409 
	}
}

420 
ušt8_t
 
	$USB_G‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

422 
ušt8_t
 
¥“d
 = 0U;

424 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
)

426 
¥“d
 = 
USB_OTG_SPEED_HIGH
;

428 ià(((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
)||

429 ((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_FS_PHY_48MHZ
))

431 
¥“d
 = 
USB_OTG_SPEED_FULL
;

433 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_LS_PHY_6MHZ
)

435 
¥“d
 = 
USB_OTG_SPEED_LOW
;

438  
¥“d
;

439 
	}
}

447 
HAL_StusTy³Def
 
	$USB_Aùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

449 ià(
•
->
is_š
 == 1U)

451 
USBx_DEVICE
->
DAINTMSK
 |ð
USB_OTG_DAINTMSK_IEPM
 & ((1U << (
•
->
num
)));

453 ià(((
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
è& 
USB_OTG_DIEPCTL_USBAEP
) == 0U)

455 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DIEPCTL_MPSIZ
 ) | (•->
ty³
 << 18U) |\

456 ((
•
->
num
è<< 22Uè| (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
è| (
USB_OTG_DIEPCTL_USBAEP
));

461 
USBx_DEVICE
->
DAINTMSK
 |ð
USB_OTG_DAINTMSK_OEPM
 & ((1U << (
•
->
num
)) << 16U);

463 ià(((
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
è& 
USB_OTG_DOEPCTL_USBAEP
) == 0U)

465 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DOEPCTL_MPSIZ
 ) | (•->
ty³
 << 18U) |\

466 (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
)| (
USB_OTG_DOEPCTL_USBAEP
));

469  
HAL_OK
;

470 
	}
}

477 
HAL_StusTy³Def
 
	$USB_Aùiv©eDediÿ‹dEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

479 
__IO
 
ušt32_t
 
debug
 = 0U;

482 ià(
•
->
is_š
 == 1U)

484 ià(((
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
è& 
USB_OTG_DIEPCTL_USBAEP
) == 0U)

486 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DIEPCTL_MPSIZ
 ) | (•->
ty³
 << 18U) |\

487 ((
•
->
num
è<< 22Uè| (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
è| (
USB_OTG_DIEPCTL_USBAEP
));

491 
debug
 |ð((
•
->
max·ck‘
 & 
USB_OTG_DIEPCTL_MPSIZ
 ) | (•->
ty³
 << 18U) |\

492 ((
•
->
num
è<< 22Uè| (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
è| (
USB_OTG_DIEPCTL_USBAEP
));

494 
USBx_DEVICE
->
DEACHMSK
 |ð
USB_OTG_DAINTMSK_IEPM
 & ((1U << (
•
->
num
)));

498 ià(((
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
è& 
USB_OTG_DOEPCTL_USBAEP
) == 0U)

500 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DOEPCTL_MPSIZ
 ) | (•->
ty³
 << 18U) |\

501 ((
•
->
num
è<< 22Uè| (
USB_OTG_DOEPCTL_USBAEP
));

503 
debug
 = (
ušt32_t
)(((ušt32_ˆ)
USBx
è+ 
USB_OTG_OUT_ENDPOINT_BASE
 + (0U)*
USB_OTG_EP_REG_SIZE
);

504 
debug
 = (
ušt32_t
 )&
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
;

505 
debug
 |ð((
•
->
max·ck‘
 & 
USB_OTG_DOEPCTL_MPSIZ
 ) | (•->
ty³
 << 18U) |\

506 ((
•
->
num
è<< 22Uè| (
USB_OTG_DOEPCTL_USBAEP
));

509 
USBx_DEVICE
->
DEACHMSK
 |ð
USB_OTG_DAINTMSK_OEPM
 & ((1U << (
•
->
num
)) << 16U);

512  
HAL_OK
;

513 
	}
}

520 
HAL_StusTy³Def
 
	$USB_D—ùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

522 
ušt32_t
 
couÁ
 = 0U;

525 ià(
•
->
is_š
 == 1U)

527 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~
USB_OTG_DIEPCTL_USBAEP
;

530 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 = 
USB_OTG_DIEPCTL_SNAK
;

533 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 = 
USB_OTG_DIEPCTL_EPDIS
;

537 ià(++
couÁ
 > 200000U)

539  
HAL_TIMEOUT
;

544 (
	`USBx_INEP
(
•
->
num
)->
DIEPINT
 & 
USB_OTG_DIEPCTL_EPDIS
) == USB_OTG_DIEPCTL_EPDIS);

548 
	`USB_FlushTxFifo
(
USBx
 , 0x10U);

551 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_IEPM
 & ((1U << (
•
->
num
))));

557 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~
USB_OTG_DOEPCTL_USBAEP
;

560 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 = 
USB_OTG_DOEPCTL_SNAK
;

563 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 = 
USB_OTG_DOEPCTL_EPDIS
;

567 ià(++
couÁ
 > 200000U)

569  
HAL_TIMEOUT
;

574 (
	`USBx_OUTEP
(
•
->
num
)->
DOEPINT
 & 
USB_OTG_DOEPINT_OTEPDIS
) == USB_OTG_DOEPINT_OTEPDIS);

577 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_CGONAK
;

580 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_OEPM
 & ((1U << (
•
->
num
)) << 16U));

582  
HAL_OK
;

583 
	}
}

591 
HAL_StusTy³Def
 
	$USB_D—ùiv©eDediÿ‹dEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

593 
ušt32_t
 
couÁ
 = 0U;

596 ià(
•
->
is_š
 == 1U)

598 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~
USB_OTG_DIEPCTL_USBAEP
;

601 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 = 
USB_OTG_DIEPCTL_SNAK
;

604 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 = 
USB_OTG_DIEPCTL_EPDIS
;

608 ià(++
couÁ
 > 200000U)

610  
HAL_TIMEOUT
;

615 (
	`USBx_INEP
(
•
->
num
)->
DIEPINT
 & 
USB_OTG_DIEPCTL_EPDIS
) == USB_OTG_DIEPCTL_EPDIS);

619 
	`USB_FlushTxFifo
(
USBx
 , 0x10U);

622 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_IEPM
 & ((1U << (
•
->
num
))));

628 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~
USB_OTG_DOEPCTL_USBAEP
;

631 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 = 
USB_OTG_DOEPCTL_SNAK
;

634 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 = 
USB_OTG_DOEPCTL_EPDIS
;

638 ià(++
couÁ
 > 200000U)

640  
HAL_TIMEOUT
;

645 (
	`USBx_OUTEP
(
•
->
num
)->
DOEPINT
 & 
USB_OTG_DOEPINT_OTEPDIS
) == USB_OTG_DOEPINT_OTEPDIS);

648 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_CGONAK
;

651 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_OEPM
 & ((1U << (
•
->
num
)) << 16U));

653  
HAL_OK
;

655 
	}
}

667 
HAL_StusTy³Def
 
	$USB_EPS¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
, 
ušt8_t
 
dma
)

669 
ušt16_t
 
pktút
 = 0U;

672 ià(
•
->
is_š
 == 1U)

675 ià(
•
->
xãr_Ën
 == 0U)

677 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

678 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & (1U << 19U)) ;

679 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

688 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

689 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

690 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & ((Óp->
xãr_Ën
 +ƒp->
max·ck‘
 -1U)/ƒp->maxpacket) << 19U)) ;

691 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_XFRSIZ
 &ƒp->
xãr_Ën
);

693 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

695 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_MULCNT
);

696 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_MULCNT
 & (1U << 29U));

700 ià(
dma
 == 1U)

702 
	`USBx_INEP
(
•
->
num
)->
DIEPDMA
 = (
ušt32_t
)Óp->
dma_addr
);

706 ià(
•
->
ty³
 !ð
EP_TYPE_ISOC
)

709 ià(
•
->
xãr_Ën
 > 0U)

711 
USBx_DEVICE
->
DIEPEMPMSK
 |ð1U << 
•
->
num
;

716 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

718 ià((
USBx_DEVICE
->
DSTS
 & ( 1U << 8U )) == 0U)

720 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_SODDFRM
;

724 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
;

729 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(
USB_OTG_DIEPCTL_CNAK
 | 
USB_OTG_DIEPCTL_EPENA
);

731 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

733 
	`USB_Wr™ePack‘
(
USBx
, 
•
->
xãr_buff
,ƒp->
num
,ƒp->
xãr_Ën
, 
dma
);

742 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_XFRSIZ
);

743 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_PKTCNT
);

745 ià(
•
->
xãr_Ën
 == 0U)

747 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_XFRSIZ
 &ƒp->
max·ck‘
);

748 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (1U << 19U));

752 
pktút
 = (
•
->
xãr_Ën
 +ƒp->
max·ck‘
 -1U)/ƒp->maxpacket;

753 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (
pktút
 << 19U));

754 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_XFRSIZ
 & (•->
max·ck‘
 * 
pktút
));

757 ià(
dma
 == 1U)

759 
	`USBx_OUTEP
(
•
->
num
)->
DOEPDMA
 = (
ušt32_t
ëp->
xãr_buff
;

762 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

764 ià((
USBx_DEVICE
->
DSTS
 & ( 1U << 8U )) == 0U)

766 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_SODDFRM
;

770 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_SD0PID_SEVNFRM
;

774 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(
USB_OTG_DOEPCTL_CNAK
 | 
USB_OTG_DOEPCTL_EPENA
);

776  
HAL_OK
;

777 
	}
}

789 
HAL_StusTy³Def
 
	$USB_EP0S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
, 
ušt8_t
 
dma
)

792 ià(
•
->
is_š
 == 1U)

795 ià(
•
->
xãr_Ën
 == 0U)

797 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

798 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & (1U << 19U)) ;

799 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

808 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

809 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

811 if(
•
->
xãr_Ën
 >ƒp->
max·ck‘
)

813 
•
->
xãr_Ën
 =ƒp->
max·ck‘
;

815 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & (1U << 19U)) ;

816 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_XFRSIZ
 &ƒp->
xãr_Ën
);

821 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(
USB_OTG_DIEPCTL_CNAK
 | 
USB_OTG_DIEPCTL_EPENA
);

823 ià(
dma
 == 1)

825 
	`USBx_INEP
(
•
->
num
)->
DIEPDMA
 = (
ušt32_t
)Óp->
dma_addr
);

830 ià(
•
->
xãr_Ën
 > 0U)

832 
USBx_DEVICE
->
DIEPEMPMSK
 |ð1U << (
•
->
num
);

843 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_XFRSIZ
);

844 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_PKTCNT
);

846 ià(
•
->
xãr_Ën
 > 0U)

848 
•
->
xãr_Ën
 =ƒp->
max·ck‘
;

851 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (1U << 19U));

852 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_XFRSIZ
 & (•->
max·ck‘
));

855 ià(
dma
 == 1U)

857 
	`USBx_OUTEP
(
•
->
num
)->
DOEPDMA
 = (
ušt32_t
)Óp->
xãr_buff
);

861 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(
USB_OTG_DOEPCTL_CNAK
 | 
USB_OTG_DOEPCTL_EPENA
);

863  
HAL_OK
;

864 
	}
}

879 
HAL_StusTy³Def
 
	$USB_Wr™ePack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
, ušt8_ˆ
dma
)

881 
ušt32_t
 
couÁ32b
 = 0U , 
i
 = 0U;

883 ià(
dma
 == 0U)

885 
couÁ32b
 = (
Ën
 + 3U) / 4U;

886 
i
 = 0U; i < 
couÁ32b
; i++, 
¤c
 += 4U)

888 
	`USBx_DFIFO
(
ch_•_num
èð*((
__·cked
 
ušt32_t
 *)
¤c
);

891  
HAL_OK
;

892 
	}
}

907 *
	$USB_R—dPack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
)

909 
ušt32_t
 
i
=0U;

910 
ušt32_t
 
couÁ32b
 = (
Ën
 + 3U) / 4U;

912  
i
 = 0U; i < 
couÁ32b
; i++, 
de¡
 += 4U )

914 *(
__·cked
 
ušt32_t
 *)
de¡
 = 
	`USBx_DFIFO
(0U);

917  ((*)
de¡
);

918 
	}
}

926 
HAL_StusTy³Def
 
	$USB_EPS‘SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
)

928 ià(
•
->
is_š
 == 1U)

930 ià(((
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
è& 
USB_OTG_DIEPCTL_EPENA
) == 0U)

932 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~(
USB_OTG_DIEPCTL_EPDIS
);

934 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_STALL
;

938 ià(((
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
è& 
USB_OTG_DOEPCTL_EPENA
) == 0U)

940 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~(
USB_OTG_DOEPCTL_EPDIS
);

942 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_STALL
;

944  
HAL_OK
;

945 
	}
}

954 
HAL_StusTy³Def
 
	$USB_EPCË¬SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

956 ià(
•
->
is_š
 == 1U)

958 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~
USB_OTG_DIEPCTL_STALL
;

959 ià(
•
->
ty³
 =ð
EP_TYPE_INTR
 ||ƒp->ty³ =ð
EP_TYPE_BULK
)

961 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
;

966 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~
USB_OTG_DOEPCTL_STALL
;

967 ià(
•
->
ty³
 =ð
EP_TYPE_INTR
 ||ƒp->ty³ =ð
EP_TYPE_BULK
)

969 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_SD0PID_SEVNFRM
;

972  
HAL_OK
;

973 
	}
}

980 
HAL_StusTy³Def
 
	$USB_StÝDeviû
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

982 
ušt32_t
 
i
;

985 
i
 = 0U; i < 15U ; i++)

987 
	`USBx_INEP
(
i
)->
DIEPINT
 = 0xFFU;

988 
	`USBx_OUTEP
(
i
)->
DOEPINT
 = 0xFFU;

990 
USBx_DEVICE
->
DAINT
 = 0xFFFFFFFFU;

993 
USBx_DEVICE
->
DIEPMSK
 = 0U;

994 
USBx_DEVICE
->
DOEPMSK
 = 0U;

995 
USBx_DEVICE
->
DAINTMSK
 = 0U;

998 
	`USB_FlushRxFifo
(
USBx
);

999 
	`USB_FlushTxFifo
(
USBx
 , 0x10U);

1001  
HAL_OK
;

1002 
	}
}

1011 
HAL_StusTy³Def
 
	$USB_S‘DevAdd»ss
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
)

1013 
USBx_DEVICE
->
DCFG
 &ð~ (
USB_OTG_DCFG_DAD
);

1014 
USBx_DEVICE
->
DCFG
 |ð(
add»ss
 << 4Uè& 
USB_OTG_DCFG_DAD
 ;

1016  
HAL_OK
;

1017 
	}
}

1024 
HAL_StusTy³Def
 
	$USB_DevCÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1026 
USBx_DEVICE
->
DCTL
 &ð~
USB_OTG_DCTL_SDIS
 ;

1027 
	`HAL_D–ay
(3U);

1029  
HAL_OK
;

1030 
	}
}

1037 
HAL_StusTy³Def
 
	$USB_DevDiscÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1039 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_SDIS
 ;

1040 
	`HAL_D–ay
(3U);

1042  
HAL_OK
;

1043 
	}
}

1050 
ušt32_t
 
	$USB_R—dIÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1052 
ušt32_t
 
v
 = 0U;

1054 
v
 = 
USBx
->
GINTSTS
;

1055 
v
 &ð
USBx
->
GINTMSK
;

1056  
v
;

1057 
	}
}

1064 
ušt32_t
 
	$USB_R—dDevAÎOutEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1066 
ušt32_t
 
v
;

1067 
v
 = 
USBx_DEVICE
->
DAINT
;

1068 
v
 &ð
USBx_DEVICE
->
DAINTMSK
;

1069  ((
v
 & 0xffff0000U) >> 16U);

1070 
	}
}

1077 
ušt32_t
 
	$USB_R—dDevAÎInEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1079 
ušt32_t
 
v
;

1080 
v
 = 
USBx_DEVICE
->
DAINT
;

1081 
v
 &ð
USBx_DEVICE
->
DAINTMSK
;

1082  ((
v
 & 0xFFFFU));

1083 
	}
}

1092 
ušt32_t
 
	$USB_R—dDevOutEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
)

1094 
ušt32_t
 
v
;

1095 
v
 = 
	`USBx_OUTEP
(
•num
)->
DOEPINT
;

1096 
v
 &ð
USBx_DEVICE
->
DOEPMSK
;

1097  
v
;

1098 
	}
}

1107 
ušt32_t
 
	$USB_R—dDevInEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
)

1109 
ušt32_t
 
v
, 
msk
, 
emp
;

1111 
msk
 = 
USBx_DEVICE
->
DIEPMSK
;

1112 
emp
 = 
USBx_DEVICE
->
DIEPEMPMSK
;

1113 
msk
 |ð((
emp
 >> 
•num
) & 0x1U) << 7U;

1114 
v
 = 
	`USBx_INEP
(
•num
)->
DIEPINT
 & 
msk
;

1115  
v
;

1116 
	}
}

1124 
	$USB_CË¬IÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
)

1126 
USBx
->
GINTSTS
 |ð
š‹¼u±
;

1127 
	}
}

1137 
ušt32_t
 
	$USB_G‘Mode
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1139  ((
USBx
->
GINTSTS
 ) & 0x1U);

1140 
	}
}

1148 
HAL_StusTy³Def
 
	$USB_Aùiv©eS‘up
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1151 
	`USBx_INEP
(0U)->
DIEPCTL
 &ð~
USB_OTG_DIEPCTL_MPSIZ
;

1153 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_LS_PHY_6MHZ
)

1155 
	`USBx_INEP
(0U)->
DIEPCTL
 |= 3U;

1157 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_CGINAK
;

1159  
HAL_OK
;

1160 
	}
}

1173 
HAL_StusTy³Def
 
	$USB_EP0_OutS¹
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
dma
, ušt8_ˆ*
p£tup
)

1175 
	`USBx_OUTEP
(0U)->
DOEPTSIZ
 = 0U;

1176 
	`USBx_OUTEP
(0U)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (1U << 19U)) ;

1177 
	`USBx_OUTEP
(0U)->
DOEPTSIZ
 |= (3U * 8U);

1178 
	`USBx_OUTEP
(0U)->
DOEPTSIZ
 |ð
USB_OTG_DOEPTSIZ_STUPCNT
;

1180 ià(
dma
 == 1U)

1182 
	`USBx_OUTEP
(0U)->
DOEPDMA
 = (
ušt32_t
)
p£tup
;

1184 
	`USBx_OUTEP
(0U)->
DOEPCTL
 = 0x80008000U;

1187  
HAL_OK
;

1188 
	}
}

1196 
HAL_StusTy³Def
 
	$USB_CÜeRe£t
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1198 
ušt32_t
 
couÁ
 = 0U;

1203 ià(++
couÁ
 > 200000U)

1205  
HAL_TIMEOUT
;

1208 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_AHBIDL
) == 0U);

1211 
couÁ
 = 0U;

1212 
USBx
->
GRSTCTL
 |ð
USB_OTG_GRSTCTL_CSRST
;

1216 ià(++
couÁ
 > 200000U)

1218  
HAL_TIMEOUT
;

1221 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_CSRST
) == USB_OTG_GRSTCTL_CSRST);

1223  
HAL_OK
;

1224 
	}
}

1235 
HAL_StusTy³Def
 
	$USB_Ho¡In™
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
)

1237 
ušt32_t
 
i
;

1240 
USBx_PCGCCTL
 = 0U;

1243 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

1244 
	`defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1245 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_VBDEN
;

1247 
USBx
->
GCCFG
 &=~ (
USB_OTG_GCCFG_VBUSASEN
);

1248 
USBx
->
GCCFG
 &=~ (
USB_OTG_GCCFG_VBUSBSEN
);

1249 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_NOVBUSSENS
;

1253 if((
cfg
.
¥“d
 =ð
USB_OTG_SPEED_FULL
)&&

1254 (
USBx
 !ð
USB_OTG_FS
))

1256 
USBx_HOST
->
HCFG
 |ð
USB_OTG_HCFG_FSLSS
;

1260 
USBx_HOST
->
HCFG
 &ð~(
USB_OTG_HCFG_FSLSS
);

1264 
	`USB_FlushTxFifo
(
USBx
, 0x10U);

1265 
	`USB_FlushRxFifo
(
USBx
);

1268 
i
 = 0U; i < 
cfg
.
Ho¡_chªÃls
; i++)

1270 
	`USBx_HC
(
i
)->
HCINT
 = 0xFFFFFFFFU;

1271 
	`USBx_HC
(
i
)->
HCINTMSK
 = 0U;

1275 
	`USB_DriveVbus
(
USBx
, 1U);

1277 
	`HAL_D–ay
(200U);

1280 
USBx
->
GINTMSK
 = 0U;

1283 
USBx
->
GINTSTS
 = 0xFFFFFFFFU;

1285 if(
USBx
 =ð
USB_OTG_FS
)

1288 
USBx
->
GRXFSIZ
 = 0x80U;

1289 
USBx
->
DIEPTXF0_HNPTXFSIZ
 = (
ušt32_t
 )(((0x60U << 16U)& 
USB_OTG_NPTXFD
) | 0x80U);

1290 
USBx
->
HPTXFSIZ
 = (
ušt32_t
 )(((0x40U << 16U)& 
USB_OTG_HPTXFSIZ_PTXFD
) | 0xE0U);

1295 
USBx
->
GRXFSIZ
 = 0x200U;

1296 
USBx
->
DIEPTXF0_HNPTXFSIZ
 = (
ušt32_t
 )(((0x100U << 16U)& 
USB_OTG_NPTXFD
) | 0x200U);

1297 
USBx
->
HPTXFSIZ
 = (
ušt32_t
 )(((0xE0U << 16U)& 
USB_OTG_HPTXFSIZ_PTXFD
) | 0x300U);

1301 ià(
cfg
.
dma_’abË
 =ð
DISABLE
)

1303 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_RXFLVLM
;

1307 
USBx
->
GINTMSK
 |ð(
USB_OTG_GINTMSK_PRTIM
 | 
USB_OTG_GINTMSK_HCIM
 |\

1308 
USB_OTG_GINTMSK_SOFM
 |
USB_OTG_GINTSTS_DISCINT
|\

1309 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 | 
USB_OTG_GINTMSK_WUIM
);

1311  
HAL_OK
;

1312 
	}
}

1324 
HAL_StusTy³Def
 
	$USB_In™FSLSPClkS–
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
äeq
)

1326 
USBx_HOST
->
HCFG
 &ð~(
USB_OTG_HCFG_FSLSPCS
);

1327 
USBx_HOST
->
HCFG
 |ð(
äeq
 & 
USB_OTG_HCFG_FSLSPCS
);

1329 ià(
äeq
 =ð
HCFG_48_MHZ
)

1331 
USBx_HOST
->
HFIR
 = 48000U;

1333 ià(
äeq
 =ð
HCFG_6_MHZ
)

1335 
USBx_HOST
->
HFIR
 = 6000U;

1337  
HAL_OK
;

1338 
	}
}

1347 
HAL_StusTy³Def
 
	$USB_Re£tPÜt
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1349 
__IO
 
ušt32_t
 
h´t0
;

1351 
h´t0
 = 
USBx_HPRT0
;

1353 
h´t0
 &ð~(
USB_OTG_HPRT_PENA
 | 
USB_OTG_HPRT_PCDET
 |\

1354 
USB_OTG_HPRT_PENCHNG
 | 
USB_OTG_HPRT_POCCHNG
 );

1356 
USBx_HPRT0
 = (
USB_OTG_HPRT_PRST
 | 
h´t0
);

1357 
	`HAL_D–ay
 (10U);

1358 
USBx_HPRT0
 = ((~
USB_OTG_HPRT_PRST
è& 
h´t0
);

1359  
HAL_OK
;

1360 
	}
}

1370 
HAL_StusTy³Def
 
	$USB_DriveVbus
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
¡©e
)

1372 
__IO
 
ušt32_t
 
h´t0
;

1374 
h´t0
 = 
USBx_HPRT0
;

1375 
h´t0
 &ð~(
USB_OTG_HPRT_PENA
 | 
USB_OTG_HPRT_PCDET
 |\

1376 
USB_OTG_HPRT_PENCHNG
 | 
USB_OTG_HPRT_POCCHNG
 );

1378 ià(((
h´t0
 & 
USB_OTG_HPRT_PPWR
è=ð0Uè&& (
¡©e
 == 1U))

1380 
USBx_HPRT0
 = (
USB_OTG_HPRT_PPWR
 | 
h´t0
);

1382 ià(((
h´t0
 & 
USB_OTG_HPRT_PPWR
è=ðUSB_OTG_HPRT_PPWRè&& (
¡©e
 == 0U))

1384 
USBx_HPRT0
 = ((~
USB_OTG_HPRT_PPWR
è& 
h´t0
);

1386  
HAL_OK
;

1387 
	}
}

1398 
ušt32_t
 
	$USB_G‘Ho¡S³ed
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1400 
__IO
 
ušt32_t
 
h´t0
;

1402 
h´t0
 = 
USBx_HPRT0
;

1403  ((
h´t0
 & 
USB_OTG_HPRT_PSPD
) >> 17U);

1404 
	}
}

1411 
ušt32_t
 
	$USB_G‘Cu¼’tF¿me
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1413  (
USBx_HOST
->
HFNUM
 & 
USB_OTG_HFNUM_FRNUM
);

1414 
	}
}

1440 
HAL_StusTy³Def
 
	$USB_HC_In™
(
USB_OTG_Glob®Ty³Def
 *
USBx
,

1441 
ušt8_t
 
ch_num
,

1442 
ušt8_t
 
•num
,

1443 
ušt8_t
 
dev_add»ss
,

1444 
ušt8_t
 
¥“d
,

1445 
ušt8_t
 
•_ty³
,

1446 
ušt16_t
 
mps
)

1450 
	`USBx_HC
(
ch_num
)->
HCINT
 = 0xFFFFFFFFU;

1453 
•_ty³
)

1455 
EP_TYPE_CTRL
:

1456 
EP_TYPE_BULK
:

1458 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 = 
USB_OTG_HCINTMSK_XFRCM
 |\

1459 
USB_OTG_HCINTMSK_STALLM
 |\

1460 
USB_OTG_HCINTMSK_TXERRM
 |\

1461 
USB_OTG_HCINTMSK_DTERRM
 |\

1462 
USB_OTG_HCINTMSK_AHBERR
 |\

1463 
USB_OTG_HCINTMSK_NAKM
 ;

1465 ià(
•num
 & 0x80U)

1467 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_BBERRM
;

1471 if(
USBx
 !ð
USB_OTG_FS
)

1473 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð(
USB_OTG_HCINTMSK_NYET
 | 
USB_OTG_HCINTMSK_ACKM
);

1478 
EP_TYPE_INTR
:

1480 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 = 
USB_OTG_HCINTMSK_XFRCM
 |\

1481 
USB_OTG_HCINTMSK_STALLM
 |\

1482 
USB_OTG_HCINTMSK_TXERRM
 |\

1483 
USB_OTG_HCINTMSK_DTERRM
 |\

1484 
USB_OTG_HCINTMSK_NAKM
 |\

1485 
USB_OTG_HCINTMSK_AHBERR
 |\

1486 
USB_OTG_HCINTMSK_FRMORM
 ;

1488 ià(
•num
 & 0x80U)

1490 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_BBERRM
;

1494 
EP_TYPE_ISOC
:

1496 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 = 
USB_OTG_HCINTMSK_XFRCM
 |\

1497 
USB_OTG_HCINTMSK_ACKM
 |\

1498 
USB_OTG_HCINTMSK_AHBERR
 |\

1499 
USB_OTG_HCINTMSK_FRMORM
 ;

1501 ià(
•num
 & 0x80U)

1503 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð(
USB_OTG_HCINTMSK_TXERRM
 | 
USB_OTG_HCINTMSK_BBERRM
);

1509 
USBx_HOST
->
HAINTMSK
 |ð(1 << 
ch_num
);

1512 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_HCIM
;

1515 
	`USBx_HC
(
ch_num
)->
HCCHAR
 = (((
dev_add»ss
 << 22Uè& 
USB_OTG_HCCHAR_DAD
) |\

1516 (((
•num
 & 0x7FU)<< 11Uè& 
USB_OTG_HCCHAR_EPNUM
)|\

1517 ((((
•num
 & 0x80Uè=ð0x80U)<< 15Uè& 
USB_OTG_HCCHAR_EPDIR
)|\

1518 (((
¥“d
 =ð
USB_OTG_SPEED_LOW
)<< 17Uè& 
USB_OTG_HCCHAR_LSDEV
)|\

1519 ((
•_ty³
 << 18Uè& 
USB_OTG_HCCHAR_EPTYP
)|\

1520 (
mps
 & 
USB_OTG_HCCHAR_MPSIZ
));

1522 ià(
•_ty³
 =ð
EP_TYPE_INTR
)

1524 
	`USBx_HC
(
ch_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_ODDFRM
 ;

1527  
HAL_OK
;

1528 
	}
}

1540 #ià
defšed
 (
__CC_ARM
)

1541 #´agm¨
O0


1542 #–ià
defšed
 (
__GNUC__
)

1543 #´agm¨
GCC
 
Ýtimize
 ("O0")

1545 
HAL_StusTy³Def
 
	$USB_HC_S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_HCTy³Def
 *
hc
, 
ušt8_t
 
dma
)

1547 
ušt8_t
 
is_oddäame
 = 0;

1548 
ušt16_t
 
Ën_wÜds
 = 0;

1549 
ušt16_t
 
num_·ck‘s
 = 0;

1550 
ušt16_t
 
max_hc_pkt_couÁ
 = 256;

1551 
ušt32_t
 
tm´eg
 = 0U;

1553 if((
USBx
 !ð
USB_OTG_FS
è&& (
hc
->
¥“d
 =ð
USB_OTG_SPEED_HIGH
))

1555 if((
dma
 =ð0è&& (
hc
->
do_pšg
 == 1U))

1557 
	`USB_DoPšg
(
USBx
, 
hc
->
ch_num
);

1558  
HAL_OK
;

1560 if(
dma
 == 1)

1562 
	`USBx_HC
(
hc
->
ch_num
)->
HCINTMSK
 &ð~(
USB_OTG_HCINTMSK_NYET
 | 
USB_OTG_HCINTMSK_ACKM
);

1563 
hc
->
do_pšg
 = 0U;

1568 ià(
hc
->
xãr_Ën
 > 0U)

1570 
num_·ck‘s
 = (
hc
->
xãr_Ën
 + hc->
max_·ck‘
 - 1U) / hc->max_packet;

1572 ià(
num_·ck‘s
 > 
max_hc_pkt_couÁ
)

1574 
num_·ck‘s
 = 
max_hc_pkt_couÁ
;

1575 
hc
->
xãr_Ën
 = 
num_·ck‘s
 * hc->
max_·ck‘
;

1580 
num_·ck‘s
 = 1;

1582 ià(
hc
->
•_is_š
)

1584 
hc
->
xãr_Ën
 = 
num_·ck‘s
 * hc->
max_·ck‘
;

1588 
	`USBx_HC
(
hc
->
ch_num
)->
HCTSIZ
 = (((hc->
xãr_Ën
è& 
USB_OTG_HCTSIZ_XFRSIZ
)) |\

1589 ((
num_·ck‘s
 << 19Uè& 
USB_OTG_HCTSIZ_PKTCNT
) |\

1590 (((
hc
->
d©a_pid
è<< 29Uè& 
USB_OTG_HCTSIZ_DPID
);

1592 ià(
dma
)

1595 
	`USBx_HC
(
hc
->
ch_num
)->
HCDMA
 = (
ušt32_t
)hc->
xãr_buff
;

1598 
is_oddäame
 = (
USBx_HOST
->
HFNUM
 & 0x01) ? 0 : 1;

1599 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_ODDFRM
;

1600 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
 |ð(
is_oddäame
 << 29);

1603 
tm´eg
 = 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
;

1604 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

1605 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

1606 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
 = 
tm´eg
;

1608 ià(
dma
 == 0)

1610 if((
hc
->
•_is_š
 =ð0Uè&& (hc->
xãr_Ën
 > 0U))

1612 
hc
->
•_ty³
)

1615 
EP_TYPE_CTRL
:

1616 
EP_TYPE_BULK
:

1618 
Ën_wÜds
 = (
hc
->
xãr_Ën
 + 3) / 4;

1621 if(
Ën_wÜds
 > (
USBx
->
HNPTXSTS
 & 0xFFFF))

1624 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_NPTXFEM
;

1628 
EP_TYPE_INTR
:

1629 
EP_TYPE_ISOC
:

1630 
Ën_wÜds
 = (
hc
->
xãr_Ën
 + 3) / 4;

1632 if(
Ën_wÜds
 > (
USBx_HOST
->
HPTXSTS
 & 0xFFFF))

1635 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_PTXFEM
;

1644 
	`USB_Wr™ePack‘
(
USBx
, 
hc
->
xãr_buff
, hc->
ch_num
, hc->
xãr_Ën
, 0);

1648  
HAL_OK
;

1649 
	}
}

1656 
ušt32_t
 
	$USB_HC_R—dIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1658  ((
USBx_HOST
->
HAINT
) & 0xFFFFU);

1659 
	}
}

1668 
HAL_StusTy³Def
 
	$USB_HC_H®t
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
hc_num
)

1670 
ušt32_t
 
couÁ
 = 0U;

1673 ià(((((
	`USBx_HC
(
hc_num
)->
HCCHAR
è& 
USB_OTG_HCCHAR_EPTYP
è>> 18è=ð
HCCHAR_CTRL
) || (((((USBx_HC(hc_num)->HCCHAR) &

1674 
USB_OTG_HCCHAR_EPTYP
è>> 18è=ð
HCCHAR_BULK
)))

1676 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHDIS
;

1678 ià((
USBx
->
HNPTXSTS
 & 0xFF0000U) == 0U)

1680 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_CHENA
;

1681 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1684 ià(++
couÁ
 > 1000U)

1689 (
	`USBx_HC
(
hc_num
)->
HCCHAR
 & 
USB_OTG_HCCHAR_CHENA
) == USB_OTG_HCCHAR_CHENA);

1693 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1698 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHDIS
;

1700 ià((
USBx_HOST
->
HPTXSTS
 & 0xFFFFU) == 0U)

1702 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_CHENA
;

1703 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1706 ià(++
couÁ
 > 1000U)

1711 (
	`USBx_HC
(
hc_num
)->
HCCHAR
 & 
USB_OTG_HCCHAR_CHENA
) == USB_OTG_HCCHAR_CHENA);

1715 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1719  
HAL_OK
;

1720 
	}
}

1729 
HAL_StusTy³Def
 
	$USB_DoPšg
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
ch_num
)

1731 
ušt8_t
 
num_·ck‘s
 = 1U;

1732 
ušt32_t
 
tm´eg
 = 0U;

1734 
	`USBx_HC
(
ch_num
)->
HCTSIZ
 = ((
num_·ck‘s
 << 19Uè& 
USB_OTG_HCTSIZ_PKTCNT
) |\

1735 
USB_OTG_HCTSIZ_DOPING
;

1738 
tm´eg
 = 
	`USBx_HC
(
ch_num
)->
HCCHAR
;

1739 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

1740 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

1741 
	`USBx_HC
(
ch_num
)->
HCCHAR
 = 
tm´eg
;

1743  
HAL_OK
;

1744 
	}
}

1751 
HAL_StusTy³Def
 
	$USB_StÝHo¡
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1753 
ušt8_t
 
i
;

1754 
ušt32_t
 
couÁ
 = 0U;

1755 
ušt32_t
 
v®ue
;

1757 
	`USB_Di§bËGlob®IÁ
(
USBx
);

1760 
	`USB_FlushTxFifo
(
USBx
, 0x10U);

1761 
	`USB_FlushRxFifo
(
USBx
);

1764 
i
 = 0; i <= 15; i++)

1767 
v®ue
 = 
	`USBx_HC
(
i
)->
HCCHAR
 ;

1768 
v®ue
 |ð
USB_OTG_HCCHAR_CHDIS
;

1769 
v®ue
 &ð~
USB_OTG_HCCHAR_CHENA
;

1770 
v®ue
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1771 
	`USBx_HC
(
i
)->
HCCHAR
 = 
v®ue
;

1775 
i
 = 0; i <= 15; i++)

1777 
v®ue
 = 
	`USBx_HC
(
i
)->
HCCHAR
 ;

1779 
v®ue
 |ð
USB_OTG_HCCHAR_CHDIS
;

1780 
v®ue
 |ð
USB_OTG_HCCHAR_CHENA
;

1781 
v®ue
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1783 
	`USBx_HC
(
i
)->
HCCHAR
 = 
v®ue
;

1786 ià(++
couÁ
 > 1000U)

1791 (
	`USBx_HC
(
i
)->
HCCHAR
 & 
USB_OTG_HCCHAR_CHENA
) == USB_OTG_HCCHAR_CHENA);

1795 
USBx_HOST
->
HAINT
 = 0xFFFFFFFFU;

1796 
USBx
->
GINTSTS
 = 0xFFFFFFFFU;

1797 
	`USB_EÇbËGlob®IÁ
(
USBx
);

1798  
HAL_OK
;

1799 
	}
}

1804 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F412Zx
 || 
	gSTM32F412Rx
 ||

1805 
	gSTM32F412Vx
 || 
	gSTM32F412Cx
 || 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Class\CDC\Inc\usbd_cdc.h

29 #iâdeà
__USB_CDC_H


30 
	#__USB_CDC_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_iÜeq.h
"

52 
	#CDC_IN_EP
 0x81

	)

53 
	#CDC_OUT_EP
 0x01

	)

54 
	#CDC_CMD_EP
 0x82

	)

57 
	#CDC_DATA_HS_MAX_PACKET_SIZE
 512

	)

58 
	#CDC_DATA_FS_MAX_PACKET_SIZE
 64

	)

59 
	#CDC_CMD_PACKET_SIZE
 8

	)

61 
	#USB_CDC_CONFIG_DESC_SIZ
 67

	)

62 
	#CDC_DATA_HS_IN_PACKET_SIZE
 
CDC_DATA_HS_MAX_PACKET_SIZE


	)

63 
	#CDC_DATA_HS_OUT_PACKET_SIZE
 
CDC_DATA_HS_MAX_PACKET_SIZE


	)

65 
	#CDC_DATA_FS_IN_PACKET_SIZE
 
CDC_DATA_FS_MAX_PACKET_SIZE


	)

66 
	#CDC_DATA_FS_OUT_PACKET_SIZE
 
CDC_DATA_FS_MAX_PACKET_SIZE


	)

71 
	#CDC_SEND_ENCAPSULATED_COMMAND
 0x00

	)

72 
	#CDC_GET_ENCAPSULATED_RESPONSE
 0x01

	)

73 
	#CDC_SET_COMM_FEATURE
 0x02

	)

74 
	#CDC_GET_COMM_FEATURE
 0x03

	)

75 
	#CDC_CLEAR_COMM_FEATURE
 0x04

	)

76 
	#CDC_SET_LINE_CODING
 0x20

	)

77 
	#CDC_GET_LINE_CODING
 0x21

	)

78 
	#CDC_SET_CONTROL_LINE_STATE
 0x22

	)

79 
	#CDC_SEND_BREAK
 0x23

	)

95 
ušt32_t
 
b™¿‹
;

96 
ušt8_t
 
fÜm©
;

97 
ušt8_t
 
·r™yty³
;

98 
ušt8_t
 
d©©y³
;

99 }
	tUSBD_CDC_LšeCodšgTy³Def
;

101 
	s_USBD_CDC_Itf


103 
št8_t
 (* 
In™
) ();

104 
št8_t
 (* 
DeIn™
) ();

105 
št8_t
 (* 
CÚŒÞ
è(
ušt8_t
, ušt8_ˆ* , 
ušt16_t
);

106 
št8_t
 (* 
Reûive
è(
ušt8_t
 *, 
ušt32_t
 *);

108 }
	tUSBD_CDC_ItfTy³Def
;

113 
ušt32_t
 
d©a
[
CDC_DATA_HS_MAX_PACKET_SIZE
/4];

114 
ušt8_t
 
CmdOpCode
;

115 
ušt8_t
 
CmdL’gth
;

116 
ušt8_t
 *
RxBufãr
;

117 
ušt8_t
 *
TxBufãr
;

118 
ušt32_t
 
RxL’gth
;

119 
ušt32_t
 
TxL’gth
;

121 
__IO
 
ušt32_t
 
TxS‹
;

122 
__IO
 
ušt32_t
 
RxS‹
;

124 
	tUSBD_CDC_HªdËTy³Def
;

140 
USBD_CÏssTy³Def
 
USBD_CDC
;

141 
	#USBD_CDC_CLASS
 &
USBD_CDC


	)

149 
ušt8_t
 
USBD_CDC_Regi¡”IÁ”çû
 (
USBD_HªdËTy³Def
 *
pdev
,

150 
USBD_CDC_ItfTy³Def
 *
fÝs
);

152 
ušt8_t
 
USBD_CDC_S‘TxBufãr
 (
USBD_HªdËTy³Def
 *
pdev
,

153 
ušt8_t
 *
pbuff
,

154 
ušt16_t
 
Ëngth
);

156 
ušt8_t
 
USBD_CDC_S‘RxBufãr
 (
USBD_HªdËTy³Def
 *
pdev
,

157 
ušt8_t
 *
pbuff
);

159 
ušt8_t
 
USBD_CDC_ReûivePack‘
 (
USBD_HªdËTy³Def
 *
pdev
);

161 
ušt8_t
 
USBD_CDC_T¿nsm™Pack‘
 (
USBD_HªdËTy³Def
 *
pdev
);

166 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Class\CDC\Src\usbd_cdc.c

62 
	~"usbd_cdc.h
"

63 
	~"usbd_desc.h
"

64 
	~"usbd_ùÌeq.h
"

107 
ušt8_t
 
USBD_CDC_In™
 (
USBD_HªdËTy³Def
 *
pdev
,

108 
ušt8_t
 
cfgidx
);

110 
ušt8_t
 
USBD_CDC_DeIn™
 (
USBD_HªdËTy³Def
 *
pdev
,

111 
ušt8_t
 
cfgidx
);

113 
ušt8_t
 
USBD_CDC_S‘up
 (
USBD_HªdËTy³Def
 *
pdev
,

114 
USBD_S‘upReqTy³def
 *
»q
);

116 
ušt8_t
 
USBD_CDC_D©aIn
 (
USBD_HªdËTy³Def
 *
pdev
,

117 
ušt8_t
 
•num
);

119 
ušt8_t
 
USBD_CDC_D©aOut
 (
USBD_HªdËTy³Def
 *
pdev
,

120 
ušt8_t
 
•num
);

122 
ušt8_t
 
USBD_CDC_EP0_RxR—dy
 (
USBD_HªdËTy³Def
 *
pdev
);

124 
ušt8_t
 *
USBD_CDC_G‘FSCfgDesc
 (
ušt16_t
 *
Ëngth
);

126 
ušt8_t
 *
USBD_CDC_G‘HSCfgDesc
 (
ušt16_t
 *
Ëngth
);

128 
ušt8_t
 *
USBD_CDC_G‘Oth”S³edCfgDesc
 (
ušt16_t
 *
Ëngth
);

130 
ušt8_t
 *
USBD_CDC_G‘Oth”S³edCfgDesc
 (
ušt16_t
 *
Ëngth
);

132 
ušt8_t
 *
USBD_CDC_G‘DeviûQu®if›rDesütÜ
 (
ušt16_t
 *
Ëngth
);

135 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_CDC_DeviûQu®if›rDesc
[
USB_LEN_DEV_QUALIFIER_DESC
] 
	g__ALIGN_END
 =

137 
USB_LEN_DEV_QUALIFIER_DESC
,

138 
USB_DESC_TYPE_DEVICE_QUALIFIER
,

159 
USBD_CÏssTy³Def
 
	gUSBD_CDC
 =

161 
USBD_CDC_In™
,

162 
USBD_CDC_DeIn™
,

163 
USBD_CDC_S‘up
,

164 
NULL
,

165 
USBD_CDC_EP0_RxR—dy
,

166 
USBD_CDC_D©aIn
,

167 
USBD_CDC_D©aOut
,

168 
NULL
,

169 
NULL
,

170 
NULL
,

171 
USBD_CDC_G‘HSCfgDesc
,

172 
USBD_CDC_G‘FSCfgDesc
,

173 
USBD_CDC_G‘Oth”S³edCfgDesc
,

174 
USBD_CDC_G‘DeviûQu®if›rDesütÜ
,

178 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_CDC_CfgHSDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

182 
USB_DESC_TYPE_CONFIGURATION
,

183 
USB_CDC_CONFIG_DESC_SIZ
,

195 
USB_DESC_TYPE_INTERFACE
,

234 
USB_DESC_TYPE_ENDPOINT
,

235 
CDC_CMD_EP
,

237 
LOBYTE
(
CDC_CMD_PACKET_SIZE
),

238 
HIBYTE
(
CDC_CMD_PACKET_SIZE
),

244 
USB_DESC_TYPE_INTERFACE
,

255 
USB_DESC_TYPE_ENDPOINT
,

256 
CDC_OUT_EP
,

258 
LOBYTE
(
CDC_DATA_HS_MAX_PACKET_SIZE
),

259 
HIBYTE
(
CDC_DATA_HS_MAX_PACKET_SIZE
),

264 
USB_DESC_TYPE_ENDPOINT
,

265 
CDC_IN_EP
,

267 
LOBYTE
(
CDC_DATA_HS_MAX_PACKET_SIZE
),

268 
HIBYTE
(
CDC_DATA_HS_MAX_PACKET_SIZE
),

274 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_CDC_CfgFSDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

278 
USB_DESC_TYPE_CONFIGURATION
,

279 
USB_CDC_CONFIG_DESC_SIZ
,

291 
USB_DESC_TYPE_INTERFACE
,

330 
USB_DESC_TYPE_ENDPOINT
,

331 
CDC_CMD_EP
,

333 
LOBYTE
(
CDC_CMD_PACKET_SIZE
),

334 
HIBYTE
(
CDC_CMD_PACKET_SIZE
),

340 
USB_DESC_TYPE_INTERFACE
,

351 
USB_DESC_TYPE_ENDPOINT
,

352 
CDC_OUT_EP
,

354 
LOBYTE
(
CDC_DATA_FS_MAX_PACKET_SIZE
),

355 
HIBYTE
(
CDC_DATA_FS_MAX_PACKET_SIZE
),

360 
USB_DESC_TYPE_ENDPOINT
,

361 
CDC_IN_EP
,

363 
LOBYTE
(
CDC_DATA_FS_MAX_PACKET_SIZE
),

364 
HIBYTE
(
CDC_DATA_FS_MAX_PACKET_SIZE
),

368 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_CDC_Oth”S³edCfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

371 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
,

372 
USB_CDC_CONFIG_DESC_SIZ
,

382 
USB_DESC_TYPE_INTERFACE
,

421 
USB_DESC_TYPE_ENDPOINT
 ,

422 
CDC_CMD_EP
,

424 
LOBYTE
(
CDC_CMD_PACKET_SIZE
),

425 
HIBYTE
(
CDC_CMD_PACKET_SIZE
),

432 
USB_DESC_TYPE_INTERFACE
,

443 
USB_DESC_TYPE_ENDPOINT
,

444 
CDC_OUT_EP
,

452 
USB_DESC_TYPE_ENDPOINT
,

453 
CDC_IN_EP
,

475 
ušt8_t
 
	$USBD_CDC_In™
 (
USBD_HªdËTy³Def
 *
pdev
,

476 
ušt8_t
 
cfgidx
)

478 
ušt8_t
 
»t
 = 0;

479 
USBD_CDC_HªdËTy³Def
 *
hcdc
;

481 if(
pdev
->
dev_¥“d
 =ð
USBD_SPEED_HIGH
 )

484 
	`USBD_LL_O³nEP
(
pdev
,

485 
CDC_IN_EP
,

486 
USBD_EP_TYPE_BULK
,

487 
CDC_DATA_HS_IN_PACKET_SIZE
);

490 
	`USBD_LL_O³nEP
(
pdev
,

491 
CDC_OUT_EP
,

492 
USBD_EP_TYPE_BULK
,

493 
CDC_DATA_HS_OUT_PACKET_SIZE
);

499 
	`USBD_LL_O³nEP
(
pdev
,

500 
CDC_IN_EP
,

501 
USBD_EP_TYPE_BULK
,

502 
CDC_DATA_FS_IN_PACKET_SIZE
);

505 
	`USBD_LL_O³nEP
(
pdev
,

506 
CDC_OUT_EP
,

507 
USBD_EP_TYPE_BULK
,

508 
CDC_DATA_FS_OUT_PACKET_SIZE
);

511 
	`USBD_LL_O³nEP
(
pdev
,

512 
CDC_CMD_EP
,

513 
USBD_EP_TYPE_INTR
,

514 
CDC_CMD_PACKET_SIZE
);

517 
pdev
->
pCÏssD©a
 = 
	`USBD_m®loc
( (
USBD_CDC_HªdËTy³Def
));

519 if(
pdev
->
pCÏssD©a
 =ð
NULL
)

521 
»t
 = 1;

525 
hcdc
 = (
USBD_CDC_HªdËTy³Def
*è
pdev
->
pCÏssD©a
;

528 ((
USBD_CDC_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`In™
();

531 
hcdc
->
TxS‹
 =0;

532 
hcdc
->
RxS‹
 =0;

534 if(
pdev
->
dev_¥“d
 =ð
USBD_SPEED_HIGH
 )

537 
	`USBD_LL_P»·»Reûive
(
pdev
,

538 
CDC_OUT_EP
,

539 
hcdc
->
RxBufãr
,

540 
CDC_DATA_HS_OUT_PACKET_SIZE
);

545 
	`USBD_LL_P»·»Reûive
(
pdev
,

546 
CDC_OUT_EP
,

547 
hcdc
->
RxBufãr
,

548 
CDC_DATA_FS_OUT_PACKET_SIZE
);

553  
»t
;

554 
	}
}

563 
ušt8_t
 
	$USBD_CDC_DeIn™
 (
USBD_HªdËTy³Def
 *
pdev
,

564 
ušt8_t
 
cfgidx
)

566 
ušt8_t
 
»t
 = 0;

569 
	`USBD_LL_Clo£EP
(
pdev
,

570 
CDC_IN_EP
);

573 
	`USBD_LL_Clo£EP
(
pdev
,

574 
CDC_OUT_EP
);

577 
	`USBD_LL_Clo£EP
(
pdev
,

578 
CDC_CMD_EP
);

582 if(
pdev
->
pCÏssD©a
 !ð
NULL
)

584 ((
USBD_CDC_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`DeIn™
();

585 
	`USBD_ä“
(
pdev
->
pCÏssD©a
);

586 
pdev
->
pCÏssD©a
 = 
NULL
;

589  
»t
;

590 
	}
}

599 
ušt8_t
 
	$USBD_CDC_S‘up
 (
USBD_HªdËTy³Def
 *
pdev
,

600 
USBD_S‘upReqTy³def
 *
»q
)

602 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = (USBD_CDC_HªdËTy³Def*è
pdev
->
pCÏssD©a
;

603 
ušt8_t
 
içÉ
 = 0;

605 
»q
->
bmReque¡
 & 
USB_REQ_TYPE_MASK
)

607 
USB_REQ_TYPE_CLASS
 :

608 ià(
»q
->
wL’gth
)

610 ià(
»q
->
bmReque¡
 & 0x80)

612 ((
USBD_CDC_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`CÚŒÞ
(
»q
->
bReque¡
,

613 (
ušt8_t
 *)
hcdc
->
d©a
,

614 
»q
->
wL’gth
);

615 
	`USBD_CŽS’dD©a
 (
pdev
,

616 (
ušt8_t
 *)
hcdc
->
d©a
,

617 
»q
->
wL’gth
);

621 
hcdc
->
CmdOpCode
 = 
»q
->
bReque¡
;

622 
hcdc
->
CmdL’gth
 = 
»q
->
wL’gth
;

624 
	`USBD_CŽP»·»Rx
 (
pdev
,

625 (
ušt8_t
 *)
hcdc
->
d©a
,

626 
»q
->
wL’gth
);

632 ((
USBD_CDC_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`CÚŒÞ
(
»q
->
bReque¡
,

633 (
ušt8_t
*)
»q
,

638 
USB_REQ_TYPE_STANDARD
:

639 
»q
->
bReque¡
)

641 
USB_REQ_GET_INTERFACE
 :

642 
	`USBD_CŽS’dD©a
 (
pdev
,

643 &
içÉ
,

647 
USB_REQ_SET_INTERFACE
 :

654  
USBD_OK
;

655 
	}
}

664 
ušt8_t
 
	$USBD_CDC_D©aIn
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
)

666 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = (USBD_CDC_HªdËTy³Def*è
pdev
->
pCÏssD©a
;

668 if(
pdev
->
pCÏssD©a
 !ð
NULL
)

671 
hcdc
->
TxS‹
 = 0;

673  
USBD_OK
;

677  
USBD_FAIL
;

679 
	}
}

688 
ušt8_t
 
	$USBD_CDC_D©aOut
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
)

690 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = (USBD_CDC_HªdËTy³Def*è
pdev
->
pCÏssD©a
;

693 
hcdc
->
RxL’gth
 = 
	`USBD_LL_G‘RxD©aSize
 (
pdev
, 
•num
);

697 if(
pdev
->
pCÏssD©a
 !ð
NULL
)

699 ((
USBD_CDC_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`Reûive
(
hcdc
->
RxBufãr
, &hcdc->
RxL’gth
);

701  
USBD_OK
;

705  
USBD_FAIL
;

707 
	}
}

718 
ušt8_t
 
	$USBD_CDC_EP0_RxR—dy
 (
USBD_HªdËTy³Def
 *
pdev
)

720 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = (USBD_CDC_HªdËTy³Def*è
pdev
->
pCÏssD©a
;

722 if((
pdev
->
pU£rD©a
 !ð
NULL
è&& (
hcdc
->
CmdOpCode
 != 0xFF))

724 ((
USBD_CDC_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`CÚŒÞ
(
hcdc
->
CmdOpCode
,

725 (
ušt8_t
 *)
hcdc
->
d©a
,

726 
hcdc
->
CmdL’gth
);

727 
hcdc
->
CmdOpCode
 = 0xFF;

730  
USBD_OK
;

731 
	}
}

740 
ušt8_t
 *
	$USBD_CDC_G‘FSCfgDesc
 (
ušt16_t
 *
Ëngth
)

742 *
Ëngth
 =  (
USBD_CDC_CfgFSDesc
);

743  
USBD_CDC_CfgFSDesc
;

744 
	}
}

753 
ušt8_t
 *
	$USBD_CDC_G‘HSCfgDesc
 (
ušt16_t
 *
Ëngth
)

755 *
Ëngth
 =  (
USBD_CDC_CfgHSDesc
);

756  
USBD_CDC_CfgHSDesc
;

757 
	}
}

766 
ušt8_t
 *
	$USBD_CDC_G‘Oth”S³edCfgDesc
 (
ušt16_t
 *
Ëngth
)

768 *
Ëngth
 =  (
USBD_CDC_Oth”S³edCfgDesc
);

769  
USBD_CDC_Oth”S³edCfgDesc
;

770 
	}
}

778 
ušt8_t
 *
	$USBD_CDC_G‘DeviûQu®if›rDesütÜ
 (
ušt16_t
 *
Ëngth
)

780 *
Ëngth
 =  (
USBD_CDC_DeviûQu®if›rDesc
);

781  
USBD_CDC_DeviûQu®if›rDesc
;

782 
	}
}

790 
ušt8_t
 
	$USBD_CDC_Regi¡”IÁ”çû
 (
USBD_HªdËTy³Def
 *
pdev
,

791 
USBD_CDC_ItfTy³Def
 *
fÝs
)

793 
ušt8_t
 
»t
 = 
USBD_FAIL
;

795 if(
fÝs
 !ð
NULL
)

797 
pdev
->
pU£rD©a
ð
fÝs
;

798 
»t
 = 
USBD_OK
;

801  
»t
;

802 
	}
}

810 
ušt8_t
 
	$USBD_CDC_S‘TxBufãr
 (
USBD_HªdËTy³Def
 *
pdev
,

811 
ušt8_t
 *
pbuff
,

812 
ušt16_t
 
Ëngth
)

814 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = (USBD_CDC_HªdËTy³Def*è
pdev
->
pCÏssD©a
;

816 
hcdc
->
TxBufãr
 = 
pbuff
;

817 
hcdc
->
TxL’gth
 = 
Ëngth
;

819  
USBD_OK
;

820 
	}
}

829 
ušt8_t
 
	$USBD_CDC_S‘RxBufãr
 (
USBD_HªdËTy³Def
 *
pdev
,

830 
ušt8_t
 *
pbuff
)

832 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = (USBD_CDC_HªdËTy³Def*è
pdev
->
pCÏssD©a
;

834 
hcdc
->
RxBufãr
 = 
pbuff
;

836  
USBD_OK
;

837 
	}
}

846 
ušt8_t
 
	$USBD_CDC_T¿nsm™Pack‘
(
USBD_HªdËTy³Def
 *
pdev
)

848 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = (USBD_CDC_HªdËTy³Def*è
pdev
->
pCÏssD©a
;

850 if(
pdev
->
pCÏssD©a
 !ð
NULL
)

852 if(
hcdc
->
TxS‹
 == 0)

855 
hcdc
->
TxS‹
 = 1;

858 
	`USBD_LL_T¿nsm™
(
pdev
,

859 
CDC_IN_EP
,

860 
hcdc
->
TxBufãr
,

861 
hcdc
->
TxL’gth
);

863  
USBD_OK
;

867  
USBD_BUSY
;

872  
USBD_FAIL
;

874 
	}
}

883 
ušt8_t
 
	$USBD_CDC_ReûivePack‘
(
USBD_HªdËTy³Def
 *
pdev
)

885 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = (USBD_CDC_HªdËTy³Def*è
pdev
->
pCÏssD©a
;

888 if(
pdev
->
pCÏssD©a
 !ð
NULL
)

890 if(
pdev
->
dev_¥“d
 =ð
USBD_SPEED_HIGH
 )

893 
	`USBD_LL_P»·»Reûive
(
pdev
,

894 
CDC_OUT_EP
,

895 
hcdc
->
RxBufãr
,

896 
CDC_DATA_HS_OUT_PACKET_SIZE
);

901 
	`USBD_LL_P»·»Reûive
(
pdev
,

902 
CDC_OUT_EP
,

903 
hcdc
->
RxBufãr
,

904 
CDC_DATA_FS_OUT_PACKET_SIZE
);

906  
USBD_OK
;

910  
USBD_FAIL
;

912 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_core.h

29 #iâdeà
__USBD_CORE_H


30 
	#__USBD_CORE_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_cÚf.h
"

38 
	~"usbd_def.h
"

39 
	~"usbd_iÜeq.h
"

40 
	~"usbd_ùÌeq.h
"

83 
	#USBD_SOF
 
USBD_LL_SOF


	)

91 
USBD_StusTy³Def
 
USBD_In™
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_DesütÜsTy³Def
 *
pdesc
, 
ušt8_t
 
id
);

92 
USBD_StusTy³Def
 
USBD_DeIn™
(
USBD_HªdËTy³Def
 *
pdev
);

93 
USBD_StusTy³Def
 
USBD_S¹
 (
USBD_HªdËTy³Def
 *
pdev
);

94 
USBD_StusTy³Def
 
USBD_StÝ
 (
USBD_HªdËTy³Def
 *
pdev
);

95 
USBD_StusTy³Def
 
USBD_Regi¡”CÏss
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_CÏssTy³Def
 *
pþass
);

97 
USBD_StusTy³Def
 
USBD_RunTe¡Mode
 (
USBD_HªdËTy³Def
 *
pdev
);

98 
USBD_StusTy³Def
 
USBD_S‘CÏssCÚfig
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
cfgidx
);

99 
USBD_StusTy³Def
 
USBD_CÌCÏssCÚfig
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
cfgidx
);

101 
USBD_StusTy³Def
 
USBD_LL_S‘upSge
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 *
p£tup
);

102 
USBD_StusTy³Def
 
USBD_LL_D©aOutSge
(
USBD_HªdËTy³Def
 *
pdev
 , 
ušt8_t
 
•num
, ušt8_ˆ*
pd©a
);

103 
USBD_StusTy³Def
 
USBD_LL_D©aInSge
(
USBD_HªdËTy³Def
 *
pdev
 , 
ušt8_t
 
•num
, ušt8_ˆ*
pd©a
);

105 
USBD_StusTy³Def
 
USBD_LL_Re£t
(
USBD_HªdËTy³Def
 *
pdev
);

106 
USBD_StusTy³Def
 
USBD_LL_S‘S³ed
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S³edTy³Def
 
¥“d
);

107 
USBD_StusTy³Def
 
USBD_LL_Su¥’d
(
USBD_HªdËTy³Def
 *
pdev
);

108 
USBD_StusTy³Def
 
USBD_LL_Resume
(
USBD_HªdËTy³Def
 *
pdev
);

110 
USBD_StusTy³Def
 
USBD_LL_SOF
(
USBD_HªdËTy³Def
 *
pdev
);

111 
USBD_StusTy³Def
 
USBD_LL_IsoINIncom¶‘e
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
);

112 
USBD_StusTy³Def
 
USBD_LL_IsoOUTIncom¶‘e
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
);

114 
USBD_StusTy³Def
 
USBD_LL_DevCÚÃùed
(
USBD_HªdËTy³Def
 *
pdev
);

115 
USBD_StusTy³Def
 
USBD_LL_DevDiscÚÃùed
(
USBD_HªdËTy³Def
 *
pdev
);

118 
USBD_StusTy³Def
 
USBD_LL_In™
 (
USBD_HªdËTy³Def
 *
pdev
);

119 
USBD_StusTy³Def
 
USBD_LL_DeIn™
 (
USBD_HªdËTy³Def
 *
pdev
);

120 
USBD_StusTy³Def
 
USBD_LL_S¹
(
USBD_HªdËTy³Def
 *
pdev
);

121 
USBD_StusTy³Def
 
USBD_LL_StÝ
 (
USBD_HªdËTy³Def
 *
pdev
);

122 
USBD_StusTy³Def
 
USBD_LL_O³nEP
 (
USBD_HªdËTy³Def
 *
pdev
,

123 
ušt8_t
 
•_addr
,

124 
ušt8_t
 
•_ty³
,

125 
ušt16_t
 
•_mps
);

127 
USBD_StusTy³Def
 
USBD_LL_Clo£EP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

128 
USBD_StusTy³Def
 
USBD_LL_FlushEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

129 
USBD_StusTy³Def
 
USBD_LL_SÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

130 
USBD_StusTy³Def
 
USBD_LL_CË¬SÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

131 
ušt8_t
 
USBD_LL_IsSÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, ušt8_ˆ
•_addr
);

132 
USBD_StusTy³Def
 
USBD_LL_S‘USBAdd»ss
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
dev_addr
);

133 
USBD_StusTy³Def
 
USBD_LL_T¿nsm™
 (
USBD_HªdËTy³Def
 *
pdev
,

134 
ušt8_t
 
•_addr
,

135 
ušt8_t
 *
pbuf
,

136 
ušt16_t
 
size
);

138 
USBD_StusTy³Def
 
USBD_LL_P»·»Reûive
(
USBD_HªdËTy³Def
 *
pdev
,

139 
ušt8_t
 
•_addr
,

140 
ušt8_t
 *
pbuf
,

141 
ušt16_t
 
size
);

143 
ušt32_t
 
USBD_LL_G‘RxD©aSize
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

144 
USBD_LL_D–ay
 (
ušt32_t
 
D–ay
);

150 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_ctlreq.h

29 #iâdeà
__USB_REQUEST_H


30 
	#__USB_REQUEST_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_def.h
"

84 
USBD_StusTy³Def
 
USBD_StdDevReq
 (
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S‘upReqTy³def
 *
»q
);

85 
USBD_StusTy³Def
 
USBD_StdItfReq
 (
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S‘upReqTy³def
 *
»q
);

86 
USBD_StusTy³Def
 
USBD_StdEPReq
 (
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S‘upReqTy³def
 *
»q
);

89 
USBD_CŽE¼Ü
 (
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S‘upReqTy³def
 *
»q
);

91 
USBD_P¬£S‘upReque¡
 (
USBD_S‘upReqTy³def
 *
»q
, 
ušt8_t
 *
pd©a
);

93 
USBD_G‘SŒšg
 (
ušt8_t
 *
desc
, ušt8_ˆ*
unicode
, 
ušt16_t
 *
Ën
);

98 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_def.h

29 #iâdeà
__USBD_DEF_H


30 
	#__USBD_DEF_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_cÚf.h
"

52 #iâdeà
NULL


53 
	#NULL
 0

	)

57 
	#USB_LEN_DEV_QUALIFIER_DESC
 0x0A

	)

58 
	#USB_LEN_DEV_DESC
 0x12

	)

59 
	#USB_LEN_CFG_DESC
 0x09

	)

60 
	#USB_LEN_IF_DESC
 0x09

	)

61 
	#USB_LEN_EP_DESC
 0x07

	)

62 
	#USB_LEN_OTG_DESC
 0x03

	)

63 
	#USB_LEN_LANGID_STR_DESC
 0x04

	)

64 
	#USB_LEN_OTHER_SPEED_DESC_SIZ
 0x09

	)

66 
	#USBD_IDX_LANGID_STR
 0x00

	)

67 
	#USBD_IDX_MFC_STR
 0x01

	)

68 
	#USBD_IDX_PRODUCT_STR
 0x02

	)

69 
	#USBD_IDX_SERIAL_STR
 0x03

	)

70 
	#USBD_IDX_CONFIG_STR
 0x04

	)

71 
	#USBD_IDX_INTERFACE_STR
 0x05

	)

73 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

74 
	#USB_REQ_TYPE_CLASS
 0x20

	)

75 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

76 
	#USB_REQ_TYPE_MASK
 0x60

	)

78 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

79 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

80 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

81 
	#USB_REQ_RECIPIENT_MASK
 0x03

	)

83 
	#USB_REQ_GET_STATUS
 0x00

	)

84 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

85 
	#USB_REQ_SET_FEATURE
 0x03

	)

86 
	#USB_REQ_SET_ADDRESS
 0x05

	)

87 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

88 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

89 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

90 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

91 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

92 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

93 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

95 
	#USB_DESC_TYPE_DEVICE
 1

	)

96 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

97 
	#USB_DESC_TYPE_STRING
 3

	)

98 
	#USB_DESC_TYPE_INTERFACE
 4

	)

99 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

100 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

101 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

102 
	#USB_DESC_TYPE_BOS
 0x0F

	)

104 
	#USB_CONFIG_REMOTE_WAKEUP
 2

	)

105 
	#USB_CONFIG_SELF_POWERED
 1

	)

107 
	#USB_FEATURE_EP_HALT
 0

	)

108 
	#USB_FEATURE_REMOTE_WAKEUP
 1

	)

109 
	#USB_FEATURE_TEST_MODE
 2

	)

111 
	#USB_DEVICE_CAPABITY_TYPE
 0x10

	)

113 
	#USB_HS_MAX_PACKET_SIZE
 512

	)

114 
	#USB_FS_MAX_PACKET_SIZE
 64

	)

115 
	#USB_MAX_EP0_SIZE
 64

	)

118 
	#USBD_STATE_DEFAULT
 1

	)

119 
	#USBD_STATE_ADDRESSED
 2

	)

120 
	#USBD_STATE_CONFIGURED
 3

	)

121 
	#USBD_STATE_SUSPENDED
 4

	)

125 
	#USBD_EP0_IDLE
 0

	)

126 
	#USBD_EP0_SETUP
 1

	)

127 
	#USBD_EP0_DATA_IN
 2

	)

128 
	#USBD_EP0_DATA_OUT
 3

	)

129 
	#USBD_EP0_STATUS_IN
 4

	)

130 
	#USBD_EP0_STATUS_OUT
 5

	)

131 
	#USBD_EP0_STALL
 6

	)

133 
	#USBD_EP_TYPE_CTRL
 0

	)

134 
	#USBD_EP_TYPE_ISOC
 1

	)

135 
	#USBD_EP_TYPE_BULK
 2

	)

136 
	#USBD_EP_TYPE_INTR
 3

	)

148 
	susb_£tup_»q


151 
ušt8_t
 
bmReque¡
;

152 
ušt8_t
 
bReque¡
;

153 
ušt16_t
 
wV®ue
;

154 
ušt16_t
 
wIndex
;

155 
ušt16_t
 
wL’gth
;

156 }
	tUSBD_S‘upReqTy³def
;

158 
_USBD_HªdËTy³Def
;

160 
	s_Deviû_cb


162 
ušt8_t
 (*
In™
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
cfgidx
);

163 
ušt8_t
 (*
DeIn™
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
cfgidx
);

165 
ušt8_t
 (*
S‘up
è(
_USBD_HªdËTy³Def
 *
pdev
 , 
USBD_S‘upReqTy³def
 *
»q
);

166 
ušt8_t
 (*
EP0_TxS’t
è(
_USBD_HªdËTy³Def
 *
pdev
 );

167 
ušt8_t
 (*
EP0_RxR—dy
è(
_USBD_HªdËTy³Def
 *
pdev
 );

169 
ušt8_t
 (*
D©aIn
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
•num
);

170 
ušt8_t
 (*
D©aOut
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
•num
);

171 
ušt8_t
 (*
SOF
è(
_USBD_HªdËTy³Def
 *
pdev
);

172 
ušt8_t
 (*
IsoINIncom¶‘e
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
•num
);

173 
ušt8_t
 (*
IsoOUTIncom¶‘e
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
•num
);

175 
ušt8_t
 *(*
G‘HSCÚfigDesütÜ
)(
ušt16_t
 *
Ëngth
);

176 
ušt8_t
 *(*
G‘FSCÚfigDesütÜ
)(
ušt16_t
 *
Ëngth
);

177 
ušt8_t
 *(*
G‘Oth”S³edCÚfigDesütÜ
)(
ušt16_t
 *
Ëngth
);

178 
ušt8_t
 *(*
G‘DeviûQu®if›rDesütÜ
)(
ušt16_t
 *
Ëngth
);

179 #ià(
USBD_SUPPORT_USER_STRING
 == 1)

180 
ušt8_t
 *(*
G‘U¤SŒDesütÜ
)(
_USBD_HªdËTy³Def
 *
pdev
 ,ušt8_ˆ
šdex
, 
ušt16_t
 *
Ëngth
);

183 } 
	tUSBD_CÏssTy³Def
;

188 
USBD_SPEED_HIGH
 = 0,

189 
USBD_SPEED_FULL
 = 1,

190 
USBD_SPEED_LOW
 = 2,

191 }
	tUSBD_S³edTy³Def
;

195 
USBD_OK
 = 0,

196 
USBD_BUSY
,

197 
USBD_FAIL
,

198 }
	tUSBD_StusTy³Def
;

203 
ušt8_t
 *(*
G‘DeviûDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

204 
ušt8_t
 *(*
G‘LªgIDSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

205 
ušt8_t
 *(*
G‘Mªuçùu»rSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

206 
ušt8_t
 *(*
G‘ProduùSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

207 
ušt8_t
 *(*
G‘S”ŸlSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

208 
ušt8_t
 *(*
G‘CÚfigu¿tiÚSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

209 
ušt8_t
 *(*
G‘IÁ”çûSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

210 #ià(
USBD_LPM_ENABLED
 == 1)

211 
ušt8_t
 *(*
G‘BOSDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

213 } 
	tUSBD_DesütÜsTy³Def
;

218 
ušt32_t
 
¡©us
;

219 
ušt32_t
 
tÙ®_Ëngth
;

220 
ušt32_t
 
»m_Ëngth
;

221 
ušt32_t
 
max·ck‘
;

222 } 
	tUSBD_EndpoštTy³Def
;

225 
	s_USBD_HªdËTy³Def


227 
ušt8_t
 
id
;

228 
ušt32_t
 
dev_cÚfig
;

229 
ušt32_t
 
dev_deçuÉ_cÚfig
;

230 
ušt32_t
 
dev_cÚfig_¡©us
;

231 
USBD_S³edTy³Def
 
dev_¥“d
;

232 
USBD_EndpoštTy³Def
 
•_š
[15];

233 
USBD_EndpoštTy³Def
 
•_out
[15];

234 
ušt32_t
 
•0_¡©e
;

235 
ušt32_t
 
•0_d©a_Ën
;

236 
ušt8_t
 
dev_¡©e
;

237 
ušt8_t
 
dev_Þd_¡©e
;

238 
ušt8_t
 
dev_add»ss
;

239 
ušt8_t
 
dev_cÚÃùiÚ_¡©us
;

240 
ušt8_t
 
dev_‹¡_mode
;

241 
ušt32_t
 
dev_»mÙe_wakeup
;

243 
USBD_S‘upReqTy³def
 
»que¡
;

244 
USBD_DesütÜsTy³Def
 *
pDesc
;

245 
USBD_CÏssTy³Def
 *
pCÏss
;

246 *
pCÏssD©a
;

247 *
pU£rD©a
;

248 *
pD©a
;

249 } 
	tUSBD_HªdËTy³Def
;

260 
	#SWAPBYTE
(
addr
è(((
ušt16_t
)(*((
ušt8_t
 *)(addr)))) + \

261 (((
ušt16_t
)(*(((
ušt8_t
 *)(
addr
)è+ 1))è<< 8))

	)

263 
	#LOBYTE
(
x
è((
ušt8_t
)(x & 0x00FF))

	)

264 
	#HIBYTE
(
x
è((
ušt8_t
)((x & 0xFF00è>>8))

	)

265 
	#MIN
(
a
, 
b
è((×è< (b)è? (aè: (b))

	)

266 
	#MAX
(
a
, 
b
è((×è> (b)è? (aè: (b))

	)

269 #ià 
defšed
 ( 
__GNUC__
 )

270 #iâdeà
__w—k


271 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

273 #iâdeà
__·cked


274 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

282 #ià
defšed
 (
__GNUC__
)

283 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

284 
	#__ALIGN_BEGIN


	)

286 
	#__ALIGN_END


	)

287 #ià
defšed
 (
__CC_ARM
)

288 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

289 #–ià
defšed
 (
__ICCARM__
)

290 
	#__ALIGN_BEGIN


	)

291 #–ià
defšed
 (
__TASKING__
)

292 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

317 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_ioreq.h

29 #iâdeà
__USBD_IOREQ_H


30 
	#__USBD_IOREQ_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_def.h
"

38 
	~"usbd_cÜe.h
"

88 
USBD_StusTy³Def
 
USBD_CŽS’dD©a
 (
USBD_HªdËTy³Def
 *
pdev
,

89 
ušt8_t
 *
buf
,

90 
ušt16_t
 
Ën
);

92 
USBD_StusTy³Def
 
USBD_CŽCÚtšueS’dD©a
 (
USBD_HªdËTy³Def
 *
pdev
,

93 
ušt8_t
 *
pbuf
,

94 
ušt16_t
 
Ën
);

96 
USBD_StusTy³Def
 
USBD_CŽP»·»Rx
 (
USBD_HªdËTy³Def
 *
pdev
,

97 
ušt8_t
 *
pbuf
,

98 
ušt16_t
 
Ën
);

100 
USBD_StusTy³Def
 
USBD_CŽCÚtšueRx
 (
USBD_HªdËTy³Def
 *
pdev
,

101 
ušt8_t
 *
pbuf
,

102 
ušt16_t
 
Ën
);

104 
USBD_StusTy³Def
 
USBD_CŽS’dStus
 (
USBD_HªdËTy³Def
 *
pdev
);

106 
USBD_StusTy³Def
 
USBD_CŽReûiveStus
 (
USBD_HªdËTy³Def
 *
pdev
);

108 
ušt16_t
 
USBD_G‘RxCouÁ
 (
USBD_HªdËTy³Def
 *
pdev
 ,

109 
ušt8_t
 
•num
);

115 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_core.c

29 
	~"usbd_cÜe.h
"

96 
USBD_StusTy³Def
 
	$USBD_In™
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_DesütÜsTy³Def
 *
pdesc
, 
ušt8_t
 
id
)

99 if(
pdev
 =ð
NULL
)

101 
	`USBD_E¼Log
("Invalid Device handle");

102  
USBD_FAIL
;

106 if(
pdev
->
pCÏss
 !ð
NULL
)

108 
pdev
->
pCÏss
 = 
NULL
;

112 if(
pdesc
 !ð
NULL
)

114 
pdev
->
pDesc
 = 
pdesc
;

118 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

119 
pdev
->
id
 = id;

121 
	`USBD_LL_In™
(
pdev
);

123  
USBD_OK
;

124 
	}
}

132 
USBD_StusTy³Def
 
	$USBD_DeIn™
(
USBD_HªdËTy³Def
 *
pdev
)

135 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

138 
pdev
->
pCÏss
->
	`DeIn™
Õdev,…dev->
dev_cÚfig
);

141 
	`USBD_LL_StÝ
(
pdev
);

144 
	`USBD_LL_DeIn™
(
pdev
);

146  
USBD_OK
;

147 
	}
}

157 
USBD_StusTy³Def
 
	$USBD_Regi¡”CÏss
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_CÏssTy³Def
 *
pþass
)

159 
USBD_StusTy³Def
 
¡©us
 = 
USBD_OK
;

160 if(
pþass
 != 0)

163 
pdev
->
pCÏss
 = 
pþass
;

164 
¡©us
 = 
USBD_OK
;

168 
	`USBD_E¼Log
("Invalid Class handle");

169 
¡©us
 = 
USBD_FAIL
;

172  
¡©us
;

173 
	}
}

181 
USBD_StusTy³Def
 
	$USBD_S¹
 (
USBD_HªdËTy³Def
 *
pdev
)

185 
	`USBD_LL_S¹
(
pdev
);

187  
USBD_OK
;

188 
	}
}

196 
USBD_StusTy³Def
 
	$USBD_StÝ
 (
USBD_HªdËTy³Def
 *
pdev
)

199 
pdev
->
pCÏss
->
	`DeIn™
Õdev,…dev->
dev_cÚfig
);

202 
	`USBD_LL_StÝ
(
pdev
);

204  
USBD_OK
;

205 
	}
}

213 
USBD_StusTy³Def
 
	$USBD_RunTe¡Mode
 (
USBD_HªdËTy³Def
 *
pdev
)

215  
USBD_OK
;

216 
	}
}

227 
USBD_StusTy³Def
 
	$USBD_S‘CÏssCÚfig
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
cfgidx
)

229 
USBD_StusTy³Def
 
»t
 = 
USBD_FAIL
;

231 if(
pdev
->
pCÏss
 !ð
NULL
)

234 if(
pdev
->
pCÏss
->
	`In™
Õdev, 
cfgidx
) == 0)

236 
»t
 = 
USBD_OK
;

239  
»t
;

240 
	}
}

249 
USBD_StusTy³Def
 
	$USBD_CÌCÏssCÚfig
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
cfgidx
)

252 
pdev
->
pCÏss
->
	`DeIn™
Õdev, 
cfgidx
);

253  
USBD_OK
;

254 
	}
}

263 
USBD_StusTy³Def
 
	$USBD_LL_S‘upSge
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 *
p£tup
)

266 
	`USBD_P¬£S‘upReque¡
(&
pdev
->
»que¡
, 
p£tup
);

268 
pdev
->
•0_¡©e
 = 
USBD_EP0_SETUP
;

269 
pdev
->
•0_d©a_Ën
 =…dev->
»que¡
.
wL’gth
;

271 
pdev
->
»que¡
.
bmReque¡
 & 0x1F)

273 
USB_REQ_RECIPIENT_DEVICE
:

274 
	`USBD_StdDevReq
 (
pdev
, &pdev->
»que¡
);

277 
USB_REQ_RECIPIENT_INTERFACE
:

278 
	`USBD_StdItfReq
(
pdev
, &pdev->
»que¡
);

281 
USB_REQ_RECIPIENT_ENDPOINT
:

282 
	`USBD_StdEPReq
(
pdev
, &pdev->
»que¡
);

286 
	`USBD_LL_SÎEP
(
pdev
 ,…dev->
»que¡
.
bmReque¡
 & 0x80);

289  
USBD_OK
;

290 
	}
}

299 
USBD_StusTy³Def
 
	$USBD_LL_D©aOutSge
(
USBD_HªdËTy³Def
 *
pdev
 , 
ušt8_t
 
•num
, ušt8_ˆ*
pd©a
)

301 
USBD_EndpoštTy³Def
 *
³p
;

303 if(
•num
 == 0)

305 
³p
 = &
pdev
->
•_out
[0];

307 iàÐ
pdev
->
•0_¡©e
 =ð
USBD_EP0_DATA_OUT
)

309 if(
³p
->
»m_Ëngth
 >…•->
max·ck‘
)

311 
³p
->
»m_Ëngth
 -ð³p->
max·ck‘
;

313 
	`USBD_CŽCÚtšueRx
 (
pdev
,

314 
pd©a
,

315 
	`MIN
(
³p
->
»m_Ëngth
 ,³p->
max·ck‘
));

319 if((
pdev
->
pCÏss
->
EP0_RxR—dy
 !ð
NULL
)&&

320 (
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
))

322 
pdev
->
pCÏss
->
	`EP0_RxR—dy
(pdev);

324 
	`USBD_CŽS’dStus
(
pdev
);

328 if((
pdev
->
pCÏss
->
D©aOut
 !ð
NULL
)&&

329 (
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
))

331 
pdev
->
pCÏss
->
	`D©aOut
Õdev, 
•num
);

333  
USBD_OK
;

334 
	}
}

343 
USBD_StusTy³Def
 
	$USBD_LL_D©aInSge
(
USBD_HªdËTy³Def
 *
pdev
 ,
ušt8_t
 
•num
, ušt8_ˆ*
pd©a
)

345 
USBD_EndpoštTy³Def
 *
³p
;

347 if(
•num
 == 0)

349 
³p
 = &
pdev
->
•_š
[0];

351 iàÐ
pdev
->
•0_¡©e
 =ð
USBD_EP0_DATA_IN
)

353 if(
³p
->
»m_Ëngth
 >…•->
max·ck‘
)

355 
³p
->
»m_Ëngth
 -ð³p->
max·ck‘
;

357 
	`USBD_CŽCÚtšueS’dD©a
 (
pdev
,

358 
pd©a
,

359 
³p
->
»m_Ëngth
);

362 
	`USBD_LL_P»·»Reûive
 (
pdev
,

364 
NULL
,

369 if((
³p
->
tÙ®_Ëngth
 %…•->
max·ck‘
 == 0) &&

370 (
³p
->
tÙ®_Ëngth
 >ð³p->
max·ck‘
) &&

371 (
³p
->
tÙ®_Ëngth
 < 
pdev
->
•0_d©a_Ën
 ))

374 
	`USBD_CŽCÚtšueS’dD©a
(
pdev
 , 
NULL
, 0);

375 
pdev
->
•0_d©a_Ën
 = 0;

378 
	`USBD_LL_P»·»Reûive
 (
pdev
,

380 
NULL
,

385 if((
pdev
->
pCÏss
->
EP0_TxS’t
 !ð
NULL
)&&

386 (
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
))

388 
pdev
->
pCÏss
->
	`EP0_TxS’t
(pdev);

390 
	`USBD_CŽReûiveStus
(
pdev
);

394 ià(
pdev
->
dev_‹¡_mode
 == 1)

396 
	`USBD_RunTe¡Mode
(
pdev
);

397 
pdev
->
dev_‹¡_mode
 = 0;

400 if((
pdev
->
pCÏss
->
D©aIn
 !ð
NULL
)&&

401 (
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
))

403 
pdev
->
pCÏss
->
	`D©aIn
Õdev, 
•num
);

405  
USBD_OK
;

406 
	}
}

415 
USBD_StusTy³Def
 
	$USBD_LL_Re£t
(
USBD_HªdËTy³Def
 *
pdev
)

418 
	`USBD_LL_O³nEP
(
pdev
,

420 
USBD_EP_TYPE_CTRL
,

421 
USB_MAX_EP0_SIZE
);

423 
pdev
->
•_out
[0].
max·ck‘
 = 
USB_MAX_EP0_SIZE
;

426 
	`USBD_LL_O³nEP
(
pdev
,

428 
USBD_EP_TYPE_CTRL
,

429 
USB_MAX_EP0_SIZE
);

431 
pdev
->
•_š
[0].
max·ck‘
 = 
USB_MAX_EP0_SIZE
;

433 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

435 ià(
pdev
->
pCÏssD©a
)

436 
pdev
->
pCÏss
->
	`DeIn™
Õdev,…dev->
dev_cÚfig
);

439  
USBD_OK
;

440 
	}
}

451 
USBD_StusTy³Def
 
	$USBD_LL_S‘S³ed
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S³edTy³Def
 
¥“d
)

453 
pdev
->
dev_¥“d
 = 
¥“d
;

454  
USBD_OK
;

455 
	}
}

464 
USBD_StusTy³Def
 
	$USBD_LL_Su¥’d
(
USBD_HªdËTy³Def
 *
pdev
)

466 
pdev
->
dev_Þd_¡©e
 =…dev->
dev_¡©e
;

467 
pdev
->
dev_¡©e
 = 
USBD_STATE_SUSPENDED
;

468  
USBD_OK
;

469 
	}
}

478 
USBD_StusTy³Def
 
	$USBD_LL_Resume
(
USBD_HªdËTy³Def
 *
pdev
)

480 
pdev
->
dev_¡©e
 =…dev->
dev_Þd_¡©e
;

481  
USBD_OK
;

482 
	}
}

491 
USBD_StusTy³Def
 
	$USBD_LL_SOF
(
USBD_HªdËTy³Def
 *
pdev
)

493 if(
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
)

495 if(
pdev
->
pCÏss
->
SOF
 !ð
NULL
)

497 
pdev
->
pCÏss
->
	`SOF
(pdev);

500  
USBD_OK
;

501 
	}
}

509 
USBD_StusTy³Def
 
	$USBD_LL_IsoINIncom¶‘e
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
)

511  
USBD_OK
;

512 
	}
}

520 
USBD_StusTy³Def
 
	$USBD_LL_IsoOUTIncom¶‘e
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
)

522  
USBD_OK
;

523 
	}
}

531 
USBD_StusTy³Def
 
	$USBD_LL_DevCÚÃùed
(
USBD_HªdËTy³Def
 *
pdev
)

533  
USBD_OK
;

534 
	}
}

542 
USBD_StusTy³Def
 
	$USBD_LL_DevDiscÚÃùed
(
USBD_HªdËTy³Def
 *
pdev
)

545 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

546 
pdev
->
pCÏss
->
	`DeIn™
Õdev,…dev->
dev_cÚfig
);

548  
USBD_OK
;

549 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_ctlreq.c

29 
	~"usbd_ùÌeq.h
"

30 
	~"usbd_iÜeq.h
"

79 
USBD_G‘DesütÜ
(
USBD_HªdËTy³Def
 *
pdev
 ,

80 
USBD_S‘upReqTy³def
 *
»q
);

82 
USBD_S‘Add»ss
(
USBD_HªdËTy³Def
 *
pdev
 ,

83 
USBD_S‘upReqTy³def
 *
»q
);

85 
USBD_S‘CÚfig
(
USBD_HªdËTy³Def
 *
pdev
 ,

86 
USBD_S‘upReqTy³def
 *
»q
);

88 
USBD_G‘CÚfig
(
USBD_HªdËTy³Def
 *
pdev
 ,

89 
USBD_S‘upReqTy³def
 *
»q
);

91 
USBD_G‘Stus
(
USBD_HªdËTy³Def
 *
pdev
 ,

92 
USBD_S‘upReqTy³def
 *
»q
);

94 
USBD_S‘F—tu»
(
USBD_HªdËTy³Def
 *
pdev
 ,

95 
USBD_S‘upReqTy³def
 *
»q
);

97 
USBD_CÌF—tu»
(
USBD_HªdËTy³Def
 *
pdev
 ,

98 
USBD_S‘upReqTy³def
 *
»q
);

100 
ušt8_t
 
USBD_G‘L’
(ušt8_ˆ*
buf
);

119 
USBD_StusTy³Def
 
	$USBD_StdDevReq
 (
USBD_HªdËTy³Def
 *
pdev
 , 
USBD_S‘upReqTy³def
 *
»q
)

121 
USBD_StusTy³Def
 
»t
 = 
USBD_OK
;

123 
»q
->
bReque¡
)

125 
USB_REQ_GET_DESCRIPTOR
:

127 
	`USBD_G‘DesütÜ
 (
pdev
, 
»q
) ;

130 
USB_REQ_SET_ADDRESS
:

131 
	`USBD_S‘Add»ss
(
pdev
, 
»q
);

134 
USB_REQ_SET_CONFIGURATION
:

135 
	`USBD_S‘CÚfig
 (
pdev
 , 
»q
);

138 
USB_REQ_GET_CONFIGURATION
:

139 
	`USBD_G‘CÚfig
 (
pdev
 , 
»q
);

142 
USB_REQ_GET_STATUS
:

143 
	`USBD_G‘Stus
 (
pdev
 , 
»q
);

147 
USB_REQ_SET_FEATURE
:

148 
	`USBD_S‘F—tu»
 (
pdev
 , 
»q
);

151 
USB_REQ_CLEAR_FEATURE
:

152 
	`USBD_CÌF—tu»
 (
pdev
 , 
»q
);

156 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

160  
»t
;

161 
	}
}

170 
USBD_StusTy³Def
 
	$USBD_StdItfReq
 (
USBD_HªdËTy³Def
 *
pdev
 , 
USBD_S‘upReqTy³def
 *
»q
)

172 
USBD_StusTy³Def
 
»t
 = 
USBD_OK
;

174 
pdev
->
dev_¡©e
)

176 
USBD_STATE_CONFIGURED
:

178 ià(
	`LOBYTE
(
»q
->
wIndex
è<ð
USBD_MAX_NUM_INTERFACES
)

180 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

182 if((
»q
->
wL’gth
 =ð0)&& (
»t
 =ð
USBD_OK
))

184 
	`USBD_CŽS’dStus
(
pdev
);

189 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

194 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

197  
USBD_OK
;

198 
	}
}

207 
USBD_StusTy³Def
 
	$USBD_StdEPReq
 (
USBD_HªdËTy³Def
 *
pdev
 , 
USBD_S‘upReqTy³def
 *
»q
)

210 
ušt8_t
 
•_addr
;

211 
USBD_StusTy³Def
 
»t
 = 
USBD_OK
;

212 
USBD_EndpoštTy³Def
 *
³p
;

213 
•_addr
 = 
	`LOBYTE
(
»q
->
wIndex
);

216 ià((
»q
->
bmReque¡
 & 0x60) == 0x20)

218 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

220  
USBD_OK
;

223 
»q
->
bReque¡
)

226 
USB_REQ_SET_FEATURE
 :

228 
pdev
->
dev_¡©e
)

230 
USBD_STATE_ADDRESSED
:

231 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

233 
	`USBD_LL_SÎEP
(
pdev
 , 
•_addr
);

237 
USBD_STATE_CONFIGURED
:

238 ià(
»q
->
wV®ue
 =ð
USB_FEATURE_EP_HALT
)

240 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

242 
	`USBD_LL_SÎEP
(
pdev
 , 
•_addr
);

246 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

247 
	`USBD_CŽS’dStus
(
pdev
);

252 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

257 
USB_REQ_CLEAR_FEATURE
 :

259 
pdev
->
dev_¡©e
)

261 
USBD_STATE_ADDRESSED
:

262 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

264 
	`USBD_LL_SÎEP
(
pdev
 , 
•_addr
);

268 
USBD_STATE_CONFIGURED
:

269 ià(
»q
->
wV®ue
 =ð
USB_FEATURE_EP_HALT
)

271 ià((
•_addr
 & 0x7F) != 0x00)

273 
	`USBD_LL_CË¬SÎEP
(
pdev
 , 
•_addr
);

274 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

276 
	`USBD_CŽS’dStus
(
pdev
);

281 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

286 
USB_REQ_GET_STATUS
:

287 
pdev
->
dev_¡©e
)

289 
USBD_STATE_ADDRESSED
:

290 ià((
•_addr
 & 0x7F) != 0x00)

292 
	`USBD_LL_SÎEP
(
pdev
 , 
•_addr
);

296 
USBD_STATE_CONFIGURED
:

297 
³p
 = ((
•_addr
 & 0x80è=ð0x80è? &
pdev
->
•_š
[ep_addr & 0x7F]:\

298 &
pdev
->
•_out
[
•_addr
 & 0x7F];

299 if(
	`USBD_LL_IsSÎEP
(
pdev
, 
•_addr
))

301 
³p
->
¡©us
 = 0x0001;

305 
³p
->
¡©us
 = 0x0000;

308 
	`USBD_CŽS’dD©a
 (
pdev
,

309 (
ušt8_t
 *)&
³p
->
¡©us
,

314 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

322  
»t
;

323 
	}
}

331 
	$USBD_G‘DesütÜ
(
USBD_HªdËTy³Def
 *
pdev
 ,

332 
USBD_S‘upReqTy³def
 *
»q
)

334 
ušt16_t
 
Ën
;

335 
ušt8_t
 *
pbuf
;

338 
»q
->
wV®ue
 >> 8)

340 #ià(
USBD_LPM_ENABLED
 == 1)

341 
USB_DESC_TYPE_BOS
:

342 
pbuf
 = 
pdev
->
pDesc
->
	`G‘BOSDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

345 
USB_DESC_TYPE_DEVICE
:

346 
pbuf
 = 
pdev
->
pDesc
->
	`G‘DeviûDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

349 
USB_DESC_TYPE_CONFIGURATION
:

350 if(
pdev
->
dev_¥“d
 =ð
USBD_SPEED_HIGH
 )

352 
pbuf
 = (
ušt8_t
 *)
pdev
->
pCÏss
->
	`G‘HSCÚfigDesütÜ
(&
Ën
);

353 
pbuf
[1] = 
USB_DESC_TYPE_CONFIGURATION
;

357 
pbuf
 = (
ušt8_t
 *)
pdev
->
pCÏss
->
	`G‘FSCÚfigDesütÜ
(&
Ën
);

358 
pbuf
[1] = 
USB_DESC_TYPE_CONFIGURATION
;

362 
USB_DESC_TYPE_STRING
:

363 (
ušt8_t
)(
»q
->
wV®ue
))

365 
USBD_IDX_LANGID_STR
:

366 
pbuf
 = 
pdev
->
pDesc
->
	`G‘LªgIDSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

369 
USBD_IDX_MFC_STR
:

370 
pbuf
 = 
pdev
->
pDesc
->
	`G‘Mªuçùu»rSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

373 
USBD_IDX_PRODUCT_STR
:

374 
pbuf
 = 
pdev
->
pDesc
->
	`G‘ProduùSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

377 
USBD_IDX_SERIAL_STR
:

378 
pbuf
 = 
pdev
->
pDesc
->
	`G‘S”ŸlSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

381 
USBD_IDX_CONFIG_STR
:

382 
pbuf
 = 
pdev
->
pDesc
->
	`G‘CÚfigu¿tiÚSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

385 
USBD_IDX_INTERFACE_STR
:

386 
pbuf
 = 
pdev
->
pDesc
->
	`G‘IÁ”çûSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

390 #ià(
USBD_SUPPORT_USER_STRING
 == 1)

391 
pbuf
 = 
pdev
->
pCÏss
->
	`G‘U¤SŒDesütÜ
Õdev, (
»q
->
wV®ue
è, &
Ën
);

394 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

399 
USB_DESC_TYPE_DEVICE_QUALIFIER
:

401 if(
pdev
->
dev_¥“d
 =ð
USBD_SPEED_HIGH
 )

403 
pbuf
 = (
ušt8_t
 *)
pdev
->
pCÏss
->
	`G‘DeviûQu®if›rDesütÜ
(&
Ën
);

408 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

412 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
:

413 if(
pdev
->
dev_¥“d
 =ð
USBD_SPEED_HIGH
 )

415 
pbuf
 = (
ušt8_t
 *)
pdev
->
pCÏss
->
	`G‘Oth”S³edCÚfigDesütÜ
(&
Ën
);

416 
pbuf
[1] = 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
;

421 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

426 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

430 if((
Ën
 !ð0)&& (
»q
->
wL’gth
 != 0))

433 
Ën
 = 
	`MIN
Ö’ , 
»q
->
wL’gth
);

435 
	`USBD_CŽS’dD©a
 (
pdev
,

436 
pbuf
,

437 
Ën
);

440 
	}
}

449 
	$USBD_S‘Add»ss
(
USBD_HªdËTy³Def
 *
pdev
 ,

450 
USBD_S‘upReqTy³def
 *
»q
)

452 
ušt8_t
 
dev_addr
;

454 ià((
»q
->
wIndex
 =ð0è&& (»q->
wL’gth
 == 0))

456 
dev_addr
 = (
ušt8_t
)(
»q
->
wV®ue
) & 0x7F;

458 ià(
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
)

460 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

464 
pdev
->
dev_add»ss
 = 
dev_addr
;

465 
	`USBD_LL_S‘USBAdd»ss
(
pdev
, 
dev_addr
);

466 
	`USBD_CŽS’dStus
(
pdev
);

468 ià(
dev_addr
 != 0)

470 
pdev
->
dev_¡©e
 = 
USBD_STATE_ADDRESSED
;

474 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

480 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

482 
	}
}

491 
	$USBD_S‘CÚfig
(
USBD_HªdËTy³Def
 *
pdev
 ,

492 
USBD_S‘upReqTy³def
 *
»q
)

495 
ušt8_t
 
cfgidx
;

497 
cfgidx
 = (
ušt8_t
)(
»q
->
wV®ue
);

499 ià(
cfgidx
 > 
USBD_MAX_NUM_CONFIGURATION
 )

501 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

505 
pdev
->
dev_¡©e
)

507 
USBD_STATE_ADDRESSED
:

508 ià(
cfgidx
)

510 
pdev
->
dev_cÚfig
 = 
cfgidx
;

511 
pdev
->
dev_¡©e
 = 
USBD_STATE_CONFIGURED
;

512 if(
	`USBD_S‘CÏssCÚfig
(
pdev
 , 
cfgidx
è=ð
USBD_FAIL
)

514 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

517 
	`USBD_CŽS’dStus
(
pdev
);

521 
	`USBD_CŽS’dStus
(
pdev
);

525 
USBD_STATE_CONFIGURED
:

526 ià(
cfgidx
 == 0)

528 
pdev
->
dev_¡©e
 = 
USBD_STATE_ADDRESSED
;

529 
pdev
->
dev_cÚfig
 = 
cfgidx
;

530 
	`USBD_CÌCÏssCÚfig
(
pdev
 , 
cfgidx
);

531 
	`USBD_CŽS’dStus
(
pdev
);

534 ià(
cfgidx
 !ð
pdev
->
dev_cÚfig
)

537 
	`USBD_CÌCÏssCÚfig
(
pdev
 ,…dev->
dev_cÚfig
);

540 
pdev
->
dev_cÚfig
 = 
cfgidx
;

541 if(
	`USBD_S‘CÏssCÚfig
(
pdev
 , 
cfgidx
è=ð
USBD_FAIL
)

543 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

546 
	`USBD_CŽS’dStus
(
pdev
);

550 
	`USBD_CŽS’dStus
(
pdev
);

555 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

559 
	}
}

568 
	$USBD_G‘CÚfig
(
USBD_HªdËTy³Def
 *
pdev
 ,

569 
USBD_S‘upReqTy³def
 *
»q
)

572 ià(
»q
->
wL’gth
 != 1)

574 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

578 
pdev
->
dev_¡©e
 )

580 
USBD_STATE_ADDRESSED
:

581 
pdev
->
dev_deçuÉ_cÚfig
 = 0;

582 
	`USBD_CŽS’dD©a
 (
pdev
,

583 (
ušt8_t
 *)&
pdev
->
dev_deçuÉ_cÚfig
,

587 
USBD_STATE_CONFIGURED
:

589 
	`USBD_CŽS’dD©a
 (
pdev
,

590 (
ušt8_t
 *)&
pdev
->
dev_cÚfig
,

595 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

599 
	}
}

608 
	$USBD_G‘Stus
(
USBD_HªdËTy³Def
 *
pdev
 ,

609 
USBD_S‘upReqTy³def
 *
»q
)

613 
pdev
->
dev_¡©e
)

615 
USBD_STATE_ADDRESSED
:

616 
USBD_STATE_CONFIGURED
:

618 #iàÐ
USBD_SELF_POWERED
 == 1)

619 
pdev
->
dev_cÚfig_¡©us
 = 
USB_CONFIG_SELF_POWERED
;

621 
pdev
->
dev_cÚfig_¡©us
 = 0;

624 ià(
pdev
->
dev_»mÙe_wakeup
)

626 
pdev
->
dev_cÚfig_¡©us
 |ð
USB_CONFIG_REMOTE_WAKEUP
;

629 
	`USBD_CŽS’dD©a
 (
pdev
,

630 (
ušt8_t
 *)& 
pdev
->
dev_cÚfig_¡©us
,

635 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

638 
	}
}

648 
	$USBD_S‘F—tu»
(
USBD_HªdËTy³Def
 *
pdev
 ,

649 
USBD_S‘upReqTy³def
 *
»q
)

652 ià(
»q
->
wV®ue
 =ð
USB_FEATURE_REMOTE_WAKEUP
)

654 
pdev
->
dev_»mÙe_wakeup
 = 1;

655 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

656 
	`USBD_CŽS’dStus
(
pdev
);

659 
	}
}

669 
	$USBD_CÌF—tu»
(
USBD_HªdËTy³Def
 *
pdev
 ,

670 
USBD_S‘upReqTy³def
 *
»q
)

672 
pdev
->
dev_¡©e
)

674 
USBD_STATE_ADDRESSED
:

675 
USBD_STATE_CONFIGURED
:

676 ià(
»q
->
wV®ue
 =ð
USB_FEATURE_REMOTE_WAKEUP
)

678 
pdev
->
dev_»mÙe_wakeup
 = 0;

679 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

680 
	`USBD_CŽS’dStus
(
pdev
);

685 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

688 
	}
}

698 
	$USBD_P¬£S‘upReque¡
(
USBD_S‘upReqTy³def
 *
»q
, 
ušt8_t
 *
pd©a
)

700 
»q
->
bmReque¡
 = *(
ušt8_t
 *è(
pd©a
);

701 
»q
->
bReque¡
 = *(
ušt8_t
 *è(
pd©a
 + 1);

702 
»q
->
wV®ue
 = 
	`SWAPBYTE
 (
pd©a
 + 2);

703 
»q
->
wIndex
 = 
	`SWAPBYTE
 (
pd©a
 + 4);

704 
»q
->
wL’gth
 = 
	`SWAPBYTE
 (
pd©a
 + 6);

706 
	}
}

716 
	$USBD_CŽE¼Ü
Ð
USBD_HªdËTy³Def
 *
pdev
 ,

717 
USBD_S‘upReqTy³def
 *
»q
)

719 
	`USBD_LL_SÎEP
(
pdev
 , 0x80);

720 
	`USBD_LL_SÎEP
(
pdev
 , 0);

721 
	}
}

732 
	$USBD_G‘SŒšg
(
ušt8_t
 *
desc
, ušt8_ˆ*
unicode
, 
ušt16_t
 *
Ën
)

734 
ušt8_t
 
idx
 = 0;

736 ià(
desc
 !ð
NULL
)

738 *
Ën
 = 
	`USBD_G‘L’
(
desc
) * 2 + 2;

739 
unicode
[
idx
++] = *
Ën
;

740 
unicode
[
idx
++] = 
USB_DESC_TYPE_STRING
;

742 *
desc
 != '\0')

744 
unicode
[
idx
++] = *
desc
++;

745 
unicode
[
idx
++] = 0x00;

748 
	}
}

756 
ušt8_t
 
	$USBD_G‘L’
(
ušt8_t
 *
buf
)

758 
ušt8_t
 
Ën
 = 0;

760 *
buf
 != '\0')

762 
Ën
++;

763 
buf
++;

766  
Ën
;

767 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_ioreq.c

29 
	~"usbd_iÜeq.h
"

95 
USBD_StusTy³Def
 
	$USBD_CŽS’dD©a
 (
USBD_HªdËTy³Def
 *
pdev
,

96 
ušt8_t
 *
pbuf
,

97 
ušt16_t
 
Ën
)

100 
pdev
->
•0_¡©e
 = 
USBD_EP0_DATA_IN
;

101 
pdev
->
•_š
[0].
tÙ®_Ëngth
 = 
Ën
;

102 
pdev
->
•_š
[0].
»m_Ëngth
 = 
Ën
;

104 
	`USBD_LL_T¿nsm™
 (
pdev
, 0x00, 
pbuf
, 
Ën
);

106  
USBD_OK
;

107 
	}
}

117 
USBD_StusTy³Def
 
	$USBD_CŽCÚtšueS’dD©a
 (
USBD_HªdËTy³Def
 *
pdev
,

118 
ušt8_t
 *
pbuf
,

119 
ušt16_t
 
Ën
)

122 
	`USBD_LL_T¿nsm™
 (
pdev
, 0x00, 
pbuf
, 
Ën
);

124  
USBD_OK
;

125 
	}
}

135 
USBD_StusTy³Def
 
	$USBD_CŽP»·»Rx
 (
USBD_HªdËTy³Def
 *
pdev
,

136 
ušt8_t
 *
pbuf
,

137 
ušt16_t
 
Ën
)

140 
pdev
->
•0_¡©e
 = 
USBD_EP0_DATA_OUT
;

141 
pdev
->
•_out
[0].
tÙ®_Ëngth
 = 
Ën
;

142 
pdev
->
•_out
[0].
»m_Ëngth
 = 
Ën
;

144 
	`USBD_LL_P»·»Reûive
 (
pdev
,

146 
pbuf
,

147 
Ën
);

149  
USBD_OK
;

150 
	}
}

160 
USBD_StusTy³Def
 
	$USBD_CŽCÚtšueRx
 (
USBD_HªdËTy³Def
 *
pdev
,

161 
ušt8_t
 *
pbuf
,

162 
ušt16_t
 
Ën
)

165 
	`USBD_LL_P»·»Reûive
 (
pdev
,

167 
pbuf
,

168 
Ën
);

169  
USBD_OK
;

170 
	}
}

177 
USBD_StusTy³Def
 
	$USBD_CŽS’dStus
 (
USBD_HªdËTy³Def
 *
pdev
)

181 
pdev
->
•0_¡©e
 = 
USBD_EP0_STATUS_IN
;

184 
	`USBD_LL_T¿nsm™
 (
pdev
, 0x00, 
NULL
, 0);

186  
USBD_OK
;

187 
	}
}

195 
USBD_StusTy³Def
 
	$USBD_CŽReûiveStus
 (
USBD_HªdËTy³Def
 *
pdev
)

198 
pdev
->
•0_¡©e
 = 
USBD_EP0_STATUS_OUT
;

201 
	`USBD_LL_P»·»Reûive
 ( 
pdev
,

203 
NULL
,

206  
USBD_OK
;

207 
	}
}

217 
ušt16_t
 
	$USBD_G‘RxCouÁ
 (
USBD_HªdËTy³Def
 *
pdev
 , 
ušt8_t
 
•_addr
)

219  
	`USBD_LL_G‘RxD©aSize
(
pdev
, 
•_addr
);

220 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\gp22.h

11 #iâdeà
GP22_H_


12 
	#GP22_H_


	)

14 
	#GP22_CONFIG_BUFFER_SIZE
 7

	)

17 
	#GP22_CONFIG_REG_0
 0x00

	)

18 
	#GP22_CONFIG_REG_1
 0x01

	)

19 
	#GP22_CONFIG_REG_2
 0x02

	)

20 
	#GP22_CONFIG_REG_3
 0x03

	)

21 
	#GP22_CONFIG_REG_4
 0x04

	)

22 
	#GP22_CONFIG_REG_5
 0x05

	)

23 
	#GP22_CONFIG_REG_6
 0x06

	)

25 
	#GP22_RESULT_REG_0
 0x00

	)

26 
	#GP22_RESULT_REG_1
 0x01

	)

27 
	#GP22_RESULT_REG_2
 0x02

	)

28 
	#GP22_RESULT_REG_3
 0x03

	)

29 
	#GP22_STATUS_REGISTER
 0x04

	)

31 
	#GP22_OPCODE_START_TOF
 0x01

	)

32 
	#GP22_OPCODE_START_TEMP
 0x02

	)

33 
	#GP22_OPCODE_START_CAL_RES
 0x03

	)

34 
	#GP22_OPCODE_START_CAL_TDC
 0x04

	)

35 
	#GP22_OPCODE_START_TOF_RESTART
 0x05

	)

36 
	#GP22_OPCODE_START_TEMP_RESTART
 0x06

	)

37 
	#GP22_OPCODE_POWER_ON_RESET
 0x50

	)

38 
	#GP22_OPCODE_INIT_TDC
 0x70

	)

39 
	#GP22_OPCODE_CONFIG_TO_EEPROM
 0xC0

	)

40 
	#GP22_OPCODE_COMPARE_CONFIG_EEPROM
 0xC6

	)

41 
	#GP22_OPCODE_EEPROM_TO_CONFIG
 0xF0

	)

43 
ušt32_t
 
gp22_cÚfig_bufãr
[
GP22_CONFIG_BUFFER_SIZE
];

44 
ušt8_t
 
	ggp22_cÚfig_»g_Ä
;

45 
ušt8_t
 
	ggp22_»suÉ_»g_Ä
;

46 
ušt8_t
 
	ggp22_div_þkhs
;

47 
	g±1000_‹mp
;

49 
gp22_£tup
();

50 
ušt8_t
 
gp22_»£t
();

52 
ušt8_t
 
gp22_¡¬t_tof
();

53 
ušt8_t
 
gp22_¡¬t_tof_»¡¬t
();

54 
ušt8_t
 
gp22_¡¬t_‹mp
();

55 
ušt8_t
 
gp22_š™_tdc
();

56 
ušt8_t
 
gp22_pow”_Ú_»£t
();

57 
ušt8_t
 
gp22_wr™e_cÚfig_to_“´om
();

58 
ušt8_t
 
gp22_Œªsãr_“´om_to_cÚfig
();

59 
ušt8_t
 
gp22_com·»_cÚfig_“´om
();

60 
ušt8_t
 
gp22_ÿlib¿‹_tdc
();

61 
ušt8_t
 
gp22_ÿlib¿‹_þock
();

63 
ušt8_t
 
gp22_‹¡_communiÿtiÚ
();

64 
ušt8_t
 
gp22_wr™e_cÚfig_»gi¡”
(ušt8_ˆ
»g_addr
, 
ušt32_t
 
»g_d©a
);

66 
ušt8_t
 
gp22_»ad_»suÉ_»gi¡”
(ušt8_ˆ
»g_addr
, 
ušt32_t
 *
»g_d©a
);

67 
ušt8_t
 
gp22_»ad_¡©us_»gi¡”
(
ušt16_t
 *
»g_d©a
);

68 
ušt8_t
 
gp22_»ad_±1000
(* 
v®
, * 
¹dV®
, 
ušt32_t
* 
»g0‹mp
, ušt32_t* 
»g1‹mp
, ušt32_t* 
»g2‹mp
, ušt32_t* 
»g3‹mp
);

69 
ušt8_t
 
gp22_wr™e_cÚfigu¿tiÚ
(
ušt32_t
 *
cÚfigu¿tiÚ
, ušt8_ˆ
size
);

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\hw_config.h

1 #iâdeà
HW_CONFIG_H_INCLUDED


2 
	#HW_CONFIG_H_INCLUDED


	)

4 
	~"¡m32f4xx_h®.h
"

5 
	~<m©h.h
>

7 
	#VER_MAJ
 1

8 
	#VER_MIN
 0

9 
	#VER_BUILD
 0

10 

	)

11 
	#MCU_BOARD
 "Bßrd=STM32H405_REV3"

	)

13 
	#M_PI
 3.14159265358979323846

	)

15 
	#SENSOR_INTERFACE_NOT_CONFIGURED
 255

	)

16 
	#SENSOR_INTERFACE_SPI
 0

	)

17 
	#SENSOR_INTERFACE_I2C
 1

	)

18 
	#SENSOR_INTERFACE_RS232
 2

	)

19 
	#SENSOR_INTERFACE_RS485
 3

	)

20 
	#SENSOR_INTERFACE_CAN
 4

	)

21 
	#SENSOR_INTERFACE_HP34401A_V
 5

	)

22 
	#SENSOR_INTERFACE_HP34401A_I
 6

	)

25 
	#USB_DISCONNECT_PIN
 
GPIO_PIN_11


	)

26 
	#USB_DISCONNECT_PORT
 
GPIOC


	)

27 
	#USB_DISCONNECT_CLK_ENABLE
(è
	`__HAL_RCC_GPIOC_CLK_ENABLE
()

	)

28 
	#USB_DISCONNECT_HIGH
(è
	`HAL_GPIO_Wr™ePš
(
USB_DISCONNECT_PORT
, 
USB_DISCONNECT_PIN
, 
GPIO_PIN_SET
)

	)

29 
	#USB_DISCONNECT_LOW
(è
	`HAL_GPIO_Wr™ePš
(
USB_DISCONNECT_PORT
, 
USB_DISCONNECT_PIN
, 
GPIO_PIN_RESET
)

	)

32 
	#I2C_SELECT_PIN
 
GPIO_PIN_13


	)

33 
	#I2C_SELECT_PORT
 
GPIOC


	)

34 
	#I2C_SELECT_CLK_ENABLE
(è
	`__HAL_RCC_GPIOC_CLK_ENABLE
()

	)

35 
	#I2C_SELECT
(è
	`HAL_GPIO_Wr™ePš
(
I2C_SELECT_PORT
, 
I2C_SELECT_PIN
, 
GPIO_PIN_SET
)

	)

36 
	#SPI_SELECT
(è
	`HAL_GPIO_Wr™ePš
(
I2C_SELECT_PORT
, 
I2C_SELECT_PIN
, 
GPIO_PIN_RESET
)

	)

39 
	#GP22_SPI
 
SPI1


	)

40 
	#GP22_SPI_TIMEOUT
 1000

	)

41 
	#GP22_SPI_PRESCALER
 
SPI_BAUDRATEPRESCALER_32


42 

	)

43 
	#GP22_INT_PIN
 
GPIO_PIN_2


	)

44 
	#GP22_INT_PORT
 
GPIOC


	)

45 
	#GP22_INT_CLK_ENABLE
(è
	`__HAL_RCC_GPIOC_CLK_ENABLE
()

	)

46 
	#GP22_INT_IN
(è
	`HAL_GPIO_R—dPš
(
GP22_INT_PORT
, 
GP22_INT_PIN
)

	)

48 
	#GP22_CS_PIN
 
GPIO_PIN_4


	)

49 
	#GP22_CS_PORT
 
GPIOA


	)

50 
	#GP22_CS_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

51 
	#GP22_CS_HIGH
(è
	`HAL_GPIO_Wr™ePš
(
GP22_CS_PORT
, 
GP22_CS_PIN
, 
GPIO_PIN_SET
)

	)

52 
	#GP22_CS_LOW
(è
	`HAL_GPIO_Wr™ePš
(
GP22_CS_PORT
, 
GP22_CS_PIN
, 
GPIO_PIN_RESET
)

	)

54 
	#GP22_RESET_PIN
 
GPIO_PIN_3


	)

55 
	#GP22_RESET_PORT
 
GPIOC


	)

56 
	#GP22_RESET_CLK_ENABLE
(è
	`__HAL_RCC_GPIOC_CLK_ENABLE
()

	)

57 
	#GP22_RESET_HIGH
(è
	`HAL_GPIO_Wr™ePš
(
GP22_RESET_PORT
, 
GP22_RESET_PIN
, 
GPIO_PIN_SET
)

	)

58 
	#GP22_RESET_LOW
(è
	`HAL_GPIO_Wr™ePš
(
GP22_RESET_PORT
, 
GP22_RESET_PIN
, 
GPIO_PIN_RESET
)

	)

60 
SPI_HªdËTy³Def
 
	ghGP22_SPI
;

62 vÞ©ž
ušt32_t
 
	gsy¡ick_timeout_ms
;

63 vÞ©ž
ušt32_t
 
	gsy¡ick_couÁ”_ms
;

65 
ušt8_t
 
	ggp22_u£_št
;

67 
i2c_£Ëù_š™
();

68 
ušt8_t
 
gp22_hw_£tup
();

69 
ušt8_t
 
gp22_wa™_fÜ_š‹¼u±
(
ušt32_t
 
timeout
);

70 
ušt8_t
 
gp22_¥i_»cÚfig
(
SPI_HªdËTy³Def
 *
h¥i
);

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\stm32f4xx_hal_conf.h

36 #iâdeà
__STM32F4xx_HAL_CONF_H


37 
	#__STM32F4xx_HAL_CONF_H


	)

39 #ifdeà
__ýlu¥lus


50 
	#HAL_MODULE_ENABLED


	)

66 
	#HAL_I2C_MODULE_ENABLED


	)

74 
	#HAL_SPI_MODULE_ENABLED


	)

75 
	#HAL_TIM_MODULE_ENABLED


	)

76 
	#HAL_UART_MODULE_ENABLED


	)

81 
	#HAL_PCD_MODULE_ENABLED


	)

91 
	#HAL_GPIO_MODULE_ENABLED


	)

92 
	#HAL_DMA_MODULE_ENABLED


	)

93 
	#HAL_RCC_MODULE_ENABLED


	)

94 
	#HAL_FLASH_MODULE_ENABLED


	)

95 
	#HAL_PWR_MODULE_ENABLED


	)

96 
	#HAL_CORTEX_MODULE_ENABLED


	)

104 #ià!
defšed
 (
HSE_VALUE
)

105 
	#HSE_VALUE
 ((
ušt32_t
)8000000Uè

	)

108 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

109 
	#HSE_STARTUP_TIMEOUT
 ((
ušt32_t
)100Uè

	)

117 #ià!
defšed
 (
HSI_VALUE
)

118 
	#HSI_VALUE
 ((
ušt32_t
)16000000Uè

	)

124 #ià!
defšed
 (
LSI_VALUE
)

125 
	#LSI_VALUE
 ((
ušt32_t
)32000Uè

	)

127 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


128 
š
 
vÞge
 
ªd
 
‹m³¿tu»
.*/

132 #ià!
defšed
 (
LSE_VALUE
)

133 
	#LSE_VALUE
 ((
ušt32_t
)32768Uè

	)

136 #ià!
defšed
 (
LSE_STARTUP_TIMEOUT
)

137 
	#LSE_STARTUP_TIMEOUT
 ((
ušt32_t
)5000Uè

	)

145 #ià!
defšed
 (
EXTERNAL_CLOCK_VALUE
)

146 
	#EXTERNAL_CLOCK_VALUE
 ((
ušt32_t
)12288000Uè

	)

156 
	#VDD_VALUE
 ((
ušt32_t
)3300Uè

	)

157 
	#TICK_INT_PRIORITY
 ((
ušt32_t
)0Uè

	)

158 
	#USE_RTOS
 0U

	)

159 
	#PREFETCH_ENABLE
 1U

	)

160 
	#INSTRUCTION_CACHE_ENABLE
 1U

	)

161 
	#DATA_CACHE_ENABLE
 1U

	)

175 
	#MAC_ADDR0
 2U

	)

176 
	#MAC_ADDR1
 0U

	)

177 
	#MAC_ADDR2
 0U

	)

178 
	#MAC_ADDR3
 0U

	)

179 
	#MAC_ADDR4
 0U

	)

180 
	#MAC_ADDR5
 0U

	)

183 
	#ETH_RX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

184 
	#ETH_TX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

185 
	#ETH_RXBUFNB
 ((
ušt32_t
)4Uè

	)

186 
	#ETH_TXBUFNB
 ((
ušt32_t
)4Uè

	)

191 
	#DP83848_PHY_ADDRESS
 0x01U

	)

193 
	#PHY_RESET_DELAY
 ((
ušt32_t
)0x000000FFU)

	)

195 
	#PHY_CONFIG_DELAY
 ((
ušt32_t
)0x00000FFFU)

	)

197 
	#PHY_READ_TO
 ((
ušt32_t
)0x0000FFFFU)

	)

198 
	#PHY_WRITE_TO
 ((
ušt32_t
)0x0000FFFFU)

	)

202 
	#PHY_BCR
 ((
ušt16_t
)0x0000Uè

	)

203 
	#PHY_BSR
 ((
ušt16_t
)0x0001Uè

	)

205 
	#PHY_RESET
 ((
ušt16_t
)0x8000Uè

	)

206 
	#PHY_LOOPBACK
 ((
ušt16_t
)0x4000Uè

	)

207 
	#PHY_FULLDUPLEX_100M
 ((
ušt16_t
)0x2100Uè

	)

208 
	#PHY_HALFDUPLEX_100M
 ((
ušt16_t
)0x2000Uè

	)

209 
	#PHY_FULLDUPLEX_10M
 ((
ušt16_t
)0x0100Uè

	)

210 
	#PHY_HALFDUPLEX_10M
 ((
ušt16_t
)0x0000Uè

	)

211 
	#PHY_AUTONEGOTIATION
 ((
ušt16_t
)0x1000Uè

	)

212 
	#PHY_RESTART_AUTONEGOTIATION
 ((
ušt16_t
)0x0200Uè

	)

213 
	#PHY_POWERDOWN
 ((
ušt16_t
)0x0800Uè

	)

214 
	#PHY_ISOLATE
 ((
ušt16_t
)0x0400Uè

	)

216 
	#PHY_AUTONEGO_COMPLETE
 ((
ušt16_t
)0x0020Uè

	)

217 
	#PHY_LINKED_STATUS
 ((
ušt16_t
)0x0004Uè

	)

218 
	#PHY_JABBER_DETECTION
 ((
ušt16_t
)0x0002Uè

	)

222 
	#PHY_SR
 ((
ušt16_t
)0x0010Uè

	)

223 
	#PHY_MICR
 ((
ušt16_t
)0x0011Uè

	)

224 
	#PHY_MISR
 ((
ušt16_t
)0x0012Uè

	)

226 
	#PHY_LINK_STATUS
 ((
ušt16_t
)0x0001Uè

	)

227 
	#PHY_SPEED_STATUS
 ((
ušt16_t
)0x0002Uè

	)

228 
	#PHY_DUPLEX_STATUS
 ((
ušt16_t
)0x0004Uè

	)

230 
	#PHY_MICR_INT_EN
 ((
ušt16_t
)0x0002Uè

	)

231 
	#PHY_MICR_INT_OE
 ((
ušt16_t
)0x0001Uè

	)

233 
	#PHY_MISR_LINK_INT_EN
 ((
ušt16_t
)0x0020Uè

	)

234 
	#PHY_LINK_INTERRUPT
 ((
ušt16_t
)0x2000Uè

	)

243 
	#USE_SPI_CRC
 0U

	)

250 #ifdeà
HAL_RCC_MODULE_ENABLED


251 
	~"¡m32f4xx_h®_rcc.h
"

254 #ifdeà
HAL_GPIO_MODULE_ENABLED


255 
	~"¡m32f4xx_h®_gpio.h
"

258 #ifdeà
HAL_DMA_MODULE_ENABLED


259 
	~"¡m32f4xx_h®_dma.h
"

262 #ifdeà
HAL_CORTEX_MODULE_ENABLED


263 
	~"¡m32f4xx_h®_cÜ‹x.h
"

266 #ifdeà
HAL_ADC_MODULE_ENABLED


267 
	~"¡m32f4xx_h®_adc.h
"

270 #ifdeà
HAL_CAN_MODULE_ENABLED


271 
	~"¡m32f4xx_h®_ÿn.h
"

274 #ifdeà
HAL_CRC_MODULE_ENABLED


275 
	~"¡m32f4xx_h®_üc.h
"

278 #ifdeà
HAL_CRYP_MODULE_ENABLED


279 
	~"¡m32f4xx_h®_üyp.h
"

282 #ifdeà
HAL_DMA2D_MODULE_ENABLED


283 
	~"¡m32f4xx_h®_dma2d.h
"

286 #ifdeà
HAL_DAC_MODULE_ENABLED


287 
	~"¡m32f4xx_h®_dac.h
"

290 #ifdeà
HAL_DCMI_MODULE_ENABLED


291 
	~"¡m32f4xx_h®_dcmi.h
"

294 #ifdeà
HAL_ETH_MODULE_ENABLED


295 
	~"¡m32f4xx_h®_‘h.h
"

298 #ifdeà
HAL_FLASH_MODULE_ENABLED


299 
	~"¡m32f4xx_h®_æash.h
"

302 #ifdeà
HAL_SRAM_MODULE_ENABLED


303 
	~"¡m32f4xx_h®_¤am.h
"

306 #ifdeà
HAL_NOR_MODULE_ENABLED


307 
	~"¡m32f4xx_h®_nÜ.h
"

310 #ifdeà
HAL_NAND_MODULE_ENABLED


311 
	~"¡m32f4xx_h®_Çnd.h
"

314 #ifdeà
HAL_PCCARD_MODULE_ENABLED


315 
	~"¡m32f4xx_h®_pcÿrd.h
"

318 #ifdeà
HAL_SDRAM_MODULE_ENABLED


319 
	~"¡m32f4xx_h®_sd¿m.h
"

322 #ifdeà
HAL_HASH_MODULE_ENABLED


323 
	~"¡m32f4xx_h®_hash.h
"

326 #ifdeà
HAL_I2C_MODULE_ENABLED


327 
	~"¡m32f4xx_h®_i2c.h
"

330 #ifdeà
HAL_I2S_MODULE_ENABLED


331 
	~"¡m32f4xx_h®_i2s.h
"

334 #ifdeà
HAL_IWDG_MODULE_ENABLED


335 
	~"¡m32f4xx_h®_iwdg.h
"

338 #ifdeà
HAL_LTDC_MODULE_ENABLED


339 
	~"¡m32f4xx_h®_Édc.h
"

342 #ifdeà
HAL_PWR_MODULE_ENABLED


343 
	~"¡m32f4xx_h®_pwr.h
"

346 #ifdeà
HAL_RNG_MODULE_ENABLED


347 
	~"¡m32f4xx_h®_ºg.h
"

350 #ifdeà
HAL_RTC_MODULE_ENABLED


351 
	~"¡m32f4xx_h®_¹c.h
"

354 #ifdeà
HAL_SAI_MODULE_ENABLED


355 
	~"¡m32f4xx_h®_§i.h
"

358 #ifdeà
HAL_SD_MODULE_ENABLED


359 
	~"¡m32f4xx_h®_sd.h
"

362 #ifdeà
HAL_SPI_MODULE_ENABLED


363 
	~"¡m32f4xx_h®_¥i.h
"

366 #ifdeà
HAL_TIM_MODULE_ENABLED


367 
	~"¡m32f4xx_h®_tim.h
"

370 #ifdeà
HAL_UART_MODULE_ENABLED


371 
	~"¡m32f4xx_h®_u¬t.h
"

374 #ifdeà
HAL_USART_MODULE_ENABLED


375 
	~"¡m32f4xx_h®_u§¹.h
"

378 #ifdeà
HAL_IRDA_MODULE_ENABLED


379 
	~"¡m32f4xx_h®_œda.h
"

382 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


383 
	~"¡m32f4xx_h®_sm¬tÿrd.h
"

386 #ifdeà
HAL_WWDG_MODULE_ENABLED


387 
	~"¡m32f4xx_h®_wwdg.h
"

390 #ifdeà
HAL_PCD_MODULE_ENABLED


391 
	~"¡m32f4xx_h®_pcd.h
"

394 #ifdeà
HAL_HCD_MODULE_ENABLED


395 
	~"¡m32f4xx_h®_hcd.h
"

398 #ifdeà
HAL_DSI_MODULE_ENABLED


399 
	~"¡m32f4xx_h®_dsi.h
"

402 #ifdeà
HAL_QSPI_MODULE_ENABLED


403 
	~"¡m32f4xx_h®_q¥i.h
"

406 #ifdeà
HAL_CEC_MODULE_ENABLED


407 
	~"¡m32f4xx_h®_ûc.h
"

410 #ifdeà
HAL_FMPI2C_MODULE_ENABLED


411 
	~"¡m32f4xx_h®_fmpi2c.h
"

414 #ifdeà
HAL_SPDIFRX_MODULE_ENABLED


415 
	~"¡m32f4xx_h®_¥diäx.h
"

418 #ifdeà
HAL_DFSDM_MODULE_ENABLED


419 
	~"¡m32f4xx_h®_dfsdm.h
"

422 #ifdeà
HAL_LPTIM_MODULE_ENABLED


423 
	~"¡m32f4xx_h®_Ítim.h
"

427 #ifdeà 
USE_FULL_ASSERT


436 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

438 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

440 
	#as£¹_·¿m
(
ex´
è(()0)

	)

443 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\stm32f4xx_it.h

35 #iâdeà
__STM32F4xx_IT_H


36 
	#__STM32F4xx_IT_H


	)

38 #ifdeà
__ýlu¥lus


48 
NMI_HªdËr
();

49 
H¬dFauÉ_HªdËr
();

50 
MemMªage_HªdËr
();

51 
BusFauÉ_HªdËr
();

52 
U§geFauÉ_HªdËr
();

53 
SVC_HªdËr
();

54 
DebugMÚ_HªdËr
();

55 
P’dSV_HªdËr
();

56 
SysTick_HªdËr
();

57 
OTG_FS_IRQHªdËr
();

59 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\usb_device.h

34 #iâdeà
__usb_deviû_H


35 
	#__usb_deviû_H


	)

36 #ifdeà
__ýlu¥lus


41 
	~"¡m32f4xx.h
"

42 
	~"¡m32f4xx_h®.h
"

43 
	~"usbd_def.h
"

45 
USBD_HªdËTy³Def
 
hUsbDeviûFS
;

48 
MX_USB_DEVICE_In™
();

50 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\usbd_cdc_if.h

34 #iâdeà
__USBD_CDC_IF_H


35 
	#__USBD_CDC_IF_H


	)

37 #ifdeà
__ýlu¥lus


41 
	~"usbd_cdc.h
"

78 
	#VCOM_COMMAND_SIZE
 255

	)

79 
	#VCOM_ANSWER_SIZE
 255

	)

80 
	#VCOM_RX_COMMAND_MODE
 0

	)

81 
	#VCOM_RX_DATA_MODE
 1

	)

82 
	#VCOM_RX_TIMEOUT
 5000

83 

	)

92 
USBD_CDC_ItfTy³Def
 
USBD_IÁ”çû_fÝs_FS
;

95 
ušt8_t
 
vcom_commªd
[
VCOM_COMMAND_SIZE
];

96 
ušt8_t
 
vcom_ªsw”
[
VCOM_ANSWER_SIZE
];

97 
ušt8_t
 
vcom_Œªsãr_mode
;

98 
__IO
 
ušt8_t
 
vcom_d©a_avažabË
;

108 
št8_t
 
CDC_In™_FS
();

109 
št8_t
 
CDC_T¿nsm™_FS
(
ušt8_t
* 
Buf
, 
ušt16_t
 
L’
);

110 
št8_t
 
CDC_Reûive_FS
(
ušt8_t
* 
Buf
, 
ušt32_t
 *
L’
);

113 
VCOM_š™
();

114 
VCOM_þ—r_ªsw”
();

115 
VCOM_þ—r_commªd
();

116 
ušt8_t
 
VCOM_£nd_¡ršg
(*
s
);

117 
ušt8_t
 
VCOM_£nd_d©a
(ušt8_ˆ*
pBuf
, 
ušt16_t
 
n
);

118 
ušt8_t
 
VCOM_»ûive_¡ršg
();

119 
ušt8_t
 
VCOM_»ûive_bš¬y_block
(ušt8_ˆ*
pBuf
, 
ušt16_t
 
n
);

133 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\usbd_conf.h

34 #iâdeà
__USBD_CONF__H__


35 
	#__USBD_CONF__H__


	)

36 #ifdeà
__ýlu¥lus


40 
	~<¡dio.h
>

41 
	~<¡dlib.h
>

42 
	~<¡ršg.h
>

43 
	~"¡m32f4xx.h
"

44 
	~"¡m32f4xx_h®.h
"

60 
	#USBD_MAX_NUM_INTERFACES
 1

	)

62 
	#USBD_MAX_NUM_CONFIGURATION
 1

	)

64 
	#USBD_MAX_STR_DESC_SIZ
 512

	)

66 
	#USBD_SUPPORT_USER_STRING
 0

	)

68 
	#USBD_DEBUG_LEVEL
 0

	)

70 
	#USBD_LPM_ENABLED
 0

	)

72 
	#USBD_SELF_POWERED
 1

	)

74 
	#USBD_CDC_INTERVAL
 1000

	)

78 
	#DEVICE_FS
 0

	)

79 
	#DEVICE_HS
 1

	)

86 
	#USBD_m®loc
 
m®loc


	)

87 
	#USBD_ä“
 
ä“


	)

88 
	#USBD_mem£t
 
mem£t


	)

89 
	#USBD_memýy
 
memýy


	)

91 
	#USBD_D–ay
 
HAL_D–ay


	)

95 #ià(
USBD_DEBUG_LEVEL
 > 0)

96 
	#USBD_U¤Log
(...è
	`´štf
(
__VA_ARGS__
);\

97 
	`´štf
("\n");

	)

99 
	#USBD_U¤Log
(...)

	)

103 #ià(
USBD_DEBUG_LEVEL
 > 1)

105 
	#USBD_E¼Log
(...è
	`´štf
("ERROR: ") ;\

106 
	`´štf
(
__VA_ARGS__
);\

107 
	`´štf
("\n");

	)

109 
	#USBD_E¼Log
(...)

	)

113 #ià(
USBD_DEBUG_LEVEL
 > 2)

114 
	#USBD_DbgLog
(...è
	`´štf
("DEBUG : ") ;\

115 
	`´štf
(
__VA_ARGS__
);\

116 
	`´štf
("\n");

	)

118 
	#USBD_DbgLog
(...)

	)

158 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\usbd_desc.h

35 #iâdeà
__USBD_DESC__H__


36 
	#__USBD_DESC__H__


	)

38 #ifdeà
__ýlu¥lus


42 
	~"usbd_def.h
"

78 
USBD_DesütÜsTy³Def
 
FS_Desc
;

90 #ifdeà
__ýlu¥lus


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\utils.h

1 #iâdeà
_UTILS_H


2 
	#_UTILS_H


	)

4 
	~"¡m32f4xx_h®.h
"

6 
š™_cyþe_couÁ”
();

7 
ušt32_t
 
»ad_cyþe_couÁ”
();

8 
d–ay_us
(
ušt32_t
 
time_us
);

9 
d–ay_ms
(
ušt32_t
 
time_ms
);

11 
IÁToUnicode
 (
ušt32_t
 
v®ue
 , 
ušt8_t
 *
pbuf
 , ušt8_ˆ
Ën
);

12 
št16_t
 
com¶2_to_št16
(
ušt16_t
 
w”t
);

13 
št32_t
 
com¶2_to_št24
(
ušt32_t
 
w”t
);

14 
št64_t
 
com¶2_to_št48
(
ušt64_t
 
w”t
);

15 
št16_t
 
by‹s_to_št16
(
ušt8_t
 
by‹_h
, ušt8_ˆ
by‹_l
);

16 
št16_to_by‹s
(
št16_t
 
w”t
, 
ušt8_t
 *
by‹_h
, ušt8_ˆ*
by‹_l
);

17 
št32_t
 
g‘_št_·¿m
(*
s
, 
ušt8_t
 
¡¬t_šdex
);

18 
ušt32_t
 
g‘_hex_·¿m
(*
s
, 
ušt8_t
 
¡¬t_šdex
);

19 
g‘_doubË_·¿m
(*
s
, 
ušt8_t
 
¡¬t_šdex
);

20 
g‘_¡ršg_·¿m
(* 
¤c
, * 
de¡
, 
ušt8_t
 
¡¬t_šdex
);

21 
cÚv”t_äac_št
(
ušt32_t
 
v®
, 
ušt8_t
 
äac_b™s
);

22 
ušt32_to_by‹_¬¿y
(
ušt32_t
 
v®
, 
ušt8_t
 *
ba
);

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\gp22.c

10 
	~"hw_cÚfig.h
"

11 
	~"gp22.h
"

12 
	~"utžs.h
"

13 
	~<m©h.h
>

15 
HAL_StusTy³Def
 
	gh®_¡©us
=0;

17 
ušt32_t
 
	ggp22_cÚfig_bufãr
[
GP22_CONFIG_BUFFER_SIZE
] =

38 
	gR0
 = 1000;

39 
	gCÛff_A
 = 3.9083/1000;

40 
	gCÛff_B
 = -5.775/10000000;

41 
	gR1
 = 0, 
	gR2
 = 0;

42 
	gcÜr_çù
 = 1.0000;

43 
	ggaš_çùÜ
 = 0.99555;

44 
	gma
 = -5.775 / 10000;

45 
	gmb
 = 3.9083;

46 
	gmc
;

49 
ušt8_t
 
	$gp22_£nd_Ýcode8
(
ušt8_t
 
Ýcode
)

51 
	`GP22_CS_LOW
();

52 
h®_¡©us
 = 
	`HAL_SPI_T¿nsm™
(&
hGP22_SPI
, (
ušt8_t
*è&
Ýcode
, 1, 
GP22_SPI_TIMEOUT
);

53 
	`GP22_CS_HIGH
();

55  
h®_¡©us
;

56 
	}
}

58 
ušt8_t
 
	$gp22_»ad_»suÉ_»gi¡”
(
ušt8_t
 
»g_addr
, 
ušt32_t
 *
»g_d©a
)

60 
ušt8_t
 
buf
[5];

61 
ušt8_t
 
tmp
[1];

64 
tmp
[0] = (
ušt8_t
)(0xB0 + (
»g_addr
 & 0x07));

66 
	`GP22_CS_LOW
();

67 
h®_¡©us
 = 
	`HAL_SPI_T¿nsm™Reûive
(&
hGP22_SPI
, 
tmp
, 
buf
, 5, 
GP22_SPI_TIMEOUT
);

68 
	`GP22_CS_HIGH
();

69 *
»g_d©a
 = (((
ušt32_t
)
buf
[4])<<0) + (((uint32_t)buf[3])<<8) + (((uint32_t)buf[2])<<16) + (((uint32_t)buf[1])<<24);

71  
h®_¡©us
;

72 
	}
}

74 
ušt8_t
 
	$gp22_»ad_¡©us_»gi¡”
(
ušt16_t
 *
»g_d©a
)

76 
ušt8_t
 
buf
[3];

77 
ušt8_t
 
tmp
[1];

79 
tmp
[0] = (
ušt8_t
)(0xB4);

81 
	`GP22_CS_LOW
();

82 
h®_¡©us
 = 
	`HAL_SPI_T¿nsm™Reûive
(&
hGP22_SPI
, 
tmp
, 
buf
, 3, 
GP22_SPI_TIMEOUT
);

83 
	`GP22_CS_HIGH
();

84 *
»g_d©a
 = (
buf
[2]<<0) + (buf[1]<<8);

86  
h®_¡©us
;

87 
	}
}

89 
ušt8_t
 
	$gp22_wr™e_cÚfig_»gi¡”
(
ušt8_t
 
»g_addr
, 
ušt32_t
 
»g_d©a
)

91 
ušt8_t
 
tmp
[5];

93 
tmp
[0] = (
ušt8_t
)(0x80 + (
»g_addr
 & 0x07));

94 
tmp
[1] = (
ušt8_t
)(
»g_d©a
>>24);

95 
tmp
[2] = (
ušt8_t
)Ð(
»g_d©a
>>16) & 0xFF );

96 
tmp
[3] = (
ušt8_t
)Ð(
»g_d©a
>>8) & 0xFF );

97 
tmp
[4] = (
ušt8_t
)Ð
»g_d©a
 & 0xFF );

99 
	`GP22_CS_LOW
();

100 
h®_¡©us
 = 
	`HAL_SPI_T¿nsm™
(&
hGP22_SPI
, 
tmp
, 5, 
GP22_SPI_TIMEOUT
);

101 
	`GP22_CS_HIGH
();

103  
h®_¡©us
;

104 
	}
}

106 
ušt8_t
 
	$gp22_wr™e_cÚfigu¿tiÚ
(
ušt32_t
 *
cÚfigu¿tiÚ
, 
ušt8_t
 
size
)

108 
ušt8_t
 
i
 = 0;

109 
ušt8_t
 
»t
 = 0;

111 
»t
 = 
	`gp22_pow”_Ú_»£t
();

112 ià(
»t
>0)

113  
»t
;

114 
	`d–ay_us
(500);

115 
i
 = 0;

116 (
i
 < 
GP22_CONFIG_BUFFER_SIZE
è&& (
»t
 == 0))

118 
»t
 = 
	`gp22_wr™e_cÚfig_»gi¡”
(
i
, 
cÚfigu¿tiÚ
[i]);

119 
i
++;

120 
	`d–ay_us
(100);

123 
i
 = (
ušt8_t
)((
cÚfigu¿tiÚ
[0] >> 20) & 0x03);

124 
gp22_div_þkhs
 = (1 << 
i
);

126  
»t
;

127 
	}
}

129 
ušt8_t
 
	$gp22_¡¬t_tof
()

131  
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_START_TOF
);

132 
	}
}

134 
ušt8_t
 
	$gp22_¡¬t_‹mp
()

136  
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_START_TEMP
);

137 
	}
}

139 
ušt8_t
 
	$gp22_¡¬t_ÿl_»s
()

141  
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_START_CAL_RES
);

142 
	}
}

144 
ušt8_t
 
	$gp22_¡¬t_ÿl_tdc
()

146  
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_START_CAL_TDC
);

147 
	}
}

149 
ušt8_t
 
	$gp22_¡¬t_tof_»¡¬t
()

151 
ušt8_t
 
»t
=0;

153 
»t
 = 
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_START_TOF_RESTART
);

154 ià(
»t
>0)

155  
»t
;

156 
»t
 = 
	`gp22_wa™_fÜ_š‹¼u±
(10000000);

158  
»t
;

159 
	}
}

161 
ušt8_t
 
	$gp22_¡¬t_‹mp_»¡¬t
()

163  
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_START_TEMP_RESTART
);

164 
	}
}

166 
ušt8_t
 
	$gp22_pow”_Ú_»£t
()

168  
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_POWER_ON_RESET
);

169 
	}
}

171 
ušt8_t
 
	$gp22_š™_tdc
()

173 
ušt8_t
 
»t
=0;

174 
»t
 = 
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_INIT_TDC
);

176 ià(
»t
>0)

177  
»t
;

178 
»t
 = 
	`gp22_wa™_fÜ_š‹¼u±
(10000000);

180  
»t
;

181 
	}
}

183 
ušt8_t
 
	$gp22_wr™e_cÚfig_to_“´om
()

185  
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_CONFIG_TO_EEPROM
);

186 
	}
}

188 
ušt8_t
 
	$gp22_Œªsãr_“´om_to_cÚfig
()

190  
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_EEPROM_TO_CONFIG
);

191 
	}
}

193 
ušt8_t
 
	$gp22_com·»_cÚfig_“´om
()

195  
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_COMPARE_CONFIG_EEPROM
);

196 
	}
}

211 
ušt8_t
 
	$gp22_‹¡_communiÿtiÚ
()

213 
ušt8_t
 
by‹1
=0xC5;

214 
ušt8_t
 
by‹2
=0;

215 
ušt32_t
 
‹mp
=0;

217 ià(
	`gp22_wr™e_cÚfig_»gi¡”
(0x01, ( (
ušt32_t
)
by‹1
 )<<24 )!=0)

219 
	`d–ay_ms
(10);

220 ià(
	`gp22_»ad_»suÉ_»gi¡”
(0x05, &
‹mp
)!=0)

222 
by‹2
 = (
ušt8_t
)(
‹mp
>>24);

223 ià(
by‹1
!=
by‹2
)

225 
	`d–ay_ms
(10);

228 
	}
}

230 
ušt8_t
 
	$gp22_»£t
()

232 
ušt8_t
 
»t
 = 0;

234 
	`GP22_RESET_LOW
();

235 
	`d–ay_us
(500);

236 
	`GP22_RESET_HIGH
();

238 
	`d–ay_ms
(100);

239 
»t
 = 
	`gp22_pow”_Ú_»£t
();

240 
	`d–ay_us
(500);

242  
»t
;

243 
	}
}

245 
ušt8_t
 
	$gp22_ÿlib¿‹_þock
()

247 
ušt8_t
 
»t
 = 0;

249 
»t
 = 
	`gp22_¡¬t_ÿl_»s
();

250 ià(
»t
>0)

251  
»t
;

252 
»t
 = 
	`gp22_wa™_fÜ_š‹¼u±
(10000000);

254  
»t
;

255 
	}
}

257 
ušt8_t
 
	$gp22_ÿlib¿‹_tdc
()

259 
ušt8_t
 
»t
 = 0;

261 
»t
 = 
	`gp22_¡¬t_ÿl_tdc
();

262 ià(
»t
>0)

263  
»t
;

264 
»t
 = 
	`gp22_wa™_fÜ_š‹¼u±
(10000000);

266  
»t
;

267 
	}
}

269 
ušt8_t
 
	$gp22_»ad_±1000
(* 
v®
, * 
¹dV®
, 
ušt32_t
* 
»g0‹mp
, ušt32_t* 
»g1‹mp
, ušt32_t* 
»g2‹mp
, ušt32_t* 
»g3‹mp
)

271 
ušt8_t
 
»t
=0;

272 
ušt32_t
 
»s0
=0;

273 
ušt32_t
 
»s1
=0;

274 
ušt32_t
 
»s2
=0;

275 
ušt32_t
 
»s3
=0;

277 
RTD
 = 0;

278 
‹mp
=0;

280 
»t
 = 
	`gp22_£nd_Ýcode8
(
GP22_OPCODE_START_TEMP
);

282 ià(
»t
>0)

283  
»t
;

284 
»t
 = 
	`gp22_wa™_fÜ_š‹¼u±
(10000000);

285 ià(
»t
>0)

286  
»t
;

288 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
GP22_RESULT_REG_0
, &
»s0
);

289 ià(
»t
>0)

290  
»t
;

292 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
GP22_RESULT_REG_1
, &
»s1
);

293 ià(
»t
>0)

294  
»t
;

296 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
GP22_RESULT_REG_2
, &
»s2
);

297 ià(
»t
>0)

298  
»t
;

300 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
GP22_RESULT_REG_3
, &
»s3
);

301 ià(
»t
>0)

302  
»t
;

304 *
»g0‹mp
 = 
»s0
;

305 *
»g1‹mp
 = 
»s1
;

306 *
»g2‹mp
 = 
»s2
;

307 *
»g3‹mp
 = 
»s3
;

309 
RTD
 = 
gaš_çùÜ
*
R0
*()
»s1
/()
»s0
;

311 
mc
 = 
R0
 - 
RTD
;

313 
‹mp
 = ( -
mb
 + 
	`sq¹
Ðmb*mb - 4.0*
ma
*
mc
 ) )/( 2*ma );

314 *
v®
 = 
‹mp
;

317 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\hw_config.c

1 
	~"hw_cÚfig.h
"

3 
HAL_StusTy³Def
 
	gh®_¡©us
;

6 
	$i2c_£Ëù_š™
()

8 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

10 
	`I2C_SELECT_CLK_ENABLE
();

12 
GPIO_In™SŒuù
.
Pš
 = 
I2C_SELECT_PIN
;

13 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

14 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_LOW
;

16 
	`HAL_GPIO_In™
(
I2C_SELECT_PORT
, &
GPIO_In™SŒuù
);

17 
	`SPI_SELECT
();

18 
	}
}

21 
ušt8_t
 
	$gp22_hw_£tup
()

23 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

24 
HAL_SPI_S‹Ty³Def
 
¥i_¡©us
;

28 
GPIO_In™SŒuù
.
Pš
 = 
GP22_INT_PIN
;

29 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

30 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

31 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_HIGH
;

32 
	`HAL_GPIO_In™
(
GP22_INT_PORT
, &
GPIO_In™SŒuù
);

33 
	`GP22_INT_CLK_ENABLE
();

36 
GPIO_In™SŒuù
.
Pš
 = 
GP22_CS_PIN
;

37 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

38 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

39 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FAST
;

40 
	`HAL_GPIO_In™
(
GP22_CS_PORT
, &
GPIO_In™SŒuù
);

41 
	`GP22_CS_CLK_ENABLE
();

42 
	`GP22_CS_HIGH
();

45 
GPIO_In™SŒuù
.
Pš
 = 
GP22_RESET_PIN
;

46 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

47 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

48 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FAST
;

49 
	`HAL_GPIO_In™
(
GP22_RESET_PORT
, &
GPIO_In™SŒuù
);

50 
	`GP22_RESET_CLK_ENABLE
();

51 
	`GP22_RESET_LOW
();

54 
hGP22_SPI
.
In¡ªû
 = 
GP22_SPI
;

55 
hGP22_SPI
.
In™
.
BaudR©eP»sÿËr
 = 
GP22_SPI_PRESCALER
;

56 
hGP22_SPI
.
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

57 
hGP22_SPI
.
In™
.
CLKPha£
 = 
SPI_PHASE_2EDGE
;

58 
hGP22_SPI
.
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_LOW
;

59 
hGP22_SPI
.
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLED
;

60 
hGP22_SPI
.
In™
.
CRCPÞynomŸl
 = 7;

61 
hGP22_SPI
.
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

62 
hGP22_SPI
.
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

63 
hGP22_SPI
.
In™
.
NSS
 = 
SPI_NSS_SOFT
;

64 
hGP22_SPI
.
In™
.
TIMode
 = 
SPI_TIMODE_DISABLED
;

65 
hGP22_SPI
.
In™
.
Mode
 = 
SPI_MODE_MASTER
;

67 
¥i_¡©us
 = 
	`HAL_SPI_G‘S‹
(&
hGP22_SPI
);

68 ià(
¥i_¡©us
 !ð
HAL_SPI_STATE_RESET
)

70 
h®_¡©us
 = 
	`HAL_SPI_DeIn™
(&
hGP22_SPI
);

72 
h®_¡©us
 = 
	`HAL_SPI_In™
(&
hGP22_SPI
);

74  
h®_¡©us
;

75 
	}
}

77 
ušt8_t
 
	$gp22_wa™_fÜ_š‹¼u±
(
ušt32_t
 
timeout
)

88 (
	`GP22_INT_IN
()>0è&& ((--
timeout
)>0));

90  (
timeout
==0);

91 
	}
}

94 
ušt8_t
 
	$gp22_¥i_»cÚfig
(
SPI_HªdËTy³Def
 *
h¥i
)

96 
	`HAL_SPI_DeIn™
(
h¥i
);

98 
h¥i
->
In¡ªû
 = 
GP22_SPI
;

99 
h¥i
->
In™
.
BaudR©eP»sÿËr
 = 
GP22_SPI_PRESCALER
;

100 
h¥i
->
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

101 
h¥i
->
In™
.
CLKPha£
 = 
SPI_PHASE_2EDGE
;

102 
h¥i
->
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_LOW
;

103 
h¥i
->
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLED
;

104 
h¥i
->
In™
.
CRCPÞynomŸl
 = 7;

105 
h¥i
->
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

106 
h¥i
->
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

107 
h¥i
->
In™
.
NSS
 = 
SPI_NSS_SOFT
;

108 
h¥i
->
In™
.
TIMode
 = 
SPI_TIMODE_DISABLED
;

109 
h¥i
->
In™
.
Mode
 = 
SPI_MODE_MASTER
;

111  
	`HAL_SPI_In™
(
h¥i
);

112 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\main.c

34 
	~<¡dlib.h
>

35 
	~<¡dio.h
>

36 
	~"hw_cÚfig.h
"

37 
	~"usb_deviû.h
"

38 
	~"usbd_cdc_if.h
"

39 
	~"gp22.h
"

40 
	~"utžs.h
"

41 
	~<¡dboÞ.h
>

45 
	#MESSMODE_GP22
 0

	)

46 
	#MESSMODE_LVDT
 1

	)

47 
	#FALSE
 0

	)

48 
	#TRUE
 1

	)

55 
TIM_HªdËTy³Def
 
	ghtim
;

57 
HAL_StusTy³Def
 
	gh®_¡©us
;

59 
ušt8_t
 
	gsys_¡©us
;

60 
ušt8_t
 
	g»t
=0;

62 
ušt8_t
 
	ggp22_chªÃl
;

63 
ušt32_t
 
	gªzahl_mw
;

66 
ušt8_t
 
	gav”ageCouÁLVDT
 = 32;

67 
boÞ
 
	gbComProûssšgAùive
 = 
FALSE
;

103 
ušt8_t
 
	gmessung_Ïeuá
=0;

108 
Sy¡emClock_CÚfig
();

109 
E¼Ü_HªdËr
();

116 
ušt8_t
 
	gÿlc_¡d_dev
;

117 
ušt8_t
 
	ggp22_chªÃl
;

119 
ušt8_t
 
	g‹mp_mess
;

120 
ušt8_t
 
	g»suÉ_mask
;

121 
ušt32_t
 
	g»s_¬¿y
[1000];

122 
ušt32_t
 
	g»suÉ
[4];

123 
	g¡d_dev
;

124 
ušt64_t
 
	g»s_sum
;

125 
ušt64_t
 
	gsum_squ¬es
;

126 
	ggp22_‹mp
;

127 
ušt16_t
 
	ggp22_¡©us
;

128 
ušt32_t
 
	ggp22_þock_ÿlib¿tiÚ_v®ue
;

129 
	g±1000_‹mp
;

131 
ušt32_t
 
	g»g0‹m³r
;

132 
ušt32_t
 
	g»g1‹m³r
;

133 
ušt32_t
 
	g»g2‹m³r
;

134 
ušt32_t
 
	g»g3‹m³r
;

135 
ušt32_t
 
	g»g0lvdt
;

136 
ušt32_t
 
	g»g1lvdt
;

137 
ušt32_t
 
	g»g2lvdt
;

138 
ušt32_t
 
	g»g3lvdt
;

140 
	g¹dv
;

142 
ušt8_t
 
	gmessung_Ïeuá
;

143 
ušt8_t
 
	gmess_mode
;

144 vÞ©ž
ušt32_t
 
	gcc
;

145 vÞ©ž
ušt32_t
 
	gcc_´ev
;

146 
ušt32_t
 
	g–­£d_us
;

147 
ušt8_t
 
	g”¡e_messung
;

148 
ušt8_t
 
	gªzahl_d©’blÛcke
;

157 
ušt8_t
 
	$gp22_š™Ÿlize
()

159 
ušt8_t
 
»t
=0;

161 
	`gp22_hw_£tup
();

163 
	`GP22_CS_HIGH
();

164 
	`__HAL_SPI_ENABLE
(&
hGP22_SPI
);

166 
	`gp22_»£t
();

167 
»t
 = 
	`gp22_‹¡_communiÿtiÚ
();

168 ià(
»t
>0)

170 
sys_¡©us
=1;

174 
»t
 = 
	`gp22_pow”_Ú_»£t
();

175 
	`d–ay_us
(500);

176 ià(
»t
>0)

178 
sys_¡©us
=2;

182 
»t
 = 
	`gp22_wr™e_cÚfigu¿tiÚ
(
gp22_cÚfig_bufãr
,
GP22_CONFIG_BUFFER_SIZE
);

183 ià(
»t
>0)

185 
sys_¡©us
=3;

191 
	}
}

195 
ušt8_t
 
	$gp22_»ad_¿w
()

197 
ušt8_t
 
»t
 = 0;

198 
»g0lvdt
 = 0;

199 
»g1lvdt
 = 0;

200 
»g2lvdt
 = 0;

201 
»g3lvdt
 = 0;

203 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
GP22_RESULT_REG_0
, &
»g0lvdt
);

204 ià(
»t
>0)

205  
»t
;

207 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
GP22_RESULT_REG_1
, &
»g1lvdt
);

208 ià(
»t
>0)

209  
»t
;

211 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
GP22_RESULT_REG_2
, &
»g2lvdt
);

212 ià(
»t
>0)

213  
»t
;

215 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
GP22_RESULT_REG_3
, &
»g3lvdt
);

216 ià(
»t
>0)

217  
»t
;

220 
	}
}

225 
ušt8_t
 
	$TDC_Re£tAndCÚfig
()

228 
ušt8_t
 
»t
 = 
	`gp22_»£t
();

229 ià(
»t
 != 0) „et;

232 
»t
 = 
	`gp22_wr™e_cÚfigu¿tiÚ
(
gp22_cÚfig_bufãr
, 
GP22_CONFIG_BUFFER_SIZE
);

233 ià(
»t
 != 0) „et;

236  
	`gp22_ÿlib¿‹_þock
();

237 
	}
}

239 
ušt8_t
 
	$G‘LVDTav”ageV®
(
št32_t
* 
av”ageOfReg
)

241 
ušt8_t
 
»t
 = 0;

242 
ušt8_t
 
couÁV®
 = 0;

243 
ušt32_t
 
ÃwResuÉ
 = 0;

244 
ušt32_t
 
sumResuÉs
 = 0;

245 
ušt32_t
 
v®_u32
;

247 
av”ageCouÁLVDT
 = 
ªzahl_mw
;

249 ià(
av”ageCouÁLVDT
 == 0)‡verageCountLVDT = 1;

252 
»t
 = 
	`gp22_š™_tdc
();

253 iàÐ
»t
 == 0 )

255 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
gp22_»suÉ_»g_Ä
, &
v®_u32
);

256 ià(
»t
 == 0)

258 
sumResuÉs
 +ð
v®_u32
;

259 
couÁV®
++;

262 
	`¥rštf
((*)
vcom_ªsw”
, "Timeout ");

267 }  (
couÁV®
 < 
av”ageCouÁLVDT
è&& (
»t
 == 0) );

269 iàÐ
couÁV®
 !ð0 ) *
av”ageOfReg
 = (
št32_t
)(
sumResuÉs
/countVal);

270 *
av”ageOfReg
 = 0;

272  
»t
;

273 
	}
}

276 
št32_t
 
	$CMD_lvdt_R
()

278 
št32_t
 
»gi¡”Avg
 = 0;

282 ià(
	`G‘LVDTav”ageV®
(&
»gi¡”Avg
) == 0)

287  
»gi¡”Avg
;

292 
	`VCOM_£nd_¡ršg
((*)"Fehler beim Lesen!\r");

295 
	}
}

301 
	$tim”2_š™
()

303 
TIM_ClockCÚfigTy³Def
 
sClockSourûCÚfig
;

305 
htim
.
In¡ªû
 = 
TIM2
;

306 
htim
.
In™
.
P»sÿËr
 = 84;

307 
htim
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

308 
htim
.
In™
.
P”iod
 = 4294967295;

309 
htim
.
In™
.
ClockDivisiÚ
 = 
TIM_CLOCKDIVISION_DIV1
;

310 ià(
	`HAL_TIM_Ba£_In™
(&
htim
è!ð
HAL_OK
)

312 
	`E¼Ü_HªdËr
();

315 
sClockSourûCÚfig
.
ClockSourû
 = 
TIM_CLOCKSOURCE_INTERNAL
;

316 ià(
	`HAL_TIM_CÚfigClockSourû
(&
htim
, &
sClockSourûCÚfig
è!ð
HAL_OK
)

318 
	`E¼Ü_HªdËr
();

320 
	`HAL_TIM_Ba£_S¹
(&
htim
);

321 
	}
}

323 
	$´oûss_vcom_commªd
()

326 
ušt16_t
 
v®_u16
;

327 
ušt32_t
 
v®_u32
;

330 
ušt8_t
 
£nd
;

331 
i
;

333 
ušt8_t
 
v®_u8
;

335 
ušt16_t
 
‹mp
, 
‹mp2
;

336 
ušt8_t
 
m©ch
;

338 
ušt32_t
 
v®32
;

339 
ušt16_t
 
v®16
;

341 
ušt32_t
 
»t
;

342 
s_‹mp
[20];

345 
£nd
 = 0;

346 
»t
 = 0;

351 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "ver") == 0)

353 
	`¥rštf
((*)
vcom_ªsw”
, "Fœmw¬e=GP22_V%d.%d.%d\r", 
VER_MAJ
, 
VER_MIN
, 
VER_BUILD
);

354 
£nd
 = 1;

358 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "board") == 0)

360 
	`¥rštf
((*)
vcom_ªsw”
, "%s\r",
MCU_BOARD
);

361 
£nd
 = 1;

365 ià(
	`¡rcmp
(
vcom_commªd
, "gp22_reset") == 0)

367 
»t
 = 
	`gp22_pow”_Ú_»£t
();

368 ià(
»t
 == 0)

369 
	`¥rštf
(
vcom_ªsw”
, "OK\r");

371 
	`¥rštf
(
vcom_ªsw”
, "GP22„e£ˆçžed: %d\r", 
»t
);

372 
£nd
 = 1;

376 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "mw_pro_reg") == 0)

378 
	`¥rštf
((*)
vcom_ªsw”
, "mw_´o_»g=%d\r", 
ªzahl_mw
);

379 
£nd
 = 1;

384 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, " ") == 0)

386 
»t
 = 
	`gp22_»£t
();

388 ià(
»t
 == 0)

390 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

394 
	`¥rštf
((*)
vcom_ªsw”
, "ERR%d\r", 
»t
);

397 
£nd
 = 1;

402 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_initialize") == 0)

406 
	`gp22_š™Ÿlize
();

408 ià(
sys_¡©us
 == 0)

410 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

414 
	`¥rštf
((*)
vcom_ªsw”
, "ERR%d\r", 
sys_¡©us
);

417 
£nd
 = 1;

422 ià(
	`¡ºcmp
((cÚ¡ *)
vcom_commªd
, "mw_pro_reg=", 11) == 0)

424 
ªzahl_mw
 = (
ušt32_t
)
	`g‘_št_·¿m
((*)
vcom_commªd
, 11);

425 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

427 
£nd
 = 1;

431 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_test") == 0)

433 
»t
 = 
	`gp22_‹¡_communiÿtiÚ
();

435 ià(
»t
 == 0)

437 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

441 
	`¥rštf
((*)
vcom_ªsw”
, "ERR%d\r", 
»t
);

444 
£nd
 = 1;

448 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_start_temp") == 0)

450 
»t
 = 
	`gp22_¡¬t_‹mp
();

451 ià(
»t
 == 0)

452 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

454 
	`¥rštf
((*)
vcom_ªsw”
, "GP22 s¹em°çžed: %d\r", 
»t
);

456 
£nd
 = 1;

460 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_start_tof") == 0)

462 
»t
 = 
	`gp22_¡¬t_tof
();

463 ià(
»t
 == 0)

464 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

466 
	`¥rštf
((*)
vcom_ªsw”
, "GP22 s¹ TOF fažed: %d\r", 
»t
);

468 
£nd
 = 1;

472 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_init_tdc") == 0)

474 
»t
 = 
	`gp22_š™_tdc
();

476 
	`gp22_¡¬t_tof_»¡¬t
();

478 ià(
»t
 == 0)

479 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

481 
	`¥rštf
((*)
vcom_ªsw”
, "GP22 in™ TDC fažed: %d\r", 
»t
);

483 
£nd
 = 1;

487 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_calibrate_clock") == 0)

489 
»t
 = 
	`gp22_ÿlib¿‹_þock
();

490 ià(
»t
 == 0)

491 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

493 
	`¥rštf
((*)
vcom_ªsw”
, "GP22 c®ib¿‹ clock fažed: %d\r", 
»t
);

495 
£nd
 = 1;

499 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_calibrate_tdc") == 0)

501 
»t
 = 
	`gp22_ÿlib¿‹_tdc
();

502 ià(
»t
 == 0)

503 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

505 
	`¥rštf
((*)
vcom_ªsw”
, "GP22 c®ib¿‹døçžed: %d\r", 
»t
);

507 
£nd
 = 1;

511 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_status") == 0)

513 
»t
 = 
	`gp22_»ad_¡©us_»gi¡”
(&
v®_u16
);

514 ià(
»t
 == 0)

515 
	`¥rštf
((*)
vcom_ªsw”
, "GP22-Stus=0x%04X\r", 
v®_u16
);

517 
	`¥rštf
((*)
vcom_ªsw”
, "ERR%d\r", 
»t
);

519 
£nd
 = 1;

523 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_int_status") == 0)

525 
	`¥rštf
((*)
vcom_ªsw”
, "INTN: %d\r", 
	`GP22_INT_IN
());

527 
£nd
 = 1;

532 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_read_config") == 0)

534 
i
 = 0;

535 
»t
 = 0;

536 
i
 = 0; i < 
GP22_CONFIG_BUFFER_SIZE
 - 1; i++)

538 
	`¥rštf
((*)
vcom_ªsw”
, "%08lX ", 
gp22_cÚfig_bufãr
[
i
]);

539 
	`VCOM_£nd_¡ršg
((*)
vcom_ªsw”
);

540 
	`VCOM_þ—r_ªsw”
();

542 
	`d–ay_ms
(10);

544 
	`¥rštf
((*)
vcom_ªsw”
, "%08lX\r", 
gp22_cÚfig_bufãr
[
i
]);

545 
	`VCOM_£nd_¡ršg
((*)
vcom_ªsw”
);

546 
	`VCOM_þ—r_ªsw”
();

548 
£nd
 = 0;

553 if(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "test_com") == 0)

555 
ušt8_t
 
j
;

556 
de¡
[12];

558 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(0, &
v®_u32
);

559 ià(
»t
 == 0)

560 
	`¥rštf
((*)
vcom_ªsw”
, "%lu", 
v®_u32
);

562 
	`¥rštf
((*)
vcom_ªsw”
, "Timeout ");

564 
j
 = 1; j < 4; j++)

566 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
j
, &
v®_u32
);

567 ià(
»t
 == 0)

569 
	`¥rštf
((*)
de¡
, " %lu", 
v®_u32
);

570 
	`¡rÿt
((*)
vcom_ªsw”
, (*)
de¡
);

573 
	`¥rštf
((*)
vcom_ªsw”
, "Timeout ");

575 
	`¡rÿt
((*)
vcom_ªsw”
, (*)"\r");

576 
	`VCOM_£nd_¡ršg
((*)
vcom_ªsw”
);

577 
	`VCOM_þ—r_ªsw”
();

583 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_write_config") == 0)

585 
»t
 = 
	`gp22_wr™e_cÚfigu¿tiÚ
(
gp22_cÚfig_bufãr
, 
GP22_CONFIG_BUFFER_SIZE
);

586 ià(
»t
 == 0)

588 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

592 
	`¥rštf
((*)
vcom_ªsw”
, "ERR%d\r", 
»t
);

595 
£nd
 = 1;

600 ià(
	`¡ºcmp
((cÚ¡ *)
vcom_commªd
, "gp22_config_reg_nr=", 19) == 0)

602 
gp22_cÚfig_»g_Ä
 = 
	`g‘_št_·¿m
((*)
vcom_commªd
, 19);

603 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

605 
£nd
 = 1;

610 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_config_reg_nr") == 0)

612 
	`¥rštf
((*)
vcom_ªsw”
, "gp22_cÚfig_»g_Ä=%d\r", 
gp22_cÚfig_»g_Ä
);

614 
£nd
 = 1;

619 ià(
	`¡ºcmp
((cÚ¡ *)
vcom_commªd
, "gp22_config_reg_data=", 21) == 0)

621 
v®_u32
 = 
	`g‘_hex_·¿m
((*)
vcom_commªd
, 21);

622 
gp22_cÚfig_bufãr
[
gp22_cÚfig_»g_Ä
] = 
v®_u32
;

623 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

625 
£nd
 = 1;

630 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_config_reg_data") == 0)

632 
	`¥rštf
((*)
vcom_ªsw”
, "gp22_»gi¡”%d=%08lX\r", 
gp22_cÚfig_»g_Ä
, 
gp22_cÚfig_bufãr
[gp22_config_reg_nr]);

634 
£nd
 = 1;

638 ià(
	`¡ºcmp
((cÚ¡ *)
vcom_commªd
, "gp22_result_reg_nr=", 19) == 0)

640 
gp22_»suÉ_»g_Ä
 = 
	`g‘_št_·¿m
((*)
vcom_commªd
, 19);

641 
	`¥rštf
((*)
vcom_ªsw”
, "OK\r");

643 
£nd
 = 1;

647 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_result_reg_nr") == 0)

649 
	`¥rštf
((*)
vcom_ªsw”
, "gp22_»suÉ_»g_Ä=%d\r", 
gp22_»suÉ_»g_Ä
);

651 
£nd
 = 1;

655 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_result_reg_data") == 0)

657 
»t
 = 0;

658 
i
 = 0; i < 
ªzahl_mw
 - 1; i++)

660 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
gp22_»suÉ_»g_Ä
, &
v®_u32
);

661 ià(
»t
 == 0)

662 
	`¥rštf
((*)
vcom_ªsw”
, "Reg=%08lX ", 
v®_u32
);

664 
	`¥rštf
((*)
vcom_ªsw”
, "Timeout ");

665 
	`VCOM_£nd_¡ršg
((*)
vcom_ªsw”
);

666 
	`VCOM_þ—r_ªsw”
();

667 
	`d–ay_us
(500);

669 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
gp22_»suÉ_»g_Ä
, &
v®_u32
);

670 ià(
»t
 == 0)

671 
	`¥rštf
((*)
vcom_ªsw”
, "Reg=%08lX\r", 
v®_u32
);

673 
	`¥rštf
((*)
vcom_ªsw”
, "Timeout\r");

674 
	`VCOM_£nd_¡ršg
((*)
vcom_ªsw”
);

675 
	`VCOM_þ—r_ªsw”
();

677 
£nd
 = 0;

681 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_results") == 0)

684 
»t
 = 0;

685 
ušt8_t
 
j
;

686 
de¡
[12];

689 
	`gp22_š™_tdc
();

691 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(0, &
v®_u32
);

692 ià(
»t
 == 0)

693 
	`¥rštf
((*)
vcom_ªsw”
, "%lu", 
v®_u32
);

695 
	`¥rštf
((*)
vcom_ªsw”
, "Timeout ");

698 
j
 = 1; j < 4; j++)

700 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
j
, &
v®_u32
);

701 ià(
»t
 == 0)

703 
	`¥rštf
((*)
de¡
, " %lu", 
v®_u32
);

704 
	`¡rÿt
((*)
vcom_ªsw”
, (*)
de¡
);

707 
	`¥rštf
((*)
vcom_ªsw”
, "Timeout ");

710 
	`¡rÿt
((*)
vcom_ªsw”
, (*)"\r");

711 
	`VCOM_£nd_¡ršg
((*)
vcom_ªsw”
);

712 
	`VCOM_þ—r_ªsw”
();

716 ià(
	`¡rcmp
(
vcom_commªd
, "gp22_mess") == 0)

718 
i
 = 0;

719 
”r
=0;

720 
»t
 = 0;

721 
messung_Ïeuá
=1;

722 
cc_´ev
 = 
cc
;

723 
cc
 = 
	`»ad_cyþe_couÁ”
();

724 
–­£d_us
 = (
cc
-
cc_´ev
)/72;

727 
	`gp22_š™_tdc
();

729 
i
 = 0; i < 4; i++)

731 ià(
»suÉ_mask
 & (1<<
i
))

733 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
i
, &
v®32
);

734 ià(
»t
==0)

735 
»suÉ
[
i
] = 
v®32
;

736 
”r
 +ð
»t
;

740 
»t
 = 
	`gp22_»ad_¡©us_»gi¡”
(&
v®16
);

741 ià(
»t
 == 0)

742 
gp22_¡©us
 = 
v®16
;

743 
”r
 +ð
»t
;

746 ià(
”r
==0)

748 
i
=0; i<4; i++)

750 ià(
»suÉ_mask
 & (1<<
i
))

752 
	`¥rštf
(
vcom_ªsw”
, "%s%lu ", vcom_ªsw”,
»suÉ
[
i
]);

755 
	`¥rštf
(
vcom_ªsw”
, "%s%u\r", vcom_ªsw”,
gp22_¡©us
);

759 
	`¥rštf
(
vcom_ªsw”
, "Timeout ");

761 
£nd
 = 1;

765 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
, "gp22_read_pt1000") == 0)

767 
ušt32_t
 
»g0v
, 
»g1v
;

768 
¹dv
;

770 
»t
 = 
	`gp22_»ad_±1000
(&
±1000_‹mp
, &
¹dv
, &
»g0‹m³r
, &
»g1‹m³r
, &
»g2‹m³r
, &
»g3‹m³r
);

771 ià(
»t
 == 0)

772 
	`¥rštf
((*)
vcom_ªsw”
, "Tem´g0-3: %X %X %X %X\r", 
»g0‹m³r
, 
»g1‹m³r
, 
»g2‹m³r
, 
»g3‹m³r
);

775 
	`¥rštf
((*)
vcom_ªsw”
, "E¼:%d\r", 
»t
);

777 
£nd
 = 1;

781 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
,"gp22_pt1000_ON")==0)

783 
‹mp_mess
=1;

784 
	`¥rštf
(
vcom_ªsw”
, "OK\r");

785 
£nd
=1;

789 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
,"gp22_pt1000_OFF")==0)

791 
‹mp_mess
=0;

792 
	`¥rštf
(
vcom_ªsw”
, "OK\r");

793 
£nd
=1;

797 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
,"gp22_start")==0)

799 
messung_Ïeuá
=1;

800 
	`¥rštf
(
vcom_ªsw”
, "OK\r");

801 
£nd
=0;

805 ià(
	`¡rcmp
((cÚ¡ *)
vcom_commªd
,"gp22_stop")==0)

807 
messung_Ïeuá
=0;

808 
	`¥rštf
(
vcom_ªsw”
, "OK\r");

809 
£nd
=0;

814 ià(
	`¡rcmp
(
vcom_commªd
, "mess_mode") == 0)

816 
	`¥rštf
(
vcom_ªsw”
, "mess_mode=%d\r", 
mess_mode
);

817 
£nd
 = 1;

822 ià(
	`¡ºcmp
(
vcom_commªd
, "mess_mode=", 10) == 0)

824 
mess_mode
 = 
	`g‘_št_·¿m
(
vcom_commªd
, 10);

825 
	`¥rštf
(
vcom_ªsw”
, "OK\r");

826 
£nd
 = 1;

830 iàÐ
	`¡¾’
((cÚ¡ *)
vcom_commªd
) > 0 )

832 
	`¥rštf
((*)
vcom_ªsw”
, "unbekªÁ” Beãhl: %s\r", 
vcom_commªd
);

833 
£nd
 = 1;

844 
	`VCOM_þ—r_commªd
();

846 ià(
£nd
 == 1)

848 
	`VCOM_£nd_¡ršg
((*)
vcom_ªsw”
);

849 
	`VCOM_þ—r_ªsw”
();

853 
	}
}

895 
	$maš
()

898 
ªzahl_mw
 = 1;

900 
de¡
[12];

901 
»t
 = 0;

902 
”r
 = 0;

903 
j
=0;

904 
i
 = 0;

905 
ušt32_t
 
v®32
 = 0;

906 
ušt16_t
 
v®16
 = 0;

907 
ušt32_t
 
blockz«hËr
=0;

908 
sys_¡©us
 = 0;

909 
ÿlc_¡d_dev
 = 1;

910 
ªzahl_mw
 = 1;

911 
‹mp_mess
 = 0;

912 
gp22_»suÉ_»g_Ä
 = 0;

914 
i
=0; i<4; i++)

916 
»suÉ
[
i
]=0;

919 
»suÉ_mask
 = 1;

923 
	`HAL_In™
();

926 
	`Sy¡emClock_CÚfig
();

927 
	`š™_cyþe_couÁ”
();

928 
	`tim”2_š™
();

931 
	`i2c_£Ëù_š™
();

932 
	`SPI_SELECT
();

933 
	`HAL_D–ay
(500);

935 
	`MX_USB_DEVICE_In™
();

937 
	`VCOM_š™
();

939 
	`gp22_š™Ÿlize
();

944 
	`HAL_D–ay
(10);

949 ià(
vcom_d©a_avažabË
 == 1)

951 ià(
vcom_Œªsãr_mode
 =ð
VCOM_RX_COMMAND_MODE
)

952 
	`´oûss_vcom_commªd
();

953 
vcom_d©a_avažabË
 = 0;

956 ià(
messung_Ïeuá
==1)

958 ià(
”¡e_messung
==1)

960 
cc_´ev
 = 
	`»ad_cyþe_couÁ”
();

961 
cc
 = 
cc_´ev
;

962 
”¡e_messung
=0;

963 
blockz«hËr
=0;

967 
cc_´ev
 = 
cc
;

968 
cc
 = 
	`»ad_cyþe_couÁ”
();

969 
blockz«hËr
++;

972 
–­£d_us
 = (
cc
-
cc_´ev
)/72;

974 ià(
mess_mode
==
MESSMODE_GP22
)

977 
	`gp22_š™_tdc
();

979 
i
 = 0; i < 4; i++)

981 ià(
»suÉ_mask
 & (1<<
i
))

983 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
i
, &
v®32
);

984 ià(
»t
==0)

985 
»suÉ
[
i
] = 
v®32
;

986 
”r
 +ð
»t
;

991 
»t
 = 
	`gp22_»ad_¡©us_»gi¡”
(&
v®16
);

992 ià(
»t
 == 0)

993 
gp22_¡©us
 = 
v®16
;

994 
”r
 +ð
»t
;

997 ià(
”r
==0)

999 
	`¥rštf
(
vcom_ªsw”
, "%lu ",
–­£d_us
);

1000 
i
=0; i<4; i++)

1002 ià(
»suÉ_mask
 & (1<<
i
))

1004 
	`¥rštf
(
vcom_ªsw”
, "%s%lu ", vcom_ªsw”,
»suÉ
[
i
]);

1010 
	`¥rštf
(
vcom_ªsw”
, "Timeout ");

1012 
	`VCOM_£nd_¡ršg
(
vcom_ªsw”
);

1013 
	`d–ay_ms
(200);

1016 ià(
mess_mode
==
MESSMODE_LVDT
)

1018 ià(
ªzahl_mw
<=0)

1019 
ªzahl_mw
=1;

1020 ià(
ªzahl_mw
>1000)

1021 
ªzahl_mw
=1000;

1023 
»s_sum
=0;

1024 
i
=0; i<
ªzahl_mw
; i++)

1027 
	`gp22_š™_tdc
();

1029 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(0, &
v®32
);

1030 
»s_¬¿y
[
i
]=
v®32
;

1031 
»s_sum
 +ð
v®32
;

1032 
”r
 +ð
»t
;

1035 
»t
 = 
	`gp22_»ad_¿w
();

1037 ià(
”r
==0)

1039 
»suÉ
[0] = (
ušt32_t
)(
»s_sum
/
ªzahl_mw
);

1040 ià(
ÿlc_¡d_dev
>0)

1043 
sum_squ¬es
=0;

1044 
i
=0; i<
ªzahl_mw
; i++)

1046 
sum_squ¬es
 +ð(
»s_¬¿y
[
i
]-
»suÉ
[0])*(res_array[i]-result[0]);

1048 
¡d_dev
 = 
	`sq¹
(()
sum_squ¬es
/
ªzahl_mw
);

1052 
”r
 +ð
»t
;

1055 
»t
 = 
	`gp22_»ad_¡©us_»gi¡”
(&
v®16
);

1056 ià(
»t
 == 0)

1057 
gp22_¡©us
 = 
v®16
;

1058 
”r
 +ð
»t
;

1060 ià(
‹mp_mess
)

1063 
»t
=
	`gp22_»ad_±1000
(&
±1000_‹mp
, &
¹dv
, &
»g0‹m³r
, &
»g1‹m³r
, &
»g2‹m³r
, &
»g3‹m³r
);

1064 
”r
 +ð
»t
;

1067 ià(
”r
==0)

1069 
	`¥rštf
(
vcom_ªsw”
, "%lu ",
–­£d_us
);

1071 
	`¥rštf
(
vcom_ªsw”
, "%s%lu %lu %lu %lu %lu ", vcom_ªsw”,
»suÉ
[0],
»g0lvdt
,
»g1lvdt
,
»g2lvdt
,
»g3lvdt
);

1072 ià(
‹mp_mess
)

1073 
	`¥rštf
(
vcom_ªsw”
, "%s%.2à%lu %lu %lu %lu ", vcom_ªsw”,
gp22_‹mp
,
»g0‹m³r
,
»g1‹m³r
,
»g2‹m³r
,
»g3‹m³r
);

1074 ià(
ÿlc_¡d_dev
)

1075 
	`¥rštf
(
vcom_ªsw”
, "%s%u ", vcom_ªsw”,(
ušt32_t
)
¡d_dev
);

1076 
	`¥rštf
(
vcom_ªsw”
, "%s%u\r", vcom_ªsw”,
gp22_¡©us
);

1080 
	`¥rštf
(
vcom_ªsw”
, "Timeout\r");

1082 
	`VCOM_£nd_¡ršg
(
vcom_ªsw”
);

1083 
	`d–ay_ms
(200);

1086 if(
mess_mode
==2)

1089 
	`gp22_š™_tdc
();

1091 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(0, &
v®32
);

1092 ià(
»t
 == 0)

1093 
	`¥rštf
((*)
vcom_ªsw”
, "%lu", 
v®32
);

1095 
	`¥rštf
((*)
vcom_ªsw”
, "Timeout ");

1097 
»t
 = 
	`gp22_»ad_¡©us_»gi¡”
((
ušt16_t
*)&
v®32
);

1098 ià(
»t
 == 0)

1099 
gp22_¡©us
 = 
v®32
;

1100 
”r
 +ð
»t
;

1102 
j
 = 1; j < 4; j++)

1104 
»t
 = 
	`gp22_»ad_»suÉ_»gi¡”
(
j
, &
v®32
);

1105 ià(
»t
 == 0)

1107 
	`¥rštf
((*)
de¡
, " %lu", 
v®32
);

1108 
	`¡rÿt
((*)
vcom_ªsw”
, (*)
de¡
);

1111 
	`¥rštf
((*)
vcom_ªsw”
, "Timeout ");

1114 
	`¡rÿt
((*)
vcom_ªsw”
, (*)"\r");

1115 
	`VCOM_£nd_¡ršg
((*)
vcom_ªsw”
);

1116 
	`VCOM_þ—r_ªsw”
();

1118 
	`d–ay_ms
(200);

1121 if(
mess_mode
==3)

1125 
	`¥rštf
((*)
vcom_ªsw”
, "%lu", 
	`CMD_lvdt_R
());

1126 
	`VCOM_£nd_¡ršg
((*)
vcom_ªsw”
);

1127 
	`VCOM_þ—r_ªsw”
();

1129 
	`d–ay_ms
(100);

1137 
	}
}

1141 
	$Sy¡emClock_CÚfig
()

1144 
RCC_OscIn™Ty³Def
 
RCC_OscIn™SŒuù
;

1145 
RCC_ClkIn™Ty³Def
 
RCC_ClkIn™SŒuù
;

1147 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1149 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
PWR_REGULATOR_VOLTAGE_SCALE1
);

1151 
RCC_OscIn™SŒuù
.
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
;

1152 
RCC_OscIn™SŒuù
.
HSES‹
 = 
RCC_HSE_ON
;

1153 
RCC_OscIn™SŒuù
.
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

1154 
RCC_OscIn™SŒuù
.
PLL
.
PLLSourû
 = 
RCC_PLLSOURCE_HSE
;

1155 
RCC_OscIn™SŒuù
.
PLL
.
PLLM
 = 8;

1156 
RCC_OscIn™SŒuù
.
PLL
.
PLLN
 = 336;

1157 
RCC_OscIn™SŒuù
.
PLL
.
PLLP
 = 
RCC_PLLP_DIV2
;

1158 
RCC_OscIn™SŒuù
.
PLL
.
PLLQ
 = 7;

1159 ià(
	`HAL_RCC_OscCÚfig
(&
RCC_OscIn™SŒuù
è!ð
HAL_OK
)

1161 
	`E¼Ü_HªdËr
();

1164 
RCC_ClkIn™SŒuù
.
ClockTy³
 = 
RCC_CLOCKTYPE_HCLK
|
RCC_CLOCKTYPE_SYSCLK


1165 |
RCC_CLOCKTYPE_PCLK1
|
RCC_CLOCKTYPE_PCLK2
;

1166 
RCC_ClkIn™SŒuù
.
SYSCLKSourû
 = 
RCC_SYSCLKSOURCE_PLLCLK
;

1167 
RCC_ClkIn™SŒuù
.
AHBCLKDivid”
 = 
RCC_SYSCLK_DIV1
;

1168 
RCC_ClkIn™SŒuù
.
APB1CLKDivid”
 = 
RCC_HCLK_DIV4
;

1169 
RCC_ClkIn™SŒuù
.
APB2CLKDivid”
 = 
RCC_HCLK_DIV2
;

1170 ià(
	`HAL_RCC_ClockCÚfig
(&
RCC_ClkIn™SŒuù
, 
FLASH_LATENCY_5
è!ð
HAL_OK
)

1172 
	`E¼Ü_HªdËr
();

1175 
	`HAL_SYSTICK_CÚfig
(
	`HAL_RCC_G‘HCLKF»q
()/1000);

1177 
	`HAL_SYSTICK_CLKSourûCÚfig
(
SYSTICK_CLKSOURCE_HCLK
);

1180 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

1181 
	}
}

1192 
	$E¼Ü_HªdËr
()

1200 
	}
}

1202 #ifdeà
USE_FULL_ASSERT


1211 
	$as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
)

1218 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\stm32f4xx_hal_msp.c

35 
	~"¡m32f4xx_h®.h
"

37 
E¼Ü_HªdËr
();

45 
	$HAL_M¥In™
()

51 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

55 
	`HAL_NVIC_S‘PriÜ™y
(
MemÜyMªagem’t_IRQn
, 0, 0);

57 
	`HAL_NVIC_S‘PriÜ™y
(
BusFauÉ_IRQn
, 0, 0);

59 
	`HAL_NVIC_S‘PriÜ™y
(
U§geFauÉ_IRQn
, 0, 0);

61 
	`HAL_NVIC_S‘PriÜ™y
(
SVC®l_IRQn
, 0, 0);

63 
	`HAL_NVIC_S‘PriÜ™y
(
DebugMÚ™Ü_IRQn
, 0, 0);

65 
	`HAL_NVIC_S‘PriÜ™y
(
P’dSV_IRQn
, 0, 0);

67 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

72 
	}
}

74 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
* 
hi2c
)

77 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

78 if(
hi2c
->
In¡ªû
==
I2C1
)

81 
	`__HAL_RCC_GPIOB_CLK_ENABLE
();

88 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_6
|
GPIO_PIN_7
;

89 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_OD
;

90 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

91 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

92 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF4_I2C1
;

93 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

97 
	`__HAL_RCC_I2C1_CLK_ENABLE
();

100 if(
hi2c
->
In¡ªû
==
I2C2
)

103 
	`__HAL_RCC_GPIOB_CLK_ENABLE
();

111 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_10
|
GPIO_PIN_11
;

112 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_OD
;

113 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

114 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

115 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF4_I2C2
;

116 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

119 
	`__HAL_RCC_I2C2_CLK_ENABLE
();

123 
	}
}

125 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
* 
hi2c
)

128 if(
hi2c
->
In¡ªû
==
I2C1
)

134 
	`__HAL_RCC_I2C1_CLK_DISABLE
();

140 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_6
|
GPIO_PIN_7
);

146 if(
hi2c
->
In¡ªû
==
I2C2
)

152 
	`__HAL_RCC_I2C2_CLK_DISABLE
();

158 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_10
|
GPIO_PIN_11
);

165 
	}
}

167 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
* 
h¥i
)

170 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

171 if(
h¥i
->
In¡ªû
==
SPI1
)

177 
	`__HAL_RCC_SPI1_CLK_ENABLE
();

184 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_5
|
GPIO_PIN_6
|
GPIO_PIN_7
;

185 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

186 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

187 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

188 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF5_SPI1
;

189 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

195 if(
h¥i
->
In¡ªû
==
SPI2
)

201 
	`__HAL_RCC_SPI2_CLK_ENABLE
();

208 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_3
;

209 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

210 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

211 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

212 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF5_SPI2
;

213 
	`HAL_GPIO_In™
(
GPIOC
, &
GPIO_In™SŒuù
);

215 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_13
|
GPIO_PIN_14
;

216 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

217 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

218 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

219 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF5_SPI2
;

220 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

227 
	}
}

229 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
* 
h¥i
)

232 if(
h¥i
->
In¡ªû
==
SPI1
)

238 
	`__HAL_RCC_SPI1_CLK_DISABLE
();

245 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_5
|
GPIO_PIN_6
|
GPIO_PIN_7
);

251 if(
h¥i
->
In¡ªû
==
SPI2
)

257 
	`__HAL_RCC_SPI2_CLK_DISABLE
();

264 
	`HAL_GPIO_DeIn™
(
GPIOC
, 
GPIO_PIN_3
);

266 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_13
|
GPIO_PIN_14
);

273 
	}
}

275 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
* 
hu¬t
)

277 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

278 if(
hu¬t
->
In¡ªû
==
USART1
)

284 
	`__USART1_CLK_ENABLE
();

290 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_9
|
GPIO_PIN_10
;

291 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

292 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

293 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FAST
;

294 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF7_USART1
;

295 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

303 if(
hu¬t
->
In¡ªû
==
USART2
)

309 
	`__USART2_CLK_ENABLE
();

315 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_2
|
GPIO_PIN_3
;

316 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

317 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

318 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FAST
;

319 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF7_USART2
;

320 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

328 
	}
}

330 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
* 
hu¬t
)

333 if(
hu¬t
->
In¡ªû
==
USART1
)

339 
	`__USART1_CLK_DISABLE
();

345 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_9
|
GPIO_PIN_10
);

353 if(
hu¬t
->
In¡ªû
==
USART2
)

359 
	`__USART2_CLK_DISABLE
();

365 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_2
|
GPIO_PIN_3
);

372 
	}
}

374 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
* 
htim_ba£
)

377 if(
htim_ba£
->
In¡ªû
==
TIM2
)

383 
	`__HAL_RCC_TIM2_CLK_ENABLE
();

389 
	}
}

391 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
* 
htim_ba£
)

394 if(
htim_ba£
->
In¡ªû
==
TIM2
)

400 
	`__HAL_RCC_TIM2_CLK_DISABLE
();

406 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\stm32f4xx_it.c

34 
	~"¡m32f4xx_h®.h
"

35 
	~"¡m32f4xx.h
"

36 
	~"¡m32f4xx_™.h
"

37 
	~"hw_cÚfig.h
"

44 
PCD_HªdËTy³Def
 
hpcd_USB_OTG_FS
;

53 
	$NMI_HªdËr
()

61 
	}
}

66 
	$H¬dFauÉ_HªdËr
()

77 
	}
}

82 
	$MemMªage_HªdËr
()

93 
	}
}

98 
	$BusFauÉ_HªdËr
()

109 
	}
}

114 
	$U§geFauÉ_HªdËr
()

125 
	}
}

130 
	$SVC_HªdËr
()

138 
	}
}

143 
	$DebugMÚ_HªdËr
()

151 
	}
}

156 
	$P’dSV_HªdËr
()

164 
	}
}

169 
	$SysTick_HªdËr
()

174 
	`HAL_IncTick
();

175 
	`HAL_SYSTICK_IRQHªdËr
();

177 ià(
sy¡ick_timeout_ms
>0)

178 
sy¡ick_timeout_ms
--;

180 
	}
}

192 
	$OTG_FS_IRQHªdËr
()

197 
	`HAL_PCD_IRQHªdËr
(&
hpcd_USB_OTG_FS
);

201 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\system_stm32f4xx.c

67 
	~"¡m32f4xx.h
"

69 #ià!
defšed
 (
HSE_VALUE
)

70 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

73 #ià!
defšed
 (
HSI_VALUE
)

74 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

95 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)\

96 || 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

97 || 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| 
	$defšed
(
STM32F412Vx
)

100 
STM32F412Zx
 || 
STM32F412Vx
 */

102 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

103 || 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

106 
STM32F479xx
 */

111 
	#VECT_TAB_OFFSET
 0x00

	)

138 
ušt32_t
 
Sy¡emCÜeClock
 = 16000000;

139 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9
	}
};

140 cÚ¡ 
ušt8_t
 
	gAPBP»scTabË
[8] = {0, 0, 0, 0, 1, 2, 3, 4};

149 #ià
defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

150 
Sy¡emIn™_ExtMemCŽ
();

168 
	$Sy¡emIn™
()

171 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

172 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

176 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

179 
RCC
->
CFGR
 = 0x00000000;

182 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

185 
RCC
->
PLLCFGR
 = 0x24003010;

188 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

191 
RCC
->
CIR
 = 0x00000000;

193 #ià
	`defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

194 
	`Sy¡emIn™_ExtMemCŽ
();

198 #ifdeà
VECT_TAB_SRAM


199 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

201 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

203 
	}
}

241 
	$Sy¡emCÜeClockUpd©e
()

243 
ušt32_t
 
tmp
 = 0, 
¶lvco
 = 0, 
¶Í
 = 2, 
¶lsourû
 = 0, 
¶lm
 = 2;

246 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

248 
tmp
)

251 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

254 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

261 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

262 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

264 ià(
¶lsourû
 != 0)

267 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

272 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

275 
¶Í
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

276 
Sy¡emCÜeClock
 = 
¶lvco
/
¶Í
;

279 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

284 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

286 
Sy¡emCÜeClock
 >>ð
tmp
;

287 
	}
}

289 #ià
defšed
 (
DATA_IN_ExtSRAM
è&& defšed (
DATA_IN_ExtSDRAM
)

290 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

291 || 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

300 
	$Sy¡emIn™_ExtMemCŽ
()

302 
__IO
 
ušt32_t
 
tmp
 = 0x00;

304 
ušt32_t
 
tm´eg
 = 0, 
timeout
 = 0xFFFF;

305 
__IO
 
ušt32_t
 
šdex
;

308 
RCC
->
AHB1ENR
 |= 0x000001F8;

311 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);

314 
GPIOD
->
AFR
[0] = 0x00CCC0CC;

315 
GPIOD
->
AFR
[1] = 0xCCCCCCCC;

317 
GPIOD
->
MODER
 = 0xAAAA0A8A;

319 
GPIOD
->
OSPEEDR
 = 0xFFFF0FCF;

321 
GPIOD
->
OTYPER
 = 0x00000000;

323 
GPIOD
->
PUPDR
 = 0x00000000;

326 
GPIOE
->
AFR
[0] = 0xC00CC0CC;

327 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

329 
GPIOE
->
MODER
 = 0xAAAA828A;

331 
GPIOE
->
OSPEEDR
 = 0xFFFFC3CF;

333 
GPIOE
->
OTYPER
 = 0x00000000;

335 
GPIOE
->
PUPDR
 = 0x00000000;

338 
GPIOF
->
AFR
[0] = 0xCCCCCCCC;

339 
GPIOF
->
AFR
[1] = 0xCCCCCCCC;

341 
GPIOF
->
MODER
 = 0xAA800AAA;

343 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

345 
GPIOF
->
OTYPER
 = 0x00000000;

347 
GPIOF
->
PUPDR
 = 0x00000000;

350 
GPIOG
->
AFR
[0] = 0xCCCCCCCC;

351 
GPIOG
->
AFR
[1] = 0xCCCCCCCC;

353 
GPIOG
->
MODER
 = 0xAAAAAAAA;

355 
GPIOG
->
OSPEEDR
 = 0xAAAAAAAA;

357 
GPIOG
->
OTYPER
 = 0x00000000;

359 
GPIOG
->
PUPDR
 = 0x00000000;

362 
GPIOH
->
AFR
[0] = 0x00C0CC00;

363 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

365 
GPIOH
->
MODER
 = 0xAAAA08A0;

367 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

369 
GPIOH
->
OTYPER
 = 0x00000000;

371 
GPIOH
->
PUPDR
 = 0x00000000;

374 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

375 
GPIOI
->
AFR
[1] = 0x00000CC0;

377 
GPIOI
->
MODER
 = 0x0028AAAA;

379 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

381 
GPIOI
->
OTYPER
 = 0x00000000;

383 
GPIOI
->
PUPDR
 = 0x00000000;

387 
RCC
->
AHB3ENR
 |= 0x00000001;

389 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

391 
FMC_Bªk5_6
->
SDCR
[0] = 0x000019E4;

392 
FMC_Bªk5_6
->
SDTR
[0] = 0x01115351;

396 
FMC_Bªk5_6
->
SDCMR
 = 0x00000011;

397 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

398 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

400 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

404 
šdex
 = 0; index<1000; index++);

407 
FMC_Bªk5_6
->
SDCMR
 = 0x00000012;

408 
timeout
 = 0xFFFF;

409 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

411 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

415 
FMC_Bªk5_6
->
SDCMR
 = 0x00000073;

416 
timeout
 = 0xFFFF;

417 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

419 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

423 
FMC_Bªk5_6
->
SDCMR
 = 0x00046014;

424 
timeout
 = 0xFFFF;

425 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

427 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

431 
tm´eg
 = 
FMC_Bªk5_6
->
SDRTR
;

432 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000027C<<1));

435 
tm´eg
 = 
FMC_Bªk5_6
->
SDCR
[0];

436 
FMC_Bªk5_6
->
SDCR
[0] = (
tm´eg
 & 0xFFFFFDFF);

438 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

440 
FMC_Bªk1
->
BTCR
[2] = 0x00001011;

441 
FMC_Bªk1
->
BTCR
[3] = 0x00000201;

442 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

444 #ià
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

446 
FMC_Bªk1
->
BTCR
[2] = 0x00001091;

447 
FMC_Bªk1
->
BTCR
[3] = 0x00110212;

448 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

451 ()(
tmp
);

452 
	}
}

454 #–ià
defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

463 
	$Sy¡emIn™_ExtMemCŽ
()

465 
__IO
 
ušt32_t
 
tmp
 = 0x00;

466 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

467 || 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

468 #ià
	`defšed
 (
DATA_IN_ExtSDRAM
)

469 
ušt32_t
 
tm´eg
 = 0, 
timeout
 = 0xFFFF;

470 
__IO
 
ušt32_t
 
šdex
;

472 #ià
	`defšed
(
STM32F446xx
)

475 
RCC
->
AHB1ENR
 |= 0x0000007D;

479 
RCC
->
AHB1ENR
 |= 0x000001F8;

482 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);

484 #ià
	`defšed
(
STM32F446xx
)

486 
GPIOA
->
AFR
[0] |= 0xC0000000;

487 
GPIOA
->
AFR
[1] |= 0x00000000;

489 
GPIOA
->
MODER
 |= 0x00008000;

491 
GPIOA
->
OSPEEDR
 |= 0x00008000;

493 
GPIOA
->
OTYPER
 |= 0x00000000;

495 
GPIOA
->
PUPDR
 |= 0x00000000;

498 
GPIOC
->
AFR
[0] |= 0x00CC0000;

499 
GPIOC
->
AFR
[1] |= 0x00000000;

501 
GPIOC
->
MODER
 |= 0x00000A00;

503 
GPIOC
->
OSPEEDR
 |= 0x00000A00;

505 
GPIOC
->
OTYPER
 |= 0x00000000;

507 
GPIOC
->
PUPDR
 |= 0x00000000;

511 
GPIOD
->
AFR
[0] = 0x000000CC;

512 
GPIOD
->
AFR
[1] = 0xCC000CCC;

514 
GPIOD
->
MODER
 = 0xA02A000A;

516 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

518 
GPIOD
->
OTYPER
 = 0x00000000;

520 
GPIOD
->
PUPDR
 = 0x00000000;

523 
GPIOE
->
AFR
[0] = 0xC00000CC;

524 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

526 
GPIOE
->
MODER
 = 0xAAAA800A;

528 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

530 
GPIOE
->
OTYPER
 = 0x00000000;

532 
GPIOE
->
PUPDR
 = 0x00000000;

535 
GPIOF
->
AFR
[0] = 0xCCCCCCCC;

536 
GPIOF
->
AFR
[1] = 0xCCCCCCCC;

538 
GPIOF
->
MODER
 = 0xAA800AAA;

540 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

542 
GPIOF
->
OTYPER
 = 0x00000000;

544 
GPIOF
->
PUPDR
 = 0x00000000;

547 
GPIOG
->
AFR
[0] = 0xCCCCCCCC;

548 
GPIOG
->
AFR
[1] = 0xCCCCCCCC;

550 
GPIOG
->
MODER
 = 0xAAAAAAAA;

552 
GPIOG
->
OSPEEDR
 = 0xAAAAAAAA;

554 
GPIOG
->
OTYPER
 = 0x00000000;

556 
GPIOG
->
PUPDR
 = 0x00000000;

558 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

559 || 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

561 
GPIOH
->
AFR
[0] = 0x00C0CC00;

562 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

564 
GPIOH
->
MODER
 = 0xAAAA08A0;

566 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

568 
GPIOH
->
OTYPER
 = 0x00000000;

570 
GPIOH
->
PUPDR
 = 0x00000000;

573 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

574 
GPIOI
->
AFR
[1] = 0x00000CC0;

576 
GPIOI
->
MODER
 = 0x0028AAAA;

578 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

580 
GPIOI
->
OTYPER
 = 0x00000000;

582 
GPIOI
->
PUPDR
 = 0x00000000;

587 
RCC
->
AHB3ENR
 |= 0x00000001;

589 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

592 #ià
	`defšed
(
STM32F446xx
)

593 
FMC_Bªk5_6
->
SDCR
[0] = 0x00001954;

595 
FMC_Bªk5_6
->
SDCR
[0] = 0x000019E4;

597 
FMC_Bªk5_6
->
SDTR
[0] = 0x01115351;

601 
FMC_Bªk5_6
->
SDCMR
 = 0x00000011;

602 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

603 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

605 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

609 
šdex
 = 0; index<1000; index++);

612 
FMC_Bªk5_6
->
SDCMR
 = 0x00000012;

613 
timeout
 = 0xFFFF;

614 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

616 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

620 #ià
	`defšed
(
STM32F446xx
)

621 
FMC_Bªk5_6
->
SDCMR
 = 0x000000F3;

623 
FMC_Bªk5_6
->
SDCMR
 = 0x00000073;

625 
timeout
 = 0xFFFF;

626 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

628 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

632 #ià
	`defšed
(
STM32F446xx
)

633 
FMC_Bªk5_6
->
SDCMR
 = 0x00044014;

635 
FMC_Bªk5_6
->
SDCMR
 = 0x00046014;

637 
timeout
 = 0xFFFF;

638 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

640 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

644 
tm´eg
 = 
FMC_Bªk5_6
->
SDRTR
;

645 #ià
	`defšed
(
STM32F446xx
)

646 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000050C<<1));

648 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000027C<<1));

652 
tm´eg
 = 
FMC_Bªk5_6
->
SDCR
[0];

653 
FMC_Bªk5_6
->
SDCR
[0] = (
tm´eg
 & 0xFFFFFDFF);

657 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)\

658 || 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

659 || 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
)

661 #ià
	`defšed
(
DATA_IN_ExtSRAM
)

664 
RCC
->
AHB1ENR
 |= 0x00000078;

666 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);

669 
GPIOD
->
AFR
[0] = 0x00CCC0CC;

670 
GPIOD
->
AFR
[1] = 0xCCCCCCCC;

672 
GPIOD
->
MODER
 = 0xAAAA0A8A;

674 
GPIOD
->
OSPEEDR
 = 0xFFFF0FCF;

676 
GPIOD
->
OTYPER
 = 0x00000000;

678 
GPIOD
->
PUPDR
 = 0x00000000;

681 
GPIOE
->
AFR
[0] = 0xC00CC0CC;

682 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

684 
GPIOE
->
MODER
 = 0xAAAA828A;

686 
GPIOE
->
OSPEEDR
 = 0xFFFFC3CF;

688 
GPIOE
->
OTYPER
 = 0x00000000;

690 
GPIOE
->
PUPDR
 = 0x00000000;

693 
GPIOF
->
AFR
[0] = 0x00CCCCCC;

694 
GPIOF
->
AFR
[1] = 0xCCCC0000;

696 
GPIOF
->
MODER
 = 0xAA000AAA;

698 
GPIOF
->
OSPEEDR
 = 0xFF000FFF;

700 
GPIOF
->
OTYPER
 = 0x00000000;

702 
GPIOF
->
PUPDR
 = 0x00000000;

705 
GPIOG
->
AFR
[0] = 0x00CCCCCC;

706 
GPIOG
->
AFR
[1] = 0x000000C0;

708 
GPIOG
->
MODER
 = 0x00085AAA;

710 
GPIOG
->
OSPEEDR
 = 0x000CAFFF;

712 
GPIOG
->
OTYPER
 = 0x00000000;

714 
GPIOG
->
PUPDR
 = 0x00000000;

718 
RCC
->
AHB3ENR
 |= 0x00000001;

720 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

722 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

724 
FMC_Bªk1
->
BTCR
[2] = 0x00001011;

725 
FMC_Bªk1
->
BTCR
[3] = 0x00000201;

726 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

728 #ià
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

730 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

732 
FMC_Bªk1
->
BTCR
[2] = 0x00001091;

733 
FMC_Bªk1
->
BTCR
[3] = 0x00110212;

734 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

736 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)\

737 || 
	`defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
)

739 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);

741 
FSMC_Bªk1
->
BTCR
[2] = 0x00001011;

742 
FSMC_Bªk1
->
BTCR
[3] = 0x00000201;

743 
FSMC_Bªk1E
->
BWTR
[2] = 0x0FFFFFFF;

748 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 */

749 ()(
tmp
);

750 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\usb_device.c

37 
	~"usb_deviû.h
"

38 
	~"usbd_cÜe.h
"

39 
	~"usbd_desc.h
"

40 
	~"usbd_cdc.h
"

41 
	~"usbd_cdc_if.h
"

44 
USBD_HªdËTy³Def
 
	ghUsbDeviûFS
;

47 
	$MX_USB_DEVICE_In™
()

50 
	`USBD_In™
(&
hUsbDeviûFS
, &
FS_Desc
, 
DEVICE_FS
);

52 
	`USBD_Regi¡”CÏss
(&
hUsbDeviûFS
, &
USBD_CDC
);

54 
	`USBD_CDC_Regi¡”IÁ”çû
(&
hUsbDeviûFS
, &
USBD_IÁ”çû_fÝs_FS
);

56 
	`USBD_S¹
(&
hUsbDeviûFS
);

58 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\usbd_cdc_if.c

34 
	~"usbd_cdc_if.h
"

62 
	#CDC_RX_DATA_SIZE
 64

	)

63 
	#CDC_TX_DATA_SIZE
 64

	)

82 
ušt8_t
 
	gvcom_Œªsãr_mode
;

83 
ušt8_t
 
	gvcom_commªd
[
VCOM_COMMAND_SIZE
];

84 
ušt8_t
 
	gvcom_ªsw”
[
VCOM_ANSWER_SIZE
];

85 
__IO
 
ušt8_t
 
	gvcom_d©a_avažabË
=0;

86 
ušt16_t
 
	gvcom_bš¬y_d©a_couÁ
=0;

87 
__IO
 
ušt8_t
* 
	gVCOM_pBuf
;

88 
__IO
 
ušt16_t
 
	gVCOM_pBuf_šdex
=0;

89 
ušt16_t
 
	grx_by‹s
=0;

92 
ušt8_t
 
	gCDC_RxPack‘Bufãr
[
CDC_RX_DATA_SIZE
];

93 
ušt8_t
 
	gCDC_TxPack‘Bufãr
[
CDC_TX_DATA_SIZE
];

105 
USBD_HªdËTy³Def
 
hUsbDeviûFS
;

117 
št8_t
 
CDC_DeIn™_FS
 ();

118 
št8_t
 
CDC_CÚŒÞ_FS
 (
ušt8_t
 
cmd
, ušt8_t* 
pbuf
, 
ušt16_t
 
Ëngth
);

128 
USBD_CDC_ItfTy³Def
 
	gUSBD_IÁ”çû_fÝs_FS
 =

130 
CDC_In™_FS
,

131 
CDC_DeIn™_FS
,

132 
CDC_CÚŒÞ_FS
,

133 
CDC_Reûive_FS


143 
št8_t
 
	$CDC_In™_FS
()

147 
	`USBD_CDC_S‘TxBufãr
(&
hUsbDeviûFS
, 
CDC_TxPack‘Bufãr
, 0);

148 
	`USBD_CDC_S‘RxBufãr
(&
hUsbDeviûFS
, 
CDC_RxPack‘Bufãr
);

149  (
USBD_OK
);

151 
	}
}

159 
št8_t
 
	$CDC_DeIn™_FS
()

162  (
USBD_OK
);

164 
	}
}

174 
št8_t
 
	$CDC_CÚŒÞ_FS
 (
ušt8_t
 
cmd
, ušt8_t* 
pbuf
, 
ušt16_t
 
Ëngth
)

177 
cmd
)

179 
CDC_SEND_ENCAPSULATED_COMMAND
:

183 
CDC_GET_ENCAPSULATED_RESPONSE
:

187 
CDC_SET_COMM_FEATURE
:

191 
CDC_GET_COMM_FEATURE
:

195 
CDC_CLEAR_COMM_FEATURE
:

216 
CDC_SET_LINE_CODING
:

220 
CDC_GET_LINE_CODING
:

224 
CDC_SET_CONTROL_LINE_STATE
:

228 
CDC_SEND_BREAK
:

236  (
USBD_OK
);

238 
	}
}

255 
št8_t
 
	$CDC_Reûive_FS
 (
ušt8_t
* 
Buf
, 
ušt32_t
 *
L’
)

258 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = 
hUsbDeviûFS
.
pCÏssD©a
;

259 
j
=0;

261 
rx_by‹s
 = 
hcdc
->
RxL’gth
;

262 
	`USBD_CDC_S‘RxBufãr
(&
hUsbDeviûFS
, 
CDC_RxPack‘Bufãr
);

263 
	`USBD_CDC_ReûivePack‘
(&
hUsbDeviûFS
);

265 ià(
vcom_Œªsãr_mode
==
VCOM_RX_COMMAND_MODE
)

267 ià(
rx_by‹s
 > 0)

269 ià(
CDC_RxPack‘Bufãr
[
rx_by‹s
-1]==0x0D)

271 ià(
rx_by‹s
<=
VCOM_COMMAND_SIZE
)

272 
	`¡ºýy
((*)
vcom_commªd
, (*)
CDC_RxPack‘Bufãr
,
rx_by‹s
-1);

274 
	`¡rýy
((*)
vcom_commªd
,"Overflow");

276 
vcom_d©a_avažabË
 = 1;

277 
rx_by‹s
 = 0;

283 ià(
rx_by‹s
 >0)

285 
j
=0; j<
rx_by‹s
; j++)

287 
VCOM_pBuf
[
VCOM_pBuf_šdex
++] = 
CDC_RxPack‘Bufãr
[
j
];

288 
vcom_bš¬y_d©a_couÁ
--;

290 
rx_by‹s
 = 0;

294  (
USBD_OK
);

296 
	}
}

309 
št8_t
 
	$CDC_T¿nsm™_FS
(
ušt8_t
* 
Buf
, 
ušt16_t
 
L’
)

311 
ušt8_t
 
»suÉ
 = 
USBD_OK
;

313 
USBD_CDC_HªdËTy³Def
 *
hcdc
 = (USBD_CDC_HªdËTy³Def*)
hUsbDeviûFS
.
pCÏssD©a
;

314 ià(
hcdc
->
TxS‹
 != 0){

315  
USBD_BUSY
;

317 
	`USBD_CDC_S‘TxBufãr
(&
hUsbDeviûFS
, 
Buf
, 
L’
);

318 
»suÉ
 = 
	`USBD_CDC_T¿nsm™Pack‘
(&
hUsbDeviûFS
);

320  
»suÉ
;

321 
	}
}

324 
	$VCOM_š™
()

326 
vcom_Œªsãr_mode
 = 0;

327 
vcom_bš¬y_d©a_couÁ
=0;

328 
vcom_d©a_avažabË
=0;

329 
	}
}

331 
	$VCOM_þ—r_ªsw”
()

333 
ušt16_t
 
i
;

335 
i
=0; i<
VCOM_ANSWER_SIZE
; i++)

336 
vcom_ªsw”
[
i
]=0;

337 
	}
}

339 
	$VCOM_þ—r_commªd
()

341 
ušt16_t
 
i
;

343 
i
=0; i<
VCOM_COMMAND_SIZE
; i++)

344 
vcom_commªd
[
i
]=0;

345 
	}
}

347 
ušt8_t
 
	$VCOM_£nd_¡ršg
(*
s
)

349  
	`CDC_T¿nsm™_FS
((
ušt8_t
 *)
s
, 
	`¡¾’
(s));

350 
	}
}

352 
ušt8_t
 
	$VCOM_£nd_d©a
(
ušt8_t
 *
pBuf
, 
ušt16_t
 
n
)

354  
	`CDC_T¿nsm™_FS
(
pBuf
, 
n
);

355 
	}
}

357 
ušt8_t
 
	$VCOM_»ûive_bš¬y_block
(
ušt8_t
 *
pBuf
, 
ušt16_t
 
n
)

359 
ušt8_t
 
»t
=0;

361 
vcom_Œªsãr_mode
=
VCOM_RX_DATA_MODE
;

362 
vcom_bš¬y_d©a_couÁ
=
n
;

363 
VCOM_pBuf
 = 
pBuf
;

364 
VCOM_pBuf_šdex
=0;

365 
vcom_d©a_avažabË
 = 0;

366 
vcom_bš¬y_d©a_couÁ
>0){};

367 
vcom_Œªsãr_mode
=
VCOM_RX_COMMAND_MODE
;

369  
»t
;

370 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\usbd_conf.c

35 
	~"¡m32f4xx.h
"

36 
	~"¡m32f4xx_h®.h
"

37 
	~"usbd_def.h
"

38 
	~"usbd_cÜe.h
"

39 
	~"hw_cÚfig.h
"

41 
PCD_HªdËTy³Def
 
	ghpcd_USB_OTG_FS
;

42 
E¼Ü_HªdËr
();

45 
Sy¡emClock_CÚfig
();

60 
	$HAL_PCD_M¥In™
(
PCD_HªdËTy³Def
* 
pcdHªdË
)

62 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

63 if(
pcdHªdË
->
In¡ªû
==
USB_OTG_FS
)

73 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

74 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_11
|
GPIO_PIN_12
;

75 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

76 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

77 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

78 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF10_OTG_FS
;

79 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

82 
	`USB_DISCONNECT_CLK_ENABLE
();

83 
GPIO_In™SŒuù
.
Pš
 = 
USB_DISCONNECT_PIN
;

84 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_OD
;

85 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

86 
	`HAL_GPIO_In™
(
USB_DISCONNECT_PORT
, &
GPIO_In™SŒuù
);

89 
	`__HAL_RCC_USB_OTG_FS_CLK_ENABLE
();

92 
	`HAL_NVIC_S‘PriÜ™y
(
OTG_FS_IRQn
, 5, 0);

93 
	`HAL_NVIC_EÇbËIRQ
(
OTG_FS_IRQn
);

97 
	}
}

99 
	$HAL_PCD_M¥DeIn™
(
PCD_HªdËTy³Def
* 
pcdHªdË
)

101 if(
pcdHªdË
->
In¡ªû
==
USB_OTG_FS
)

107 
	`__HAL_RCC_USB_OTG_FS_CLK_DISABLE
();

113 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_11
|
GPIO_PIN_12
);

116 
	`HAL_NVIC_Di§bËIRQ
(
OTG_FS_IRQn
);

122 
	}
}

129 
	$HAL_PCD_S‘upSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

131 
	`USBD_LL_S‘upSge
(
hpcd
->
pD©a
, (
ušt8_t
 *)hpcd->
S‘up
);

132 
	}
}

140 
	$HAL_PCD_D©aOutSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

142 
	`USBD_LL_D©aOutSge
(
hpcd
->
pD©a
, 
•num
, hpcd->
OUT_•
[•num].
xãr_buff
);

143 
	}
}

151 
	$HAL_PCD_D©aInSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

153 
	`USBD_LL_D©aInSge
(
hpcd
->
pD©a
, 
•num
, hpcd->
IN_•
[•num].
xãr_buff
);

154 
	}
}

161 
	$HAL_PCD_SOFC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

163 
	`USBD_LL_SOF
(
hpcd
->
pD©a
);

164 
	}
}

171 
	$HAL_PCD_Re£tC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

173 
USBD_S³edTy³Def
 
¥“d
 = 
USBD_SPEED_FULL
;

176 
hpcd
->
In™
.
¥“d
)

178 
PCD_SPEED_HIGH
:

179 
¥“d
 = 
USBD_SPEED_HIGH
;

181 
PCD_SPEED_FULL
:

182 
¥“d
 = 
USBD_SPEED_FULL
;

186 
¥“d
 = 
USBD_SPEED_FULL
;

189 
	`USBD_LL_S‘S³ed
(
hpcd
->
pD©a
, 
¥“d
);

192 
	`USBD_LL_Re£t
(
hpcd
->
pD©a
);

193 
	}
}

201 
	$HAL_PCD_Su¥’dC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

204 
	`USBD_LL_Su¥’d
(
hpcd
->
pD©a
);

205 
	`__HAL_PCD_GATE_PHYCLOCK
(
hpcd
);

208 ià(
hpcd
->
In™
.
low_pow”_’abË
)

211 
SCB
->
SCR
 |ð(
ušt32_t
)((ušt32_t)(
SCB_SCR_SLEEPDEEP_Msk
 | 
SCB_SCR_SLEEPONEXIT_Msk
));

214 
	}
}

222 
	$HAL_PCD_ResumeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

226 
	`USBD_LL_Resume
(
hpcd
->
pD©a
);

227 
	}
}

235 
	$HAL_PCD_ISOOUTIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

237 
	`USBD_LL_IsoOUTIncom¶‘e
(
hpcd
->
pD©a
, 
•num
);

238 
	}
}

246 
	$HAL_PCD_ISOINIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

248 
	`USBD_LL_IsoINIncom¶‘e
(
hpcd
->
pD©a
, 
•num
);

249 
	}
}

256 
	$HAL_PCD_CÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

258 
	`USBD_LL_DevCÚÃùed
(
hpcd
->
pD©a
);

259 
	}
}

266 
	$HAL_PCD_DiscÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

268 
	`USBD_LL_DevDiscÚÃùed
(
hpcd
->
pD©a
);

269 
	}
}

279 
USBD_StusTy³Def
 
	$USBD_LL_In™
 (
USBD_HªdËTy³Def
 *
pdev
)

282 ià(
pdev
->
id
 =ð
DEVICE_FS
) {

284 
hpcd_USB_OTG_FS
.
pD©a
 = 
pdev
;

285 
pdev
->
pD©a
 = &
hpcd_USB_OTG_FS
;

287 
hpcd_USB_OTG_FS
.
In¡ªû
 = 
USB_OTG_FS
;

288 
hpcd_USB_OTG_FS
.
In™
.
dev_’dpošts
 = 4;

289 
hpcd_USB_OTG_FS
.
In™
.
¥“d
 = 
PCD_SPEED_FULL
;

290 
hpcd_USB_OTG_FS
.
In™
.
dma_’abË
 = 
DISABLE
;

292 
hpcd_USB_OTG_FS
.
In™
.
•0_mps
 = 0x40;

293 
hpcd_USB_OTG_FS
.
In™
.
phy_™çû
 = 
PCD_PHY_EMBEDDED
;

294 
hpcd_USB_OTG_FS
.
In™
.
Sof_’abË
 = 
DISABLE
;

295 
hpcd_USB_OTG_FS
.
In™
.
low_pow”_’abË
 = 
DISABLE
;

296 
hpcd_USB_OTG_FS
.
In™
.
Ím_’abË
 = 
DISABLE
;

297 
hpcd_USB_OTG_FS
.
In™
.
vbus_£nsšg_’abË
 = 
DISABLE
;

298 
hpcd_USB_OTG_FS
.
In™
.
u£_dediÿ‹d_•1
 = 
DISABLE
;

299 ià(
	`HAL_PCD_In™
(&
hpcd_USB_OTG_FS
è!ð
HAL_OK
)

301 
	`E¼Ü_HªdËr
();

304 
	`HAL_PCDEx_S‘RxFiFo
(&
hpcd_USB_OTG_FS
, 0x80);

305 
	`HAL_PCDEx_S‘TxFiFo
(&
hpcd_USB_OTG_FS
, 0, 0x40);

306 
	`HAL_PCDEx_S‘TxFiFo
(&
hpcd_USB_OTG_FS
, 1, 0x80);

308  
USBD_OK
;

309 
	}
}

316 
USBD_StusTy³Def
 
	$USBD_LL_DeIn™
 (
USBD_HªdËTy³Def
 *
pdev
)

318 
	`HAL_PCD_DeIn™
(
pdev
->
pD©a
);

319  
USBD_OK
;

320 
	}
}

327 
USBD_StusTy³Def
 
	$USBD_LL_S¹
(
USBD_HªdËTy³Def
 *
pdev
)

329 
	`HAL_PCD_S¹
(
pdev
->
pD©a
);

330  
USBD_OK
;

331 
	}
}

338 
USBD_StusTy³Def
 
	$USBD_LL_StÝ
 (
USBD_HªdËTy³Def
 *
pdev
)

340 
	`HAL_PCD_StÝ
(
pdev
->
pD©a
);

341  
USBD_OK
;

342 
	}
}

352 
USBD_StusTy³Def
 
	$USBD_LL_O³nEP
 (
USBD_HªdËTy³Def
 *
pdev
,

353 
ušt8_t
 
•_addr
,

354 
ušt8_t
 
•_ty³
,

355 
ušt16_t
 
•_mps
)

358 
	`HAL_PCD_EP_O³n
(
pdev
->
pD©a
,

359 
•_addr
,

360 
•_mps
,

361 
•_ty³
);

363  
USBD_OK
;

364 
	}
}

372 
USBD_StusTy³Def
 
	$USBD_LL_Clo£EP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

375 
	`HAL_PCD_EP_Clo£
(
pdev
->
pD©a
, 
•_addr
);

376  
USBD_OK
;

377 
	}
}

385 
USBD_StusTy³Def
 
	$USBD_LL_FlushEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

388 
	`HAL_PCD_EP_Flush
(
pdev
->
pD©a
, 
•_addr
);

389  
USBD_OK
;

390 
	}
}

398 
USBD_StusTy³Def
 
	$USBD_LL_SÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

401 
	`HAL_PCD_EP_S‘SÎ
(
pdev
->
pD©a
, 
•_addr
);

402  
USBD_OK
;

403 
	}
}

411 
USBD_StusTy³Def
 
	$USBD_LL_CË¬SÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

414 
	`HAL_PCD_EP_CÌSÎ
(
pdev
->
pD©a
, 
•_addr
);

415  
USBD_OK
;

416 
	}
}

424 
ušt8_t
 
	$USBD_LL_IsSÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

426 
PCD_HªdËTy³Def
 *
hpcd
 = 
pdev
->
pD©a
;

428 if((
•_addr
 & 0x80) == 0x80)

430  
hpcd
->
IN_•
[
•_addr
 & 0x7F].
is_¡®l
;

434  
hpcd
->
OUT_•
[
•_addr
 & 0x7F].
is_¡®l
;

436 
	}
}

443 
USBD_StusTy³Def
 
	$USBD_LL_S‘USBAdd»ss
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
dev_addr
)

446 
	`HAL_PCD_S‘Add»ss
(
pdev
->
pD©a
, 
dev_addr
);

447  
USBD_OK
;

448 
	}
}

458 
USBD_StusTy³Def
 
	$USBD_LL_T¿nsm™
 (
USBD_HªdËTy³Def
 *
pdev
,

459 
ušt8_t
 
•_addr
,

460 
ušt8_t
 *
pbuf
,

461 
ušt16_t
 
size
)

464 
	`HAL_PCD_EP_T¿nsm™
(
pdev
->
pD©a
, 
•_addr
, 
pbuf
, 
size
);

465  
USBD_OK
;

466 
	}
}

476 
USBD_StusTy³Def
 
	$USBD_LL_P»·»Reûive
(
USBD_HªdËTy³Def
 *
pdev
,

477 
ušt8_t
 
•_addr
,

478 
ušt8_t
 *
pbuf
,

479 
ušt16_t
 
size
)

482 
	`HAL_PCD_EP_Reûive
(
pdev
->
pD©a
, 
•_addr
, 
pbuf
, 
size
);

483  
USBD_OK
;

484 
	}
}

492 
ušt32_t
 
	$USBD_LL_G‘RxD©aSize
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

494  
	`HAL_PCD_EP_G‘RxCouÁ
(
pdev
->
pD©a
, 
•_addr
);

495 
	}
}

497 #ià(
USBD_LPM_ENABLED
 == 1)

504 
	$HAL_PCDEx_LPM_C®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
PCD_LPM_MsgTy³Def
 
msg
)

506  
msg
)

508 
PCD_LPM_L0_ACTIVE
:

509 ià(
hpcd
->
In™
.
low_pow”_’abË
)

511 
	`Sy¡emClock_CÚfig
();

514 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)(
SCB_SCR_SLEEPDEEP_Msk
 | 
SCB_SCR_SLEEPONEXIT_Msk
));

516 
	`__HAL_PCD_UNGATE_PHYCLOCK
(
hpcd
);

517 
	`USBD_LL_Resume
(
hpcd
->
pD©a
);

520 
PCD_LPM_L1_ACTIVE
:

521 
	`__HAL_PCD_GATE_PHYCLOCK
(
hpcd
);

522 
	`USBD_LL_Su¥’d
(
hpcd
->
pD©a
);

525 ià(
hpcd
->
In™
.
low_pow”_’abË
)

528 
SCB
->
SCR
 |ð(
ušt32_t
)((ušt32_t)(
SCB_SCR_SLEEPDEEP_Msk
 | 
SCB_SCR_SLEEPONEXIT_Msk
));

532 
	}
}

539 
	$USBD_LL_D–ay
 (
ušt32_t
 
D–ay
)

541 
	`HAL_D–ay
(
D–ay
);

542 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\usbd_desc.c

36 
	~"usbd_cÜe.h
"

37 
	~"usbd_desc.h
"

38 
	~"usbd_cÚf.h
"

59 
	#USBD_VID
 1155

	)

60 
	#USBD_LANGID_STRING
 1033

	)

61 
	#USBD_MANUFACTURER_STRING
 "STMiüÛËùrÚics"

	)

62 
	#USBD_PID_FS
 22336

	)

63 
	#USBD_PRODUCT_STRING_FS
 "STM32 Vœtu® ComPÜt"

	)

64 
	#USBD_SERIALNUMBER_STRING_FS
 "00000000001A"

	)

65 
	#USBD_CONFIGURATION_STRING_FS
 "CDC CÚfig"

	)

66 
	#USBD_INTERFACE_STRING_FS
 "CDC IÁ”çû"

	)

68 
	#USB_SIZ_BOS_DESC
 0x0C

	)

87 
ušt8_t
 * 
USBD_FS_DeviûDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

88 
ušt8_t
 * 
USBD_FS_LªgIDSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

89 
ušt8_t
 * 
USBD_FS_Mªuçùu»rSŒDesütÜ
 ( 
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

90 
ušt8_t
 * 
USBD_FS_ProduùSŒDesütÜ
 ( 
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

91 
ušt8_t
 * 
USBD_FS_S”ŸlSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

92 
ušt8_t
 * 
USBD_FS_CÚfigSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

93 
ušt8_t
 * 
USBD_FS_IÁ”çûSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

95 #ifdeà
USB_SUPPORT_USER_STRING_DESC


96 
ušt8_t
 * 
USBD_FS_USRSŒšgDesc
 (
USBD_S³edTy³Def
 
¥“d
, ušt8_ˆ
idx
 , 
ušt16_t
 *
Ëngth
);

99 #ià(
USBD_LPM_ENABLED
 == 1)

100 
ušt8_t
 *
USBD_FS_USR_BOSDesütÜ
(
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

103 
USBD_DesütÜsTy³Def
 
	gFS_Desc
 =

105 
USBD_FS_DeviûDesütÜ
,

106 
USBD_FS_LªgIDSŒDesütÜ
,

107 
USBD_FS_Mªuçùu»rSŒDesütÜ
,

108 
USBD_FS_ProduùSŒDesütÜ
,

109 
USBD_FS_S”ŸlSŒDesütÜ
,

110 
USBD_FS_CÚfigSŒDesütÜ
,

111 
USBD_FS_IÁ”çûSŒDesütÜ
,

112 #ià(
USBD_LPM_ENABLED
 == 1)

113 
USBD_FS_USR_BOSDesütÜ
,

117 #ià
defšed
 ( 
__ICCARM__
 )

118 #´agm¨
d©a_®ignm’t
=4

121 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_FS_DeviûDesc
[
USB_LEN_DEV_DESC
] 
	g__ALIGN_END
 =

124 
USB_DESC_TYPE_DEVICE
,

125 #ià(
USBD_LPM_ENABLED
 == 1)

136 
USB_MAX_EP0_SIZE
,

137 
LOBYTE
(
USBD_VID
),

138 
HIBYTE
(
USBD_VID
),

139 
LOBYTE
(
USBD_PID_FS
),

140 
HIBYTE
(
USBD_PID_FS
),

143 
USBD_IDX_MFC_STR
,

144 
USBD_IDX_PRODUCT_STR
,

145 
USBD_IDX_SERIAL_STR
,

146 
USBD_MAX_NUM_CONFIGURATION


150 #ià(
USBD_LPM_ENABLED
 == 1)

151 #ià
defšed
 ( 
__ICCARM__
 )

152 #´agm¨
d©a_®ignm’t
=4

154 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_FS_BOSDesc
[
USB_SIZ_BOS_DESC
] 
	g__ALIGN_END
 =

157 
USB_DESC_TYPE_BOS
,

163 
USB_DEVICE_CAPABITY_TYPE
,

172 #ià
defšed
 ( 
__ICCARM__
 )

173 #´agm¨
d©a_®ignm’t
=4

177 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_LªgIDDesc
[
USB_LEN_LANGID_STR_DESC
] 
	g__ALIGN_END
 =

179 
USB_LEN_LANGID_STR_DESC
,

180 
USB_DESC_TYPE_STRING
,

181 
LOBYTE
(
USBD_LANGID_STRING
),

182 
HIBYTE
(
USBD_LANGID_STRING
),

185 #ià
defšed
 ( 
__ICCARM__
 )

186 #´agm¨
d©a_®ignm’t
=4

188 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_SŒDesc
[
USBD_MAX_STR_DESC_SIZ
] 
	g__ALIGN_END
;

211 
ušt8_t
 * 
	$USBD_FS_DeviûDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

213 *
Ëngth
 = (
USBD_FS_DeviûDesc
);

214  
USBD_FS_DeviûDesc
;

215 
	}
}

224 
ušt8_t
 * 
	$USBD_FS_LªgIDSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

226 *
Ëngth
 = (
USBD_LªgIDDesc
);

227  
USBD_LªgIDDesc
;

228 
	}
}

237 
ušt8_t
 * 
	$USBD_FS_ProduùSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

239 if(
¥“d
 == 0)

241 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
USBD_PRODUCT_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

245 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
USBD_PRODUCT_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

247  
USBD_SŒDesc
;

248 
	}
}

257 
ušt8_t
 * 
	$USBD_FS_Mªuçùu»rSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

259 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
USBD_MANUFACTURER_STRING
, 
USBD_SŒDesc
, 
Ëngth
);

260  
USBD_SŒDesc
;

261 
	}
}

270 
ušt8_t
 * 
	$USBD_FS_S”ŸlSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

272 if(
¥“d
 =ð
USBD_SPEED_HIGH
)

274 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
USBD_SERIALNUMBER_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

278 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
USBD_SERIALNUMBER_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

280  
USBD_SŒDesc
;

281 
	}
}

290 
ušt8_t
 * 
	$USBD_FS_CÚfigSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

292 if(
¥“d
 =ð
USBD_SPEED_HIGH
)

294 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
USBD_CONFIGURATION_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

298 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
USBD_CONFIGURATION_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

300  
USBD_SŒDesc
;

301 
	}
}

310 
ušt8_t
 * 
	$USBD_FS_IÁ”çûSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

312 if(
¥“d
 == 0)

314 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
USBD_INTERFACE_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

318 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
USBD_INTERFACE_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

320  
USBD_SŒDesc
;

321 
	}
}

322 #ià(
USBD_LPM_ENABLED
 == 1)

330 
ušt8_t
 *
	$USBD_FS_USR_BOSDesütÜ
(
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

332 *
Ëngth
 = (
USBD_FS_BOSDesc
);

333  (
ušt8_t
*)
USBD_FS_BOSDesc
;

334 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\utils.c

1 
	~"utžs.h
"

2 
	~<¡dlib.h
>

3 
	~<¡ršg.h
>

4 
	~<¡dio.h
>

5 
	~<¡dšt.h
>

7 
	gs_‹mp
[20];

8 
	gi
;

10 vÞ©ž*
	gDWT_CYCCNT
 = (volatile *)0xE0001004;

11 vÞ©ž*
	gDWT_CONTROL
 = (volatile *)0xE0001000;

12 vÞ©ž*
	gSCB_DEMCR
 = (volatile *)0xE000EDFC;

14 
	$š™_cyþe_couÁ”
()

17 *
SCB_DEMCR
 = *SCB_DEMCR | 0x01000000;

18 *
DWT_CYCCNT
 = 0;

19 *
DWT_CONTROL
 = *DWT_CONTROL | 1 ;

20 
	}
}

22 
ušt32_t
 
	$»ad_cyþe_couÁ”
()

24  *
DWT_CYCCNT
;

25 
	}
}

27 
	$d–ay_us
(
ušt32_t
 
time_us
)

29 
ušt32_t
 
cyc1
 = *
DWT_CYCCNT
;

30 ià(
time_us
>0)

32 (*
DWT_CYCCNT
-
cyc1
)<=(
Sy¡emCÜeClock
/1000000)*(
time_us
-1)){};

34 
	}
}

36 
	$d–ay_ms
(
ušt32_t
 
time_ms
)

38 
	`HAL_D–ay
(
time_ms
);

39 
	}
}

48 
	$IÁToUnicode
 (
ušt32_t
 
v®ue
 , 
ušt8_t
 *
pbuf
 , ušt8_ˆ
Ën
)

50 
i
 = 0;

52  
i
 = 0 ; i < 
Ën
 ; i++)

54 ifÐ((
v®ue
 >> 28)) < 0xA )

56 
pbuf
[ 2* 
i
] = (
v®ue
 >> 28) + '0';

60 
pbuf
[2* 
i
] = (
v®ue
 >> 28) + 'A' - 10;

63 
v®ue
 = value << 4;

65 
pbuf
[ 2* 
i
 + 1] = 0;

67 
	}
}

77 
št32_t
 
	$com¶2_to_št24
(
ušt32_t
 
w”t
)

79  -1*(
w”t
 & 0x800000) + (wert & 0x7FFFFF);

80 
	}
}

90 
št64_t
 
	$com¶2_to_št48
(
ušt64_t
 
w”t
)

92  -1*(
w”t
 & 0x800000000000) + (wert & 0x7FFFFFFFFFFF);

93 
	}
}

103 
št16_t
 
	$com¶2_to_št16
(
ušt16_t
 
w”t
)

105  -1*(
w”t
 & 0x8000) + (wert & 0x7FFF);

106 
	}
}

117 
št16_t
 
	$by‹s_to_št16
(
ušt8_t
 
by‹_h
, ušt8_ˆ
by‹_l
)

119 iàÐ(
by‹_h
 & 0x80)>0)

120  (-1*(
št16_t
)(((
by‹_h
 & 0x7F)<<8è+ 
by‹_l
));

122  ((
št16_t
)(
by‹_h
<<8è+ 
by‹_l
);

123 
	}
}

134 
	$št16_to_by‹s
(
št16_t
 
w”t
, 
ušt8_t
 *
by‹_h
, ušt8_ˆ*
by‹_l
)

136 ià(
w”t
<0)

138 
w”t
=-1*wert;

139 *
by‹_h
 = (
ušt8_t
)(0x80 + ((
w”t
>>8) & 0x7F));

143 *
by‹_h
 = (
ušt8_t
)((
w”t
 & 0x7F00)>>8);

145 *
by‹_l
 = (
ušt8_t
)(
w”t
 & 0x00FF);

146 
	}
}

155 
št32_t
 
	$g‘_št_·¿m
(* 
s
,
ušt8_t
 
¡¬t_šdex
)

157 
i
=0;

158 
i
=0; i<8; i++)

159 
s_‹mp
[
i
]=0;

160 
i
=
¡¬t_šdex
; i<
	`¡¾’
(
s
); i++)

161 
s_‹mp
[
i
-
¡¬t_šdex
]=
s
[i];

163  
	`©Þ
(
s_‹mp
);

164 
	}
}

173 
ušt32_t
 
	$g‘_hex_·¿m
(* 
s
,
ušt8_t
 
¡¬t_šdex
)

175 
i
=0; i<8; i++)

176 
s_‹mp
[
i
]=0;

177 
i
=
¡¬t_šdex
; i<
	`¡¾’
(
s
); i++)

178 
s_‹mp
[
i
-
¡¬t_šdex
]=
s
[i];

180  
	`¡¹oul
(
s_‹mp
,
NULL
,16);

181 
	}
}

190 
	$g‘_doubË_·¿m
(* 
s
,
ušt8_t
 
¡¬t_šdex
)

192 
i
=0; i<8; i++)

193 
s_‹mp
[
i
]=0;

194 
i
=
¡¬t_šdex
; i<
	`¡¾’
(
s
); i++)

195 
s_‹mp
[
i
-
¡¬t_šdex
]=
s
[i];

197  
	`©of
(
s_‹mp
);

198 
	}
}

209 
	$g‘_¡ršg_·¿m
(* 
¤c
, * 
de¡
, 
ušt8_t
 
¡¬t_šdex
)

211 
i
=0; i<20; i++)

212 
de¡
[
i
]=0;

213 
i
=
¡¬t_šdex
; i<
	`¡¾’
(
¤c
); i++)

214 
de¡
[
i
-
¡¬t_šdex
]=
¤c
[i];

215 
	}
}

217 
ušt8_t
 
	$b™couÁ
 (
ušt8_t
 
n
)

219 
ušt8_t
 
couÁ
=0;

220 
n
)

222 
couÁ
 +ð
n
 & 0x01;

223 
n
 >>= 1 ;

225  
couÁ
 ;

226 
	}
}

229 
	$cÚv”t_äac_št
(
ušt32_t
 
v®
, 
ušt8_t
 
äac_b™s
)

231  (()
v®
/(1<<
äac_b™s
));

232 
	}
}

234 
	$ušt32_to_by‹_¬¿y
(
ušt32_t
 
v®
, 
ušt8_t
 *
ba
)

236 
ba
[0] = (
ušt8_t
)
v®
;

237 
ba
[1] = (
ušt8_t
)(
v®
>>8);

238 
ba
[2] = (
ušt8_t
)(
v®
>>16);

239 
ba
[3] = (
ušt8_t
)(
v®
>>24);

240 
	}
}

	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\startup\startup_stm32f405xx.s

46 .
syÁax
 
	gunif›d


47 .
ýu
 
	gcÜ‹x
-
	gm4


48 .
åu
 
	gsoávå


49 .
	gthumb


51 .
glob®
 
	gg_pâVeùÜs


52 .
glob®
 
	gDeçuÉ_HªdËr


56 .
wÜd
 
	g_sid©a


58 .
wÜd
 
	g_sd©a


60 .
wÜd
 
	g_ed©a


62 .
wÜd
 
	g_sbss


64 .
wÜd
 
	g_ebss


76 .
	g£ùiÚ
 .
	g‹xt
.
	gRe£t_HªdËr


77 .
w—k
 
	gRe£t_HªdËr


78 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


79 
	gRe£t_HªdËr
:

80 
ldr
 
¥
, =
_e¡ack


83 
movs
 
r1
, #0

84 
b
 
LoÝCÝyD©aIn™


86 
	gCÝyD©aIn™
:

87 
ldr
 
r3
, =
_sid©a


88 
ldr
 
r3
, [r3, 
r1
]

89 
¡r
 
	gr3
, [
r0
, 
r1
]

90 
adds
 
	gr1
,„1, #4

92 
	gLoÝCÝyD©aIn™
:

93 
ldr
 
r0
, =
_sd©a


94 
ldr
 
r3
, =
_ed©a


95 
adds
 
r2
, 
	gr0
, 
r1


96 
cmp
 
	gr2
, 
r3


97 
bcc
 
CÝyD©aIn™


98 
ldr
 
	gr2
, =
_sbss


99 
b
 
LoÝFžlZ”obss


101 
FžlZ”obss
:

102 
movs
 
r3
, #0

103 
¡r
 
	gr3
, [
r2
], #4

105 
	gLoÝFžlZ”obss
:

106 
ldr
 
r3
, = 
_ebss


107 
cmp
 
r2
, 
r3


108 
bcc
 
FžlZ”obss


111 
bl
 
Sy¡emIn™


113 
bl
 
__libc_š™_¬¿y


115 
bl
 
maš


116 
bx
 
	gÌ


117 .
size
 
	gRe£t_HªdËr
, .-Reset_Handler

126 .
	g£ùiÚ
 .
	g‹xt
.
	gDeçuÉ_HªdËr
,"ax",%
´ogb™s


127 
	gDeçuÉ_HªdËr
:

128 
Infš™e_LoÝ
:

129 
b
 
Infš™e_LoÝ


130 .
size
 
DeçuÉ_HªdËr
, .-
	gDeçuÉ_HªdËr


138 .
	g£ùiÚ
 .
	gi¤_veùÜ
,"a",%
	g´ogb™s


139 .
ty³
 
	gg_pâVeùÜs
, %
	gobjeù


140 .
size
 
	gg_pâVeùÜs
, .-
g_pâVeùÜs


144 
	gg_pâVeùÜs
:

145 .
wÜd
 
_e¡ack


146 .
wÜd
 
Re£t_HªdËr


148 .
wÜd
 
NMI_HªdËr


149 .
wÜd
 
H¬dFauÉ_HªdËr


150 .
wÜd
 
MemMªage_HªdËr


151 .
wÜd
 
BusFauÉ_HªdËr


152 .
wÜd
 
U§geFauÉ_HªdËr


153 .
wÜd
 0

154 .
wÜd
 0

155 .
wÜd
 0

156 .
wÜd
 0

157 .
wÜd
 
SVC_HªdËr


158 .
wÜd
 
DebugMÚ_HªdËr


159 .
wÜd
 0

160 .
wÜd
 
P’dSV_HªdËr


161 .
wÜd
 
SysTick_HªdËr


164 .
wÜd
 
WWDG_IRQHªdËr


165 .
wÜd
 
PVD_IRQHªdËr


166 .
wÜd
 
TAMP_STAMP_IRQHªdËr


167 .
wÜd
 
RTC_WKUP_IRQHªdËr


168 .
wÜd
 
FLASH_IRQHªdËr


169 .
wÜd
 
RCC_IRQHªdËr


170 .
wÜd
 
EXTI0_IRQHªdËr


171 .
wÜd
 
EXTI1_IRQHªdËr


172 .
wÜd
 
EXTI2_IRQHªdËr


173 .
wÜd
 
EXTI3_IRQHªdËr


174 .
wÜd
 
EXTI4_IRQHªdËr


175 .
wÜd
 
DMA1_SŒ—m0_IRQHªdËr


176 .
wÜd
 
DMA1_SŒ—m1_IRQHªdËr


177 .
wÜd
 
DMA1_SŒ—m2_IRQHªdËr


178 .
wÜd
 
DMA1_SŒ—m3_IRQHªdËr


179 .
wÜd
 
DMA1_SŒ—m4_IRQHªdËr


180 .
wÜd
 
DMA1_SŒ—m5_IRQHªdËr


181 .
wÜd
 
DMA1_SŒ—m6_IRQHªdËr


182 .
wÜd
 
ADC_IRQHªdËr


183 .
wÜd
 
CAN1_TX_IRQHªdËr


184 .
wÜd
 
CAN1_RX0_IRQHªdËr


185 .
wÜd
 
CAN1_RX1_IRQHªdËr


186 .
wÜd
 
CAN1_SCE_IRQHªdËr


187 .
wÜd
 
EXTI9_5_IRQHªdËr


188 .
wÜd
 
TIM1_BRK_TIM9_IRQHªdËr


189 .
wÜd
 
TIM1_UP_TIM10_IRQHªdËr


190 .
wÜd
 
TIM1_TRG_COM_TIM11_IRQHªdËr


191 .
wÜd
 
TIM1_CC_IRQHªdËr


192 .
wÜd
 
TIM2_IRQHªdËr


193 .
wÜd
 
TIM3_IRQHªdËr


194 .
wÜd
 
TIM4_IRQHªdËr


195 .
wÜd
 
I2C1_EV_IRQHªdËr


196 .
wÜd
 
I2C1_ER_IRQHªdËr


197 .
wÜd
 
I2C2_EV_IRQHªdËr


198 .
wÜd
 
I2C2_ER_IRQHªdËr


199 .
wÜd
 
SPI1_IRQHªdËr


200 .
wÜd
 
SPI2_IRQHªdËr


201 .
wÜd
 
USART1_IRQHªdËr


202 .
wÜd
 
USART2_IRQHªdËr


203 .
wÜd
 
USART3_IRQHªdËr


204 .
wÜd
 
EXTI15_10_IRQHªdËr


205 .
wÜd
 
RTC_AÏrm_IRQHªdËr


206 .
wÜd
 
OTG_FS_WKUP_IRQHªdËr


207 .
wÜd
 
TIM8_BRK_TIM12_IRQHªdËr


208 .
wÜd
 
TIM8_UP_TIM13_IRQHªdËr


209 .
wÜd
 
TIM8_TRG_COM_TIM14_IRQHªdËr


210 .
wÜd
 
TIM8_CC_IRQHªdËr


211 .
wÜd
 
DMA1_SŒ—m7_IRQHªdËr


212 .
wÜd
 
FSMC_IRQHªdËr


213 .
wÜd
 
SDIO_IRQHªdËr


214 .
wÜd
 
TIM5_IRQHªdËr


215 .
wÜd
 
SPI3_IRQHªdËr


216 .
wÜd
 
UART4_IRQHªdËr


217 .
wÜd
 
UART5_IRQHªdËr


218 .
wÜd
 
TIM6_DAC_IRQHªdËr


219 .
wÜd
 
TIM7_IRQHªdËr


220 .
wÜd
 
DMA2_SŒ—m0_IRQHªdËr


221 .
wÜd
 
DMA2_SŒ—m1_IRQHªdËr


222 .
wÜd
 
DMA2_SŒ—m2_IRQHªdËr


223 .
wÜd
 
DMA2_SŒ—m3_IRQHªdËr


224 .
wÜd
 
DMA2_SŒ—m4_IRQHªdËr


225 .
wÜd
 0

226 .
wÜd
 0

227 .
wÜd
 
CAN2_TX_IRQHªdËr


228 .
wÜd
 
CAN2_RX0_IRQHªdËr


229 .
wÜd
 
CAN2_RX1_IRQHªdËr


230 .
wÜd
 
CAN2_SCE_IRQHªdËr


231 .
wÜd
 
OTG_FS_IRQHªdËr


232 .
wÜd
 
DMA2_SŒ—m5_IRQHªdËr


233 .
wÜd
 
DMA2_SŒ—m6_IRQHªdËr


234 .
wÜd
 
DMA2_SŒ—m7_IRQHªdËr


235 .
wÜd
 
USART6_IRQHªdËr


236 .
wÜd
 
I2C3_EV_IRQHªdËr


237 .
wÜd
 
I2C3_ER_IRQHªdËr


238 .
wÜd
 
OTG_HS_EP1_OUT_IRQHªdËr


239 .
wÜd
 
OTG_HS_EP1_IN_IRQHªdËr


240 .
wÜd
 
OTG_HS_WKUP_IRQHªdËr


241 .
wÜd
 
OTG_HS_IRQHªdËr


242 .
wÜd
 0

243 .
wÜd
 0

244 .
wÜd
 
HASH_RNG_IRQHªdËr


245 .
wÜd
 
FPU_IRQHªdËr


255 .
w—k
 
NMI_HªdËr


256 .
thumb_£t
 
NMI_HªdËr
,
	gDeçuÉ_HªdËr


258 .
w—k
 
	gH¬dFauÉ_HªdËr


259 .
thumb_£t
 
	gH¬dFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


261 .
w—k
 
	gMemMªage_HªdËr


262 .
thumb_£t
 
	gMemMªage_HªdËr
,
	gDeçuÉ_HªdËr


264 .
w—k
 
	gBusFauÉ_HªdËr


265 .
thumb_£t
 
	gBusFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


267 .
w—k
 
	gU§geFauÉ_HªdËr


268 .
thumb_£t
 
	gU§geFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


270 .
w—k
 
	gSVC_HªdËr


271 .
thumb_£t
 
	gSVC_HªdËr
,
	gDeçuÉ_HªdËr


273 .
w—k
 
	gDebugMÚ_HªdËr


274 .
thumb_£t
 
	gDebugMÚ_HªdËr
,
	gDeçuÉ_HªdËr


276 .
w—k
 
	gP’dSV_HªdËr


277 .
thumb_£t
 
	gP’dSV_HªdËr
,
	gDeçuÉ_HªdËr


279 .
w—k
 
	gSysTick_HªdËr


280 .
thumb_£t
 
	gSysTick_HªdËr
,
	gDeçuÉ_HªdËr


282 .
w—k
 
	gWWDG_IRQHªdËr


283 .
thumb_£t
 
	gWWDG_IRQHªdËr
,
	gDeçuÉ_HªdËr


285 .
w—k
 
	gPVD_IRQHªdËr


286 .
thumb_£t
 
	gPVD_IRQHªdËr
,
	gDeçuÉ_HªdËr


288 .
w—k
 
	gTAMP_STAMP_IRQHªdËr


289 .
thumb_£t
 
	gTAMP_STAMP_IRQHªdËr
,
	gDeçuÉ_HªdËr


291 .
w—k
 
	gRTC_WKUP_IRQHªdËr


292 .
thumb_£t
 
	gRTC_WKUP_IRQHªdËr
,
	gDeçuÉ_HªdËr


294 .
w—k
 
	gFLASH_IRQHªdËr


295 .
thumb_£t
 
	gFLASH_IRQHªdËr
,
	gDeçuÉ_HªdËr


297 .
w—k
 
	gRCC_IRQHªdËr


298 .
thumb_£t
 
	gRCC_IRQHªdËr
,
	gDeçuÉ_HªdËr


300 .
w—k
 
	gEXTI0_IRQHªdËr


301 .
thumb_£t
 
	gEXTI0_IRQHªdËr
,
	gDeçuÉ_HªdËr


303 .
w—k
 
	gEXTI1_IRQHªdËr


304 .
thumb_£t
 
	gEXTI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


306 .
w—k
 
	gEXTI2_IRQHªdËr


307 .
thumb_£t
 
	gEXTI2_IRQHªdËr
,
	gDeçuÉ_HªdËr


309 .
w—k
 
	gEXTI3_IRQHªdËr


310 .
thumb_£t
 
	gEXTI3_IRQHªdËr
,
	gDeçuÉ_HªdËr


312 .
w—k
 
	gEXTI4_IRQHªdËr


313 .
thumb_£t
 
	gEXTI4_IRQHªdËr
,
	gDeçuÉ_HªdËr


315 .
w—k
 
	gDMA1_SŒ—m0_IRQHªdËr


316 .
thumb_£t
 
	gDMA1_SŒ—m0_IRQHªdËr
,
	gDeçuÉ_HªdËr


318 .
w—k
 
	gDMA1_SŒ—m1_IRQHªdËr


319 .
thumb_£t
 
	gDMA1_SŒ—m1_IRQHªdËr
,
	gDeçuÉ_HªdËr


321 .
w—k
 
	gDMA1_SŒ—m2_IRQHªdËr


322 .
thumb_£t
 
	gDMA1_SŒ—m2_IRQHªdËr
,
	gDeçuÉ_HªdËr


324 .
w—k
 
	gDMA1_SŒ—m3_IRQHªdËr


325 .
thumb_£t
 
	gDMA1_SŒ—m3_IRQHªdËr
,
	gDeçuÉ_HªdËr


327 .
w—k
 
	gDMA1_SŒ—m4_IRQHªdËr


328 .
thumb_£t
 
	gDMA1_SŒ—m4_IRQHªdËr
,
	gDeçuÉ_HªdËr


330 .
w—k
 
	gDMA1_SŒ—m5_IRQHªdËr


331 .
thumb_£t
 
	gDMA1_SŒ—m5_IRQHªdËr
,
	gDeçuÉ_HªdËr


333 .
w—k
 
	gDMA1_SŒ—m6_IRQHªdËr


334 .
thumb_£t
 
	gDMA1_SŒ—m6_IRQHªdËr
,
	gDeçuÉ_HªdËr


336 .
w—k
 
	gADC_IRQHªdËr


337 .
thumb_£t
 
	gADC_IRQHªdËr
,
	gDeçuÉ_HªdËr


339 .
w—k
 
	gCAN1_TX_IRQHªdËr


340 .
thumb_£t
 
	gCAN1_TX_IRQHªdËr
,
	gDeçuÉ_HªdËr


342 .
w—k
 
	gCAN1_RX0_IRQHªdËr


343 .
thumb_£t
 
	gCAN1_RX0_IRQHªdËr
,
	gDeçuÉ_HªdËr


345 .
w—k
 
	gCAN1_RX1_IRQHªdËr


346 .
thumb_£t
 
	gCAN1_RX1_IRQHªdËr
,
	gDeçuÉ_HªdËr


348 .
w—k
 
	gCAN1_SCE_IRQHªdËr


349 .
thumb_£t
 
	gCAN1_SCE_IRQHªdËr
,
	gDeçuÉ_HªdËr


351 .
w—k
 
	gEXTI9_5_IRQHªdËr


352 .
thumb_£t
 
	gEXTI9_5_IRQHªdËr
,
	gDeçuÉ_HªdËr


354 .
w—k
 
	gTIM1_BRK_TIM9_IRQHªdËr


355 .
thumb_£t
 
	gTIM1_BRK_TIM9_IRQHªdËr
,
	gDeçuÉ_HªdËr


357 .
w—k
 
	gTIM1_UP_TIM10_IRQHªdËr


358 .
thumb_£t
 
	gTIM1_UP_TIM10_IRQHªdËr
,
	gDeçuÉ_HªdËr


360 .
w—k
 
	gTIM1_TRG_COM_TIM11_IRQHªdËr


361 .
thumb_£t
 
	gTIM1_TRG_COM_TIM11_IRQHªdËr
,
	gDeçuÉ_HªdËr


363 .
w—k
 
	gTIM1_CC_IRQHªdËr


364 .
thumb_£t
 
	gTIM1_CC_IRQHªdËr
,
	gDeçuÉ_HªdËr


366 .
w—k
 
	gTIM2_IRQHªdËr


367 .
thumb_£t
 
	gTIM2_IRQHªdËr
,
	gDeçuÉ_HªdËr


369 .
w—k
 
	gTIM3_IRQHªdËr


370 .
thumb_£t
 
	gTIM3_IRQHªdËr
,
	gDeçuÉ_HªdËr


372 .
w—k
 
	gTIM4_IRQHªdËr


373 .
thumb_£t
 
	gTIM4_IRQHªdËr
,
	gDeçuÉ_HªdËr


375 .
w—k
 
	gI2C1_EV_IRQHªdËr


376 .
thumb_£t
 
	gI2C1_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


378 .
w—k
 
	gI2C1_ER_IRQHªdËr


379 .
thumb_£t
 
	gI2C1_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


381 .
w—k
 
	gI2C2_EV_IRQHªdËr


382 .
thumb_£t
 
	gI2C2_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


384 .
w—k
 
	gI2C2_ER_IRQHªdËr


385 .
thumb_£t
 
	gI2C2_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


387 .
w—k
 
	gSPI1_IRQHªdËr


388 .
thumb_£t
 
	gSPI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


390 .
w—k
 
	gSPI2_IRQHªdËr


391 .
thumb_£t
 
	gSPI2_IRQHªdËr
,
	gDeçuÉ_HªdËr


393 .
w—k
 
	gUSART1_IRQHªdËr


394 .
thumb_£t
 
	gUSART1_IRQHªdËr
,
	gDeçuÉ_HªdËr


396 .
w—k
 
	gUSART2_IRQHªdËr


397 .
thumb_£t
 
	gUSART2_IRQHªdËr
,
	gDeçuÉ_HªdËr


399 .
w—k
 
	gUSART3_IRQHªdËr


400 .
thumb_£t
 
	gUSART3_IRQHªdËr
,
	gDeçuÉ_HªdËr


402 .
w—k
 
	gEXTI15_10_IRQHªdËr


403 .
thumb_£t
 
	gEXTI15_10_IRQHªdËr
,
	gDeçuÉ_HªdËr


405 .
w—k
 
	gRTC_AÏrm_IRQHªdËr


406 .
thumb_£t
 
	gRTC_AÏrm_IRQHªdËr
,
	gDeçuÉ_HªdËr


408 .
w—k
 
	gOTG_FS_WKUP_IRQHªdËr


409 .
thumb_£t
 
	gOTG_FS_WKUP_IRQHªdËr
,
	gDeçuÉ_HªdËr


411 .
w—k
 
	gTIM8_BRK_TIM12_IRQHªdËr


412 .
thumb_£t
 
	gTIM8_BRK_TIM12_IRQHªdËr
,
	gDeçuÉ_HªdËr


414 .
w—k
 
	gTIM8_UP_TIM13_IRQHªdËr


415 .
thumb_£t
 
	gTIM8_UP_TIM13_IRQHªdËr
,
	gDeçuÉ_HªdËr


417 .
w—k
 
	gTIM8_TRG_COM_TIM14_IRQHªdËr


418 .
thumb_£t
 
	gTIM8_TRG_COM_TIM14_IRQHªdËr
,
	gDeçuÉ_HªdËr


420 .
w—k
 
	gTIM8_CC_IRQHªdËr


421 .
thumb_£t
 
	gTIM8_CC_IRQHªdËr
,
	gDeçuÉ_HªdËr


423 .
w—k
 
	gDMA1_SŒ—m7_IRQHªdËr


424 .
thumb_£t
 
	gDMA1_SŒ—m7_IRQHªdËr
,
	gDeçuÉ_HªdËr


426 .
w—k
 
	gFSMC_IRQHªdËr


427 .
thumb_£t
 
	gFSMC_IRQHªdËr
,
	gDeçuÉ_HªdËr


429 .
w—k
 
	gSDIO_IRQHªdËr


430 .
thumb_£t
 
	gSDIO_IRQHªdËr
,
	gDeçuÉ_HªdËr


432 .
w—k
 
	gTIM5_IRQHªdËr


433 .
thumb_£t
 
	gTIM5_IRQHªdËr
,
	gDeçuÉ_HªdËr


435 .
w—k
 
	gSPI3_IRQHªdËr


436 .
thumb_£t
 
	gSPI3_IRQHªdËr
,
	gDeçuÉ_HªdËr


438 .
w—k
 
	gUART4_IRQHªdËr


439 .
thumb_£t
 
	gUART4_IRQHªdËr
,
	gDeçuÉ_HªdËr


441 .
w—k
 
	gUART5_IRQHªdËr


442 .
thumb_£t
 
	gUART5_IRQHªdËr
,
	gDeçuÉ_HªdËr


444 .
w—k
 
	gTIM6_DAC_IRQHªdËr


445 .
thumb_£t
 
	gTIM6_DAC_IRQHªdËr
,
	gDeçuÉ_HªdËr


447 .
w—k
 
	gTIM7_IRQHªdËr


448 .
thumb_£t
 
	gTIM7_IRQHªdËr
,
	gDeçuÉ_HªdËr


450 .
w—k
 
	gDMA2_SŒ—m0_IRQHªdËr


451 .
thumb_£t
 
	gDMA2_SŒ—m0_IRQHªdËr
,
	gDeçuÉ_HªdËr


453 .
w—k
 
	gDMA2_SŒ—m1_IRQHªdËr


454 .
thumb_£t
 
	gDMA2_SŒ—m1_IRQHªdËr
,
	gDeçuÉ_HªdËr


456 .
w—k
 
	gDMA2_SŒ—m2_IRQHªdËr


457 .
thumb_£t
 
	gDMA2_SŒ—m2_IRQHªdËr
,
	gDeçuÉ_HªdËr


459 .
w—k
 
	gDMA2_SŒ—m3_IRQHªdËr


460 .
thumb_£t
 
	gDMA2_SŒ—m3_IRQHªdËr
,
	gDeçuÉ_HªdËr


462 .
w—k
 
	gDMA2_SŒ—m4_IRQHªdËr


463 .
thumb_£t
 
	gDMA2_SŒ—m4_IRQHªdËr
,
	gDeçuÉ_HªdËr


465 .
w—k
 
	gCAN2_TX_IRQHªdËr


466 .
thumb_£t
 
	gCAN2_TX_IRQHªdËr
,
	gDeçuÉ_HªdËr


468 .
w—k
 
	gCAN2_RX0_IRQHªdËr


469 .
thumb_£t
 
	gCAN2_RX0_IRQHªdËr
,
	gDeçuÉ_HªdËr


471 .
w—k
 
	gCAN2_RX1_IRQHªdËr


472 .
thumb_£t
 
	gCAN2_RX1_IRQHªdËr
,
	gDeçuÉ_HªdËr


474 .
w—k
 
	gCAN2_SCE_IRQHªdËr


475 .
thumb_£t
 
	gCAN2_SCE_IRQHªdËr
,
	gDeçuÉ_HªdËr


477 .
w—k
 
	gOTG_FS_IRQHªdËr


478 .
thumb_£t
 
	gOTG_FS_IRQHªdËr
,
	gDeçuÉ_HªdËr


480 .
w—k
 
	gDMA2_SŒ—m5_IRQHªdËr


481 .
thumb_£t
 
	gDMA2_SŒ—m5_IRQHªdËr
,
	gDeçuÉ_HªdËr


483 .
w—k
 
	gDMA2_SŒ—m6_IRQHªdËr


484 .
thumb_£t
 
	gDMA2_SŒ—m6_IRQHªdËr
,
	gDeçuÉ_HªdËr


486 .
w—k
 
	gDMA2_SŒ—m7_IRQHªdËr


487 .
thumb_£t
 
	gDMA2_SŒ—m7_IRQHªdËr
,
	gDeçuÉ_HªdËr


489 .
w—k
 
	gUSART6_IRQHªdËr


490 .
thumb_£t
 
	gUSART6_IRQHªdËr
,
	gDeçuÉ_HªdËr


492 .
w—k
 
	gI2C3_EV_IRQHªdËr


493 .
thumb_£t
 
	gI2C3_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


495 .
w—k
 
	gI2C3_ER_IRQHªdËr


496 .
thumb_£t
 
	gI2C3_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


498 .
w—k
 
	gOTG_HS_EP1_OUT_IRQHªdËr


499 .
thumb_£t
 
	gOTG_HS_EP1_OUT_IRQHªdËr
,
	gDeçuÉ_HªdËr


501 .
w—k
 
	gOTG_HS_EP1_IN_IRQHªdËr


502 .
thumb_£t
 
	gOTG_HS_EP1_IN_IRQHªdËr
,
	gDeçuÉ_HªdËr


504 .
w—k
 
	gOTG_HS_WKUP_IRQHªdËr


505 .
thumb_£t
 
	gOTG_HS_WKUP_IRQHªdËr
,
	gDeçuÉ_HªdËr


507 .
w—k
 
	gOTG_HS_IRQHªdËr


508 .
thumb_£t
 
	gOTG_HS_IRQHªdËr
,
	gDeçuÉ_HªdËr


510 .
w—k
 
	gHASH_RNG_IRQHªdËr


511 .
thumb_£t
 
	gHASH_RNG_IRQHªdËr
,
	gDeçuÉ_HªdËr


513 .
w—k
 
	gFPU_IRQHªdËr


514 .
thumb_£t
 
	gFPU_IRQHªdËr
,
	gDeçuÉ_HªdËr


	@C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\stm32f405rg_flash.ld

32 
	$ENTRY
(
Re£t_HªdËr
)

35 
_e¡ack
 = 0x20020000;

37 
_Mš_H—p_Size
 = 0x400;

38 
_Mš_Sck_Size
 = 0x800;

41 
MEMORY


43 
	`RAM
 (
xrw
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 128
K


44 
	`CCMRAM
 (
rw
è: 
ORIGIN
 = 0x10000000, 
LENGTH
 = 64
K


45 
	`FLASH
 (
rx
è: 
ORIGIN
 = 0x8000000, 
LENGTH
 = 1024
K


46 
	}
}

49 
	gSECTIONS


52 .
	gi¤_veùÜ
 :

54 . = 
ALIGN
(4);

55 
KEEP
(*(.
i¤_veùÜ
))

56 . = 
ALIGN
(4);

57 } >
	gFLASH


60 .
	g‹xt
 :

62 . = 
ALIGN
(4);

63 *(.
	g‹xt
)

64 *(.
	g‹xt
*)

65 *(.
	gglue_7
)

66 *(.
	gglue_7t
)

67 *(.
	geh_äame
)

69 
KEEP
 (*(.
š™
))

70 
KEEP
 (*(.
fši
))

72 . = 
ALIGN
(4);

73 
	g_‘ext
 = .;

74 } >
	gFLASH


77 .
	grod©a
 :

79 . = 
ALIGN
(4);

80 *(.
	grod©a
)

81 *(.
	grod©a
*)

82 . = 
ALIGN
(4);

83 } >
	gFLASH


85 .
	gARM
.
	gexb
 : { *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*è} >
FLASH


86 .
ARM
 : {

87 
__exidx_¡¬t
 = .;

88 *(.
	gARM
.
	gexidx
*)

89 
	g__exidx_’d
 = .;

90 } >
	gFLASH


92 .
	g´eš™_¬¿y
 :

94 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

95 
KEEP
 (*(.
´eš™_¬¿y
*))

96 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

97 } >
	gFLASH


98 .
	gš™_¬¿y
 :

100 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

101 
KEEP
 (*(
SORT
(.
š™_¬¿y
.*)))

102 
KEEP
 (*(.
š™_¬¿y
*))

103 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

104 } >
	gFLASH


105 .
	gfši_¬¿y
 :

107 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

108 
KEEP
 (*(
SORT
(.
fši_¬¿y
.*)))

109 
KEEP
 (*(.
fši_¬¿y
*))

110 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

111 } >
FLASH


114 
	g_sid©a
 = 
LOADADDR
(.
d©a
);

117 .
	gd©a
 :

119 . = 
ALIGN
(4);

120 
	g_sd©a
 = .;

121 *(.
	gd©a
)

122 *(.
	gd©a
*)

124 . = 
ALIGN
(4);

125 
	g_ed©a
 = .;

126 } >
RAM
 
	gAT
> 
FLASH


128 
	g_siccm¿m
 = 
LOADADDR
(.
ccm¿m
);

136 .
	gccm¿m
 :

138 . = 
ALIGN
(4);

139 
	g_sccm¿m
 = .;

140 *(.
	gccm¿m
)

141 *(.
	gccm¿m
*)

143 . = 
ALIGN
(4);

144 
	g_eccm¿m
 = .;

145 } >
CCMRAM
 
	gAT
> 
	gFLASH


149 . = 
ALIGN
(4);

150 .
	gbss
 :

153 
_sbss
 = .;

154 
	g__bss_¡¬t__
 = 
_sbss
;

155 *(.
	gbss
)

156 *(.
	gbss
*)

157 *(
	gCOMMON
)

159 . = 
ALIGN
(4);

160 
	g_ebss
 = .;

161 
	g__bss_’d__
 = 
_ebss
;

162 } >
	gRAM


165 .
	g_u£r_h—p_¡ack
 :

167 . = 
ALIGN
(4);

168 
PROVIDE
 ( 
’d
 = . );

169 
PROVIDE
 ( 
_’d
 = . );

170 . = . + 
_Mš_H—p_Size
;

171 . = . + 
_Mš_Sck_Size
;

172 . = 
ALIGN
(4);

173 } >
	gRAM


178 /
	gDISCARD
/ :

180 
libc
.
a
 ( * )

181 
libm
.
a
 ( * )

182 
libgcc
.
a
 ( * )

185 .
ARM
.
©Œibu‹s
 0 : { *(.ARM.attributes) }

	@
1
.
0
137
14585
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f405xx.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\arm_common_tables.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\arm_const_structs.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\arm_math.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm0.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm0plus.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm3.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm4.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cm7.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cmFunc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cmInstr.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_cmSimd.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_sc000.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\CMSIS\Include\core_sc300.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_can.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cec.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cortex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_crc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cryp.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cryp_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dac.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dac_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dcmi.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dcmi_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma2d.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dsi.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_eth.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ramfunc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_fmpi2c.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_fmpi2c_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hash.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hash_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hcd.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2s.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2s_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_irda.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_iwdg.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_lptim.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_ltdc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_ltdc_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_nand.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_nor.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pccard.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pcd.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pcd_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_qspi.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rng.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sai.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sai_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sd.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sdram.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_smartcard.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_spdifrx.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_spi.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sram.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim_ex.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_uart.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_usart.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_wwdg.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_fmc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_fsmc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_sdmmc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_usb.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2c.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2c_ex.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pcd.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pcd_ex.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_spi.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_usb.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Class\CDC\Inc\usbd_cdc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Class\CDC\Src\usbd_cdc.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_core.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_ctlreq.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_def.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_ioreq.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_core.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_ctlreq.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_ioreq.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\gp22.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\hw_config.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\stm32f4xx_hal_conf.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\stm32f4xx_it.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\usb_device.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\usbd_cdc_if.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\usbd_conf.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\usbd_desc.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\inc\utils.h
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\gp22.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\hw_config.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\main.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\stm32f4xx_hal_msp.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\stm32f4xx_it.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\system_stm32f4xx.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\usb_device.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\usbd_cdc_if.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\usbd_conf.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\usbd_desc.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\src\utils.c
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\startup\startup_stm32f405xx.s
C:\Users\neigung\Desktop\Software_v02\Firmware_GP22\emBitz\stm32f405rg_flash.ld
