

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Fri Nov  3 04:17:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  94884906|  94909386|  0.949 sec|  0.949 sec|  94884906|  94909386|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c2_fu_403           |load_input_buffer_c2           |    49163|    49163|  0.492 ms|  0.492 ms|   49163|   49163|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_471  |conv2_Pipeline_LOAD_WEIGHTS_L  |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_480     |conv2_Pipeline_OUT_ROW_COL     |   117517|   117517|  1.175 ms|  1.175 ms|  117517|  117517|       no|
        |grp_conv2_Pipeline_RELU_fu_576            |conv2_Pipeline_RELU            |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_4_fu_613               |conv2_Pipeline_4               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU4_fu_651           |conv2_Pipeline_RELU4           |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_6_fu_688               |conv2_Pipeline_6               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_726              |conv2_Pipeline_BW              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW5_fu_762             |conv2_Pipeline_BW5             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW6_fu_797             |conv2_Pipeline_BW6             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |             |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  94884905|  94909385|  1116293 ~ 1116581|          -|          -|    85|        no|
        | + TILE_OUT  |   1067120|   1067408|    133390 ~ 133426|          -|          -|     8|        no|
        |  ++ EXPORT  |     12500|     12536|        3125 ~ 3134|          -|          -|     4|        no|
        |   +++ BH    |      3114|      3122|               1557|          -|          -|     2|        no|
        |  ++ CLEAR   |      3108|      3108|                777|          -|          -|     4|        no|
        +-------------+----------+----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    642|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   30|    7645|  18441|    -|
|Memory           |      151|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   5040|    -|
|Register         |        -|    -|     619|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      151|   30|    8264|  24123|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|    8|       5|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+
    |grp_conv2_Pipeline_4_fu_613               |conv2_Pipeline_4               |        0|   0|    71|    248|    0|
    |grp_conv2_Pipeline_6_fu_688               |conv2_Pipeline_6               |        0|   0|    71|    248|    0|
    |grp_conv2_Pipeline_BW_fu_726              |conv2_Pipeline_BW              |        0|   0|    36|    154|    0|
    |grp_conv2_Pipeline_BW5_fu_762             |conv2_Pipeline_BW5             |        0|   0|    36|    154|    0|
    |grp_conv2_Pipeline_BW6_fu_797             |conv2_Pipeline_BW6             |        0|   0|    36|    154|    0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_471  |conv2_Pipeline_LOAD_WEIGHTS_L  |        0|   0|    43|    160|    0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_480     |conv2_Pipeline_OUT_ROW_COL     |        0|  28|  5478|  11426|    0|
    |grp_conv2_Pipeline_RELU_fu_576            |conv2_Pipeline_RELU            |        0|   0|   227|    572|    0|
    |grp_conv2_Pipeline_RELU4_fu_651           |conv2_Pipeline_RELU4           |        0|   0|   227|    572|    0|
    |grp_load_input_buffer_c2_fu_403           |load_input_buffer_c2           |        0|   1|  1420|   4747|    0|
    |mul_5ns_19ns_23_1_1_U715                  |mul_5ns_19ns_23_1_1            |        0|   1|     0|      6|    0|
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+
    |Total                                     |                               |        0|  30|  7645|  18441|    0|
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                         Memory                                         |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U              |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U                        |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U   |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U   |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U   |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U   |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U     |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Mgi  |        2|  0|   0|    0|   204|   32|     1|         6528|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U   |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        4|  0|   0|    0|  2176|   16|     1|        34816|
    |weight_buffer_U                                                                         |conv2_weight_buffer_RAM_AUTO_1R1W                                                 |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                   |                                                                                  |      151|  0|   0|    0| 68596|  992|    46|      1150592|
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_902_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln106_fu_1220_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln109_1_fu_1057_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln109_2_fu_1096_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln109_3_fu_1121_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln109_4_fu_1160_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln109_fu_968_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln112_2_fu_1021_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln112_3_fu_1178_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln112_4_fu_1199_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln112_fu_1042_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln30_fu_882_p2       |         +|   0|  0|  15|           8|           2|
    |add_ln34_1_fu_876_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln34_fu_1254_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln59_15_fu_1236_p2   |         +|   0|  0|  15|           8|           6|
    |add_ln59_fu_1248_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln64_1_fu_1267_p2    |         +|   0|  0|  15|           8|           6|
    |add_ln64_fu_1260_p2      |         +|   0|  0|  15|           8|           5|
    |empty_231_fu_912_p2      |         +|   0|  0|  12|           5|           5|
    |empty_232_fu_933_p2      |         +|   0|  0|  71|          64|          64|
    |sub_ln109_1_fu_1150_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln109_fu_1086_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln112_fu_989_p2      |         -|   0|  0|  13|           6|           6|
    |ap_block_state33         |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_896_p2     |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln106_1_fu_1206_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln106_fu_1011_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln30_fu_861_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln34_fu_870_p2      |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln59_fu_1242_p2     |      icmp|   0|  0|  12|           3|           4|
    |or_ln109_fu_1111_p2      |        or|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 642|         432|         403|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                              Name                                             | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                      |  219|         48|    1|         48|
    |bh_reg_368                                                                                     |    9|          2|    3|          6|
    |bout_reg_356                                                                                   |    9|          2|    3|          6|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_we1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_address0                        |   49|          9|    8|         72|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_ce0                             |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_ce1                             |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_d0                              |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_we0                             |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_we1                             |    9|          2|    1|          2|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0              |   49|          9|    8|         72|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0                   |   49|          9|    1|          9|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1                   |    9|          2|    1|          2|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0                    |   37|          7|   32|        224|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0                   |   37|          7|    1|          7|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1                   |    9|          2|    1|          2|
    |gmem_blk_n_AR                                                                                  |    9|          2|    1|          2|
    |gmem_blk_n_R                                                                                   |    9|          2|    1|          2|
    |h_fu_270                                                                                       |    9|          2|    8|         16|
    |i3_blk_n_AW                                                                                    |    9|          2|    1|          2|
    |i3_blk_n_B                                                                                     |    9|          2|    1|          2|
    |indvar_reg_333                                                                                 |    9|          2|    4|          8|
    |m_axi_i2_ARVALID                                                                               |    9|          2|    1|          2|
    |m_axi_i2_RREADY                                                                                |    9|          2|    1|          2|
    |m_axi_i3_AWADDR                                                                                |   26|          5|   64|        320|
    |m_axi_i3_AWBURST                                                                               |   14|          3|    2|          6|
    |m_axi_i3_AWCACHE                                                                               |   14|          3|    4|         12|
    |m_axi_i3_AWID                                                                                  |   14|          3|    1|          3|
    |m_axi_i3_AWLEN                                                                                 |   20|          4|   32|        128|
    |m_axi_i3_AWLOCK                                                                                |   14|          3|    2|          6|
    |m_axi_i3_AWPROT                                                                                |   14|          3|    3|          9|
    |m_axi_i3_AWQOS                                                                                 |   14|          3|    4|         12|
    |m_axi_i3_AWREGION                                                                              |   14|          3|    4|         12|
    |m_axi_i3_AWSIZE                                                                                |   14|          3|    3|          9|
    |m_axi_i3_AWUSER                                                                                |   14|          3|    1|          3|
    |m_axi_i3_AWVALID                                                                               |   20|          4|    1|          4|
    |m_axi_i3_BREADY                                                                                |   20|          4|    1|          4|
    |m_axi_i3_WDATA                                                                                 |   14|          3|   32|         96|
    |m_axi_i3_WID                                                                                   |   14|          3|    1|          3|
    |m_axi_i3_WLAST                                                                                 |   14|          3|    1|          3|
    |m_axi_i3_WSTRB                                                                                 |   14|          3|    4|         12|
    |m_axi_i3_WUSER                                                                                 |   14|          3|    1|          3|
    |m_axi_i3_WVALID                                                                                |   14|          3|    1|          3|
    |m_axi_w2_ARADDR                                                                                |   14|          3|   64|        192|
    |m_axi_w2_ARBURST                                                                               |    9|          2|    2|          4|
    |m_axi_w2_ARCACHE                                                                               |    9|          2|    4|          8|
    |m_axi_w2_ARID                                                                                  |    9|          2|    1|          2|
    |m_axi_w2_ARLEN                                                                                 |   14|          3|   32|         96|
    |m_axi_w2_ARLOCK                                                                                |    9|          2|    2|          4|
    |m_axi_w2_ARPROT                                                                                |    9|          2|    3|          6|
    |m_axi_w2_ARQOS                                                                                 |    9|          2|    4|          8|
    |m_axi_w2_ARREGION                                                                              |    9|          2|    4|          8|
    |m_axi_w2_ARSIZE                                                                                |    9|          2|    3|          6|
    |m_axi_w2_ARUSER                                                                                |    9|          2|    1|          2|
    |m_axi_w2_ARVALID                                                                               |   14|          3|    1|          3|
    |m_axi_w2_RREADY                                                                                |    9|          2|    1|          2|
    |o_1_reg_380                                                                                    |    9|          2|    3|          6|
    |out_reg_344                                                                                    |    9|          2|    6|         12|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0   |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0        |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_d0         |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0        |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0   |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0        |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_d0         |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0        |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_address0  |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0   |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0        |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_d0         |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0        |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0   |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0        |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_d0         |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0        |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0   |   14|          3|   12|         36|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0        |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce1        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0        |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0     |   49|          9|    8|         72|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0          |   49|          9|    1|          9|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce1          |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_d0           |   37|          7|   32|        224|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0          |   37|          7|    1|          7|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we1          |    9|          2|    1|          2|
    |phi_mul4930_reg_391                                                                            |    9|          2|    8|         16|
    |w2_blk_n_AR                                                                                    |    9|          2|    1|          2|
    |weight_buffer_address0                                                                         |   14|          3|    8|         24|
    |weight_buffer_ce0                                                                              |   14|          3|    1|          3|
    |weight_buffer_we0                                                                              |    9|          2|    4|          8|
    +-----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                          | 5040|       1015| 1450|       7186|
    +-----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_1334                                     |   3|   0|    3|          0|
    |add_ln106_reg_1412                                     |   3|   0|    3|          0|
    |add_ln109_4_reg_1387                                   |  64|   0|   64|          0|
    |add_ln109_reg_1345                                     |  64|   0|   64|          0|
    |add_ln112_4_reg_1397                                   |   8|   0|    8|          0|
    |add_ln112_reg_1369                                     |   8|   0|    8|          0|
    |add_ln34_1_reg_1321                                    |   4|   0|    4|          0|
    |add_ln59_15_reg_1422                                   |   8|   0|    8|          0|
    |add_ln59_reg_1430                                      |   3|   0|    3|          0|
    |add_ln64_1_reg_1445                                    |   8|   0|    8|          0|
    |add_ln64_reg_1440                                      |   8|   0|    8|          0|
    |ap_CS_fsm                                              |  47|   0|   47|          0|
    |bh_reg_368                                             |   3|   0|    3|          0|
    |bout_reg_356                                           |   3|   0|    3|          0|
    |gmem_addr_reg_1339                                     |  64|   0|   64|          0|
    |grp_conv2_Pipeline_4_fu_613_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_6_fu_688_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW5_fu_762_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW6_fu_797_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW_fu_726_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_471_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_480_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU4_fu_651_ap_start_reg           |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_fu_576_ap_start_reg            |   1|   0|    1|          0|
    |grp_load_input_buffer_c2_fu_403_ap_start_reg           |   1|   0|    1|          0|
    |h_fu_270                                               |   8|   0|    8|          0|
    |icmp_ln106_reg_1365                                    |   1|   0|    1|          0|
    |indvar_reg_333                                         |   4|   0|    4|          0|
    |o_1_reg_380                                            |   3|   0|    3|          0|
    |or_ln109_reg_1381                                      |   1|   0|    2|          1|
    |out_reg_344                                            |   6|   0|    6|          0|
    |phi_mul4930_reg_391                                    |   8|   0|    8|          0|
    |sext_ln105_reg_1351                                    |   7|   0|    7|          0|
    |shl_ln_reg_1357                                        |  10|   0|   30|         20|
    |trunc_ln101_reg_1326                                   |   5|   0|    5|          0|
    |trunc_ln119_1_reg_1406                                 |  62|   0|   62|          0|
    |trunc_ln2_reg_1375                                     |  62|   0|   62|          0|
    |trunc_ln_reg_1296                                      |  62|   0|   62|          0|
    |w2_addr_reg_1301                                       |  64|   0|   64|          0|
    |zext_ln102_reg_1312                                    |   8|   0|    9|          1|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 619|   0|  641|         22|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_i2_AWVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA       |  out|   16|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA       |   in|   16|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM    |   in|   14|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER       |   in|    1|       m_axi|             i2|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w2_AWVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_AWID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_AWSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WVALID      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WREADY      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WDATA       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_WSTRB       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_WLAST       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WID         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WUSER       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_ARID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_ARSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RDATA       |   in|   32|       m_axi|             w2|       pointer|
|m_axi_w2_RLAST       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RFIFONUM    |   in|   13|       m_axi|             w2|       pointer|
|m_axi_w2_RUSER       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BUSER       |   in|    1|       m_axi|             w2|       pointer|
|conv2_weights        |   in|   64|     ap_none|  conv2_weights|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   16|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   16|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   10|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|conv2_biases         |   in|   64|     ap_none|   conv2_biases|        scalar|
|m_axi_i3_AWVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_AWID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_AWSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WVALID      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WREADY      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WDATA       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_WSTRB       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_WLAST       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WID         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WUSER       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_ARID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_ARSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RDATA       |   in|   32|       m_axi|             i3|       pointer|
|m_axi_i3_RLAST       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RFIFONUM    |   in|   13|       m_axi|             i3|       pointer|
|m_axi_i3_RUSER       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BUSER       |   in|    1|       m_axi|             i3|       pointer|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 42 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 33 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 15 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 25 
42 --> 43 11 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 42 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 48 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %weight_buffer"   --->   Operation 49 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_31, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_35, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_27, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_25, void @empty_15, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 54 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 55 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 56 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 57 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 58 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 59 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 60 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 61 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 62 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 63 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 64 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 65 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 66 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 67 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 68 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:34]   --->   Operation 69 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:34]   --->   Operation 70 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:34]   --->   Operation 71 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:34]   --->   Operation 72 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:34]   --->   Operation 73 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln" [src/conv2.cpp:34]   --->   Operation 74 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln34" [src/conv2.cpp:34]   --->   Operation 75 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %h" [src/conv2.cpp:30]   --->   Operation 76 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_OUT" [src/conv2.cpp:30]   --->   Operation 77 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:30]   --->   Operation 78 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:30]   --->   Operation 79 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %TILE_OUT.split, void %for.end134" [src/conv2.cpp:30]   --->   Operation 80 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.68ns)   --->   "%call_ln32 = call void @load_input_buffer_c2, i16 %i2, i64 %input_ftmap_read, i8 %h_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13" [src/conv2.cpp:32]   --->   Operation 81 'call' 'call_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [src/conv2.cpp:55]   --->   Operation 82 'ret' 'ret_ln55' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln32 = call void @load_input_buffer_c2, i16 %i2, i64 %input_ftmap_read, i8 %h_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13" [src/conv2.cpp:32]   --->   Operation 83 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 85 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 86 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 87 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 88 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 89 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 90 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i8 %h_3" [src/conv2.cpp:102->src/conv2.cpp:52]   --->   Operation 91 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:30]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv2.cpp:30]   --->   Operation 93 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln34 = br void %OUT" [src/conv2.cpp:34]   --->   Operation 95 'br' 'br_ln34' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln34_1, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:34]   --->   Operation 96 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln34, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:34]   --->   Operation 97 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:34]   --->   Operation 98 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.79ns)   --->   "%add_ln34_1 = add i4 %indvar, i4 1" [src/conv2.cpp:34]   --->   Operation 99 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %OUT.split, void %for.inc129" [src/conv2.cpp:34]   --->   Operation 100 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln34 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:34]   --->   Operation 101 'call' 'call_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 102 [1/1] (0.76ns)   --->   "%add_ln30 = add i8 %h_3, i8 3" [src/conv2.cpp:30]   --->   Operation 102 'add' 'add_ln30' <Predicate = (icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 %add_ln30, i8 %h" [src/conv2.cpp:30]   --->   Operation 103 'store' 'store_ln30' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_OUT" [src/conv2.cpp:30]   --->   Operation 104 'br' 'br_ln30' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln34 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:34]   --->   Operation 105 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i6 %out" [src/conv2.cpp:101->src/conv2.cpp:52]   --->   Operation 107 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:34]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv2.cpp:34]   --->   Operation 109 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 111 [1/1] (0.42ns)   --->   "%br_ln105 = br void %BH.i" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 111 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%bout = phi i3 %add_ln105, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 112 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.67ns)   --->   "%icmp_ln105 = icmp_eq  i3 %bout, i3 4" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 113 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (0.67ns)   --->   "%add_ln105 = add i3 %bout, i3 1" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 114 'add' 'add_ln105' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %BH.i.split, void %BW.i.i.preheader" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 115 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i3 %bout" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 116 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.78ns)   --->   "%empty_231 = add i5 %zext_ln105, i5 %trunc_ln101" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 117 'add' 'empty_231' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%p_cast3 = zext i5 %empty_231" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 118 'zext' 'p_cast3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_231, i1 0" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 119 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%p_cast13 = zext i6 %tmp_125" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 120 'zext' 'p_cast13' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (1.08ns)   --->   "%empty_232 = add i64 %p_cast13, i64 %conv2_biases_read" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 121 'add' 'empty_232' <Predicate = (!icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_232, i32 1, i32 63" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 122 'partselect' 'p_cast' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 123 'sext' 'p_cast_cast' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 124 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (2.49ns)   --->   "%mul_ln109 = mul i23 %p_cast3, i23 260100" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 125 'mul' 'mul_ln109' <Predicate = (!icmp_ln105)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i23 %mul_ln109" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 126 'zext' 'zext_ln109' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (1.08ns)   --->   "%add_ln109 = add i64 %zext_ln109, i64 %output_ftmap_read" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 127 'add' 'add_ln109' <Predicate = (!icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.42ns)   --->   "%br_ln59 = br void %BW.i.i" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 128 'br' 'br_ln59' <Predicate = (icmp_ln105)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 129 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 130 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 131 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 132 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 133 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 134 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 135 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 136 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i3 %bout" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 137 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout, i2 0" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 138 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i5 %tmp_s" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 139 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 140 [1/1] (0.78ns)   --->   "%sub_ln112 = sub i6 %zext_ln112_1, i6 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 140 'sub' 'sub_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i6 %sub_ln112" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 141 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 143 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 144 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i16 %gmem_addr_read" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 145 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i20, i10 %trunc_ln112, i20 0" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 146 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (0.42ns)   --->   "%br_ln106 = br void %RELU.0.i" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 147 'br' 'br_ln106' <Predicate = true> <Delay = 0.42>

State 25 <SV = 24> <Delay = 3.54>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln106, void %for.body8.1.i.preheader, i3 0, void %BH.i.split" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 148 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.67ns)   --->   "%icmp_ln106 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 149 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 150 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i3 %bh" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 151 'zext' 'zext_ln112_2' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.78ns)   --->   "%add_ln112_2 = add i7 %sext_ln105, i7 %zext_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 152 'add' 'add_ln112_2' <Predicate = (icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i7 %add_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 153 'sext' 'sext_ln112' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i7 %add_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 154 'trunc' 'trunc_ln112_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln112_1, i4 0" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 155 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.76ns)   --->   "%add_ln112 = add i8 %p_shl, i8 %sext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 156 'add' 'add_ln112' <Predicate = (icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i3 %bh" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 157 'trunc' 'trunc_ln106' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i3 %bh" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 158 'zext' 'zext_ln106' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 159 [2/2] (2.00ns)   --->   "%call_ln112 = call void @conv2_Pipeline_RELU, i8 %add_ln112, i30 %shl_ln, i30 %shl_ln, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 159 'call' 'call_ln112' <Predicate = (icmp_ln106)> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 160 [1/1] (0.76ns)   --->   "%add_ln109_1 = add i9 %zext_ln106, i9 %zext_ln102" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 160 'add' 'add_ln109_1' <Predicate = (icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln109_1, i10 0" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 161 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i19 %shl_ln3" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 162 'zext' 'zext_ln109_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln109_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln109_1, i2 0" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 163 'bitconcatenate' 'shl_ln109_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i11 %shl_ln109_1" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 164 'zext' 'zext_ln109_2' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.88ns)   --->   "%sub_ln109 = sub i20 %zext_ln109_1, i20 %zext_ln109_2" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 165 'sub' 'sub_ln109' <Predicate = (icmp_ln106)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i20 %sub_ln109" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 166 'sext' 'sext_ln109' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (1.08ns)   --->   "%add_ln109_2 = add i64 %sext_ln109, i64 %add_ln109" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 167 'add' 'add_ln109_2' <Predicate = (icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln109_2, i32 2, i32 63" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 168 'partselect' 'trunc_ln2' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln109 = or i2 %trunc_ln106, i2 1" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 169 'or' 'or_ln109' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i2 %or_ln109" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 170 'zext' 'zext_ln109_3' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.76ns)   --->   "%add_ln109_3 = add i9 %zext_ln109_3, i9 %zext_ln102" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 171 'add' 'add_ln109_3' <Predicate = (icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln109_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln109_3, i10 0" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 172 'bitconcatenate' 'shl_ln109_2' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln109_4 = zext i19 %shl_ln109_2" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 173 'zext' 'zext_ln109_4' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln109_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln109_3, i2 0" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 174 'bitconcatenate' 'shl_ln109_3' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln109_5 = zext i11 %shl_ln109_3" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 175 'zext' 'zext_ln109_5' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.88ns)   --->   "%sub_ln109_1 = sub i20 %zext_ln109_4, i20 %zext_ln109_5" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 176 'sub' 'sub_ln109_1' <Predicate = (icmp_ln106)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i20 %sub_ln109_1" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 177 'sext' 'sext_ln109_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (1.08ns)   --->   "%add_ln109_4 = add i64 %sext_ln109_1, i64 %add_ln109" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 178 'add' 'add_ln109_4' <Predicate = (icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln112 = call void @conv2_Pipeline_RELU, i8 %add_ln112, i30 %shl_ln, i30 %shl_ln, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 179 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln2" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 180 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln119" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 181 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 182 [1/1] (7.30ns)   --->   "%empty_233 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 182 'writereq' 'empty_233' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.00>
ST_27 : Operation 183 [2/2] (2.00ns)   --->   "%call_ln119 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i8 %add_ln112, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 183 'call' 'call_ln119' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln119 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i8 %add_ln112, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 184 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 185 [5/5] (7.30ns)   --->   "%empty_234 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 185 'writeresp' 'empty_234' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 186 [4/5] (7.30ns)   --->   "%empty_234 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 186 'writeresp' 'empty_234' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 187 [3/5] (7.30ns)   --->   "%empty_234 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 187 'writeresp' 'empty_234' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 188 [2/5] (7.30ns)   --->   "%empty_234 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 188 'writeresp' 'empty_234' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 189 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 190 'specloopname' 'specloopname_ln106' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_33 : Operation 191 [1/5] (7.30ns)   --->   "%empty_234 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 191 'writeresp' 'empty_234' <Predicate = (icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i2 %or_ln109" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 192 'zext' 'zext_ln112_3' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_33 : Operation 193 [1/1] (0.78ns)   --->   "%add_ln112_3 = add i7 %sext_ln105, i7 %zext_ln112_3" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 193 'add' 'add_ln112_3' <Predicate = (icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i7 %add_ln112_3" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 194 'sext' 'sext_ln112_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln112_2 = trunc i7 %add_ln112_3" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 195 'trunc' 'trunc_ln112_2' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln112_2, i4 0" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 196 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_33 : Operation 197 [1/1] (0.76ns)   --->   "%add_ln112_4 = add i8 %p_shl2, i8 %sext_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 197 'add' 'add_ln112_4' <Predicate = (icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 198 [1/1] (0.54ns)   --->   "%icmp_ln106_1 = icmp_eq  i2 %or_ln109, i2 3" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 198 'icmp' 'icmp_ln106_1' <Predicate = (icmp_ln106)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 199 'br' 'br_ln106' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_33 : Operation 200 [2/2] (2.00ns)   --->   "%call_ln112 = call void @conv2_Pipeline_RELU4, i8 %add_ln112_4, i30 %shl_ln, i30 %shl_ln, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 200 'call' 'call_ln112' <Predicate = (icmp_ln106 & !icmp_ln106_1)> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln109_4, i32 2, i32 63" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 201 'partselect' 'trunc_ln119_1' <Predicate = (icmp_ln106 & !icmp_ln106_1)> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.67ns)   --->   "%add_ln106 = add i3 %bh, i3 2" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 202 'add' 'add_ln106' <Predicate = (icmp_ln106 & !icmp_ln106_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln105 = br void %BH.i" [src/conv2.cpp:105->src/conv2.cpp:52]   --->   Operation 203 'br' 'br_ln105' <Predicate = (icmp_ln106_1) | (!icmp_ln106)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln112 = call void @conv2_Pipeline_RELU4, i8 %add_ln112_4, i30 %shl_ln, i30 %shl_ln, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 204 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i62 %trunc_ln119_1" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 205 'sext' 'sext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 206 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln119_1" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 206 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 207 [1/1] (7.30ns)   --->   "%empty_235 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr_1, i32 255" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 207 'writereq' 'empty_235' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.00>
ST_35 : Operation 208 [2/2] (2.00ns)   --->   "%call_ln119 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln119_1, i8 %add_ln112_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 208 'call' 'call_ln119' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln119 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln119_1, i8 %add_ln112_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:119->src/conv2.cpp:52]   --->   Operation 209 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 210 [5/5] (7.30ns)   --->   "%empty_236 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 210 'writeresp' 'empty_236' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 211 [4/5] (7.30ns)   --->   "%empty_236 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 211 'writeresp' 'empty_236' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 212 [3/5] (7.30ns)   --->   "%empty_236 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 212 'writeresp' 'empty_236' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 213 [2/5] (7.30ns)   --->   "%empty_236 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 213 'writeresp' 'empty_236' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 214 [1/5] (7.30ns)   --->   "%empty_236 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 214 'writeresp' 'empty_236' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln106 = br void %RELU.0.i" [src/conv2.cpp:106->src/conv2.cpp:52]   --->   Operation 215 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 0.78>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln59, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 216 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 217 [1/1] (0.00ns)   --->   "%phi_mul4930 = phi i8 %add_ln59_15, void %BW.i.i.split, i8 0, void %BW.i.i.preheader" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 217 'phi' 'phi_mul4930' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 218 [1/1] (0.76ns)   --->   "%add_ln59_15 = add i8 %phi_mul4930, i8 51" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 218 'add' 'add_ln59_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 219 [1/1] (0.67ns)   --->   "%icmp_ln59 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 219 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 220 [1/1] (0.67ns)   --->   "%add_ln59 = add i3 %o_1, i3 1" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 220 'add' 'add_ln59' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 221 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln59 = call void @conv2_Pipeline_BW, i8 %phi_mul4930, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 222 'call' 'call_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 223 [1/1] (0.78ns)   --->   "%add_ln34 = add i6 %out, i6 4" [src/conv2.cpp:34]   --->   Operation 223 'add' 'add_ln34' <Predicate = (icmp_ln59)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln34 = br void %OUT" [src/conv2.cpp:34]   --->   Operation 224 'br' 'br_ln34' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 43 <SV = 16> <Delay = 0.00>
ST_43 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln59 = call void @conv2_Pipeline_BW, i8 %phi_mul4930, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 225 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 0.76>
ST_44 : Operation 226 [1/1] (0.76ns)   --->   "%add_ln64 = add i8 %phi_mul4930, i8 17" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 226 'add' 'add_ln64' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 227 [2/2] (0.00ns)   --->   "%call_ln64 = call void @conv2_Pipeline_BW5, i8 %add_ln64, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 227 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 0.00>
ST_45 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln64 = call void @conv2_Pipeline_BW5, i8 %add_ln64, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 228 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 19> <Delay = 0.76>
ST_46 : Operation 229 [1/1] (0.76ns)   --->   "%add_ln64_1 = add i8 %phi_mul4930, i8 34" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 229 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 230 [2/2] (0.00ns)   --->   "%call_ln64 = call void @conv2_Pipeline_BW6, i8 %add_ln64_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 230 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 20> <Delay = 0.00>
ST_47 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 232 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 233 [1/2] (0.00ns)   --->   "%call_ln64 = call void @conv2_Pipeline_BW6, i8 %add_ln64_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 233 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln59 = br void %BW.i.i" [src/conv2.cpp:59->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 234 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                          (alloca                ) [ 011111111111111111111111111111111111111111111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
output_ftmap_read          (read                  ) [ 001111111111111111111111111111111111111111111111]
conv2_biases_read          (read                  ) [ 001111111111111111111111111111111111111111111111]
conv2_weights_read         (read                  ) [ 000000000000000000000000000000000000000000000000]
input_ftmap_read           (read                  ) [ 001111111111111111111111111111111111111111111111]
trunc_ln                   (partselect            ) [ 001111111111111111111111111111111111111111111111]
sext_ln34                  (sext                  ) [ 000000000000000000000000000000000000000000000000]
w2_addr                    (getelementptr         ) [ 001111111111111111111111111111111111111111111111]
store_ln30                 (store                 ) [ 000000000000000000000000000000000000000000000000]
br_ln30                    (br                    ) [ 000000000000000000000000000000000000000000000000]
h_3                        (load                  ) [ 000111111111111111111111111111111111111111111111]
icmp_ln30                  (icmp                  ) [ 001111111111111111111111111111111111111111111111]
br_ln30                    (br                    ) [ 000000000000000000000000000000000000000000000000]
ret_ln55                   (ret                   ) [ 000000000000000000000000000000000000000000000000]
call_ln32                  (call                  ) [ 000000000000000000000000000000000000000000000000]
zext_ln102                 (zext                  ) [ 000000000001111111111111111111111111111111111111]
speclooptripcount_ln30     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln30          (specloopname          ) [ 000000000000000000000000000000000000000000000000]
empty                      (readreq               ) [ 000000000000000000000000000000000000000000000000]
br_ln34                    (br                    ) [ 001111111111111111111111111111111111111111111111]
indvar                     (phi                   ) [ 000000000001000000000000000000000000000000000000]
out                        (phi                   ) [ 000000000001111111111111111111111111111111111111]
icmp_ln34                  (icmp                  ) [ 001111111111111111111111111111111111111111111111]
add_ln34_1                 (add                   ) [ 001111111111111111111111111111111111111111111111]
br_ln34                    (br                    ) [ 000000000000000000000000000000000000000000000000]
add_ln30                   (add                   ) [ 000000000000000000000000000000000000000000000000]
store_ln30                 (store                 ) [ 000000000000000000000000000000000000000000000000]
br_ln30                    (br                    ) [ 000000000000000000000000000000000000000000000000]
call_ln34                  (call                  ) [ 000000000000000000000000000000000000000000000000]
trunc_ln101                (trunc                 ) [ 000000000000000111111111111111111111111111000000]
speclooptripcount_ln34     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln34          (specloopname          ) [ 000000000000000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 000000000000000000000000000000000000000000000000]
br_ln105                   (br                    ) [ 001111111111111111111111111111111111111111111111]
bout                       (phi                   ) [ 000000000000000111111111100000000000000000000000]
icmp_ln105                 (icmp                  ) [ 001111111111111111111111111111111111111111111111]
add_ln105                  (add                   ) [ 001111111111111111111111111111111111111111111111]
br_ln105                   (br                    ) [ 000000000000000000000000000000000000000000000000]
zext_ln105                 (zext                  ) [ 000000000000000000000000000000000000000000000000]
empty_231                  (add                   ) [ 000000000000000000000000000000000000000000000000]
p_cast3                    (zext                  ) [ 000000000000000000000000000000000000000000000000]
tmp_125                    (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
p_cast13                   (zext                  ) [ 000000000000000000000000000000000000000000000000]
empty_232                  (add                   ) [ 000000000000000000000000000000000000000000000000]
p_cast                     (partselect            ) [ 000000000000000000000000000000000000000000000000]
p_cast_cast                (sext                  ) [ 000000000000000000000000000000000000000000000000]
gmem_addr                  (getelementptr         ) [ 000000000000000011111111100000000000000000000000]
mul_ln109                  (mul                   ) [ 000000000000000000000000000000000000000000000000]
zext_ln109                 (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln109                  (add                   ) [ 000000000000000011111111111111111111111111000000]
br_ln59                    (br                    ) [ 001111111111111111111111111111111111111111111111]
gmem_load_req              (readreq               ) [ 000000000000000000000000000000000000000000000000]
zext_ln112                 (zext                  ) [ 000000000000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln112_1               (zext                  ) [ 000000000000000000000000000000000000000000000000]
sub_ln112                  (sub                   ) [ 000000000000000000000000000000000000000000000000]
sext_ln105                 (sext                  ) [ 000000000000000000000000011111111111111111000000]
speclooptripcount_ln105    (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln105         (specloopname          ) [ 000000000000000000000000000000000000000000000000]
gmem_addr_read             (read                  ) [ 000000000000000000000000000000000000000000000000]
trunc_ln112                (trunc                 ) [ 000000000000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate        ) [ 000000000000000000000000011111111111111111000000]
br_ln106                   (br                    ) [ 001111111111111111111111111111111111111111111111]
bh                         (phi                   ) [ 000000000000000000000000011111111100000000000000]
icmp_ln106                 (icmp                  ) [ 001111111111111111111111111111111111111111111111]
br_ln106                   (br                    ) [ 000000000000000000000000000000000000000000000000]
zext_ln112_2               (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln112_2                (add                   ) [ 000000000000000000000000000000000000000000000000]
sext_ln112                 (sext                  ) [ 000000000000000000000000000000000000000000000000]
trunc_ln112_1              (trunc                 ) [ 000000000000000000000000000000000000000000000000]
p_shl                      (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
add_ln112                  (add                   ) [ 000000000000000000000000001110000000000000000000]
trunc_ln106                (trunc                 ) [ 000000000000000000000000000000000000000000000000]
zext_ln106                 (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln109_1                (add                   ) [ 000000000000000000000000000000000000000000000000]
shl_ln3                    (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln109_1               (zext                  ) [ 000000000000000000000000000000000000000000000000]
shl_ln109_1                (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln109_2               (zext                  ) [ 000000000000000000000000000000000000000000000000]
sub_ln109                  (sub                   ) [ 000000000000000000000000000000000000000000000000]
sext_ln109                 (sext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln109_2                (add                   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln2                  (partselect            ) [ 000000000000000000000000001110000000000000000000]
or_ln109                   (or                    ) [ 000000000000000000000000001111111100000000000000]
zext_ln109_3               (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln109_3                (add                   ) [ 000000000000000000000000000000000000000000000000]
shl_ln109_2                (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln109_4               (zext                  ) [ 000000000000000000000000000000000000000000000000]
shl_ln109_3                (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln109_5               (zext                  ) [ 000000000000000000000000000000000000000000000000]
sub_ln109_1                (sub                   ) [ 000000000000000000000000000000000000000000000000]
sext_ln109_1               (sext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln109_4                (add                   ) [ 000000000000000000000000001111111100000000000000]
call_ln112                 (call                  ) [ 000000000000000000000000000000000000000000000000]
sext_ln119                 (sext                  ) [ 000000000000000000000000000000000000000000000000]
i3_addr                    (getelementptr         ) [ 001111111111111111111111110111111111111111111111]
empty_233                  (writereq              ) [ 000000000000000000000000000000000000000000000000]
call_ln119                 (call                  ) [ 000000000000000000000000000000000000000000000000]
speclooptripcount_ln106    (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln106         (specloopname          ) [ 000000000000000000000000000000000000000000000000]
empty_234                  (writeresp             ) [ 000000000000000000000000000000000000000000000000]
zext_ln112_3               (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln112_3                (add                   ) [ 000000000000000000000000000000000000000000000000]
sext_ln112_1               (sext                  ) [ 000000000000000000000000000000000000000000000000]
trunc_ln112_2              (trunc                 ) [ 000000000000000000000000000000000000000000000000]
p_shl2                     (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
add_ln112_4                (add                   ) [ 000000000000000000000000000000000011100000000000]
icmp_ln106_1               (icmp                  ) [ 001111111111111111111111111111111111111111111111]
br_ln106                   (br                    ) [ 000000000000000000000000000000000000000000000000]
trunc_ln119_1              (partselect            ) [ 000000000000000000000000000000000011100000000000]
add_ln106                  (add                   ) [ 001111111111111111111111110000000011111111111111]
br_ln105                   (br                    ) [ 001111111111111111111111111111111111111111111111]
call_ln112                 (call                  ) [ 000000000000000000000000000000000000000000000000]
sext_ln119_1               (sext                  ) [ 000000000000000000000000000000000000000000000000]
i3_addr_1                  (getelementptr         ) [ 000000000000000000000000000000000001111111000000]
empty_235                  (writereq              ) [ 000000000000000000000000000000000000000000000000]
call_ln119                 (call                  ) [ 000000000000000000000000000000000000000000000000]
empty_236                  (writeresp             ) [ 000000000000000000000000000000000000000000000000]
br_ln106                   (br                    ) [ 001111111111111111111111111111111111111111111111]
o_1                        (phi                   ) [ 000000000000000000000000000000000000000000100000]
phi_mul4930                (phi                   ) [ 000000000000000000000000000000000000000000111110]
add_ln59_15                (add                   ) [ 001111111111111111111111111111111111111111111111]
icmp_ln59                  (icmp                  ) [ 001111111111111111111111111111111111111111111111]
add_ln59                   (add                   ) [ 001111111111111111111111111111111111111111111111]
br_ln59                    (br                    ) [ 000000000000000000000000000000000000000000000000]
add_ln34                   (add                   ) [ 001111111111111111111111111111111111111111111111]
br_ln34                    (br                    ) [ 001111111111111111111111111111111111111111111111]
call_ln59                  (call                  ) [ 000000000000000000000000000000000000000000000000]
add_ln64                   (add                   ) [ 000000000000000000000000000000000000000000000100]
call_ln64                  (call                  ) [ 000000000000000000000000000000000000000000000000]
add_ln64_1                 (add                   ) [ 000000000000000000000000000000000000000000000001]
speclooptripcount_ln59     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln59          (specloopname          ) [ 000000000000000000000000000000000000000000000000]
call_ln64                  (call                  ) [ 000000000000000000000000000000000000000000000000]
br_ln59                    (br                    ) [ 001111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="weight_buffer">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_buffer_c2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_WEIGHTS_L"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i20"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU4"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW5"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW6"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="270" class="1004" name="h_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="output_ftmap_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="conv2_biases_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv2_weights_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="input_ftmap_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_readreq_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2"/>
<pin id="301" dir="0" index="2" bw="13" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_readreq_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="1"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/16 "/>
</bind>
</comp>

<comp id="312" class="1004" name="gmem_addr_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="9"/>
<pin id="315" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/24 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_writeresp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="9" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_233/26 empty_234/29 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_writeresp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="9" slack="0"/>
<pin id="329" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_235/34 empty_236/37 "/>
</bind>
</comp>

<comp id="333" class="1005" name="indvar_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="indvar_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="344" class="1005" name="out_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="1"/>
<pin id="346" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="out_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/11 "/>
</bind>
</comp>

<comp id="356" class="1005" name="bout_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bout (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="bout_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout/15 "/>
</bind>
</comp>

<comp id="368" class="1005" name="bh_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="1"/>
<pin id="370" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="bh_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/25 "/>
</bind>
</comp>

<comp id="380" class="1005" name="o_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="1"/>
<pin id="382" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="o_1_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/42 "/>
</bind>
</comp>

<comp id="391" class="1005" name="phi_mul4930_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4930 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="phi_mul4930_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4930/42 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_load_input_buffer_c2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="0" index="2" bw="64" slack="1"/>
<pin id="407" dir="0" index="3" bw="8" slack="0"/>
<pin id="408" dir="0" index="4" bw="16" slack="0"/>
<pin id="409" dir="0" index="5" bw="16" slack="0"/>
<pin id="410" dir="0" index="6" bw="16" slack="0"/>
<pin id="411" dir="0" index="7" bw="16" slack="0"/>
<pin id="412" dir="0" index="8" bw="16" slack="0"/>
<pin id="413" dir="0" index="9" bw="16" slack="0"/>
<pin id="414" dir="0" index="10" bw="16" slack="0"/>
<pin id="415" dir="0" index="11" bw="16" slack="0"/>
<pin id="416" dir="0" index="12" bw="16" slack="0"/>
<pin id="417" dir="0" index="13" bw="16" slack="0"/>
<pin id="418" dir="0" index="14" bw="16" slack="0"/>
<pin id="419" dir="0" index="15" bw="16" slack="0"/>
<pin id="420" dir="0" index="16" bw="16" slack="0"/>
<pin id="421" dir="0" index="17" bw="16" slack="0"/>
<pin id="422" dir="0" index="18" bw="16" slack="0"/>
<pin id="423" dir="0" index="19" bw="16" slack="0"/>
<pin id="424" dir="0" index="20" bw="16" slack="0"/>
<pin id="425" dir="0" index="21" bw="16" slack="0"/>
<pin id="426" dir="0" index="22" bw="16" slack="0"/>
<pin id="427" dir="0" index="23" bw="16" slack="0"/>
<pin id="428" dir="0" index="24" bw="16" slack="0"/>
<pin id="429" dir="0" index="25" bw="16" slack="0"/>
<pin id="430" dir="0" index="26" bw="16" slack="0"/>
<pin id="431" dir="0" index="27" bw="16" slack="0"/>
<pin id="432" dir="0" index="28" bw="16" slack="0"/>
<pin id="433" dir="0" index="29" bw="16" slack="0"/>
<pin id="434" dir="0" index="30" bw="16" slack="0"/>
<pin id="435" dir="0" index="31" bw="16" slack="0"/>
<pin id="436" dir="0" index="32" bw="16" slack="0"/>
<pin id="437" dir="0" index="33" bw="16" slack="0"/>
<pin id="438" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="0" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="62" slack="10"/>
<pin id="475" dir="0" index="3" bw="32" slack="0"/>
<pin id="476" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_conv2_Pipeline_OUT_ROW_COL_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="0" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="0" index="3" bw="16" slack="0"/>
<pin id="485" dir="0" index="4" bw="16" slack="0"/>
<pin id="486" dir="0" index="5" bw="16" slack="0"/>
<pin id="487" dir="0" index="6" bw="16" slack="0"/>
<pin id="488" dir="0" index="7" bw="16" slack="0"/>
<pin id="489" dir="0" index="8" bw="16" slack="0"/>
<pin id="490" dir="0" index="9" bw="16" slack="0"/>
<pin id="491" dir="0" index="10" bw="16" slack="0"/>
<pin id="492" dir="0" index="11" bw="16" slack="0"/>
<pin id="493" dir="0" index="12" bw="16" slack="0"/>
<pin id="494" dir="0" index="13" bw="16" slack="0"/>
<pin id="495" dir="0" index="14" bw="16" slack="0"/>
<pin id="496" dir="0" index="15" bw="16" slack="0"/>
<pin id="497" dir="0" index="16" bw="16" slack="0"/>
<pin id="498" dir="0" index="17" bw="16" slack="0"/>
<pin id="499" dir="0" index="18" bw="16" slack="0"/>
<pin id="500" dir="0" index="19" bw="16" slack="0"/>
<pin id="501" dir="0" index="20" bw="16" slack="0"/>
<pin id="502" dir="0" index="21" bw="16" slack="0"/>
<pin id="503" dir="0" index="22" bw="16" slack="0"/>
<pin id="504" dir="0" index="23" bw="16" slack="0"/>
<pin id="505" dir="0" index="24" bw="16" slack="0"/>
<pin id="506" dir="0" index="25" bw="16" slack="0"/>
<pin id="507" dir="0" index="26" bw="16" slack="0"/>
<pin id="508" dir="0" index="27" bw="16" slack="0"/>
<pin id="509" dir="0" index="28" bw="16" slack="0"/>
<pin id="510" dir="0" index="29" bw="16" slack="0"/>
<pin id="511" dir="0" index="30" bw="16" slack="0"/>
<pin id="512" dir="0" index="31" bw="16" slack="0"/>
<pin id="513" dir="0" index="32" bw="16" slack="0"/>
<pin id="514" dir="0" index="33" bw="32" slack="0"/>
<pin id="515" dir="0" index="34" bw="32" slack="0"/>
<pin id="516" dir="0" index="35" bw="32" slack="0"/>
<pin id="517" dir="0" index="36" bw="32" slack="0"/>
<pin id="518" dir="0" index="37" bw="32" slack="0"/>
<pin id="519" dir="0" index="38" bw="32" slack="0"/>
<pin id="520" dir="0" index="39" bw="32" slack="0"/>
<pin id="521" dir="0" index="40" bw="32" slack="0"/>
<pin id="522" dir="0" index="41" bw="32" slack="0"/>
<pin id="523" dir="0" index="42" bw="32" slack="0"/>
<pin id="524" dir="0" index="43" bw="32" slack="0"/>
<pin id="525" dir="0" index="44" bw="32" slack="0"/>
<pin id="526" dir="0" index="45" bw="32" slack="0"/>
<pin id="527" dir="0" index="46" bw="32" slack="0"/>
<pin id="528" dir="1" index="47" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_conv2_Pipeline_RELU_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="0" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="0" index="2" bw="30" slack="1"/>
<pin id="580" dir="0" index="3" bw="30" slack="1"/>
<pin id="581" dir="0" index="4" bw="32" slack="0"/>
<pin id="582" dir="0" index="5" bw="32" slack="0"/>
<pin id="583" dir="0" index="6" bw="32" slack="0"/>
<pin id="584" dir="0" index="7" bw="32" slack="0"/>
<pin id="585" dir="0" index="8" bw="32" slack="0"/>
<pin id="586" dir="0" index="9" bw="32" slack="0"/>
<pin id="587" dir="0" index="10" bw="32" slack="0"/>
<pin id="588" dir="0" index="11" bw="32" slack="0"/>
<pin id="589" dir="0" index="12" bw="32" slack="0"/>
<pin id="590" dir="0" index="13" bw="32" slack="0"/>
<pin id="591" dir="0" index="14" bw="32" slack="0"/>
<pin id="592" dir="0" index="15" bw="32" slack="0"/>
<pin id="593" dir="0" index="16" bw="32" slack="0"/>
<pin id="594" dir="0" index="17" bw="32" slack="0"/>
<pin id="595" dir="0" index="18" bw="32" slack="0"/>
<pin id="596" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/25 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_conv2_Pipeline_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="0" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="62" slack="2"/>
<pin id="617" dir="0" index="3" bw="8" slack="2"/>
<pin id="618" dir="0" index="4" bw="32" slack="0"/>
<pin id="619" dir="0" index="5" bw="32" slack="0"/>
<pin id="620" dir="0" index="6" bw="32" slack="0"/>
<pin id="621" dir="0" index="7" bw="32" slack="0"/>
<pin id="622" dir="0" index="8" bw="32" slack="0"/>
<pin id="623" dir="0" index="9" bw="32" slack="0"/>
<pin id="624" dir="0" index="10" bw="32" slack="0"/>
<pin id="625" dir="0" index="11" bw="32" slack="0"/>
<pin id="626" dir="0" index="12" bw="32" slack="0"/>
<pin id="627" dir="0" index="13" bw="32" slack="0"/>
<pin id="628" dir="0" index="14" bw="32" slack="0"/>
<pin id="629" dir="0" index="15" bw="32" slack="0"/>
<pin id="630" dir="0" index="16" bw="32" slack="0"/>
<pin id="631" dir="0" index="17" bw="32" slack="0"/>
<pin id="632" dir="0" index="18" bw="32" slack="0"/>
<pin id="633" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/27 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_conv2_Pipeline_RELU4_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="0" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="0" index="2" bw="30" slack="9"/>
<pin id="655" dir="0" index="3" bw="30" slack="9"/>
<pin id="656" dir="0" index="4" bw="32" slack="0"/>
<pin id="657" dir="0" index="5" bw="32" slack="0"/>
<pin id="658" dir="0" index="6" bw="32" slack="0"/>
<pin id="659" dir="0" index="7" bw="32" slack="0"/>
<pin id="660" dir="0" index="8" bw="32" slack="0"/>
<pin id="661" dir="0" index="9" bw="32" slack="0"/>
<pin id="662" dir="0" index="10" bw="32" slack="0"/>
<pin id="663" dir="0" index="11" bw="32" slack="0"/>
<pin id="664" dir="0" index="12" bw="32" slack="0"/>
<pin id="665" dir="0" index="13" bw="32" slack="0"/>
<pin id="666" dir="0" index="14" bw="32" slack="0"/>
<pin id="667" dir="0" index="15" bw="32" slack="0"/>
<pin id="668" dir="0" index="16" bw="32" slack="0"/>
<pin id="669" dir="0" index="17" bw="32" slack="0"/>
<pin id="670" dir="0" index="18" bw="32" slack="0"/>
<pin id="671" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/33 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_conv2_Pipeline_6_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="0" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="62" slack="2"/>
<pin id="692" dir="0" index="3" bw="8" slack="2"/>
<pin id="693" dir="0" index="4" bw="32" slack="0"/>
<pin id="694" dir="0" index="5" bw="32" slack="0"/>
<pin id="695" dir="0" index="6" bw="32" slack="0"/>
<pin id="696" dir="0" index="7" bw="32" slack="0"/>
<pin id="697" dir="0" index="8" bw="32" slack="0"/>
<pin id="698" dir="0" index="9" bw="32" slack="0"/>
<pin id="699" dir="0" index="10" bw="32" slack="0"/>
<pin id="700" dir="0" index="11" bw="32" slack="0"/>
<pin id="701" dir="0" index="12" bw="32" slack="0"/>
<pin id="702" dir="0" index="13" bw="32" slack="0"/>
<pin id="703" dir="0" index="14" bw="32" slack="0"/>
<pin id="704" dir="0" index="15" bw="32" slack="0"/>
<pin id="705" dir="0" index="16" bw="32" slack="0"/>
<pin id="706" dir="0" index="17" bw="32" slack="0"/>
<pin id="707" dir="0" index="18" bw="32" slack="0"/>
<pin id="708" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/35 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_conv2_Pipeline_BW_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="0" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="0"/>
<pin id="729" dir="0" index="2" bw="32" slack="0"/>
<pin id="730" dir="0" index="3" bw="32" slack="0"/>
<pin id="731" dir="0" index="4" bw="32" slack="0"/>
<pin id="732" dir="0" index="5" bw="32" slack="0"/>
<pin id="733" dir="0" index="6" bw="32" slack="0"/>
<pin id="734" dir="0" index="7" bw="32" slack="0"/>
<pin id="735" dir="0" index="8" bw="32" slack="0"/>
<pin id="736" dir="0" index="9" bw="32" slack="0"/>
<pin id="737" dir="0" index="10" bw="32" slack="0"/>
<pin id="738" dir="0" index="11" bw="32" slack="0"/>
<pin id="739" dir="0" index="12" bw="32" slack="0"/>
<pin id="740" dir="0" index="13" bw="32" slack="0"/>
<pin id="741" dir="0" index="14" bw="32" slack="0"/>
<pin id="742" dir="0" index="15" bw="32" slack="0"/>
<pin id="743" dir="0" index="16" bw="32" slack="0"/>
<pin id="744" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/42 "/>
</bind>
</comp>

<comp id="762" class="1004" name="grp_conv2_Pipeline_BW5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="0" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="0" index="2" bw="32" slack="0"/>
<pin id="766" dir="0" index="3" bw="32" slack="0"/>
<pin id="767" dir="0" index="4" bw="32" slack="0"/>
<pin id="768" dir="0" index="5" bw="32" slack="0"/>
<pin id="769" dir="0" index="6" bw="32" slack="0"/>
<pin id="770" dir="0" index="7" bw="32" slack="0"/>
<pin id="771" dir="0" index="8" bw="32" slack="0"/>
<pin id="772" dir="0" index="9" bw="32" slack="0"/>
<pin id="773" dir="0" index="10" bw="32" slack="0"/>
<pin id="774" dir="0" index="11" bw="32" slack="0"/>
<pin id="775" dir="0" index="12" bw="32" slack="0"/>
<pin id="776" dir="0" index="13" bw="32" slack="0"/>
<pin id="777" dir="0" index="14" bw="32" slack="0"/>
<pin id="778" dir="0" index="15" bw="32" slack="0"/>
<pin id="779" dir="0" index="16" bw="32" slack="0"/>
<pin id="780" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/44 "/>
</bind>
</comp>

<comp id="797" class="1004" name="grp_conv2_Pipeline_BW6_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="0" slack="0"/>
<pin id="799" dir="0" index="1" bw="8" slack="0"/>
<pin id="800" dir="0" index="2" bw="32" slack="0"/>
<pin id="801" dir="0" index="3" bw="32" slack="0"/>
<pin id="802" dir="0" index="4" bw="32" slack="0"/>
<pin id="803" dir="0" index="5" bw="32" slack="0"/>
<pin id="804" dir="0" index="6" bw="32" slack="0"/>
<pin id="805" dir="0" index="7" bw="32" slack="0"/>
<pin id="806" dir="0" index="8" bw="32" slack="0"/>
<pin id="807" dir="0" index="9" bw="32" slack="0"/>
<pin id="808" dir="0" index="10" bw="32" slack="0"/>
<pin id="809" dir="0" index="11" bw="32" slack="0"/>
<pin id="810" dir="0" index="12" bw="32" slack="0"/>
<pin id="811" dir="0" index="13" bw="32" slack="0"/>
<pin id="812" dir="0" index="14" bw="32" slack="0"/>
<pin id="813" dir="0" index="15" bw="32" slack="0"/>
<pin id="814" dir="0" index="16" bw="32" slack="0"/>
<pin id="815" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/46 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="62" slack="0"/>
<pin id="834" dir="0" index="1" bw="64" slack="0"/>
<pin id="835" dir="0" index="2" bw="3" slack="0"/>
<pin id="836" dir="0" index="3" bw="7" slack="0"/>
<pin id="837" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sext_ln34_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="62" slack="0"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="w2_addr_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="0"/>
<pin id="848" dir="0" index="1" bw="64" slack="0"/>
<pin id="849" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="852" class="1004" name="store_ln30_store_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="857" class="1004" name="h_3_load_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="1"/>
<pin id="859" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="icmp_ln30_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln102_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="869" dir="1" index="1" bw="9" slack="15"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="icmp_ln34_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="4" slack="0"/>
<pin id="872" dir="0" index="1" bw="4" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/11 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln34_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="4" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/11 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln30_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="884" dir="0" index="1" bw="3" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="store_ln30_store_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="10"/>
<pin id="890" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 "/>
</bind>
</comp>

<comp id="892" class="1004" name="trunc_ln101_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="3"/>
<pin id="894" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/14 "/>
</bind>
</comp>

<comp id="896" class="1004" name="icmp_ln105_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="0"/>
<pin id="898" dir="0" index="1" bw="3" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/15 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln105_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/15 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln105_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="0"/>
<pin id="910" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/15 "/>
</bind>
</comp>

<comp id="912" class="1004" name="empty_231_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="0"/>
<pin id="914" dir="0" index="1" bw="5" slack="1"/>
<pin id="915" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_231/15 "/>
</bind>
</comp>

<comp id="917" class="1004" name="p_cast3_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="5" slack="0"/>
<pin id="919" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/15 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_125_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="6" slack="0"/>
<pin id="923" dir="0" index="1" bw="5" slack="0"/>
<pin id="924" dir="0" index="2" bw="1" slack="0"/>
<pin id="925" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_125/15 "/>
</bind>
</comp>

<comp id="929" class="1004" name="p_cast13_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="6" slack="0"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast13/15 "/>
</bind>
</comp>

<comp id="933" class="1004" name="empty_232_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="6" slack="0"/>
<pin id="935" dir="0" index="1" bw="64" slack="14"/>
<pin id="936" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_232/15 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_cast_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="63" slack="0"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="0" index="2" bw="1" slack="0"/>
<pin id="942" dir="0" index="3" bw="7" slack="0"/>
<pin id="943" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/15 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_cast_cast_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="63" slack="0"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/15 "/>
</bind>
</comp>

<comp id="952" class="1004" name="gmem_addr_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="0"/>
<pin id="954" dir="0" index="1" bw="64" slack="0"/>
<pin id="955" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/15 "/>
</bind>
</comp>

<comp id="958" class="1004" name="mul_ln109_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="5" slack="0"/>
<pin id="960" dir="0" index="1" bw="19" slack="0"/>
<pin id="961" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/15 "/>
</bind>
</comp>

<comp id="964" class="1004" name="zext_ln109_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="23" slack="0"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/15 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln109_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="23" slack="0"/>
<pin id="970" dir="0" index="1" bw="64" slack="14"/>
<pin id="971" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/15 "/>
</bind>
</comp>

<comp id="973" class="1004" name="zext_ln112_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="3" slack="9"/>
<pin id="975" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/24 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_s_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="5" slack="0"/>
<pin id="979" dir="0" index="1" bw="3" slack="9"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln112_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="5" slack="0"/>
<pin id="987" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/24 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sub_ln112_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="5" slack="0"/>
<pin id="991" dir="0" index="1" bw="3" slack="0"/>
<pin id="992" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112/24 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sext_ln105_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="6" slack="0"/>
<pin id="997" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln105/24 "/>
</bind>
</comp>

<comp id="999" class="1004" name="trunc_ln112_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="16" slack="0"/>
<pin id="1001" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/24 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="shl_ln_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="30" slack="0"/>
<pin id="1005" dir="0" index="1" bw="10" slack="0"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/24 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="icmp_ln106_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="3" slack="0"/>
<pin id="1013" dir="0" index="1" bw="3" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/25 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="zext_ln112_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="3" slack="0"/>
<pin id="1019" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/25 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln112_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="6" slack="1"/>
<pin id="1023" dir="0" index="1" bw="3" slack="0"/>
<pin id="1024" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/25 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="sext_ln112_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="7" slack="0"/>
<pin id="1028" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/25 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="trunc_ln112_1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="7" slack="0"/>
<pin id="1032" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_1/25 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="p_shl_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="0"/>
<pin id="1036" dir="0" index="1" bw="4" slack="0"/>
<pin id="1037" dir="0" index="2" bw="1" slack="0"/>
<pin id="1038" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/25 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln112_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="7" slack="0"/>
<pin id="1045" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/25 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="trunc_ln106_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="3" slack="0"/>
<pin id="1051" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/25 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="zext_ln106_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="3" slack="0"/>
<pin id="1055" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/25 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="add_ln109_1_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="3" slack="0"/>
<pin id="1059" dir="0" index="1" bw="8" slack="15"/>
<pin id="1060" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/25 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="shl_ln3_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="19" slack="0"/>
<pin id="1064" dir="0" index="1" bw="9" slack="0"/>
<pin id="1065" dir="0" index="2" bw="1" slack="0"/>
<pin id="1066" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/25 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln109_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="19" slack="0"/>
<pin id="1072" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/25 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="shl_ln109_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="11" slack="0"/>
<pin id="1076" dir="0" index="1" bw="9" slack="0"/>
<pin id="1077" dir="0" index="2" bw="1" slack="0"/>
<pin id="1078" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_1/25 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln109_2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="11" slack="0"/>
<pin id="1084" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_2/25 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sub_ln109_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="19" slack="0"/>
<pin id="1088" dir="0" index="1" bw="11" slack="0"/>
<pin id="1089" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln109/25 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="sext_ln109_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="20" slack="0"/>
<pin id="1094" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/25 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="add_ln109_2_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="20" slack="0"/>
<pin id="1098" dir="0" index="1" bw="64" slack="10"/>
<pin id="1099" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_2/25 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="trunc_ln2_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="62" slack="0"/>
<pin id="1103" dir="0" index="1" bw="64" slack="0"/>
<pin id="1104" dir="0" index="2" bw="3" slack="0"/>
<pin id="1105" dir="0" index="3" bw="7" slack="0"/>
<pin id="1106" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/25 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="or_ln109_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="2" slack="0"/>
<pin id="1113" dir="0" index="1" bw="2" slack="0"/>
<pin id="1114" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109/25 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="zext_ln109_3_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="2" slack="0"/>
<pin id="1119" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_3/25 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="add_ln109_3_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="2" slack="0"/>
<pin id="1123" dir="0" index="1" bw="8" slack="15"/>
<pin id="1124" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_3/25 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="shl_ln109_2_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="19" slack="0"/>
<pin id="1128" dir="0" index="1" bw="9" slack="0"/>
<pin id="1129" dir="0" index="2" bw="1" slack="0"/>
<pin id="1130" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_2/25 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln109_4_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="19" slack="0"/>
<pin id="1136" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_4/25 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="shl_ln109_3_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="11" slack="0"/>
<pin id="1140" dir="0" index="1" bw="9" slack="0"/>
<pin id="1141" dir="0" index="2" bw="1" slack="0"/>
<pin id="1142" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_3/25 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln109_5_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="11" slack="0"/>
<pin id="1148" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_5/25 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="sub_ln109_1_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="19" slack="0"/>
<pin id="1152" dir="0" index="1" bw="11" slack="0"/>
<pin id="1153" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln109_1/25 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="sext_ln109_1_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="20" slack="0"/>
<pin id="1158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_1/25 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="add_ln109_4_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="20" slack="0"/>
<pin id="1162" dir="0" index="1" bw="64" slack="10"/>
<pin id="1163" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_4/25 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="sext_ln119_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="62" slack="1"/>
<pin id="1167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/26 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="i3_addr_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="64" slack="0"/>
<pin id="1170" dir="0" index="1" bw="64" slack="0"/>
<pin id="1171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/26 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="zext_ln112_3_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="8"/>
<pin id="1177" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/33 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="add_ln112_3_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="6" slack="9"/>
<pin id="1180" dir="0" index="1" bw="2" slack="0"/>
<pin id="1181" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_3/33 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="sext_ln112_1_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="7" slack="0"/>
<pin id="1185" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_1/33 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="trunc_ln112_2_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="7" slack="0"/>
<pin id="1189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_2/33 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="p_shl2_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="0"/>
<pin id="1193" dir="0" index="1" bw="4" slack="0"/>
<pin id="1194" dir="0" index="2" bw="1" slack="0"/>
<pin id="1195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/33 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="add_ln112_4_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="0"/>
<pin id="1201" dir="0" index="1" bw="7" slack="0"/>
<pin id="1202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_4/33 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="icmp_ln106_1_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="2" slack="8"/>
<pin id="1208" dir="0" index="1" bw="2" slack="0"/>
<pin id="1209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106_1/33 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="trunc_ln119_1_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="62" slack="0"/>
<pin id="1213" dir="0" index="1" bw="64" slack="8"/>
<pin id="1214" dir="0" index="2" bw="3" slack="0"/>
<pin id="1215" dir="0" index="3" bw="7" slack="0"/>
<pin id="1216" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln119_1/33 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="add_ln106_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="3" slack="8"/>
<pin id="1222" dir="0" index="1" bw="3" slack="0"/>
<pin id="1223" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/33 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sext_ln119_1_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="62" slack="1"/>
<pin id="1228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119_1/34 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="i3_addr_1_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="64" slack="0"/>
<pin id="1231" dir="0" index="1" bw="64" slack="0"/>
<pin id="1232" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/34 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="add_ln59_15_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="0"/>
<pin id="1238" dir="0" index="1" bw="7" slack="0"/>
<pin id="1239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_15/42 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="icmp_ln59_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="3" slack="0"/>
<pin id="1244" dir="0" index="1" bw="3" slack="0"/>
<pin id="1245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/42 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="add_ln59_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="3" slack="0"/>
<pin id="1250" dir="0" index="1" bw="1" slack="0"/>
<pin id="1251" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/42 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="add_ln34_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="6" slack="5"/>
<pin id="1256" dir="0" index="1" bw="4" slack="0"/>
<pin id="1257" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/42 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="add_ln64_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="2"/>
<pin id="1262" dir="0" index="1" bw="6" slack="0"/>
<pin id="1263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/44 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="add_ln64_1_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="4"/>
<pin id="1269" dir="0" index="1" bw="7" slack="0"/>
<pin id="1270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/46 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="h_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="0"/>
<pin id="1276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1281" class="1005" name="output_ftmap_read_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="64" slack="14"/>
<pin id="1283" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="conv2_biases_read_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="64" slack="14"/>
<pin id="1288" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="conv2_biases_read "/>
</bind>
</comp>

<comp id="1291" class="1005" name="input_ftmap_read_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="64" slack="1"/>
<pin id="1293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1296" class="1005" name="trunc_ln_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="62" slack="10"/>
<pin id="1298" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1301" class="1005" name="w2_addr_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="2"/>
<pin id="1303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="1312" class="1005" name="zext_ln102_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="9" slack="15"/>
<pin id="1314" dir="1" index="1" bw="9" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln102 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="add_ln34_1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="4" slack="0"/>
<pin id="1323" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="trunc_ln101_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="5" slack="1"/>
<pin id="1328" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln101 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="add_ln105_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="3" slack="0"/>
<pin id="1336" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="gmem_addr_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="16" slack="1"/>
<pin id="1341" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1345" class="1005" name="add_ln109_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="64" slack="10"/>
<pin id="1347" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="sext_ln105_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="7" slack="1"/>
<pin id="1353" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln105 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="shl_ln_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="30" slack="1"/>
<pin id="1359" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1365" class="1005" name="icmp_ln106_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="8"/>
<pin id="1367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="add_ln112_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="8" slack="1"/>
<pin id="1371" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="trunc_ln2_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="62" slack="1"/>
<pin id="1377" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="or_ln109_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="2" slack="8"/>
<pin id="1383" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="or_ln109 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="add_ln109_4_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="64" slack="8"/>
<pin id="1389" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln109_4 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="i3_addr_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="3"/>
<pin id="1394" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="1397" class="1005" name="add_ln112_4_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="8" slack="1"/>
<pin id="1399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112_4 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="trunc_ln119_1_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="62" slack="1"/>
<pin id="1408" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln119_1 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="add_ln106_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="3" slack="1"/>
<pin id="1414" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="i3_addr_1_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="32" slack="3"/>
<pin id="1419" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="add_ln59_15_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="8" slack="0"/>
<pin id="1424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59_15 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="add_ln59_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="3" slack="0"/>
<pin id="1432" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="add_ln34_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="6" slack="1"/>
<pin id="1437" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="add_ln64_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="8" slack="1"/>
<pin id="1442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="add_ln64_1_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="8" slack="1"/>
<pin id="1447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln64_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="273"><net_src comp="108" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="146" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="146" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="10" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="146" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="146" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="2" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="160" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="162" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="204" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="108" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="214" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="234" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="236" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="324"><net_src comp="240" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="330"><net_src comp="234" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="236" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="240" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="172" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="174" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="355"><net_src comp="348" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="359"><net_src comp="190" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="190" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="379"><net_src comp="372" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="383"><net_src comp="190" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="154" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="402"><net_src comp="395" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="439"><net_src comp="158" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="440"><net_src comp="0" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="441"><net_src comp="16" pin="0"/><net_sink comp="403" pin=4"/></net>

<net id="442"><net_src comp="18" pin="0"/><net_sink comp="403" pin=5"/></net>

<net id="443"><net_src comp="20" pin="0"/><net_sink comp="403" pin=6"/></net>

<net id="444"><net_src comp="22" pin="0"/><net_sink comp="403" pin=7"/></net>

<net id="445"><net_src comp="24" pin="0"/><net_sink comp="403" pin=8"/></net>

<net id="446"><net_src comp="26" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="447"><net_src comp="28" pin="0"/><net_sink comp="403" pin=10"/></net>

<net id="448"><net_src comp="30" pin="0"/><net_sink comp="403" pin=11"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="403" pin=12"/></net>

<net id="450"><net_src comp="34" pin="0"/><net_sink comp="403" pin=13"/></net>

<net id="451"><net_src comp="36" pin="0"/><net_sink comp="403" pin=14"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="403" pin=15"/></net>

<net id="453"><net_src comp="40" pin="0"/><net_sink comp="403" pin=16"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="403" pin=17"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="403" pin=18"/></net>

<net id="456"><net_src comp="46" pin="0"/><net_sink comp="403" pin=19"/></net>

<net id="457"><net_src comp="48" pin="0"/><net_sink comp="403" pin=20"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="403" pin=21"/></net>

<net id="459"><net_src comp="52" pin="0"/><net_sink comp="403" pin=22"/></net>

<net id="460"><net_src comp="54" pin="0"/><net_sink comp="403" pin=23"/></net>

<net id="461"><net_src comp="56" pin="0"/><net_sink comp="403" pin=24"/></net>

<net id="462"><net_src comp="58" pin="0"/><net_sink comp="403" pin=25"/></net>

<net id="463"><net_src comp="60" pin="0"/><net_sink comp="403" pin=26"/></net>

<net id="464"><net_src comp="62" pin="0"/><net_sink comp="403" pin=27"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="403" pin=28"/></net>

<net id="466"><net_src comp="66" pin="0"/><net_sink comp="403" pin=29"/></net>

<net id="467"><net_src comp="68" pin="0"/><net_sink comp="403" pin=30"/></net>

<net id="468"><net_src comp="70" pin="0"/><net_sink comp="403" pin=31"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="403" pin=32"/></net>

<net id="470"><net_src comp="74" pin="0"/><net_sink comp="403" pin=33"/></net>

<net id="477"><net_src comp="180" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="4" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="529"><net_src comp="184" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="530"><net_src comp="76" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="531"><net_src comp="78" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="532"><net_src comp="16" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="533"><net_src comp="18" pin="0"/><net_sink comp="480" pin=4"/></net>

<net id="534"><net_src comp="20" pin="0"/><net_sink comp="480" pin=5"/></net>

<net id="535"><net_src comp="22" pin="0"/><net_sink comp="480" pin=6"/></net>

<net id="536"><net_src comp="24" pin="0"/><net_sink comp="480" pin=7"/></net>

<net id="537"><net_src comp="26" pin="0"/><net_sink comp="480" pin=8"/></net>

<net id="538"><net_src comp="28" pin="0"/><net_sink comp="480" pin=9"/></net>

<net id="539"><net_src comp="30" pin="0"/><net_sink comp="480" pin=10"/></net>

<net id="540"><net_src comp="32" pin="0"/><net_sink comp="480" pin=11"/></net>

<net id="541"><net_src comp="34" pin="0"/><net_sink comp="480" pin=12"/></net>

<net id="542"><net_src comp="36" pin="0"/><net_sink comp="480" pin=13"/></net>

<net id="543"><net_src comp="38" pin="0"/><net_sink comp="480" pin=14"/></net>

<net id="544"><net_src comp="40" pin="0"/><net_sink comp="480" pin=15"/></net>

<net id="545"><net_src comp="42" pin="0"/><net_sink comp="480" pin=16"/></net>

<net id="546"><net_src comp="44" pin="0"/><net_sink comp="480" pin=17"/></net>

<net id="547"><net_src comp="46" pin="0"/><net_sink comp="480" pin=18"/></net>

<net id="548"><net_src comp="48" pin="0"/><net_sink comp="480" pin=19"/></net>

<net id="549"><net_src comp="50" pin="0"/><net_sink comp="480" pin=20"/></net>

<net id="550"><net_src comp="52" pin="0"/><net_sink comp="480" pin=21"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="480" pin=22"/></net>

<net id="552"><net_src comp="56" pin="0"/><net_sink comp="480" pin=23"/></net>

<net id="553"><net_src comp="58" pin="0"/><net_sink comp="480" pin=24"/></net>

<net id="554"><net_src comp="60" pin="0"/><net_sink comp="480" pin=25"/></net>

<net id="555"><net_src comp="62" pin="0"/><net_sink comp="480" pin=26"/></net>

<net id="556"><net_src comp="64" pin="0"/><net_sink comp="480" pin=27"/></net>

<net id="557"><net_src comp="66" pin="0"/><net_sink comp="480" pin=28"/></net>

<net id="558"><net_src comp="68" pin="0"/><net_sink comp="480" pin=29"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="480" pin=30"/></net>

<net id="560"><net_src comp="72" pin="0"/><net_sink comp="480" pin=31"/></net>

<net id="561"><net_src comp="74" pin="0"/><net_sink comp="480" pin=32"/></net>

<net id="562"><net_src comp="80" pin="0"/><net_sink comp="480" pin=33"/></net>

<net id="563"><net_src comp="82" pin="0"/><net_sink comp="480" pin=34"/></net>

<net id="564"><net_src comp="84" pin="0"/><net_sink comp="480" pin=35"/></net>

<net id="565"><net_src comp="86" pin="0"/><net_sink comp="480" pin=36"/></net>

<net id="566"><net_src comp="88" pin="0"/><net_sink comp="480" pin=37"/></net>

<net id="567"><net_src comp="90" pin="0"/><net_sink comp="480" pin=38"/></net>

<net id="568"><net_src comp="92" pin="0"/><net_sink comp="480" pin=39"/></net>

<net id="569"><net_src comp="94" pin="0"/><net_sink comp="480" pin=40"/></net>

<net id="570"><net_src comp="96" pin="0"/><net_sink comp="480" pin=41"/></net>

<net id="571"><net_src comp="98" pin="0"/><net_sink comp="480" pin=42"/></net>

<net id="572"><net_src comp="100" pin="0"/><net_sink comp="480" pin=43"/></net>

<net id="573"><net_src comp="102" pin="0"/><net_sink comp="480" pin=44"/></net>

<net id="574"><net_src comp="104" pin="0"/><net_sink comp="480" pin=45"/></net>

<net id="575"><net_src comp="106" pin="0"/><net_sink comp="480" pin=46"/></net>

<net id="597"><net_src comp="224" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="598"><net_src comp="78" pin="0"/><net_sink comp="576" pin=4"/></net>

<net id="599"><net_src comp="80" pin="0"/><net_sink comp="576" pin=5"/></net>

<net id="600"><net_src comp="82" pin="0"/><net_sink comp="576" pin=6"/></net>

<net id="601"><net_src comp="84" pin="0"/><net_sink comp="576" pin=7"/></net>

<net id="602"><net_src comp="86" pin="0"/><net_sink comp="576" pin=8"/></net>

<net id="603"><net_src comp="88" pin="0"/><net_sink comp="576" pin=9"/></net>

<net id="604"><net_src comp="90" pin="0"/><net_sink comp="576" pin=10"/></net>

<net id="605"><net_src comp="92" pin="0"/><net_sink comp="576" pin=11"/></net>

<net id="606"><net_src comp="94" pin="0"/><net_sink comp="576" pin=12"/></net>

<net id="607"><net_src comp="96" pin="0"/><net_sink comp="576" pin=13"/></net>

<net id="608"><net_src comp="98" pin="0"/><net_sink comp="576" pin=14"/></net>

<net id="609"><net_src comp="100" pin="0"/><net_sink comp="576" pin=15"/></net>

<net id="610"><net_src comp="102" pin="0"/><net_sink comp="576" pin=16"/></net>

<net id="611"><net_src comp="104" pin="0"/><net_sink comp="576" pin=17"/></net>

<net id="612"><net_src comp="106" pin="0"/><net_sink comp="576" pin=18"/></net>

<net id="634"><net_src comp="238" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="635"><net_src comp="12" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="636"><net_src comp="78" pin="0"/><net_sink comp="613" pin=4"/></net>

<net id="637"><net_src comp="80" pin="0"/><net_sink comp="613" pin=5"/></net>

<net id="638"><net_src comp="82" pin="0"/><net_sink comp="613" pin=6"/></net>

<net id="639"><net_src comp="84" pin="0"/><net_sink comp="613" pin=7"/></net>

<net id="640"><net_src comp="86" pin="0"/><net_sink comp="613" pin=8"/></net>

<net id="641"><net_src comp="88" pin="0"/><net_sink comp="613" pin=9"/></net>

<net id="642"><net_src comp="90" pin="0"/><net_sink comp="613" pin=10"/></net>

<net id="643"><net_src comp="92" pin="0"/><net_sink comp="613" pin=11"/></net>

<net id="644"><net_src comp="94" pin="0"/><net_sink comp="613" pin=12"/></net>

<net id="645"><net_src comp="96" pin="0"/><net_sink comp="613" pin=13"/></net>

<net id="646"><net_src comp="98" pin="0"/><net_sink comp="613" pin=14"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="613" pin=15"/></net>

<net id="648"><net_src comp="102" pin="0"/><net_sink comp="613" pin=16"/></net>

<net id="649"><net_src comp="104" pin="0"/><net_sink comp="613" pin=17"/></net>

<net id="650"><net_src comp="106" pin="0"/><net_sink comp="613" pin=18"/></net>

<net id="672"><net_src comp="248" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="673"><net_src comp="78" pin="0"/><net_sink comp="651" pin=4"/></net>

<net id="674"><net_src comp="80" pin="0"/><net_sink comp="651" pin=5"/></net>

<net id="675"><net_src comp="82" pin="0"/><net_sink comp="651" pin=6"/></net>

<net id="676"><net_src comp="84" pin="0"/><net_sink comp="651" pin=7"/></net>

<net id="677"><net_src comp="86" pin="0"/><net_sink comp="651" pin=8"/></net>

<net id="678"><net_src comp="88" pin="0"/><net_sink comp="651" pin=9"/></net>

<net id="679"><net_src comp="90" pin="0"/><net_sink comp="651" pin=10"/></net>

<net id="680"><net_src comp="92" pin="0"/><net_sink comp="651" pin=11"/></net>

<net id="681"><net_src comp="94" pin="0"/><net_sink comp="651" pin=12"/></net>

<net id="682"><net_src comp="96" pin="0"/><net_sink comp="651" pin=13"/></net>

<net id="683"><net_src comp="98" pin="0"/><net_sink comp="651" pin=14"/></net>

<net id="684"><net_src comp="100" pin="0"/><net_sink comp="651" pin=15"/></net>

<net id="685"><net_src comp="102" pin="0"/><net_sink comp="651" pin=16"/></net>

<net id="686"><net_src comp="104" pin="0"/><net_sink comp="651" pin=17"/></net>

<net id="687"><net_src comp="106" pin="0"/><net_sink comp="651" pin=18"/></net>

<net id="709"><net_src comp="252" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="710"><net_src comp="12" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="711"><net_src comp="78" pin="0"/><net_sink comp="688" pin=4"/></net>

<net id="712"><net_src comp="80" pin="0"/><net_sink comp="688" pin=5"/></net>

<net id="713"><net_src comp="82" pin="0"/><net_sink comp="688" pin=6"/></net>

<net id="714"><net_src comp="84" pin="0"/><net_sink comp="688" pin=7"/></net>

<net id="715"><net_src comp="86" pin="0"/><net_sink comp="688" pin=8"/></net>

<net id="716"><net_src comp="88" pin="0"/><net_sink comp="688" pin=9"/></net>

<net id="717"><net_src comp="90" pin="0"/><net_sink comp="688" pin=10"/></net>

<net id="718"><net_src comp="92" pin="0"/><net_sink comp="688" pin=11"/></net>

<net id="719"><net_src comp="94" pin="0"/><net_sink comp="688" pin=12"/></net>

<net id="720"><net_src comp="96" pin="0"/><net_sink comp="688" pin=13"/></net>

<net id="721"><net_src comp="98" pin="0"/><net_sink comp="688" pin=14"/></net>

<net id="722"><net_src comp="100" pin="0"/><net_sink comp="688" pin=15"/></net>

<net id="723"><net_src comp="102" pin="0"/><net_sink comp="688" pin=16"/></net>

<net id="724"><net_src comp="104" pin="0"/><net_sink comp="688" pin=17"/></net>

<net id="725"><net_src comp="106" pin="0"/><net_sink comp="688" pin=18"/></net>

<net id="745"><net_src comp="256" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="746"><net_src comp="395" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="747"><net_src comp="78" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="748"><net_src comp="80" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="749"><net_src comp="82" pin="0"/><net_sink comp="726" pin=4"/></net>

<net id="750"><net_src comp="84" pin="0"/><net_sink comp="726" pin=5"/></net>

<net id="751"><net_src comp="86" pin="0"/><net_sink comp="726" pin=6"/></net>

<net id="752"><net_src comp="88" pin="0"/><net_sink comp="726" pin=7"/></net>

<net id="753"><net_src comp="90" pin="0"/><net_sink comp="726" pin=8"/></net>

<net id="754"><net_src comp="92" pin="0"/><net_sink comp="726" pin=9"/></net>

<net id="755"><net_src comp="94" pin="0"/><net_sink comp="726" pin=10"/></net>

<net id="756"><net_src comp="96" pin="0"/><net_sink comp="726" pin=11"/></net>

<net id="757"><net_src comp="98" pin="0"/><net_sink comp="726" pin=12"/></net>

<net id="758"><net_src comp="100" pin="0"/><net_sink comp="726" pin=13"/></net>

<net id="759"><net_src comp="102" pin="0"/><net_sink comp="726" pin=14"/></net>

<net id="760"><net_src comp="104" pin="0"/><net_sink comp="726" pin=15"/></net>

<net id="761"><net_src comp="106" pin="0"/><net_sink comp="726" pin=16"/></net>

<net id="781"><net_src comp="262" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="782"><net_src comp="78" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="783"><net_src comp="80" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="784"><net_src comp="82" pin="0"/><net_sink comp="762" pin=4"/></net>

<net id="785"><net_src comp="84" pin="0"/><net_sink comp="762" pin=5"/></net>

<net id="786"><net_src comp="86" pin="0"/><net_sink comp="762" pin=6"/></net>

<net id="787"><net_src comp="88" pin="0"/><net_sink comp="762" pin=7"/></net>

<net id="788"><net_src comp="90" pin="0"/><net_sink comp="762" pin=8"/></net>

<net id="789"><net_src comp="92" pin="0"/><net_sink comp="762" pin=9"/></net>

<net id="790"><net_src comp="94" pin="0"/><net_sink comp="762" pin=10"/></net>

<net id="791"><net_src comp="96" pin="0"/><net_sink comp="762" pin=11"/></net>

<net id="792"><net_src comp="98" pin="0"/><net_sink comp="762" pin=12"/></net>

<net id="793"><net_src comp="100" pin="0"/><net_sink comp="762" pin=13"/></net>

<net id="794"><net_src comp="102" pin="0"/><net_sink comp="762" pin=14"/></net>

<net id="795"><net_src comp="104" pin="0"/><net_sink comp="762" pin=15"/></net>

<net id="796"><net_src comp="106" pin="0"/><net_sink comp="762" pin=16"/></net>

<net id="816"><net_src comp="266" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="817"><net_src comp="78" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="818"><net_src comp="80" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="819"><net_src comp="82" pin="0"/><net_sink comp="797" pin=4"/></net>

<net id="820"><net_src comp="84" pin="0"/><net_sink comp="797" pin=5"/></net>

<net id="821"><net_src comp="86" pin="0"/><net_sink comp="797" pin=6"/></net>

<net id="822"><net_src comp="88" pin="0"/><net_sink comp="797" pin=7"/></net>

<net id="823"><net_src comp="90" pin="0"/><net_sink comp="797" pin=8"/></net>

<net id="824"><net_src comp="92" pin="0"/><net_sink comp="797" pin=9"/></net>

<net id="825"><net_src comp="94" pin="0"/><net_sink comp="797" pin=10"/></net>

<net id="826"><net_src comp="96" pin="0"/><net_sink comp="797" pin=11"/></net>

<net id="827"><net_src comp="98" pin="0"/><net_sink comp="797" pin=12"/></net>

<net id="828"><net_src comp="100" pin="0"/><net_sink comp="797" pin=13"/></net>

<net id="829"><net_src comp="102" pin="0"/><net_sink comp="797" pin=14"/></net>

<net id="830"><net_src comp="104" pin="0"/><net_sink comp="797" pin=15"/></net>

<net id="831"><net_src comp="106" pin="0"/><net_sink comp="797" pin=16"/></net>

<net id="838"><net_src comp="148" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="286" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="150" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="841"><net_src comp="152" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="845"><net_src comp="832" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="4" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="842" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="154" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="156" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="874"><net_src comp="337" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="176" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="337" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="178" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="182" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="882" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="344" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="360" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="192" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="360" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="194" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="360" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="916"><net_src comp="908" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="912" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="926"><net_src comp="196" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="912" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="198" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="932"><net_src comp="921" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="929" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="944"><net_src comp="200" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="933" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="946"><net_src comp="108" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="947"><net_src comp="152" pin="0"/><net_sink comp="938" pin=3"/></net>

<net id="951"><net_src comp="938" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="8" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="948" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="917" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="202" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="967"><net_src comp="958" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="964" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="356" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="982"><net_src comp="206" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="356" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="208" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="988"><net_src comp="977" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="973" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="998"><net_src comp="989" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="312" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="216" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="218" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1015"><net_src comp="372" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="220" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="372" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1029"><net_src comp="1021" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1021" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1039"><net_src comp="222" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="1030" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="172" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1046"><net_src comp="1034" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1026" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1048"><net_src comp="1042" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="1052"><net_src comp="372" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="372" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1067"><net_src comp="226" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="1057" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="228" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1073"><net_src comp="1062" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1079"><net_src comp="230" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="1057" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="208" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1085"><net_src comp="1074" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1070" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1082" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1107"><net_src comp="148" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="1096" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1109"><net_src comp="150" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1110"><net_src comp="152" pin="0"/><net_sink comp="1101" pin=3"/></net>

<net id="1115"><net_src comp="1049" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="232" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1120"><net_src comp="1111" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1131"><net_src comp="226" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="1121" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="228" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1137"><net_src comp="1126" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1143"><net_src comp="230" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="1121" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="208" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1149"><net_src comp="1138" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1134" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1159"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1164"><net_src comp="1156" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1172"><net_src comp="12" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1165" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1174"><net_src comp="1168" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="1182"><net_src comp="1175" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1186"><net_src comp="1178" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1190"><net_src comp="1178" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1196"><net_src comp="222" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="1187" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1198"><net_src comp="172" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1203"><net_src comp="1191" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1183" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1205"><net_src comp="1199" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="1210"><net_src comp="246" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1217"><net_src comp="148" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1218"><net_src comp="150" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1219"><net_src comp="152" pin="0"/><net_sink comp="1211" pin=3"/></net>

<net id="1224"><net_src comp="368" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="250" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1233"><net_src comp="12" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="1226" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1235"><net_src comp="1229" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="1240"><net_src comp="395" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="254" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1246"><net_src comp="384" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="192" pin="0"/><net_sink comp="1242" pin=1"/></net>

<net id="1252"><net_src comp="384" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="194" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1258"><net_src comp="344" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="258" pin="0"/><net_sink comp="1254" pin=1"/></net>

<net id="1264"><net_src comp="391" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="260" pin="0"/><net_sink comp="1260" pin=1"/></net>

<net id="1266"><net_src comp="1260" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="1271"><net_src comp="391" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="264" pin="0"/><net_sink comp="1267" pin=1"/></net>

<net id="1273"><net_src comp="1267" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="1277"><net_src comp="270" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1280"><net_src comp="1274" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1284"><net_src comp="274" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1289"><net_src comp="280" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1294"><net_src comp="292" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1299"><net_src comp="832" pin="4"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1304"><net_src comp="846" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1315"><net_src comp="867" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1324"><net_src comp="876" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1329"><net_src comp="892" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1337"><net_src comp="902" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1342"><net_src comp="952" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1348"><net_src comp="968" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1354"><net_src comp="995" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1360"><net_src comp="1003" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="576" pin=3"/></net>

<net id="1363"><net_src comp="1357" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="1364"><net_src comp="1357" pin="1"/><net_sink comp="651" pin=3"/></net>

<net id="1368"><net_src comp="1011" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1372"><net_src comp="1042" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="613" pin=3"/></net>

<net id="1378"><net_src comp="1101" pin="4"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="1384"><net_src comp="1111" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1390"><net_src comp="1160" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1395"><net_src comp="1168" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1400"><net_src comp="1199" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1402"><net_src comp="1397" pin="1"/><net_sink comp="688" pin=3"/></net>

<net id="1409"><net_src comp="1211" pin="4"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1415"><net_src comp="1220" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1420"><net_src comp="1229" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1425"><net_src comp="1236" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1433"><net_src comp="1248" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1438"><net_src comp="1254" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1443"><net_src comp="1260" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1448"><net_src comp="1267" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="797" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {}
	Port: w2 | {}
	Port: gmem | {}
	Port: i3 | {26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13 | {2 3 }
	Port: weight_buffer | {11 12 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {13 14 25 26 33 34 42 43 44 45 46 47 }
 - Input state : 
	Port: conv2 : i2 | {2 3 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : w2 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : gmem | {16 17 18 19 20 21 22 23 24 }
	Port: conv2 : conv2_biases | {1 }
	Port: conv2 : i3 | {}
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13 | {13 14 }
	Port: conv2 : weight_buffer | {13 14 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {25 26 27 28 33 34 35 36 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {25 26 27 28 33 34 35 36 }
  - Chain level:
	State 1
		sext_ln34 : 1
		w2_addr : 2
		store_ln30 : 1
	State 2
		icmp_ln30 : 1
		br_ln30 : 2
		call_ln32 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln34 : 1
		add_ln34_1 : 1
		br_ln34 : 2
		store_ln30 : 1
	State 12
	State 13
	State 14
	State 15
		icmp_ln105 : 1
		add_ln105 : 1
		br_ln105 : 2
		zext_ln105 : 1
		empty_231 : 2
		p_cast3 : 3
		tmp_125 : 3
		p_cast13 : 4
		empty_232 : 5
		p_cast : 6
		p_cast_cast : 7
		gmem_addr : 8
		mul_ln109 : 4
		zext_ln109 : 5
		add_ln109 : 6
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		zext_ln112_1 : 1
		sub_ln112 : 2
		sext_ln105 : 3
		shl_ln : 1
	State 25
		icmp_ln106 : 1
		br_ln106 : 2
		zext_ln112_2 : 1
		add_ln112_2 : 2
		sext_ln112 : 3
		trunc_ln112_1 : 3
		p_shl : 4
		add_ln112 : 5
		trunc_ln106 : 1
		zext_ln106 : 1
		call_ln112 : 6
		add_ln109_1 : 2
		shl_ln3 : 3
		zext_ln109_1 : 4
		shl_ln109_1 : 3
		zext_ln109_2 : 4
		sub_ln109 : 5
		sext_ln109 : 6
		add_ln109_2 : 7
		trunc_ln2 : 8
		or_ln109 : 2
		zext_ln109_3 : 2
		add_ln109_3 : 3
		shl_ln109_2 : 4
		zext_ln109_4 : 5
		shl_ln109_3 : 4
		zext_ln109_5 : 5
		sub_ln109_1 : 6
		sext_ln109_1 : 7
		add_ln109_4 : 8
	State 26
		i3_addr : 1
		empty_233 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		add_ln112_3 : 1
		sext_ln112_1 : 2
		trunc_ln112_2 : 2
		p_shl2 : 3
		add_ln112_4 : 4
		br_ln106 : 1
		call_ln112 : 5
	State 34
		i3_addr_1 : 1
		empty_235 : 2
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		add_ln59_15 : 1
		icmp_ln59 : 1
		add_ln59 : 1
		br_ln59 : 2
		call_ln59 : 1
	State 43
	State 44
		call_ln64 : 1
	State 45
	State 46
		call_ln64 : 1
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |      grp_load_input_buffer_c2_fu_403     |    1    |  23.834 |   2075  |   3001  |
|          | grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_471 |    0    |    0    |   102   |    80   |
|          |   grp_conv2_Pipeline_OUT_ROW_COL_fu_480  |    28   |  81.668 |  10581  |  12041  |
|          |      grp_conv2_Pipeline_RELU_fu_576      |    0    |  6.405  |   224   |   415   |
|   call   |        grp_conv2_Pipeline_4_fu_613       |    0    |  6.405  |   282   |   307   |
|          |      grp_conv2_Pipeline_RELU4_fu_651     |    0    |  6.405  |   224   |   415   |
|          |        grp_conv2_Pipeline_6_fu_688       |    0    |  6.405  |   282   |   307   |
|          |       grp_conv2_Pipeline_BW_fu_726       |    0    |    0    |    41   |   107   |
|          |       grp_conv2_Pipeline_BW5_fu_762      |    0    |    0    |    41   |   107   |
|          |       grp_conv2_Pipeline_BW6_fu_797      |    0    |    0    |    41   |   107   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             add_ln34_1_fu_876            |    0    |    0    |    0    |    12   |
|          |              add_ln30_fu_882             |    0    |    0    |    0    |    15   |
|          |             add_ln105_fu_902             |    0    |    0    |    0    |    10   |
|          |             empty_231_fu_912             |    0    |    0    |    0    |    12   |
|          |             empty_232_fu_933             |    0    |    0    |    0    |    71   |
|          |             add_ln109_fu_968             |    0    |    0    |    0    |    71   |
|          |            add_ln112_2_fu_1021           |    0    |    0    |    0    |    13   |
|          |             add_ln112_fu_1042            |    0    |    0    |    0    |    15   |
|          |            add_ln109_1_fu_1057           |    0    |    0    |    0    |    15   |
|    add   |            add_ln109_2_fu_1096           |    0    |    0    |    0    |    71   |
|          |            add_ln109_3_fu_1121           |    0    |    0    |    0    |    15   |
|          |            add_ln109_4_fu_1160           |    0    |    0    |    0    |    71   |
|          |            add_ln112_3_fu_1178           |    0    |    0    |    0    |    13   |
|          |            add_ln112_4_fu_1199           |    0    |    0    |    0    |    15   |
|          |             add_ln106_fu_1220            |    0    |    0    |    0    |    10   |
|          |            add_ln59_15_fu_1236           |    0    |    0    |    0    |    15   |
|          |             add_ln59_fu_1248             |    0    |    0    |    0    |    10   |
|          |             add_ln34_fu_1254             |    0    |    0    |    0    |    13   |
|          |             add_ln64_fu_1260             |    0    |    0    |    0    |    15   |
|          |            add_ln64_1_fu_1267            |    0    |    0    |    0    |    15   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln30_fu_861             |    0    |    0    |    0    |    15   |
|          |             icmp_ln34_fu_870             |    0    |    0    |    0    |    12   |
|   icmp   |             icmp_ln105_fu_896            |    0    |    0    |    0    |    10   |
|          |            icmp_ln106_fu_1011            |    0    |    0    |    0    |    10   |
|          |           icmp_ln106_1_fu_1206           |    0    |    0    |    0    |    9    |
|          |             icmp_ln59_fu_1242            |    0    |    0    |    0    |    10   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sub_ln112_fu_989             |    0    |    0    |    0    |    12   |
|    sub   |             sub_ln109_fu_1086            |    0    |    0    |    0    |    26   |
|          |            sub_ln109_1_fu_1150           |    0    |    0    |    0    |    26   |
|----------|------------------------------------------|---------|---------|---------|---------|
|    mul   |             mul_ln109_fu_958             |    1    |    0    |    0    |    6    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |       output_ftmap_read_read_fu_274      |    0    |    0    |    0    |    0    |
|          |       conv2_biases_read_read_fu_280      |    0    |    0    |    0    |    0    |
|   read   |      conv2_weights_read_read_fu_286      |    0    |    0    |    0    |    0    |
|          |       input_ftmap_read_read_fu_292       |    0    |    0    |    0    |    0    |
|          |        gmem_addr_read_read_fu_312        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_298            |    0    |    0    |    0    |    0    |
|          |            grp_readreq_fu_305            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| writeresp|           grp_writeresp_fu_317           |    0    |    0    |    0    |    0    |
|          |           grp_writeresp_fu_325           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_832             |    0    |    0    |    0    |    0    |
|partselect|               p_cast_fu_938              |    0    |    0    |    0    |    0    |
|          |             trunc_ln2_fu_1101            |    0    |    0    |    0    |    0    |
|          |           trunc_ln119_1_fu_1211          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln34_fu_842             |    0    |    0    |    0    |    0    |
|          |            p_cast_cast_fu_948            |    0    |    0    |    0    |    0    |
|          |             sext_ln105_fu_995            |    0    |    0    |    0    |    0    |
|          |            sext_ln112_fu_1026            |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln109_fu_1092            |    0    |    0    |    0    |    0    |
|          |           sext_ln109_1_fu_1156           |    0    |    0    |    0    |    0    |
|          |            sext_ln119_fu_1165            |    0    |    0    |    0    |    0    |
|          |           sext_ln112_1_fu_1183           |    0    |    0    |    0    |    0    |
|          |           sext_ln119_1_fu_1226           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             zext_ln102_fu_867            |    0    |    0    |    0    |    0    |
|          |             zext_ln105_fu_908            |    0    |    0    |    0    |    0    |
|          |              p_cast3_fu_917              |    0    |    0    |    0    |    0    |
|          |              p_cast13_fu_929             |    0    |    0    |    0    |    0    |
|          |             zext_ln109_fu_964            |    0    |    0    |    0    |    0    |
|          |             zext_ln112_fu_973            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_1_fu_985           |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln112_2_fu_1017           |    0    |    0    |    0    |    0    |
|          |            zext_ln106_fu_1053            |    0    |    0    |    0    |    0    |
|          |           zext_ln109_1_fu_1070           |    0    |    0    |    0    |    0    |
|          |           zext_ln109_2_fu_1082           |    0    |    0    |    0    |    0    |
|          |           zext_ln109_3_fu_1117           |    0    |    0    |    0    |    0    |
|          |           zext_ln109_4_fu_1134           |    0    |    0    |    0    |    0    |
|          |           zext_ln109_5_fu_1146           |    0    |    0    |    0    |    0    |
|          |           zext_ln112_3_fu_1175           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln101_fu_892            |    0    |    0    |    0    |    0    |
|          |            trunc_ln112_fu_999            |    0    |    0    |    0    |    0    |
|   trunc  |           trunc_ln112_1_fu_1030          |    0    |    0    |    0    |    0    |
|          |            trunc_ln106_fu_1049           |    0    |    0    |    0    |    0    |
|          |           trunc_ln112_2_fu_1187          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              tmp_125_fu_921              |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_977               |    0    |    0    |    0    |    0    |
|          |              shl_ln_fu_1003              |    0    |    0    |    0    |    0    |
|          |               p_shl_fu_1034              |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln3_fu_1062             |    0    |    0    |    0    |    0    |
|          |            shl_ln109_1_fu_1074           |    0    |    0    |    0    |    0    |
|          |            shl_ln109_2_fu_1126           |    0    |    0    |    0    |    0    |
|          |            shl_ln109_3_fu_1138           |    0    |    0    |    0    |    0    |
|          |              p_shl2_fu_1191              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|    or    |             or_ln109_fu_1111             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    30   | 131.122 |  13893  |  17520  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln105_reg_1334    |    3   |
|    add_ln106_reg_1412    |    3   |
|   add_ln109_4_reg_1387   |   64   |
|    add_ln109_reg_1345    |   64   |
|   add_ln112_4_reg_1397   |    8   |
|    add_ln112_reg_1369    |    8   |
|    add_ln34_1_reg_1321   |    4   |
|     add_ln34_reg_1435    |    6   |
|   add_ln59_15_reg_1422   |    8   |
|     add_ln59_reg_1430    |    3   |
|    add_ln64_1_reg_1445   |    8   |
|     add_ln64_reg_1440    |    8   |
|        bh_reg_368        |    3   |
|       bout_reg_356       |    3   |
|conv2_biases_read_reg_1286|   64   |
|    gmem_addr_reg_1339    |   16   |
|        h_reg_1274        |    8   |
|    i3_addr_1_reg_1417    |   32   |
|     i3_addr_reg_1392     |   32   |
|    icmp_ln106_reg_1365   |    1   |
|      indvar_reg_333      |    4   |
| input_ftmap_read_reg_1291|   64   |
|        o_1_reg_380       |    3   |
|     or_ln109_reg_1381    |    2   |
|        out_reg_344       |    6   |
|output_ftmap_read_reg_1281|   64   |
|    phi_mul4930_reg_391   |    8   |
|    sext_ln105_reg_1351   |    7   |
|      shl_ln_reg_1357     |   30   |
|   trunc_ln101_reg_1326   |    5   |
|  trunc_ln119_1_reg_1406  |   62   |
|    trunc_ln2_reg_1375    |   62   |
|     trunc_ln_reg_1296    |   62   |
|     w2_addr_reg_1301     |   32   |
|    zext_ln102_reg_1312   |    9   |
+--------------------------+--------+
|           Total          |   766  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|       grp_writeresp_fu_317      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_317      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_writeresp_fu_325      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_325      |  p1  |   2  |  32  |   64   ||    9    |
|           out_reg_344           |  p0  |   2  |   6  |   12   ||    9    |
|           bout_reg_356          |  p0  |   2  |   3  |    6   ||    9    |
|            bh_reg_368           |  p0  |   2  |   3  |    6   ||    9    |
|       phi_mul4930_reg_391       |  p0  |   2  |   8  |   16   ||    9    |
|  grp_conv2_Pipeline_RELU_fu_576 |  p1  |   2  |   8  |   16   ||    9    |
| grp_conv2_Pipeline_RELU4_fu_651 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_conv2_Pipeline_BW5_fu_762  |  p1  |   2  |   8  |   16   ||    9    |
|  grp_conv2_Pipeline_BW6_fu_797  |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   236  ||  5.124  ||    90   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |   131  |  13893 |  17520 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   90   |
|  Register |    -   |    -   |   766  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |   136  |  14659 |  17610 |
+-----------+--------+--------+--------+--------+
