Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 15 14:17:17 2019
| Host         : DESKTOP-AOQ4M3I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CAPTURE_timing_summary_routed.rpt -pb CAPTURE_timing_summary_routed.pb -rpx CAPTURE_timing_summary_routed.rpx -warn_on_violation
| Design       : CAPTURE
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.794        0.000                      0                10230        0.052        0.000                      0                10230        0.264        0.000                       0                  3250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_src_raw                   {0.000 5.000}        10.000          100.000         
  C                           {0.000 20.000}       40.000          25.000          
  CLKFBIN                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         
eth_tx_clk                    {0.000 20.000}       40.000          25.000          
pt/clocking_ser/inst/clk_in1  {0.000 7.143}        14.286          69.999          
  clk5x_ser_nb                {0.000 1.429}        2.857           349.993         
    clk1x_ser                 {0.000 5.714}        14.286          69.999          
  clkfbout_clk_wiz_2          {0.000 7.143}        14.286          69.999          
tmds_rx_p[3]                  {0.000 7.143}        14.286          69.999          
  clk5x_des_nb                {0.000 1.429}        2.857           349.993         
    clk1x_des                 {0.000 5.714}        14.286          69.999          
  clk_out1_clk_wiz_1          {0.000 7.143}        14.286          69.999          
  clkfbout_clk_wiz_1          {0.000 7.143}        14.286          69.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_src_raw                                                                                                                                                                     3.000        0.000                       0                     3  
  C                                37.470        0.000                      0                   52        0.203        0.000                      0                   52       19.500        0.000                       0                    30  
  CLKFBIN                                                                                                                                                                       8.751        0.000                       0                     2  
  clk_out1_clk_wiz_0                0.794        0.000                      0                  259        0.082        0.000                      0                  259        0.264        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  
eth_tx_clk                         18.387        0.000                      0                  361        0.079        0.000                      0                  361       19.020        0.000                       0                   177  
pt/clocking_ser/inst/clk_in1                                                                                                                                                    4.143        0.000                       0                     1  
  clk5x_ser_nb                                                                                                                                                                  1.190        0.000                       0                    11  
    clk1x_ser                       9.900        0.000                      0                  113        0.122        0.000                      0                  113        5.214        0.000                       0                    85  
  clkfbout_clk_wiz_2                                                                                                                                                           12.131        0.000                       0                     3  
tmds_rx_p[3]                                                                                                                                                                    4.143        0.000                       0                     1  
  clk5x_des_nb                                                                                                                                                                  1.190        0.000                       0                    15  
    clk1x_des                       8.419        0.000                      0                  487        0.059        0.000                      0                  487        5.214        0.000                       0                   312  
  clk_out1_clk_wiz_1                3.993        0.000                      0                 8940        0.052        0.000                      0                 8940        5.893        0.000                       0                  2481  
  clkfbout_clk_wiz_1                                                                                                                                                           12.131        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
C                   eth_tx_clk               35.176        0.000                      0                    1        0.599        0.000                      0                    1  
clk_out1_clk_wiz_1  clk1x_des                11.539        0.000                      0                    8        0.146        0.000                      0                    8  
clk1x_des           clk_out1_clk_wiz_1       11.652        0.000                      0                    9        0.179        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_src_raw
  To Clock:  clk_src_raw

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_src_raw
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_src_raw }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  bufg_des/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  et/clocking/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack       37.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.470ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.110ns = ( 48.110 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  et/reset_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    et/reset_counter_reg[20]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.083 r  et/reset_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.083    et/reset_counter_reg[24]_i_1_n_7
    SLICE_X4Y23          FDRE                                         r  et/reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.502    48.110    et/C_BUFG
    SLICE_X4Y23          FDRE                                         r  et/reset_counter_reg[24]/C
                         clock pessimism              0.480    48.591    
                         clock uncertainty           -0.099    48.491    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)        0.062    48.553    et/reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         48.553    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                 37.470    

Slack (MET) :             37.474ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.111ns = ( 48.111 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.080 r  et/reset_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.080    et/reset_counter_reg[20]_i_1_n_6
    SLICE_X4Y22          FDRE                                         r  et/reset_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.503    48.111    et/C_BUFG
    SLICE_X4Y22          FDRE                                         r  et/reset_counter_reg[21]/C
                         clock pessimism              0.480    48.592    
                         clock uncertainty           -0.099    48.492    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)        0.062    48.554    et/reset_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                 37.474    

Slack (MET) :             37.495ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.111ns = ( 48.111 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.059 r  et/reset_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.059    et/reset_counter_reg[20]_i_1_n_4
    SLICE_X4Y22          FDRE                                         r  et/reset_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.503    48.111    et/C_BUFG
    SLICE_X4Y22          FDRE                                         r  et/reset_counter_reg[23]/C
                         clock pessimism              0.480    48.592    
                         clock uncertainty           -0.099    48.492    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)        0.062    48.554    et/reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 37.495    

Slack (MET) :             37.569ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.111ns = ( 48.111 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.985 r  et/reset_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.985    et/reset_counter_reg[20]_i_1_n_5
    SLICE_X4Y22          FDRE                                         r  et/reset_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.503    48.111    et/C_BUFG
    SLICE_X4Y22          FDRE                                         r  et/reset_counter_reg[22]/C
                         clock pessimism              0.480    48.592    
                         clock uncertainty           -0.099    48.492    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)        0.062    48.554    et/reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                 37.569    

Slack (MET) :             37.585ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.111ns = ( 48.111 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.969 r  et/reset_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.969    et/reset_counter_reg[20]_i_1_n_7
    SLICE_X4Y22          FDRE                                         r  et/reset_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.503    48.111    et/C_BUFG
    SLICE_X4Y22          FDRE                                         r  et/reset_counter_reg[20]/C
                         clock pessimism              0.480    48.592    
                         clock uncertainty           -0.099    48.492    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)        0.062    48.554    et/reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                 37.585    

Slack (MET) :             37.590ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 48.113 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.966 r  et/reset_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.966    et/reset_counter_reg[16]_i_1_n_6
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.505    48.113    et/C_BUFG
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[17]/C
                         clock pessimism              0.480    48.594    
                         clock uncertainty           -0.099    48.494    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.062    48.556    et/reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         48.556    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                 37.590    

Slack (MET) :             37.611ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 48.113 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.945 r  et/reset_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.945    et/reset_counter_reg[16]_i_1_n_4
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.505    48.113    et/C_BUFG
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[19]/C
                         clock pessimism              0.480    48.594    
                         clock uncertainty           -0.099    48.494    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.062    48.556    et/reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         48.556    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 37.611    

Slack (MET) :             37.685ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 48.113 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.871 r  et/reset_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.871    et/reset_counter_reg[16]_i_1_n_5
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.505    48.113    et/C_BUFG
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[18]/C
                         clock pessimism              0.480    48.594    
                         clock uncertainty           -0.099    48.494    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.062    48.556    et/reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         48.556    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                 37.685    

Slack (MET) :             37.701ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 48.113 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.855 r  et/reset_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.855    et/reset_counter_reg[16]_i_1_n_7
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.505    48.113    et/C_BUFG
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[16]/C
                         clock pessimism              0.480    48.594    
                         clock uncertainty           -0.099    48.494    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.062    48.556    et/reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         48.556    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                 37.701    

Slack (MET) :             37.705ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.114ns = ( 48.114 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X4Y17          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     9.616    et/reset_counter_reg_n_0_[1]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.290 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.852 r  et/reset_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.852    et/reset_counter_reg[12]_i_1_n_6
    SLICE_X4Y20          FDRE                                         r  et/reset_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.506    48.114    et/C_BUFG
    SLICE_X4Y20          FDRE                                         r  et/reset_counter_reg[13]/C
                         clock pessimism              0.480    48.595    
                         clock uncertainty           -0.099    48.495    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)        0.062    48.557    et/reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         48.557    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                 37.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_rstn_reg/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.604%)  route 0.121ns (39.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.581     2.630    et/C_BUFG
    SLICE_X4Y23          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     2.771 r  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.121     2.892    et/p_1_in_0
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.045     2.937 r  et/eth_rstn_i_1/O
                         net (fo=1, routed)           0.000     2.937    et/eth_rstn_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  et/eth_rstn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.849     3.461    et/C_BUFG
    SLICE_X5Y23          FDRE                                         r  et/eth_rstn_reg/C
                         clock pessimism             -0.818     2.643    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.091     2.734    et/eth_rstn_reg
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/phy_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.709%)  route 0.214ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.581     2.630    et/C_BUFG
    SLICE_X4Y23          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     2.771 r  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.214     2.985    et/p_1_in_0
    SLICE_X5Y19          FDRE                                         r  et/phy_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.854     3.466    et/C_BUFG
    SLICE_X5Y19          FDRE                                         r  et/phy_ready_reg/C
                         clock pessimism             -0.818     2.648    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.070     2.718    et/phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.583     2.632    et/C_BUFG
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     2.773 r  et/reset_counter_reg[18]/Q
                         net (fo=1, routed)           0.121     2.894    et/reset_counter_reg_n_0_[18]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.005 r  et/reset_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.005    et/reset_counter_reg[16]_i_1_n_5
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.852     3.464    et/C_BUFG
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[18]/C
                         clock pessimism             -0.832     2.632    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.105     2.737    et/reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.585     2.634    et/C_BUFG
    SLICE_X4Y19          FDRE                                         r  et/reset_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     2.775 r  et/reset_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     2.896    et/reset_counter_reg_n_0_[10]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.007 r  et/reset_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.007    et/reset_counter_reg[8]_i_1_n_5
    SLICE_X4Y19          FDRE                                         r  et/reset_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.854     3.466    et/C_BUFG
    SLICE_X4Y19          FDRE                                         r  et/reset_counter_reg[10]/C
                         clock pessimism             -0.832     2.634    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.105     2.739    et/reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.584     2.633    et/C_BUFG
    SLICE_X4Y20          FDRE                                         r  et/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     2.774 r  et/reset_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     2.895    et/reset_counter_reg_n_0_[14]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.006 r  et/reset_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.006    et/reset_counter_reg[12]_i_1_n_5
    SLICE_X4Y20          FDRE                                         r  et/reset_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.853     3.465    et/C_BUFG
    SLICE_X4Y20          FDRE                                         r  et/reset_counter_reg[14]/C
                         clock pessimism             -0.832     2.633    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.105     2.738    et/reset_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.586     2.635    et/C_BUFG
    SLICE_X4Y18          FDRE                                         r  et/reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     2.776 r  et/reset_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     2.897    et/reset_counter_reg_n_0_[6]
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.008 r  et/reset_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.008    et/reset_counter_reg[4]_i_1_n_5
    SLICE_X4Y18          FDRE                                         r  et/reset_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.855     3.467    et/C_BUFG
    SLICE_X4Y18          FDRE                                         r  et/reset_counter_reg[6]/C
                         clock pessimism             -0.832     2.635    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.105     2.740    et/reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.583     2.632    et/C_BUFG
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     2.773 r  et/reset_counter_reg[18]/Q
                         net (fo=1, routed)           0.121     2.894    et/reset_counter_reg_n_0_[18]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.038 r  et/reset_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.038    et/reset_counter_reg[16]_i_1_n_4
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.852     3.464    et/C_BUFG
    SLICE_X4Y21          FDRE                                         r  et/reset_counter_reg[19]/C
                         clock pessimism             -0.832     2.632    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.105     2.737    et/reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.585     2.634    et/C_BUFG
    SLICE_X4Y19          FDRE                                         r  et/reset_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     2.775 r  et/reset_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     2.896    et/reset_counter_reg_n_0_[10]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.040 r  et/reset_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.040    et/reset_counter_reg[8]_i_1_n_4
    SLICE_X4Y19          FDRE                                         r  et/reset_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.854     3.466    et/C_BUFG
    SLICE_X4Y19          FDRE                                         r  et/reset_counter_reg[11]/C
                         clock pessimism             -0.832     2.634    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.105     2.739    et/reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.584     2.633    et/C_BUFG
    SLICE_X4Y20          FDRE                                         r  et/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     2.774 r  et/reset_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     2.895    et/reset_counter_reg_n_0_[14]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.039 r  et/reset_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.039    et/reset_counter_reg[12]_i_1_n_4
    SLICE_X4Y20          FDRE                                         r  et/reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.853     3.465    et/C_BUFG
    SLICE_X4Y20          FDRE                                         r  et/reset_counter_reg[15]/C
                         clock pessimism             -0.832     2.633    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.105     2.738    et/reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.586     2.635    et/C_BUFG
    SLICE_X4Y18          FDRE                                         r  et/reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     2.776 r  et/reset_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     2.897    et/reset_counter_reg_n_0_[6]
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.041 r  et/reset_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.041    et/reset_counter_reg[4]_i_1_n_4
    SLICE_X4Y18          FDRE                                         r  et/reset_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.855     3.467    et/C_BUFG
    SLICE_X4Y18          FDRE                                         r  et/reset_counter_reg[7]/C
                         clock pessimism             -0.832     2.635    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.105     2.740    et/reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { et/clocking/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   et/C_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         40.000      38.526     OLOGIC_X0Y56    et/clock_fwd_ddr/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  et/clocking/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X5Y23     et/eth_rstn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X5Y19     et/phy_ready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y17     et/reset_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y19     et/reset_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y19     et/reset_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y20     et/reset_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y20     et/reset_counter_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  et/clocking/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y19     et/phy_ready_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y19     et/reset_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y19     et/reset_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y20     et/reset_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y20     et/reset_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y20     et/reset_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y20     et/reset_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y19     et/reset_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y19     et/reset_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y23     et/eth_rstn_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y23     et/eth_rstn_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y23     et/eth_rstn_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y19     et/phy_ready_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y19     et/phy_ready_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y17     et/reset_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y17     et/reset_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y19     et/reset_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y19     et/reset_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y19     et/reset_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y19     et/reset_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { et/clocking/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  et/clocking/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  et/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  et/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  et/clocking/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.014ns (25.687%)  route 2.933ns (74.313%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 9.880 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.686     9.121    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y58          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.506     9.880    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y58          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[10]/C
                         clock pessimism              0.270    10.150    
                         clock uncertainty           -0.067    10.084    
    SLICE_X6Y58          FDRE (Setup_fdre_C_CE)      -0.169     9.915    pt/genblk1[1].rx/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.014ns (25.687%)  route 2.933ns (74.313%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 9.880 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.686     9.121    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y58          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.506     9.880    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y58          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[11]/C
                         clock pessimism              0.270    10.150    
                         clock uncertainty           -0.067    10.084    
    SLICE_X6Y58          FDRE (Setup_fdre_C_CE)      -0.169     9.915    pt/genblk1[1].rx/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.014ns (25.687%)  route 2.933ns (74.313%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 9.880 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.686     9.121    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y58          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.506     9.880    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y58          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[8]/C
                         clock pessimism              0.270    10.150    
                         clock uncertainty           -0.067    10.084    
    SLICE_X6Y58          FDRE (Setup_fdre_C_CE)      -0.169     9.915    pt/genblk1[1].rx/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.014ns (25.687%)  route 2.933ns (74.313%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 9.880 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.686     9.121    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y58          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.506     9.880    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y58          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[9]/C
                         clock pessimism              0.270    10.150    
                         clock uncertainty           -0.067    10.084    
    SLICE_X6Y58          FDRE (Setup_fdre_C_CE)      -0.169     9.915    pt/genblk1[1].rx/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.014ns (25.801%)  route 2.916ns (74.199%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     9.103    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.504     9.878    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[20]/C
                         clock pessimism              0.295    10.173    
                         clock uncertainty           -0.067    10.107    
    SLICE_X6Y61          FDRE (Setup_fdre_C_CE)      -0.169     9.938    pt/genblk1[1].rx/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.014ns (25.801%)  route 2.916ns (74.199%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     9.103    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.504     9.878    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[21]/C
                         clock pessimism              0.295    10.173    
                         clock uncertainty           -0.067    10.107    
    SLICE_X6Y61          FDRE (Setup_fdre_C_CE)      -0.169     9.938    pt/genblk1[1].rx/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.014ns (25.801%)  route 2.916ns (74.199%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     9.103    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.504     9.878    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                         clock pessimism              0.295    10.173    
                         clock uncertainty           -0.067    10.107    
    SLICE_X6Y61          FDRE (Setup_fdre_C_CE)      -0.169     9.938    pt/genblk1[1].rx/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.014ns (25.801%)  route 2.916ns (74.199%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     9.103    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.504     9.878    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[23]/C
                         clock pessimism              0.295    10.173    
                         clock uncertainty           -0.067    10.107    
    SLICE_X6Y61          FDRE (Setup_fdre_C_CE)      -0.169     9.938    pt/genblk1[1].rx/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.014ns (26.416%)  route 2.825ns (73.584%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 9.879 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.577     9.012    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y59          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.505     9.879    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y59          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[12]/C
                         clock pessimism              0.270    10.149    
                         clock uncertainty           -0.067    10.083    
    SLICE_X6Y59          FDRE (Setup_fdre_C_CE)      -0.169     9.914    pt/genblk1[1].rx/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.014ns (26.416%)  route 2.825ns (73.584%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 9.879 - 5.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620     5.173    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.800     6.491    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.615 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.433     7.048    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124     7.172 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.409     7.581    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.606     8.311    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.577     9.012    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X6Y59          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.505     9.879    pt/genblk1[1].rx/clk_out1
    SLICE_X6Y59          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[13]/C
                         clock pessimism              0.270    10.149    
                         clock uncertainty           -0.067    10.083    
    SLICE_X6Y59          FDRE (Setup_fdre_C_CE)      -0.169     9.914    pt/genblk1[1].rx/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/rTimeoutCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[2].rx/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.148%)  route 0.289ns (60.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.594     1.509    pt/genblk1[2].rx/clk_out1
    SLICE_X3Y50          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  pt/genblk1[2].rx/rTimeoutCnt_reg[13]/Q
                         net (fo=3, routed)           0.289     1.940    pt/genblk1[2].rx/SyncBaseOvf/rTimeoutCnt_reg[13]
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.985 r  pt/genblk1[2].rx/SyncBaseOvf/iIn_q_i_1__1/O
                         net (fo=1, routed)           0.000     1.985    pt/genblk1[2].rx/SyncBaseOvf/iIn_q_i_1__1_n_0
    SLICE_X2Y49          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.867     2.027    pt/genblk1[2].rx/SyncBaseOvf/clk_out1
    SLICE_X2Y49          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.245     1.782    
    SLICE_X2Y49          FDCE (Hold_fdce_C_D)         0.120     1.902    pt/genblk1[2].rx/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X41Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  pt/ledcnt1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    pt/ledcnt1_reg[8]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  pt/ledcnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.832     1.992    pt/clk
    SLICE_X41Y50         FDRE                                         r  pt/ledcnt1_reg[8]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    pt/ledcnt1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/rTimeoutCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[2].rx/rTimeoutCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.596     1.511    pt/genblk1[2].rx/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  pt/genblk1[2].rx/rTimeoutCnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.772    pt/genblk1[2].rx/rTimeoutCnt_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  pt/genblk1[2].rx/rTimeoutCnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.932    pt/genblk1[2].rx/rTimeoutCnt_reg[8]_i_1__1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.986 r  pt/genblk1[2].rx/rTimeoutCnt_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.986    pt/genblk1[2].rx/rTimeoutCnt_reg[12]_i_1__1_n_7
    SLICE_X3Y50          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.864     2.025    pt/genblk1[2].rx/clk_out1
    SLICE_X3Y50          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.885    pt/genblk1[2].rx/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X41Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  pt/ledcnt1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.954    pt/ledcnt1_reg[8]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  pt/ledcnt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.832     1.992    pt/clk
    SLICE_X41Y50         FDRE                                         r  pt/ledcnt1_reg[10]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    pt/ledcnt1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/rTimeoutCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[2].rx/rTimeoutCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.596     1.511    pt/genblk1[2].rx/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  pt/genblk1[2].rx/rTimeoutCnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.772    pt/genblk1[2].rx/rTimeoutCnt_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  pt/genblk1[2].rx/rTimeoutCnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.932    pt/genblk1[2].rx/rTimeoutCnt_reg[8]_i_1__1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.997 r  pt/genblk1[2].rx/rTimeoutCnt_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.997    pt/genblk1[2].rx/rTimeoutCnt_reg[12]_i_1__1_n_5
    SLICE_X3Y50          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.864     2.025    pt/genblk1[2].rx/clk_out1
    SLICE_X3Y50          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.885    pt/genblk1[2].rx/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X41Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.979 r  pt/ledcnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    pt/ledcnt1_reg[8]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  pt/ledcnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.832     1.992    pt/clk
    SLICE_X41Y50         FDRE                                         r  pt/ledcnt1_reg[11]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    pt/ledcnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X41Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.979 r  pt/ledcnt1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    pt/ledcnt1_reg[8]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  pt/ledcnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.832     1.992    pt/clk
    SLICE_X41Y50         FDRE                                         r  pt/ledcnt1_reg[9]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    pt/ledcnt1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X41Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  pt/ledcnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    pt/ledcnt1_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  pt/ledcnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    pt/ledcnt1_reg[12]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  pt/ledcnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.832     1.992    pt/clk
    SLICE_X41Y51         FDRE                                         r  pt/ledcnt1_reg[12]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.852    pt/ledcnt1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.581     1.496    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X4Y71          FDPE                                         r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     1.703    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X4Y71          FDPE                                         r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.850     2.010    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X4Y71          FDPE                                         r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X4Y71          FDPE (Hold_fdpe_C_D)         0.075     1.571    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/rTimeoutCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[2].rx/rTimeoutCnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.596     1.511    pt/genblk1[2].rx/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  pt/genblk1[2].rx/rTimeoutCnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.772    pt/genblk1[2].rx/rTimeoutCnt_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  pt/genblk1[2].rx/rTimeoutCnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.932    pt/genblk1[2].rx/rTimeoutCnt_reg[8]_i_1__1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.022 r  pt/genblk1[2].rx/rTimeoutCnt_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.022    pt/genblk1[2].rx/rTimeoutCnt_reg[12]_i_1__1_n_6
    SLICE_X3Y50          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.864     2.025    pt/genblk1[2].rx/clk_out1
    SLICE_X3Y50          FDRE                                         r  pt/genblk1[2].rx/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.885    pt/genblk1[2].rx/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pt/clocking/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  pt/idc/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    pt/clocking/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   pt/clocking/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X4Y77      pt/genblk1[0].rx/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X4Y71      pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X4Y71      pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y75      pt/genblk1[0].rx/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y77      pt/genblk1[0].rx/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y77      pt/genblk1[0].rx/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  pt/idc/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   pt/clocking/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y49      pt/genblk1[2].rx/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y47      pt/genblk1[2].rx/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y49      pt/genblk1[2].rx/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y49      pt/genblk1[2].rx/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y47      pt/genblk1[2].rx/rTimeoutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y47      pt/genblk1[2].rx/rTimeoutCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y47      pt/genblk1[2].rx/rTimeoutCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y48      pt/genblk1[2].rx/rTimeoutCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y48      pt/genblk1[2].rx/rTimeoutCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y48      pt/genblk1[2].rx/rTimeoutCnt_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X4Y77      pt/genblk1[0].rx/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X4Y71      pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X4Y71      pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y77      pt/genblk1[0].rx/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y77      pt/genblk1[0].rx/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y80      pt/genblk1[0].rx/rTimeoutCnt_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pt/clocking/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pt/clocking/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.387ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_enable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_en_reg/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.642ns (38.016%)  route 1.047ns (61.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.560     5.107    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  et/i_add_preamble/data_enable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  et/i_add_preamble/data_enable_out_reg/Q
                         net (fo=2, routed)           1.047     6.671    et/i_add_preamble/fully_framed_valid
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.124     6.795 r  et/i_add_preamble/eth_tx_en_i_1/O
                         net (fo=1, routed)           0.000     6.795    et/eth_tx_en0
    SLICE_X6Y18          FDRE                                         r  et/eth_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.510    24.878    et/eth_tx_clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  et/eth_tx_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.136    
                         clock uncertainty           -0.035    25.100    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.082    25.182    et/eth_tx_en_reg
  -------------------------------------------------------------------
                         required time                         25.182    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 18.387    

Slack (MET) :             18.589ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.478ns (42.715%)  route 0.641ns (57.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 24.809 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.560     5.107    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  et/i_add_preamble/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.478     5.585 r  et/i_add_preamble/data_out_reg[2]/Q
                         net (fo=1, routed)           0.641     6.226    et/i_add_preamble_n_1
    SLICE_X8Y21          FDRE                                         r  et/eth_tx_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.441    24.809    et/eth_tx_clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  et/eth_tx_d_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.258    25.067    
                         clock uncertainty           -0.035    25.031    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)       -0.217    24.814    et/eth_tx_d_reg[2]
  -------------------------------------------------------------------
                         required time                         24.814    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                 18.589    

Slack (MET) :             18.614ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.518ns (41.725%)  route 0.723ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.560     5.107    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  et/i_add_preamble/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  et/i_add_preamble/data_out_reg[0]/Q
                         net (fo=1, routed)           0.723     6.348    et/i_add_preamble_n_3
    SLICE_X9Y24          FDRE                                         r  et/eth_tx_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.436    24.804    et/eth_tx_clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  et/eth_tx_d_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.258    25.062    
                         clock uncertainty           -0.035    25.026    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)       -0.064    24.962    et/eth_tx_d_reg[0]
  -------------------------------------------------------------------
                         required time                         24.962    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                 18.614    

Slack (MET) :             18.627ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.478ns (43.298%)  route 0.626ns (56.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 24.809 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.560     5.107    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  et/i_add_preamble/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.478     5.585 r  et/i_add_preamble/data_out_reg[3]/Q
                         net (fo=1, routed)           0.626     6.211    et/i_add_preamble_n_0
    SLICE_X8Y21          FDRE                                         r  et/eth_tx_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.441    24.809    et/eth_tx_clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  et/eth_tx_d_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.258    25.067    
                         clock uncertainty           -0.035    25.031    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)       -0.194    24.837    et/eth_tx_d_reg[3]
  -------------------------------------------------------------------
                         required time                         24.837    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                 18.627    

Slack (MET) :             18.746ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.930%)  route 0.635ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 24.809 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.560     5.107    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  et/i_add_preamble/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  et/i_add_preamble/data_out_reg[1]/Q
                         net (fo=1, routed)           0.635     6.260    et/i_add_preamble_n_2
    SLICE_X8Y21          FDRE                                         r  et/eth_tx_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.441    24.809    et/eth_tx_clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  et/eth_tx_d_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.258    25.067    
                         clock uncertainty           -0.035    25.031    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)       -0.026    25.005    et/eth_tx_d_reg[1]
  -------------------------------------------------------------------
                         required time                         25.005    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                 18.746    

Slack (MET) :             34.964ns  (required time - arrival time)
  Source:                 et/data/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.952ns (20.942%)  route 3.594ns (79.058%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.568     5.115    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  et/data/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  et/data/counter_reg[11]/Q
                         net (fo=2, routed)           0.670     6.241    et/data/counter_reg_n_0_[11]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.365 f  et/data/counter[15]_i_5/O
                         net (fo=3, routed)           0.523     6.888    et/data/counter[15]_i_5_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.124     7.012 r  et/data/counter[15]_i_7/O
                         net (fo=3, routed)           0.588     7.600    et/data/counter[15]_i_7_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124     7.724 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          1.087     8.811    et/data/counter[15]_i_2_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.725     9.661    et/data/counter[15]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  et/data/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.449    44.817    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  et/data/counter_reg[13]/C
                         clock pessimism              0.272    45.089    
                         clock uncertainty           -0.035    45.053    
    SLICE_X15Y12         FDRE (Setup_fdre_C_R)       -0.429    44.624    et/data/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         44.624    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 34.964    

Slack (MET) :             34.964ns  (required time - arrival time)
  Source:                 et/data/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.952ns (20.942%)  route 3.594ns (79.058%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.568     5.115    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  et/data/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  et/data/counter_reg[11]/Q
                         net (fo=2, routed)           0.670     6.241    et/data/counter_reg_n_0_[11]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.365 f  et/data/counter[15]_i_5/O
                         net (fo=3, routed)           0.523     6.888    et/data/counter[15]_i_5_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.124     7.012 r  et/data/counter[15]_i_7/O
                         net (fo=3, routed)           0.588     7.600    et/data/counter[15]_i_7_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124     7.724 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          1.087     8.811    et/data/counter[15]_i_2_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.725     9.661    et/data/counter[15]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  et/data/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.449    44.817    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  et/data/counter_reg[14]/C
                         clock pessimism              0.272    45.089    
                         clock uncertainty           -0.035    45.053    
    SLICE_X15Y12         FDRE (Setup_fdre_C_R)       -0.429    44.624    et/data/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         44.624    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 34.964    

Slack (MET) :             34.964ns  (required time - arrival time)
  Source:                 et/data/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.952ns (20.942%)  route 3.594ns (79.058%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.568     5.115    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  et/data/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  et/data/counter_reg[11]/Q
                         net (fo=2, routed)           0.670     6.241    et/data/counter_reg_n_0_[11]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.365 f  et/data/counter[15]_i_5/O
                         net (fo=3, routed)           0.523     6.888    et/data/counter[15]_i_5_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.124     7.012 r  et/data/counter[15]_i_7/O
                         net (fo=3, routed)           0.588     7.600    et/data/counter[15]_i_7_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124     7.724 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          1.087     8.811    et/data/counter[15]_i_2_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.725     9.661    et/data/counter[15]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  et/data/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.449    44.817    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  et/data/counter_reg[15]/C
                         clock pessimism              0.272    45.089    
                         clock uncertainty           -0.035    45.053    
    SLICE_X15Y12         FDRE (Setup_fdre_C_R)       -0.429    44.624    et/data/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         44.624    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 34.964    

Slack (MET) :             34.973ns  (required time - arrival time)
  Source:                 et/data/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.952ns (20.975%)  route 3.587ns (79.025%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.568     5.115    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  et/data/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  et/data/counter_reg[11]/Q
                         net (fo=2, routed)           0.670     6.241    et/data/counter_reg_n_0_[11]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.365 f  et/data/counter[15]_i_5/O
                         net (fo=3, routed)           0.523     6.888    et/data/counter[15]_i_5_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.124     7.012 r  et/data/counter[15]_i_7/O
                         net (fo=3, routed)           0.588     7.600    et/data/counter[15]_i_7_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124     7.724 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          1.087     8.811    et/data/counter[15]_i_2_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.718     9.653    et/data/counter[15]_i_1_n_0
    SLICE_X15Y9          FDRE                                         r  et/data/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.451    44.819    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  et/data/counter_reg[1]/C
                         clock pessimism              0.272    45.091    
                         clock uncertainty           -0.035    45.055    
    SLICE_X15Y9          FDRE (Setup_fdre_C_R)       -0.429    44.626    et/data/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         44.626    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 34.973    

Slack (MET) :             34.973ns  (required time - arrival time)
  Source:                 et/data/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.952ns (20.975%)  route 3.587ns (79.025%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.568     5.115    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  et/data/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  et/data/counter_reg[11]/Q
                         net (fo=2, routed)           0.670     6.241    et/data/counter_reg_n_0_[11]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.365 f  et/data/counter[15]_i_5/O
                         net (fo=3, routed)           0.523     6.888    et/data/counter[15]_i_5_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.124     7.012 r  et/data/counter[15]_i_7/O
                         net (fo=3, routed)           0.588     7.600    et/data/counter[15]_i_7_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124     7.724 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          1.087     8.811    et/data/counter[15]_i_2_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.718     9.653    et/data/counter[15]_i_1_n_0
    SLICE_X15Y9          FDRE                                         r  et/data/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.451    44.819    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  et/data/counter_reg[2]/C
                         clock pessimism              0.272    45.091    
                         clock uncertainty           -0.035    45.055    
    SLICE_X15Y9          FDRE (Setup_fdre_C_R)       -0.429    44.626    et/data/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         44.626    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 34.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 et/i_add_crc32/data_enable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_preamble/delay_data_enable_reg[13]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.563     1.469    et/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  et/i_add_crc32/data_enable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  et/i_add_crc32/data_enable_out_reg/Q
                         net (fo=4, routed)           0.068     1.678    et/i_add_preamble/data_enable_out
    SLICE_X10Y16         SRL16E                                       r  et/i_add_preamble/delay_data_enable_reg[13]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.831     1.983    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y16         SRL16E                                       r  et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X10Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.599    et/i_add_preamble/delay_data_enable_reg[13]_srl14
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.970%)  route 0.212ns (60.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.564     1.470    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  be2e/af/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  be2e/af/raddr_reg[5]/Q
                         net (fo=10, routed)          0.212     1.823    be2e/af/rwram/raddr_reg[5]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.120%)  route 0.249ns (63.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.565     1.471    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  be2e/af/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  be2e/af/raddr_reg[2]/Q
                         net (fo=10, routed)          0.249     1.862    be2e/af/rwram/raddr_reg[2]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.873%)  route 0.252ns (64.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.565     1.471    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  be2e/af/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  be2e/af/raddr_reg[1]/Q
                         net (fo=10, routed)          0.252     1.864    be2e/af/rwram/raddr_reg[1]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.729%)  route 0.254ns (64.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.565     1.471    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  be2e/af/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  be2e/af/raddr_reg[3]/Q
                         net (fo=10, routed)          0.254     1.866    be2e/af/rwram/raddr_reg[3]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.968%)  route 0.262ns (65.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.565     1.471    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  be2e/af/raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  be2e/af/raddr_reg[0]/Q
                         net (fo=10, routed)          0.262     1.874    be2e/af/rwram/raddr_reg[0]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.126%)  route 0.260ns (64.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.564     1.470    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  be2e/af/raddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  be2e/af/raddr_reg[11]/Q
                         net (fo=10, routed)          0.260     1.872    be2e/af/rwram/raddr_reg[11]
    RAMB36_X0Y3          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.873     2.025    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.479     1.546    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.729    be2e/af/rwram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 et/i_add_crc32/crc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_crc32/crc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.562     1.468    et/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  et/i_add_crc32/crc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  et/i_add_crc32/crc_reg[19]/Q
                         net (fo=1, routed)           0.050     1.682    et/i_add_crc32/crc_reg_n_0_[19]
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.727 r  et/i_add_crc32/crc[23]_i_1/O
                         net (fo=1, routed)           0.000     1.727    et/i_add_crc32/crc[23]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  et/i_add_crc32/crc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.830     1.982    et/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  et/i_add_crc32/crc_reg[23]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.092     1.573    et/i_add_crc32/crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 et/i_add_preamble/delay_data_enable_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_preamble/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.561     1.467    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  et/i_add_preamble/delay_data_enable_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  et/i_add_preamble/delay_data_enable_reg[15]/Q
                         net (fo=5, routed)           0.109     1.718    et/i_add_preamble/p_0_in
    SLICE_X10Y18         LUT3 (Prop_lut3_I1_O)        0.048     1.766 r  et/i_add_preamble/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    et/i_add_preamble/data_out[3]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  et/i_add_preamble/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.829     1.981    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  et/i_add_preamble/data_out_reg[3]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.131     1.611    et/i_add_preamble/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 et/i_add_crc32/crc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_crc32/crc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.270%)  route 0.103ns (35.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.563     1.469    et/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  et/i_add_crc32/crc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  et/i_add_crc32/crc_reg[31]/Q
                         net (fo=8, routed)           0.103     1.714    et/i_add_crc32/crc_reg[31]_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  et/i_add_crc32/crc[26]_i_1/O
                         net (fo=1, routed)           0.000     1.759    et/i_add_crc32/crc[26]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  et/i_add_crc32/crc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.831     1.983    et/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  et/i_add_crc32/crc_reg[26]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X12Y16         FDRE (Hold_fdre_C_D)         0.121     1.603    et/i_add_crc32/crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2     be2e/af/rwram/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3     be2e/af/rwram/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     be2e/af/rwram/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3     be2e/af/rwram/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2     be2e/af/rwram/ram_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     be2e/af/rwram/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1     be2e/af/rwram/ram_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     be2e/af/rwram/ram_reg_0_7/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  eth_tx_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y13    be2e/af/filled_r_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y11    be2e/rnibble_reg[1][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y11    be2e/rnibble_reg[1][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y11    be2e/rnibble_reg[1][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y11    be2e/rnibble_reg[1][3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y16    et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y16    et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y9     be2e/rnibble_valid_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y9     be2e/rnibble_valid_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[56]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[56]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y16    et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y16    et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[56]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[56]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[57]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[57]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[58]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[58]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[59]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y17    et/i_add_preamble/delay_data_reg[59]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pt/clocking_ser/inst/clk_in1
  To Clock:  pt/clocking_ser/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pt/clocking_ser/inst/clk_in1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_ser/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5x_ser_nb
  To Clock:  clk5x_ser_nb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5x_ser_nb
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y8      pt/tx[0]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y7      pt/tx[0]/slavedese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y10     pt/tx[1]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y9      pt/tx[1]/slavedese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y6      pt/tx[2]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y5      pt/tx[2]/slavedese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y4      pt/tx[3]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y3      pt/tx[3]/slavedese/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.857       1.192      BUFIO_X0Y1       pt/bufio_ser/I
Min Period  n/a     BUFR/I              n/a            1.666         2.857       1.192      BUFR_X0Y1        pt/bufr_ser/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.857       210.503    MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk1x_ser
  To Clock:  clk1x_ser

Setup :            0  Failing Endpoints,  Worst Slack        9.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.900ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/rrst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.375ns (31.775%)  route 2.952ns (68.225%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 15.190 - 14.286 ) 
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.736     0.983    pt/cdc_fifo2/CLK
    SLICE_X6Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.478     1.461 f  pt/cdc_fifo2/rrst_reg[2]/Q
                         net (fo=7, routed)           1.199     2.659    pt/cdc_fifo2/rrst_reg_n_0_[2]
    SLICE_X7Y30          LUT3 (Prop_lut3_I0_O)        0.323     2.982 f  pt/cdc_fifo2/raddr_gray[5]_i_2__0/O
                         net (fo=7, routed)           0.388     3.370    pt/cdc_fifo2/raddr_gray[5]_i_2__0_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.326     3.696 r  pt/cdc_fifo2/raddr_gray[5]_i_3__0/O
                         net (fo=5, routed)           0.569     4.265    pt/cdc_fifo2/raddr_gray[5]_i_3__0_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     4.389 r  pt/cdc_fifo2/raddr[5]_i_2__0/O
                         net (fo=1, routed)           0.797     5.186    pt/cdc_fifo2/bin[5]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124     5.310 r  pt/cdc_fifo2/raddr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.310    pt/cdc_fifo2/p_0_in__9[5]
    SLICE_X7Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.701    15.190    pt/cdc_fifo2/CLK
    SLICE_X7Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[5]/C
                         clock pessimism              0.056    15.246    
                         clock uncertainty           -0.065    15.180    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.029    15.209    pt/cdc_fifo2/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  9.900    

Slack (MET) :             10.133ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[3]/slavedese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.456ns (13.860%)  route 2.834ns (86.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X1Y12          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     1.448 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.834     4.282    pt/tx[3]/rst
    OLOGIC_X0Y3          OSERDESE2                                    r  pt/tx[3]/slavedese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[3]/CLK
    OLOGIC_X0Y3          OSERDESE2                                    r  pt/tx[3]/slavedese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[3]/slavedese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                 10.133    

Slack (MET) :             10.168ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/rrst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.375ns (33.865%)  route 2.685ns (66.135%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 15.191 - 14.286 ) 
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.736     0.983    pt/cdc_fifo2/CLK
    SLICE_X6Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.478     1.461 f  pt/cdc_fifo2/rrst_reg[2]/Q
                         net (fo=7, routed)           1.199     2.659    pt/cdc_fifo2/rrst_reg_n_0_[2]
    SLICE_X7Y30          LUT3 (Prop_lut3_I0_O)        0.323     2.982 f  pt/cdc_fifo2/raddr_gray[5]_i_2__0/O
                         net (fo=7, routed)           0.388     3.370    pt/cdc_fifo2/raddr_gray[5]_i_2__0_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.326     3.696 r  pt/cdc_fifo2/raddr_gray[5]_i_3__0/O
                         net (fo=5, routed)           0.434     4.130    pt/cdc_fifo2/raddr_gray[5]_i_3__0_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I5_O)        0.124     4.254 r  pt/cdc_fifo2/empty_i_3__0/O
                         net (fo=1, routed)           0.665     4.919    pt/cdc_fifo2/empty_i_3__0_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.124     5.043 r  pt/cdc_fifo2/empty_i_1__0/O
                         net (fo=1, routed)           0.000     5.043    pt/cdc_fifo2/empty_i_1__0_n_0
    SLICE_X7Y31          FDRE                                         r  pt/cdc_fifo2/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.702    15.191    pt/cdc_fifo2/CLK
    SLICE_X7Y31          FDRE                                         r  pt/cdc_fifo2/empty_reg/C
                         clock pessimism              0.056    15.247    
                         clock uncertainty           -0.065    15.181    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.029    15.210    pt/cdc_fifo2/empty_reg
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                 10.168    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[3]/masterdese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.456ns (14.070%)  route 2.785ns (85.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X1Y12          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     1.448 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.785     4.233    pt/tx[3]/rst
    OLOGIC_X0Y4          OSERDESE2                                    r  pt/tx[3]/masterdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[3]/CLK
    OLOGIC_X0Y4          OSERDESE2                                    r  pt/tx[3]/masterdese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[3]/masterdese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.283ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[2]/slavedese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.523%)  route 2.684ns (85.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X1Y12          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     1.448 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.684     4.131    pt/tx[2]/rst
    OLOGIC_X0Y5          OSERDESE2                                    r  pt/tx[2]/slavedese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[2]/CLK
    OLOGIC_X0Y5          OSERDESE2                                    r  pt/tx[2]/slavedese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[2]/slavedese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                 10.283    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[2]/masterdese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.456ns (14.753%)  route 2.635ns (85.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X1Y12          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     1.448 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.635     4.082    pt/tx[2]/rst
    OLOGIC_X0Y6          OSERDESE2                                    r  pt/tx[2]/masterdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[2]/CLK
    OLOGIC_X0Y6          OSERDESE2                                    r  pt/tx[2]/masterdese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y6          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[2]/masterdese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.442ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[0]/slavedese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.456ns (15.304%)  route 2.524ns (84.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.985ns = ( 15.271 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X1Y12          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     1.448 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.524     3.971    pt/tx[0]/rst
    OLOGIC_X0Y7          OSERDESE2                                    r  pt/tx[0]/slavedese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.782    15.271    pt/tx[0]/CLK
    OLOGIC_X0Y7          OSERDESE2                                    r  pt/tx[0]/slavedese/CLKDIV
                         clock pessimism              0.056    15.327    
                         clock uncertainty           -0.065    15.262    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.413    pt/tx[0]/slavedese
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 10.442    

Slack (MET) :             10.459ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/rrst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.251ns (32.754%)  route 2.568ns (67.246%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 15.190 - 14.286 ) 
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.736     0.983    pt/cdc_fifo2/CLK
    SLICE_X6Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.478     1.461 f  pt/cdc_fifo2/rrst_reg[2]/Q
                         net (fo=7, routed)           1.199     2.659    pt/cdc_fifo2/rrst_reg_n_0_[2]
    SLICE_X7Y30          LUT3 (Prop_lut3_I0_O)        0.323     2.982 f  pt/cdc_fifo2/raddr_gray[5]_i_2__0/O
                         net (fo=7, routed)           0.388     3.370    pt/cdc_fifo2/raddr_gray[5]_i_2__0_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.326     3.696 r  pt/cdc_fifo2/raddr_gray[5]_i_3__0/O
                         net (fo=5, routed)           0.982     4.678    pt/cdc_fifo2/raddr_gray[5]_i_3__0_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  pt/cdc_fifo2/raddr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.802    pt/cdc_fifo2/p_0_in__9[4]
    SLICE_X6Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.701    15.190    pt/cdc_fifo2/CLK
    SLICE_X6Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[4]/C
                         clock pessimism              0.056    15.246    
                         clock uncertainty           -0.065    15.180    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)        0.081    15.261    pt/cdc_fifo2/raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                 10.459    

Slack (MET) :             10.491ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[0]/masterdese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.456ns (15.560%)  route 2.475ns (84.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.985ns = ( 15.271 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X1Y12          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     1.448 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.475     3.922    pt/tx[0]/rst
    OLOGIC_X0Y8          OSERDESE2                                    r  pt/tx[0]/masterdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.782    15.271    pt/tx[0]/CLK
    OLOGIC_X0Y8          OSERDESE2                                    r  pt/tx[0]/masterdese/CLKDIV
                         clock pessimism              0.056    15.327    
                         clock uncertainty           -0.065    15.262    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.413    pt/tx[0]/masterdese
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 10.491    

Slack (MET) :             10.788ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[1]/slavedese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.456ns (17.326%)  route 2.176ns (82.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 15.270 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X1Y12          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     1.448 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.176     3.624    pt/tx[1]/rst
    OLOGIC_X0Y9          OSERDESE2                                    r  pt/tx[1]/slavedese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.781    15.270    pt/tx[1]/CLK
    OLOGIC_X0Y9          OSERDESE2                                    r  pt/tx[1]/slavedese/CLKDIV
                         clock pessimism              0.056    15.326    
                         clock uncertainty           -0.065    15.261    
    OLOGIC_X0Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.412    pt/tx[1]/slavedese
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                 10.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.572    pt/cdc_fifo2/waddr_gray_sync[0]_4[5]
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.286     0.558    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][5]/C
                         clock pessimism             -0.183     0.375    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.075     0.450    pt/cdc_fifo2/waddr_gray_sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.345%)  route 0.108ns (36.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[1][1]/Q
                         net (fo=2, routed)           0.108     0.624    pt/cdc_fifo2/waddr_gray_sync[1]_5[1]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.669 r  pt/cdc_fifo2/waddr_bin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.669    pt/cdc_fifo2/GRAY2BIN0_return[1]
    SLICE_X6Y29          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.287     0.559    pt/cdc_fifo2/CLK
    SLICE_X6Y29          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[1]/C
                         clock pessimism             -0.169     0.390    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121     0.511    pt/cdc_fifo2/waddr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/Q
                         net (fo=1, routed)           0.112     0.628    pt/cdc_fifo2/waddr_gray_sync[0]_4[2]
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.286     0.558    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][2]/C
                         clock pessimism             -0.170     0.388    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.072     0.460    pt/cdc_fifo2/waddr_gray_sync_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.640%)  route 0.154ns (45.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.258     0.378    pt/cdc_fifo2/CLK
    SLICE_X7Y31          FDRE                                         r  pt/cdc_fifo2/empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     0.519 r  pt/cdc_fifo2/empty_reg/Q
                         net (fo=8, routed)           0.154     0.674    pt/cdc_fifo2/empty_reg_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  pt/cdc_fifo2/raddr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.719    pt/cdc_fifo2/p_0_in__9[0]
    SLICE_X6Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.288     0.560    pt/cdc_fifo2/CLK
    SLICE_X6Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[0]/C
                         clock pessimism             -0.169     0.391    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.120     0.511    pt/cdc_fifo2/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/rrst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/rrst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.376ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.256     0.376    pt/cdc_fifo2/CLK
    SLICE_X7Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     0.517 r  pt/cdc_fifo2/rrst_reg[1]/Q
                         net (fo=8, routed)           0.140     0.657    pt/cdc_fifo2/rrst_reg_n_0_[1]
    SLICE_X6Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.287     0.559    pt/cdc_fifo2/CLK
    SLICE_X6Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[2]/C
                         clock pessimism             -0.170     0.389    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.060     0.449    pt/cdc_fifo2/rrst_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X5Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/Q
                         net (fo=1, routed)           0.164     0.680    pt/cdc_fifo2/waddr_gray_sync[0]_4[0]
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.286     0.558    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][0]/C
                         clock pessimism             -0.169     0.389    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.066     0.455    pt/cdc_fifo2/waddr_gray_sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.013%)  route 0.135ns (41.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.257     0.377    pt/cdc_fifo2/CLK
    SLICE_X5Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     0.518 r  pt/cdc_fifo2/raddr_reg[1]/Q
                         net (fo=7, routed)           0.135     0.653    pt/cdc_fifo2/raddr_reg__0[1]
    SLICE_X5Y30          LUT6 (Prop_lut6_I2_O)        0.045     0.698 r  pt/cdc_fifo2/raddr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.698    pt/cdc_fifo2/p_0_in__9[2]
    SLICE_X5Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.288     0.560    pt/cdc_fifo2/CLK
    SLICE_X5Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[2]/C
                         clock pessimism             -0.183     0.377    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.091     0.468    pt/cdc_fifo2/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[0][1]/Q
                         net (fo=1, routed)           0.174     0.690    pt/cdc_fifo2/waddr_gray_sync[0]_4[1]
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.286     0.558    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][1]/C
                         clock pessimism             -0.170     0.388    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.070     0.458    pt/cdc_fifo2/waddr_gray_sync_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/rrst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.178%)  route 0.192ns (50.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.376ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.256     0.376    pt/cdc_fifo2/CLK
    SLICE_X7Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     0.517 r  pt/cdc_fifo2/rrst_reg[1]/Q
                         net (fo=8, routed)           0.192     0.709    pt/cdc_fifo2/rrst_reg_n_0_[1]
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.045     0.754 r  pt/cdc_fifo2/raddr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.754    pt/cdc_fifo2/p_0_in__9[4]
    SLICE_X6Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.288     0.560    pt/cdc_fifo2/CLK
    SLICE_X6Y30          FDRE                                         r  pt/cdc_fifo2/raddr_reg[4]/C
                         clock pessimism             -0.169     0.391    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     0.512    pt/cdc_fifo2/raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.125%)  route 0.193ns (50.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[1][1]/Q
                         net (fo=2, routed)           0.193     0.709    pt/cdc_fifo2/waddr_gray_sync[1]_5[1]
    SLICE_X6Y29          LUT3 (Prop_lut3_I0_O)        0.045     0.754 r  pt/cdc_fifo2/waddr_bin[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.754    pt/cdc_fifo2/GRAY2BIN0_return[0]
    SLICE_X6Y29          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.287     0.559    pt/cdc_fifo2/CLK
    SLICE_X6Y29          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[0]/C
                         clock pessimism             -0.169     0.390    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121     0.511    pt/cdc_fifo2/waddr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1x_ser
Waveform(ns):       { 0.000 5.714 }
Period(ns):         14.286
Sources:            { pt/bufr_ser/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y14  pt/cdc_fifo2/rwram/ram_reg/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y8   pt/tx[0]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y7   pt/tx[0]/slavedese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y10  pt/tx[1]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y9   pt/tx[1]/slavedese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y6   pt/tx[2]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y5   pt/tx[2]/slavedese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y4   pt/tx[3]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y3   pt/tx[3]/slavedese/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X7Y31   pt/cdc_fifo2/empty_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X7Y31   pt/cdc_fifo2/empty_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X6Y30   pt/cdc_fifo2/raddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y30   pt/cdc_fifo2/raddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y30   pt/cdc_fifo2/raddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X7Y29   pt/cdc_fifo2/raddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X7Y29   pt/cdc_fifo2/raddr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X6Y30   pt/cdc_fifo2/raddr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X7Y30   pt/cdc_fifo2/raddr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X7Y32   pt/cdc_fifo2/raddr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X7Y30   pt/cdc_fifo2/raddr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X6Y30   pt/cdc_fifo2/raddr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X5Y30   pt/cdc_fifo2/raddr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X5Y30   pt/cdc_fifo2/raddr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X6Y30   pt/cdc_fifo2/raddr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X7Y30   pt/cdc_fifo2/raddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X7Y30   pt/cdc_fifo2/raddr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X1Y24   pt/irch_ser_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X1Y24   pt/irch_ser_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X1Y24   pt/irch_ser_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y24   pt/irch_ser_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         14.286      12.131     BUFGCTRL_X0Y3    pt/clocking_ser/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tmds_rx_p[3]
  To Clock:  tmds_rx_p[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tmds_rx_p[3]
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { tmds_rx_p[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5x_des_nb
  To Clock:  clk5x_des_nb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5x_des_nb
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y78     pt/genblk1[0].rx/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y78     pt/genblk1[0].rx/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y77     pt/genblk1[0].rx/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y77     pt/genblk1[0].rx/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y54     pt/genblk1[1].rx/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y54     pt/genblk1[1].rx/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y53     pt/genblk1[1].rx/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y53     pt/genblk1[1].rx/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y52     pt/genblk1[2].rx/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y52     pt/genblk1[2].rx/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.857       210.503    MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk1x_des
  To Clock:  clk1x_des

Setup :            0  Failing Endpoints,  Worst Slack        8.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.317ns (23.491%)  route 4.289ns (76.509%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.769     3.027    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124     3.151 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.472     3.623    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.169    12.042    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.317ns (23.491%)  route 4.289ns (76.509%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.769     3.027    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124     3.151 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.472     3.623    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.169    12.042    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.317ns (23.491%)  route 4.289ns (76.509%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.769     3.027    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124     3.151 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.472     3.623    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.169    12.042    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.317ns (23.491%)  route 4.289ns (76.509%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.769     3.027    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124     3.151 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.472     3.623    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.169    12.042    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.317ns (23.491%)  route 4.289ns (76.509%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.769     3.027    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124     3.151 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.472     3.623    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.169    12.042    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.317ns (23.369%)  route 4.319ns (76.631%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.796     3.054    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.124     3.178 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[2]_i_1__1/O
                         net (fo=1, routed)           0.474     3.652    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[2]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)       -0.016    12.195    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.193ns (24.882%)  route 3.602ns (75.118%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.554     2.811    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[0]/C
                         clock pessimism              0.513    12.277    
                         clock uncertainty           -0.065    12.212    
    SLICE_X2Y51          FDRE (Setup_fdre_C_R)       -0.524    11.688    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.193ns (24.882%)  route 3.602ns (75.118%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.554     2.811    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[1]/C
                         clock pessimism              0.513    12.277    
                         clock uncertainty           -0.065    12.212    
    SLICE_X2Y51          FDRE (Setup_fdre_C_R)       -0.524    11.688    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.193ns (24.882%)  route 3.602ns (75.118%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.554     2.811    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[2]/C
                         clock pessimism              0.513    12.277    
                         clock uncertainty           -0.065    12.212    
    SLICE_X2Y51          FDRE (Setup_fdre_C_R)       -0.524    11.688    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.193ns (24.882%)  route 3.602ns (75.118%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           1.148    -0.417    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.296    -0.121 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           1.000     0.879    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.152     1.031 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.900     1.931    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.326     2.257 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.554     2.811    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[3]/C
                         clock pessimism              0.513    12.277    
                         clock uncertainty           -0.065    12.212    
    SLICE_X2Y51          FDRE (Setup_fdre_C_R)       -0.524    11.688    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                  8.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.365%)  route 0.177ns (55.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.290    -0.498    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y51         FDRE                                         r  pt/cdc_fifo1/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  pt/cdc_fifo1/waddr_reg[7]/Q
                         net (fo=4, routed)           0.177    -0.180    pt/cdc_fifo1/rwram/ram_reg_1[7]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.494    -0.423    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.240    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.854%)  route 0.171ns (57.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  pt/cdc_fifo1/waddr_reg[2]/Q
                         net (fo=9, routed)           0.171    -0.202    pt/cdc_fifo1/rwram/ram_reg_1[2]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.475    -0.442    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129    -0.313    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.001ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.252    -0.536    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X3Y75          FDCE                                         r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.339    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X3Y75          FDCE                                         r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.282    -1.001    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X3Y75          FDCE                                         r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.464    -0.536    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.075    -0.461    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.264    -0.524    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X7Y58          FDCE                                         r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.327    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X7Y58          FDCE                                         r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.297    -0.986    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X7Y58          FDCE                                         r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.461    -0.524    
    SLICE_X7Y58          FDCE (Hold_fdce_C_D)         0.075    -0.449    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pt/genblk1[1].rx/pBitslipCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.265    -0.523    pt/genblk1[1].rx/clk1x_des
    SLICE_X7Y53          FDRE                                         r  pt/genblk1[1].rx/pBitslipCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pt/genblk1[1].rx/pBitslipCnt_reg[0]/Q
                         net (fo=3, routed)           0.098    -0.284    pt/genblk1[1].rx/pBitslipCnt_reg_n_0_[0]
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.045    -0.239 r  pt/genblk1[1].rx/pAlignRst_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    pt/genblk1[1].rx/pAlignRst_i_1__0_n_0
    SLICE_X6Y53          FDPE                                         r  pt/genblk1[1].rx/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.298    -0.985    pt/genblk1[1].rx/clk1x_des
    SLICE_X6Y53          FDPE                                         r  pt/genblk1[1].rx/pAlignRst_reg/C
                         clock pessimism              0.474    -0.510    
    SLICE_X6Y53          FDPE (Hold_fdpe_C_D)         0.120    -0.390    pt/genblk1[1].rx/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.700%)  route 0.199ns (57.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y50          FDRE                                         r  pt/cdc_fifo1/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  pt/cdc_fifo1/waddr_reg[5]/Q
                         net (fo=9, routed)           0.199    -0.154    pt/cdc_fifo1/rwram/ram_reg_1[5]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.475    -0.442    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.129    -0.313    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X2Y50          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.302    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X2Y50          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X2Y50          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.461    -0.522    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.060    -0.462    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pIDLY_CNT_Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pDelayOvf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.789%)  route 0.081ns (30.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.265    -0.523    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pIDLY_CNT_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  pt/genblk1[2].rx/PhaseAlignX/pIDLY_CNT_Q_reg[4]/Q
                         net (fo=3, routed)           0.081    -0.302    pt/genblk1[2].rx/PhaseAlignX/pIDLY_CNT_Q_reg_n_0_[4]
    SLICE_X0Y53          LUT5 (Prop_lut5_I3_O)        0.045    -0.257 r  pt/genblk1[2].rx/PhaseAlignX/pDelayOvf_i_1__1/O
                         net (fo=1, routed)           0.000    -0.257    pt/genblk1[2].rx/PhaseAlignX/pDelayOvf_i_1__1_n_0
    SLICE_X0Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pDelayOvf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.298    -0.985    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X0Y53          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pDelayOvf_reg/C
                         clock pessimism              0.474    -0.510    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.092    -0.418    pt/genblk1[2].rx/PhaseAlignX/pDelayOvf_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.625%)  route 0.266ns (65.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y50          FDRE                                         r  pt/cdc_fifo1/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pt/cdc_fifo1/waddr_reg[4]/Q
                         net (fo=11, routed)          0.266    -0.093    pt/cdc_fifo1/rwram/ram_reg_1[4]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.475    -0.442    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.259    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.575%)  route 0.261ns (61.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.290    -0.498    pt/cdc_fifo1/clk1x_des
    SLICE_X10Y52         FDRE                                         r  pt/cdc_fifo1/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  pt/cdc_fifo1/waddr_reg[1]/Q
                         net (fo=7, routed)           0.261    -0.073    pt/cdc_fifo1/rwram/ram_reg_1[1]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.494    -0.423    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.240    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1x_des
Waveform(ns):       { 0.000 5.714 }
Period(ns):         14.286
Sources:            { pt/bufr_des/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y20  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         14.286      11.926     IDELAY_X0Y78  pt/genblk1[0].rx/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         14.286      11.926     IDELAY_X0Y54  pt/genblk1[1].rx/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         14.286      11.926     IDELAY_X0Y52  pt/genblk1[2].rx/InputSERDES_X/InputDelay/C
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y78  pt/genblk1[0].rx/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y77  pt/genblk1[0].rx/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y54  pt/genblk1[1].rx/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y53  pt/genblk1[1].rx/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y52  pt/genblk1[2].rx/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y51  pt/genblk1[2].rx/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X2Y67   pt/genblk1[0].rx/PhaseAlignX/pDataQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X2Y67   pt/genblk1[0].rx/PhaseAlignX/pDataQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X10Y50  pt/cdc_fifo1/filled_w_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X12Y50  pt/cdc_fifo1/raddr_bin_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X12Y51  pt/cdc_fifo1/raddr_bin_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X12Y51  pt/cdc_fifo1/raddr_bin_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y50  pt/cdc_fifo1/filled_w_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X11Y51  pt/cdc_fifo1/raddr_bin_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y50  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X7Y51   pt/cdc_fifo1/waddr_gray_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X11Y51  pt/cdc_fifo1/waddr_gray_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X11Y51  pt/cdc_fifo1/waddr_gray_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 me/x_from_valid_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[18].dsp/P_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 0.580ns (5.955%)  route 9.159ns (94.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 12.378 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/clk_out1
    SLICE_X37Y26         FDSE                                         r  me/x_from_valid_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDSE (Prop_fdse_C_Q)         0.456    -0.973 r  me/x_from_valid_reg[2]_rep/Q
                         net (fo=79, routed)          8.615     7.643    me/yenc/gen_dsp[18].dsp/sel[0]
    SLICE_X12Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.767 r  me/yenc/gen_dsp[18].dsp/g0_b4__6/O
                         net (fo=1, routed)           0.544     8.310    me/yenc/gen_dsp[18].dsp/gen_dsp[18].coscos[4]
    DSP48_X0Y38          DSP48E1                                      r  me/yenc/gen_dsp[18].dsp/P_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.527    12.378    me/yenc/gen_dsp[18].dsp/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  me/yenc/gen_dsp[18].dsp/P_reg/CLK
                         clock pessimism              0.457    12.835    
                         clock uncertainty           -0.082    12.753    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    12.303    me/yenc/gen_dsp[18].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[18].raddrA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.009ns  (logic 1.632ns (16.305%)  route 8.377ns (83.695%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 12.288 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.431ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.547    -1.431    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X38Y24         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.953 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)         8.377     7.424    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.298     7.722 r  me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     7.722    me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA[4]_i_5_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.255 r  me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.255    me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA_reg[4]_i_1_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.578 r  me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.578    me/yenc/gen_dsp[18].baseA[6]
    SLICE_X8Y95          FDRE                                         r  me/yenc/gen_dsp[18].raddrA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.437    12.288    me/yenc/clk_out1
    SLICE_X8Y95          FDRE                                         r  me/yenc/gen_dsp[18].raddrA_reg[6]/C
                         clock pessimism              0.457    12.744    
                         clock uncertainty           -0.082    12.663    
    SLICE_X8Y95          FDRE (Setup_fdre_C_D)        0.109    12.772    me/yenc/gen_dsp[18].raddrA_reg[6]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 me/x_from_valid_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[17].dsp/P_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 0.580ns (6.083%)  route 8.955ns (93.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 12.377 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/clk_out1
    SLICE_X37Y26         FDSE                                         r  me/x_from_valid_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDSE (Prop_fdse_C_Q)         0.456    -0.973 r  me/x_from_valid_reg[2]_rep/Q
                         net (fo=79, routed)          8.154     7.181    me/yenc/gen_dsp[17].dsp/sel[0]
    SLICE_X12Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.305 r  me/yenc/gen_dsp[17].dsp/g0_b7__7/O
                         net (fo=11, routed)          0.801     8.106    me/yenc/gen_dsp[17].dsp/gen_dsp[17].coscos[7]
    DSP48_X0Y36          DSP48E1                                      r  me/yenc/gen_dsp[17].dsp/P_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.526    12.377    me/yenc/gen_dsp[17].dsp/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  me/yenc/gen_dsp[17].dsp/P_reg/CLK
                         clock pessimism              0.457    12.834    
                         clock uncertainty           -0.082    12.752    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    12.302    me/yenc/gen_dsp[17].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[17].raddrA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.937ns  (logic 1.612ns (16.223%)  route 8.325ns (83.777%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 12.286 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.431ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.547    -1.431    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X38Y24         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.953 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)         8.325     7.372    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.298     7.670 r  me/yenc/gen_dsp[0].dsp/gen_dsp[17].raddrA[4]_i_6/O
                         net (fo=1, routed)           0.000     7.670    me/yenc/gen_dsp[0].dsp/gen_dsp[17].raddrA[4]_i_6_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.183 r  me/yenc/gen_dsp[0].dsp/gen_dsp[17].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    me/yenc/gen_dsp[0].dsp/gen_dsp[17].raddrA_reg[4]_i_1_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.506 r  me/yenc/gen_dsp[0].dsp/gen_dsp[17].raddrA_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.506    me/yenc/gen_dsp[17].baseA[6]
    SLICE_X8Y90          FDRE                                         r  me/yenc/gen_dsp[17].raddrA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.435    12.286    me/yenc/clk_out1
    SLICE_X8Y90          FDRE                                         r  me/yenc/gen_dsp[17].raddrA_reg[6]/C
                         clock pessimism              0.457    12.742    
                         clock uncertainty           -0.082    12.661    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.109    12.770    me/yenc/gen_dsp[17].raddrA_reg[6]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[18].raddrA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.925ns  (logic 1.548ns (15.597%)  route 8.377ns (84.403%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 12.288 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.431ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.547    -1.431    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X38Y24         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.953 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)         8.377     7.424    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.298     7.722 r  me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     7.722    me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA[4]_i_5_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.255 r  me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.255    me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA_reg[4]_i_1_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.494 r  me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.494    me/yenc/gen_dsp[18].baseA[7]
    SLICE_X8Y95          FDRE                                         r  me/yenc/gen_dsp[18].raddrA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.437    12.288    me/yenc/clk_out1
    SLICE_X8Y95          FDRE                                         r  me/yenc/gen_dsp[18].raddrA_reg[7]/C
                         clock pessimism              0.457    12.744    
                         clock uncertainty           -0.082    12.663    
    SLICE_X8Y95          FDRE (Setup_fdre_C_D)        0.109    12.772    me/yenc/gen_dsp[18].raddrA_reg[7]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 me/x_from_valid_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[18].dsp/P_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 0.580ns (6.145%)  route 8.859ns (93.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 12.378 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/clk_out1
    SLICE_X37Y26         FDSE                                         r  me/x_from_valid_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDSE (Prop_fdse_C_Q)         0.456    -0.973 r  me/x_from_valid_reg[2]_rep/Q
                         net (fo=79, routed)          8.456     7.483    me/yenc/gen_dsp[18].dsp/sel[0]
    SLICE_X12Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.607 r  me/yenc/gen_dsp[18].dsp/g0_b1__8/O
                         net (fo=1, routed)           0.403     8.010    me/yenc/gen_dsp[18].dsp/gen_dsp[18].coscos[1]
    DSP48_X0Y38          DSP48E1                                      r  me/yenc/gen_dsp[18].dsp/P_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.527    12.378    me/yenc/gen_dsp[18].dsp/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  me/yenc/gen_dsp[18].dsp/P_reg/CLK
                         clock pessimism              0.457    12.835    
                         clock uncertainty           -0.082    12.753    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    12.303    me/yenc/gen_dsp[18].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[18].raddrA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.905ns  (logic 1.528ns (15.427%)  route 8.377ns (84.573%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 12.288 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.431ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.547    -1.431    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X38Y24         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.953 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)         8.377     7.424    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.298     7.722 r  me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     7.722    me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA[4]_i_5_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.255 r  me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.255    me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA_reg[4]_i_1_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.474 r  me/yenc/gen_dsp[0].dsp/gen_dsp[18].raddrA_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.474    me/yenc/gen_dsp[18].baseA[5]
    SLICE_X8Y95          FDRE                                         r  me/yenc/gen_dsp[18].raddrA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.437    12.288    me/yenc/clk_out1
    SLICE_X8Y95          FDRE                                         r  me/yenc/gen_dsp[18].raddrA_reg[5]/C
                         clock pessimism              0.457    12.744    
                         clock uncertainty           -0.082    12.663    
    SLICE_X8Y95          FDRE (Setup_fdre_C_D)        0.109    12.772    me/yenc/gen_dsp[18].raddrA_reg[5]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 me/x_from_valid_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[17].dsp/P_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 0.580ns (6.162%)  route 8.832ns (93.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 12.377 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/clk_out1
    SLICE_X37Y26         FDSE                                         r  me/x_from_valid_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDSE (Prop_fdse_C_Q)         0.456    -0.973 r  me/x_from_valid_reg[2]_rep/Q
                         net (fo=79, routed)          8.154     7.181    me/yenc/gen_dsp[17].dsp/sel[0]
    SLICE_X12Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.305 r  me/yenc/gen_dsp[17].dsp/g0_b7__7/O
                         net (fo=11, routed)          0.678     7.983    me/yenc/gen_dsp[17].dsp/gen_dsp[17].coscos[7]
    DSP48_X0Y36          DSP48E1                                      r  me/yenc/gen_dsp[17].dsp/P_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.526    12.377    me/yenc/gen_dsp[17].dsp/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  me/yenc/gen_dsp[17].dsp/P_reg/CLK
                         clock pessimism              0.457    12.834    
                         clock uncertainty           -0.082    12.752    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    12.302    me/yenc/gen_dsp[17].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 me/x_from_valid_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[17].dsp/P_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 0.580ns (6.173%)  route 8.816ns (93.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 12.377 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/clk_out1
    SLICE_X37Y26         FDSE                                         r  me/x_from_valid_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDSE (Prop_fdse_C_Q)         0.456    -0.973 r  me/x_from_valid_reg[2]_rep/Q
                         net (fo=79, routed)          8.154     7.181    me/yenc/gen_dsp[17].dsp/sel[0]
    SLICE_X12Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.305 r  me/yenc/gen_dsp[17].dsp/g0_b7__7/O
                         net (fo=11, routed)          0.662     7.967    me/yenc/gen_dsp[17].dsp/gen_dsp[17].coscos[7]
    DSP48_X0Y36          DSP48E1                                      r  me/yenc/gen_dsp[17].dsp/P_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.526    12.377    me/yenc/gen_dsp[17].dsp/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  me/yenc/gen_dsp[17].dsp/P_reg/CLK
                         clock pessimism              0.457    12.834    
                         clock uncertainty           -0.082    12.752    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    12.302    me/yenc/gen_dsp[17].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 me/x_from_valid_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[17].dsp/P_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 0.580ns (6.173%)  route 8.816ns (93.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 12.377 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/clk_out1
    SLICE_X37Y26         FDSE                                         r  me/x_from_valid_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDSE (Prop_fdse_C_Q)         0.456    -0.973 r  me/x_from_valid_reg[2]_rep/Q
                         net (fo=79, routed)          8.154     7.181    me/yenc/gen_dsp[17].dsp/sel[0]
    SLICE_X12Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.305 r  me/yenc/gen_dsp[17].dsp/g0_b7__7/O
                         net (fo=11, routed)          0.662     7.967    me/yenc/gen_dsp[17].dsp/gen_dsp[17].coscos[7]
    DSP48_X0Y36          DSP48E1                                      r  me/yenc/gen_dsp[17].dsp/P_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.526    12.377    me/yenc/gen_dsp[17].dsp/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  me/yenc/gen_dsp[17].dsp/P_reg/CLK
                         clock pessimism              0.457    12.834    
                         clock uncertainty           -0.082    12.752    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    12.302    me/yenc/gen_dsp[17].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  4.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 me/bs/shiftdata_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/bs/shiftdata_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.011%)  route 0.226ns (51.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.564    -0.343    me/bs/clk_out1
    SLICE_X38Y40         FDRE                                         r  me/bs/shiftdata_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.179 r  me/bs/shiftdata_reg[0][15]/Q
                         net (fo=4, routed)           0.226     0.048    me/bs/shiftdata_reg[0]__0[15]
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.093 r  me/bs/shiftdata[1][12]_i_1/O
                         net (fo=1, routed)           0.000     0.093    me/bs/ROTATE2_return[12]
    SLICE_X34Y39         FDRE                                         r  me/bs/shiftdata_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.831    -0.722    me/bs/clk_out1
    SLICE_X34Y39         FDRE                                         r  me/bs/shiftdata_reg[1][12]/C
                         clock pessimism              0.642    -0.081    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.121     0.040    me/bs/shiftdata_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.164ns (30.209%)  route 0.379ns (69.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.569    -0.338    pt/cdc_fifo1/clk_out1
    SLICE_X8Y47          FDRE                                         r  pt/cdc_fifo1/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.174 r  pt/cdc_fifo1/raddr_reg[1]/Q
                         net (fo=10, routed)          0.379     0.205    pt/cdc_fifo1/rwram/Q[1]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.874    -0.679    pt/cdc_fifo1/rwram/clk_out1
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKARDCLK
                         clock pessimism              0.647    -0.032    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.151    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 me/cenc[1]/gen_dsp[3].raddrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/cenc[1]/gen_dsp[3].sum_acc_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.556    -0.351    me/cenc[1]/clk_out1
    SLICE_X48Y26         FDRE                                         r  me/cenc[1]/gen_dsp[3].raddrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.210 r  me/cenc[1]/gen_dsp[3].raddrA_reg[3]/Q
                         net (fo=1, routed)           0.160    -0.050    me/cenc[1]/gen_dsp[3].raddrA[3]
    RAMB36_X1Y5          RAMB36E1                                     r  me/cenc[1]/gen_dsp[3].sum_acc_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.868    -0.685    me/cenc[1]/clk_out1
    RAMB36_X1Y5          RAMB36E1                                     r  me/cenc[1]/gen_dsp[3].sum_acc_reg/CLKARDCLK
                         clock pessimism              0.393    -0.292    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.109    me/cenc[1]/gen_dsp[3].sum_acc_reg
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 me/yenc/gen_dsp[0].raddrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[0].sum_acc_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.550    -0.357    me/yenc/clk_out1
    SLICE_X48Y76         FDRE                                         r  me/yenc/gen_dsp[0].raddrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.216 r  me/yenc/gen_dsp[0].raddrA_reg[3]/Q
                         net (fo=1, routed)           0.160    -0.056    me/yenc/gen_dsp[0].raddrA[3]
    RAMB36_X1Y15         RAMB36E1                                     r  me/yenc/gen_dsp[0].sum_acc_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.862    -0.691    me/yenc/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  me/yenc/gen_dsp[0].sum_acc_reg/CLKARDCLK
                         clock pessimism              0.393    -0.298    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.115    me/yenc/gen_dsp[0].sum_acc_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 me/cenc[1]/gen_dsp[1].raddrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/cenc[1]/gen_dsp[1].sum_acc_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.568    -0.339    me/cenc[1]/clk_out1
    SLICE_X48Y6          FDRE                                         r  me/cenc[1]/gen_dsp[1].raddrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.198 r  me/cenc[1]/gen_dsp[1].raddrA_reg[3]/Q
                         net (fo=1, routed)           0.160    -0.038    me/cenc[1]/gen_dsp[1].raddrA[3]
    RAMB36_X1Y1          RAMB36E1                                     r  me/cenc[1]/gen_dsp[1].sum_acc_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.879    -0.674    me/cenc[1]/clk_out1
    RAMB36_X1Y1          RAMB36E1                                     r  me/cenc[1]/gen_dsp[1].sum_acc_reg/CLKARDCLK
                         clock pessimism              0.393    -0.281    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.098    me/cenc[1]/gen_dsp[1].sum_acc_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 me/yenc/gen_dsp[12].raddrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[12].sum_acc_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.563    -0.344    me/yenc/clk_out1
    SLICE_X48Y51         FDRE                                         r  me/yenc/gen_dsp[12].raddrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.203 r  me/yenc/gen_dsp[12].raddrA_reg[3]/Q
                         net (fo=1, routed)           0.160    -0.043    me/yenc/gen_dsp[12].raddrA[3]
    RAMB36_X1Y10         RAMB36E1                                     r  me/yenc/gen_dsp[12].sum_acc_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.874    -0.679    me/yenc/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  me/yenc/gen_dsp[12].sum_acc_reg/CLKARDCLK
                         clock pessimism              0.393    -0.286    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.103    me/yenc/gen_dsp[12].sum_acc_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 me/bs/shiftdata_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/bs/shiftdata_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.462%)  route 0.241ns (53.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.564    -0.343    me/bs/clk_out1
    SLICE_X38Y40         FDRE                                         r  me/bs/shiftdata_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.179 r  me/bs/shiftdata_reg[0][7]/Q
                         net (fo=4, routed)           0.241     0.062    me/bs/shiftdata_reg[0]__0[7]
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.107 r  me/bs/shiftdata[1][7]_i_1/O
                         net (fo=1, routed)           0.000     0.107    me/bs/ROTATE2_return[7]
    SLICE_X34Y38         FDRE                                         r  me/bs/shiftdata_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.831    -0.722    me/bs/clk_out1
    SLICE_X34Y38         FDRE                                         r  me/bs/shiftdata_reg[1][7]/C
                         clock pessimism              0.642    -0.081    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.121     0.040    me/bs/shiftdata_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 me/yenc/gen_dsp[6].raddrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[6].sum_acc_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.550    -0.357    me/yenc/clk_out1
    SLICE_X8Y76          FDRE                                         r  me/yenc/gen_dsp[6].raddrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.193 r  me/yenc/gen_dsp[6].raddrA_reg[3]/Q
                         net (fo=1, routed)           0.157    -0.036    me/yenc/gen_dsp[6].raddrA[3]
    RAMB36_X0Y15         RAMB36E1                                     r  me/yenc/gen_dsp[6].sum_acc_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.862    -0.691    me/yenc/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  me/yenc/gen_dsp[6].sum_acc_reg/CLKARDCLK
                         clock pessimism              0.393    -0.298    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.115    me/yenc/gen_dsp[6].sum_acc_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 me/bs/shiftdata_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/bs/shiftdata_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.068%)  route 0.255ns (54.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.564    -0.343    me/bs/clk_out1
    SLICE_X38Y40         FDRE                                         r  me/bs/shiftdata_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.179 r  me/bs/shiftdata_reg[0][10]/Q
                         net (fo=4, routed)           0.255     0.076    me/bs/shiftdata_reg[0]__0[10]
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.121 r  me/bs/shiftdata[1][9]_i_1/O
                         net (fo=1, routed)           0.000     0.121    me/bs/ROTATE2_return[9]
    SLICE_X34Y39         FDRE                                         r  me/bs/shiftdata_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.831    -0.722    me/bs/clk_out1
    SLICE_X34Y39         FDRE                                         r  me/bs/shiftdata_reg[1][9]/C
                         clock pessimism              0.642    -0.081    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.121     0.040    me/bs/shiftdata_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.226ns (45.897%)  route 0.266ns (54.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.563    -0.344    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.128    -0.216 r  pt/cdc_fifo1/waddr_gray_sync_reg[1][3]/Q
                         net (fo=5, routed)           0.266     0.051    pt/cdc_fifo1/waddr_gray_sync[1]_1[3]
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.098     0.149 r  pt/cdc_fifo1/waddr_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.149    pt/cdc_fifo1/GRAY2BIN0_return[3]
    SLICE_X10Y48         FDRE                                         r  pt/cdc_fifo1/waddr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.839    -0.714    pt/cdc_fifo1/clk_out1
    SLICE_X10Y48         FDRE                                         r  pt/cdc_fifo1/waddr_bin_reg[3]/C
                         clock pessimism              0.647    -0.068    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.121     0.053    pt/cdc_fifo1/waddr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         14.286      10.402     DSP48_X0Y12      cnv_color/RC_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X2Y0      me/cenc[0]/gen_dsp[0].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X2Y3      me/cenc[0]/gen_dsp[3].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y6      me/cenc[1]/gen_dsp[0].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y5      me/cenc[1]/gen_dsp[3].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y10     me/yenc/gen_dsp[12].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X0Y12     me/yenc/gen_dsp[15].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X0Y19     me/yenc/gen_dsp[18].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y8      me/yenc/gen_dsp[20].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y4      me/yenc/gen_dsp[23].sum_acc_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y33     me/footer_header_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y33     me/footer_header_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y33     me/footer_header_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y33     me/footer_header_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y33     me/footer_header_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y33     me/footer_header_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y33     me/footer_header_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y33     me/footer_header_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y31     me/footer_header_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y31     me/footer_header_reg_0_127_0_0__1/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y31     me/footer_header_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y31     me/footer_header_reg_0_127_0_0__1/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y31     me/footer_header_reg_0_127_0_0__2/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y31     me/footer_header_reg_0_127_0_0__2/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X42Y31     me/footer_header_reg_0_127_0_0__3/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X42Y31     me/footer_header_reg_0_127_0_0__3/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X42Y31     me/footer_header_reg_0_127_0_0__4/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X42Y31     me/footer_header_reg_0_127_0_0__4/LOW/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X42Y34     me/footer_header_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X42Y34     me/footer_header_reg_0_15_0_0__4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_des/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         14.286      12.131     BUFGCTRL_X0Y19   pt/clocking_des/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       35.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.176ns  (required time - arrival time)
  Source:                 et/phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/tx_ready_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 44.878 - 40.000 ) 
    Source Clock Delay      (SCD):    8.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.623     8.619    et/C_BUFG
    SLICE_X5Y19          FDRE                                         r  et/phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     9.075 r  et/phy_ready_reg/Q
                         net (fo=1, routed)           0.332     9.407    et/phy_ready
    SLICE_X5Y18          FDRE                                         r  et/tx_ready_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.510    44.878    et/eth_tx_clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  et/tx_ready_meta_reg/C
                         clock pessimism              0.000    44.878    
                         clock uncertainty           -0.214    44.664    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)       -0.081    44.583    et/tx_ready_meta_reg
  -------------------------------------------------------------------
                         required time                         44.583    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 35.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 et/phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/tx_ready_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.585     2.634    et/C_BUFG
    SLICE_X5Y19          FDRE                                         r  et/phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     2.775 r  et/phy_ready_reg/Q
                         net (fo=1, routed)           0.112     2.887    et/phy_ready
    SLICE_X5Y18          FDRE                                         r  et/tx_ready_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.857     2.009    et/eth_tx_clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  et/tx_ready_meta_reg/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.214     2.222    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.066     2.288    et/tx_ready_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.599    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk1x_des

Setup :            0  Failing Endpoints,  Worst Slack       11.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.539ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.518ns (28.574%)  route 1.295ns (71.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.466ns = ( 11.820 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.422ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.556    -1.422    pt/cdc_fifo1/clk_out1
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.904 r  pt/cdc_fifo1/raddr_gray_reg[3]/Q
                         net (fo=1, routed)           1.295     0.391    pt/cdc_fifo1/raddr_gray[3]
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.769    11.820    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.372    12.192    
                         clock uncertainty           -0.202    11.990    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.061    11.929    pt/cdc_fifo1/raddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                 11.539    

Slack (MET) :             11.690ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.456ns (27.818%)  route 1.183ns (72.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.466ns = ( 11.820 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.572    -1.406    pt/cdc_fifo1/clk_out1
    SLICE_X11Y49         FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.950 r  pt/cdc_fifo1/raddr_gray_reg[2]/Q
                         net (fo=1, routed)           1.183     0.233    pt/cdc_fifo1/raddr_gray[2]
    SLICE_X13Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.769    11.820    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.372    12.192    
                         clock uncertainty           -0.202    11.990    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)       -0.067    11.923    pt/cdc_fifo1/raddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.923    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                 11.690    

Slack (MET) :             11.768ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.456ns (28.746%)  route 1.130ns (71.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.466ns = ( 11.820 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.422ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.556    -1.422    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.966 r  pt/cdc_fifo1/raddr_gray_reg[6]/Q
                         net (fo=1, routed)           1.130     0.164    pt/cdc_fifo1/raddr_gray[6]
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.769    11.820    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.372    12.192    
                         clock uncertainty           -0.202    11.990    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.058    11.932    pt/cdc_fifo1/raddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                 11.768    

Slack (MET) :             11.771ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.456ns (28.613%)  route 1.138ns (71.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.468ns = ( 11.818 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.572    -1.406    pt/cdc_fifo1/clk_out1
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.950 r  pt/cdc_fifo1/raddr_gray_reg[5]/Q
                         net (fo=1, routed)           1.138     0.188    pt/cdc_fifo1/raddr_gray[5]
    SLICE_X10Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.767    11.818    pt/cdc_fifo1/clk1x_des
    SLICE_X10Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.372    12.190    
                         clock uncertainty           -0.202    11.988    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.030    11.958    pt/cdc_fifo1/raddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.958    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                 11.771    

Slack (MET) :             11.872ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.518ns (35.884%)  route 0.926ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.466ns = ( 11.820 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.572    -1.406    pt/cdc_fifo1/clk_out1
    SLICE_X10Y48         FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.888 r  pt/cdc_fifo1/raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.926     0.038    pt/cdc_fifo1/raddr_gray[1]
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.769    11.820    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.372    12.192    
                         clock uncertainty           -0.202    11.990    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.081    11.909    pt/cdc_fifo1/raddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                 11.872    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.452%)  route 0.994ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.466ns = ( 11.820 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.422ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.556    -1.422    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.966 r  pt/cdc_fifo1/raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.994     0.028    pt/cdc_fifo1/raddr_gray[0]
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.769    11.820    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.372    12.192    
                         clock uncertainty           -0.202    11.990    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.067    11.923    pt/cdc_fifo1/raddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.923    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.912ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.456ns (32.112%)  route 0.964ns (67.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.466ns = ( 11.820 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.422ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.556    -1.422    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.966 r  pt/cdc_fifo1/raddr_gray_reg[7]/Q
                         net (fo=1, routed)           0.964    -0.002    pt/cdc_fifo1/raddr_gray[7]
    SLICE_X13Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.769    11.820    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.372    12.192    
                         clock uncertainty           -0.202    11.990    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)       -0.081    11.909    pt/cdc_fifo1/raddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                 11.912    

Slack (MET) :             11.915ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.439%)  route 0.994ns (68.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.466ns = ( 11.820 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.572    -1.406    pt/cdc_fifo1/clk_out1
    SLICE_X11Y49         FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.950 r  pt/cdc_fifo1/raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.994     0.045    pt/cdc_fifo1/raddr_gray[4]
    SLICE_X14Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.769    11.820    pt/cdc_fifo1/clk1x_des
    SLICE_X14Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.372    12.192    
                         clock uncertainty           -0.202    11.990    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.031    11.959    pt/cdc_fifo1/raddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                 11.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.483%)  route 0.354ns (71.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.563    -0.344    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.203 r  pt/cdc_fifo1/raddr_gray_reg[7]/Q
                         net (fo=1, routed)           0.354     0.151    pt/cdc_fifo1/raddr_gray[7]
    SLICE_X13Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.326    -0.957    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.694    -0.262    
                         clock uncertainty            0.202    -0.060    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.066     0.006    pt/cdc_fifo1/raddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.094%)  route 0.379ns (72.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.569    -0.338    pt/cdc_fifo1/clk_out1
    SLICE_X11Y49         FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.197 r  pt/cdc_fifo1/raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.379     0.183    pt/cdc_fifo1/raddr_gray[4]
    SLICE_X14Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.326    -0.957    pt/cdc_fifo1/clk1x_des
    SLICE_X14Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.694    -0.262    
                         clock uncertainty            0.202    -0.060    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.059    -0.001    pt/cdc_fifo1/raddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.854%)  route 0.368ns (69.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.569    -0.338    pt/cdc_fifo1/clk_out1
    SLICE_X10Y48         FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.174 r  pt/cdc_fifo1/raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.368     0.194    pt/cdc_fifo1/raddr_gray[1]
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.326    -0.957    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.694    -0.262    
                         clock uncertainty            0.202    -0.060    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.066     0.006    pt/cdc_fifo1/raddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.625%)  route 0.456ns (76.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.563    -0.344    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.203 r  pt/cdc_fifo1/raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.456     0.253    pt/cdc_fifo1/raddr_gray[0]
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.326    -0.957    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.694    -0.262    
                         clock uncertainty            0.202    -0.060    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.070     0.010    pt/cdc_fifo1/raddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.749%)  route 0.507ns (78.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.563    -0.344    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.203 r  pt/cdc_fifo1/raddr_gray_reg[6]/Q
                         net (fo=1, routed)           0.507     0.305    pt/cdc_fifo1/raddr_gray[6]
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.326    -0.957    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.694    -0.262    
                         clock uncertainty            0.202    -0.060    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.072     0.012    pt/cdc_fifo1/raddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.340%)  route 0.552ns (79.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.569    -0.338    pt/cdc_fifo1/clk_out1
    SLICE_X11Y49         FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.197 r  pt/cdc_fifo1/raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.552     0.356    pt/cdc_fifo1/raddr_gray[2]
    SLICE_X13Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.326    -0.957    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.694    -0.262    
                         clock uncertainty            0.202    -0.060    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.070     0.010    pt/cdc_fifo1/raddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.385%)  route 0.551ns (79.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.569    -0.338    pt/cdc_fifo1/clk_out1
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.197 r  pt/cdc_fifo1/raddr_gray_reg[5]/Q
                         net (fo=1, routed)           0.551     0.354    pt/cdc_fifo1/raddr_gray[5]
    SLICE_X10Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.324    -0.959    pt/cdc_fifo1/clk1x_des
    SLICE_X10Y50         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.694    -0.264    
                         clock uncertainty            0.202    -0.062    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.053    -0.009    pt/cdc_fifo1/raddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.164ns (22.136%)  route 0.577ns (77.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.563    -0.344    pt/cdc_fifo1/clk_out1
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.180 r  pt/cdc_fifo1/raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.577     0.397    pt/cdc_fifo1/raddr_gray[3]
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.326    -0.957    pt/cdc_fifo1/clk1x_des
    SLICE_X13Y51         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.694    -0.262    
                         clock uncertainty            0.202    -0.060    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.070     0.010    pt/cdc_fifo1/raddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
From Clock:  clk1x_des
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.652ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.456ns (16.845%)  route 2.251ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 12.305 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.804    -1.930    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456    -1.474 r  pt/cdc_fifo1/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           2.251     0.777    pt/cdc_fifo1/waddr_gray[1]
    SLICE_X9Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.454    12.305    pt/cdc_fifo1/clk_out1
    SLICE_X9Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.372    12.678    
                         clock uncertainty           -0.202    12.476    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)       -0.047    12.429    pt/cdc_fifo1/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 11.652    

Slack (MET) :             11.743ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.456ns (17.126%)  route 2.207ns (82.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.804    -1.930    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456    -1.474 r  pt/cdc_fifo1/waddr_gray_reg[0]/Q
                         net (fo=1, routed)           2.207     0.733    pt/cdc_fifo1/waddr_gray[0]
    SLICE_X7Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    pt/cdc_fifo1/clk_out1
    SLICE_X7Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.372    12.745    
                         clock uncertainty           -0.202    12.543    
    SLICE_X7Y49          FDRE (Setup_fdre_C_D)       -0.067    12.476    pt/cdc_fifo1/waddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 11.743    

Slack (MET) :             11.831ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.456ns (18.039%)  route 2.072ns (81.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 12.305 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.804    -1.930    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456    -1.474 r  pt/cdc_fifo1/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           2.072     0.598    pt/cdc_fifo1/waddr_gray[5]
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.454    12.305    pt/cdc_fifo1/clk_out1
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.372    12.678    
                         clock uncertainty           -0.202    12.476    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)       -0.047    12.429    pt/cdc_fifo1/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                 11.831    

Slack (MET) :             11.876ns  (required time - arrival time)
  Source:                 pt/sas_des/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rrst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.518ns (20.982%)  route 1.951ns (79.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 12.290 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.746    -1.988    pt/sas_des/clk1x_des
    SLICE_X2Y61          FDRE                                         r  pt/sas_des/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518    -1.470 r  pt/sas_des/rst_reg/Q
                         net (fo=6, routed)           1.951     0.481    pt/cdc_fifo1/out
    SLICE_X11Y50         FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.439    12.290    pt/cdc_fifo1/clk_out1
    SLICE_X11Y50         FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/C
                         clock pessimism              0.372    12.662    
                         clock uncertainty           -0.202    12.460    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)       -0.103    12.357    pt/cdc_fifo1/rrst_reg[0]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.876    

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.518ns (20.640%)  route 1.992ns (79.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 12.305 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.804    -1.930    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518    -1.412 r  pt/cdc_fifo1/waddr_gray_reg[4]/Q
                         net (fo=1, routed)           1.992     0.580    pt/cdc_fifo1/waddr_gray[4]
    SLICE_X8Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.454    12.305    pt/cdc_fifo1/clk_out1
    SLICE_X8Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.372    12.678    
                         clock uncertainty           -0.202    12.476    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.016    12.460    pt/cdc_fifo1/waddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                 11.880    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.215%)  route 1.881ns (81.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 12.289 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/cdc_fifo1/clk1x_des
    SLICE_X7Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -1.565 r  pt/cdc_fifo1/waddr_gray_reg[3]/Q
                         net (fo=1, routed)           1.881     0.317    pt/cdc_fifo1/waddr_gray[3]
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.438    12.289    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.372    12.661    
                         clock uncertainty           -0.202    12.459    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.222    12.237    pt/cdc_fifo1/waddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.934ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.067%)  route 1.936ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 12.289 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.805    -1.929    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.473 r  pt/cdc_fifo1/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           1.936     0.463    pt/cdc_fifo1/waddr_gray[6]
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.438    12.289    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.372    12.661    
                         clock uncertainty           -0.202    12.459    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.062    12.397    pt/cdc_fifo1/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                 11.934    

Slack (MET) :             11.967ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.518ns (21.974%)  route 1.839ns (78.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 12.305 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.804    -1.930    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518    -1.412 r  pt/cdc_fifo1/waddr_gray_reg[2]/Q
                         net (fo=1, routed)           1.839     0.428    pt/cdc_fifo1/waddr_gray[2]
    SLICE_X9Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.454    12.305    pt/cdc_fifo1/clk_out1
    SLICE_X9Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.372    12.678    
                         clock uncertainty           -0.202    12.476    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)       -0.081    12.395    pt/cdc_fifo1/waddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                 11.967    

Slack (MET) :             12.169ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.456ns (20.694%)  route 1.748ns (79.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 12.290 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.805    -1.929    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.473 r  pt/cdc_fifo1/waddr_gray_reg[7]/Q
                         net (fo=1, routed)           1.748     0.275    pt/cdc_fifo1/waddr_gray[7]
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.439    12.290    pt/cdc_fifo1/clk_out1
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.372    12.662    
                         clock uncertainty           -0.202    12.460    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)       -0.016    12.444    pt/cdc_fifo1/waddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                 12.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pt/sas_des/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rrst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.164ns (17.469%)  route 0.775ns (82.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.263    -0.525    pt/sas_des/clk1x_des
    SLICE_X2Y61          FDRE                                         r  pt/sas_des/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  pt/sas_des/rst_reg/Q
                         net (fo=6, routed)           0.775     0.414    pt/cdc_fifo1/out
    SLICE_X11Y50         FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.833    -0.721    pt/cdc_fifo1/clk_out1
    SLICE_X11Y50         FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/C
                         clock pessimism              0.694    -0.026    
                         clock uncertainty            0.202     0.176    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.059     0.235    pt/cdc_fifo1/rrst_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.141ns (15.217%)  route 0.786ns (84.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.290    -0.498    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  pt/cdc_fifo1/waddr_gray_reg[7]/Q
                         net (fo=1, routed)           0.786     0.428    pt/cdc_fifo1/waddr_gray[7]
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.833    -0.721    pt/cdc_fifo1/clk_out1
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.694    -0.026    
                         clock uncertainty            0.202     0.176    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.060     0.236    pt/cdc_fifo1/waddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.141ns (14.613%)  route 0.824ns (85.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pt/cdc_fifo1/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           0.824     0.465    pt/cdc_fifo1/waddr_gray[5]
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.839    -0.714    pt/cdc_fifo1/clk_out1
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.694    -0.020    
                         clock uncertainty            0.202     0.182    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.075     0.257    pt/cdc_fifo1/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.919%)  route 0.805ns (83.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  pt/cdc_fifo1/waddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.805     0.469    pt/cdc_fifo1/waddr_gray[2]
    SLICE_X9Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.839    -0.714    pt/cdc_fifo1/clk_out1
    SLICE_X9Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.694    -0.020    
                         clock uncertainty            0.202     0.182    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.066     0.248    pt/cdc_fifo1/waddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.141ns (13.987%)  route 0.867ns (86.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pt/cdc_fifo1/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.867     0.508    pt/cdc_fifo1/waddr_gray[1]
    SLICE_X9Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.839    -0.714    pt/cdc_fifo1/clk_out1
    SLICE_X9Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.694    -0.020    
                         clock uncertainty            0.202     0.182    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.075     0.257    pt/cdc_fifo1/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.128ns (13.124%)  route 0.847ns (86.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X7Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  pt/cdc_fifo1/waddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.847     0.453    pt/cdc_fifo1/waddr_gray[3]
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.833    -0.721    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.694    -0.026    
                         clock uncertainty            0.202     0.176    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.021     0.197    pt/cdc_fifo1/waddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.164ns (16.035%)  route 0.859ns (83.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  pt/cdc_fifo1/waddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.859     0.523    pt/cdc_fifo1/waddr_gray[4]
    SLICE_X8Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.839    -0.714    pt/cdc_fifo1/clk_out1
    SLICE_X8Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.694    -0.020    
                         clock uncertainty            0.202     0.182    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.060     0.242    pt/cdc_fifo1/waddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.141ns (13.036%)  route 0.941ns (86.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pt/cdc_fifo1/waddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.941     0.581    pt/cdc_fifo1/waddr_gray[0]
    SLICE_X7Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.867    -0.686    pt/cdc_fifo1/clk_out1
    SLICE_X7Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.694     0.008    
                         clock uncertainty            0.202     0.210    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.070     0.280    pt/cdc_fifo1/waddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.183%)  route 0.929ns (86.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.290    -0.498    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  pt/cdc_fifo1/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           0.929     0.571    pt/cdc_fifo1/waddr_gray[6]
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.833    -0.721    pt/cdc_fifo1/clk_out1
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.694    -0.026    
                         clock uncertainty            0.202     0.176    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.071     0.247    pt/cdc_fifo1/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.247    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.325    





