// Seed: 3729274331
`timescale 1ps / 1 ps
module module_0 (
    output reg id_0,
    input id_1,
    input id_2,
    input id_3,
    output reg id_4,
    input logic id_5,
    input id_6,
    output logic id_7
    , id_16,
    input id_8,
    output logic id_9,
    input reg id_10,
    output id_11,
    output logic id_12,
    input logic id_13,
    output logic id_14,
    output reg id_15
);
  assign id_15 = id_6 ? 1 : id_3;
  logic id_17;
  reg   id_18 = 1;
  logic id_19;
  assign id_18 = id_3;
  always @(*) begin
    id_0 <= id_10;
    id_19 = 1;
    id_4 <= id_3;
  end
  always @(id_3 or posedge 1) begin
    id_15 = 1;
  end
endmodule
