INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_predictor_top -prj predictor.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s predictor 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EE4218/mlp_nn/HLS_Predictor/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EE4218/mlp_nn/HLS_Predictor/solution1/sim/vhdl/AESL_autobram_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_autobram_bram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EE4218/mlp_nn/HLS_Predictor/solution1/sim/vhdl/AESL_axi_slave_BUS_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_BUS_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EE4218/mlp_nn/HLS_Predictor/solution1/sim/vhdl/predictor.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_predictor_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EE4218/mlp_nn/HLS_Predictor/solution1/sim/vhdl/predictor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity predictor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EE4218/mlp_nn/HLS_Predictor/solution1/sim/vhdl/predictor_BUS_CTRL_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity predictor_BUS_CTRL_s_axi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EE4218/mlp_nn/HLS_Predictor/solution1/sim/vhdl/predictor_mul_32scud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity predictor_mul_32scud_MulnS_0
INFO: [VRFC 10-307] analyzing entity predictor_mul_32scud
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EE4218/mlp_nn/HLS_Predictor/solution1/sim/vhdl/predictor_sigmoidbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity predictor_sigmoidbkb_rom
INFO: [VRFC 10-307] analyzing entity predictor_sigmoidbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.predictor_sigmoidbkb_rom [predictor_sigmoidbkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.predictor_sigmoidbkb [predictor_sigmoidbkb_default]
Compiling architecture behave of entity xil_defaultlib.predictor_BUS_CTRL_s_axi [predictor_bus_ctrl_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.predictor_mul_32scud_MulnS_0 [predictor_mul_32scud_mulns_0_def...]
Compiling architecture arch of entity xil_defaultlib.predictor_mul_32scud [\predictor_mul_32scud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.predictor [predictor_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autobram_bram [aesl_autobram_bram_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_BUS_CTRL [aesl_axi_slave_bus_ctrl_default]
Compiling architecture behav of entity xil_defaultlib.apatb_predictor_top
Built simulation snapshot predictor
