FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2017 MediaTek Inc.
 * Author: Weiyi Lu <weiyi.lu@mediatek.com>
 */

#include <linux/clk-provider.h>
#include <linux/platform_device.h>

#include "clk-mtk.h"
#include "clk-gate.h"

#include <dt-bindings/clock/mt2712-clk.h>

static const struct mtk_gate_regs jpgdec_cg_regs = {
	.set_ofs = 0x4,
	.clr_ofs = 0x8,
	.sta_ofs = 0x0,
};

#define GATE_JPGDEC(_id, _name, _parent, _shift) {	\
		.id = _id,				\
		.name = _name,				\
		.parent_name = _parent,			\
		.regs = &jpgdec_cg_regs,			\
		.shift = _shift,			\
		.ops = &mtk_clk_gate_ops_setclr_inv,	\
	}

static const struct mtk_gate jpgdec_clks[] = {
	GATE_JPGDEC(CLK_JPGDEC_JPGDEC1, "jpgdec_jpgdec1", "jpgdec_sel", 0),
	GATE_JPGDEC(CLK_JPGDEC_JPGDEC, "jpgdec_jpgdec", "jpgdec_sel", 4),
};

static int clk_mt2712_jpgdec_probe(struct platform_device *pdev)
{
	struct clk_onecell_data *clk_data;
	int r;
	struct device_node *node = pdev->dev.of_node;

	clk_data = mtk_alloc_clk_data(CLK_JPGDEC_NR_CLK);

	mtk_clk_register_gates(node, jpgdec_clks, ARRAY_SIZE(jpgdec_clks),
			clk_data);

	r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);

	if (r != 0)
		pr_err("%s(): could not register clock provider: %d\n",
/* bench 18427.1.0 fd1f5a29ef4c */
/* bench 18427.1.1 032c524ddba7 */
/* bench 18427.1.2 7d95a8fcad3d */
/* bench 18427.1.3 4e87a1eadcb5 */
/* bench 18427.1.4 46b8337d2852 */
/* bench 18427.1.5 94a77ea4523a */
/* bench 18427.1.6 a7bf702f44ad */
/* bench 18427.1.7 a843463a9ef3 */
/* bench 18427.1.8 b73bb12a1223 */
/* bench 18427.1.9 81980880792a */
/* bench 18427.1.10 a79d7c412391 */

	return r;
}

static const struct of_device_id of_match_clk_mt2712_jpgdec[] = {
	{ .compatible = "mediatek,mt2712-jpgdecsys", },
	{}
};

static struct platform_driver clk_mt2712_jpgdec_drv = {
	.probe = clk_mt2712_jpgdec_probe,
	.driver = {
		.name = "clk-mt2712-jpgdec",
		.of_match_table = of_match_clk_mt2712_jpgdec,
	},
};

builtin_platform_driver(clk_mt2712_jpgdec_drv);
/* bench 21135.3.0 ab970ea481c2 */
/* bench 21135.3.1 2ca9a21e7c76 */
/* bench 21135.3.2 a82441c9cfa8 */
/* bench 21135.3.3 8490ab7c6bc3 */
/* bench 21135.3.4 3ccdff22fbc3 */
/* bench 21135.3.5 533d2c5f0a72 */
/* bench 21135.3.6 777bc2ab9356 */
/* bench 21135.3.7 7503a74c507a */
/* bench 21135.3.8 5f4699850560 */
/* bench 21135.3.9 14cefee9cc33 */
/* bench 21135.3.10 6cd44c18bdb1 */
/* bench 21135.3.11 8b58a2e68883 */
/* bench 21135.3.12 bc808a860813 */
/* bench 21135.3.13 a0b74fc31deb */
