#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JobsCai
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Nov  9 12:30:01 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT
Executing : get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT
Executing : get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_50H.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT
Executing : get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_50H.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks sys_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks sys_clk] successfully.
Executing : get_clocks ioclk0
Executing : get_clocks ioclk0 successfully.
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0]
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0] successfully.
Executing : get_clocks ioclk1
Executing : get_clocks ioclk1 successfully.
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1]
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1] successfully.
Executing : get_clocks ioclk2
Executing : get_clocks ioclk2 successfully.
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2]
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2] successfully.
Executing : get_clocks ioclk_gate_clk
Executing : get_clocks ioclk_gate_clk successfully.
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk]
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk] successfully.
Executing : get_ports cmos1_pclk
Executing : get_ports cmos1_pclk successfully.
Executing : create_clock -name cmos1_pclk [get_ports cmos1_pclk] -period 11.900 -waveform {0.000 5.950}
Executing : create_clock -name cmos1_pclk [get_ports cmos1_pclk] -period 11.900 -waveform {0.000 5.950} successfully.
Executing : get_ports cmos2_pclk
Executing : get_ports cmos2_pclk successfully.
Executing : create_clock -name cmos2_pclk [get_ports cmos2_pclk] -period 11.900 -waveform {0.000 5.950}
Executing : create_clock -name cmos2_pclk [get_ports cmos2_pclk] -period 11.900 -waveform {0.000 5.950} successfully.
Executing : get_ports cmos1_pclk
Executing : get_ports cmos1_pclk successfully.
Executing : get_pins cmos1_8_16bit/pixel_clk
Executing : get_pins cmos1_8_16bit/pixel_clk successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : create_generated_clock -name cmos1_pclk_16bit -source [get_ports cmos1_pclk] [get_pins cmos1_8_16bit/pixel_clk] -master_clock [get_clocks cmos1_pclk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name cmos1_pclk_16bit -source [get_ports cmos1_pclk] [get_pins cmos1_8_16bit/pixel_clk] -master_clock [get_clocks cmos1_pclk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_ports cmos2_pclk
Executing : get_ports cmos2_pclk successfully.
Executing : get_pins cmos2_8_16bit/pixel_clk
Executing : get_pins cmos2_8_16bit/pixel_clk successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : create_generated_clock -name cmos2_pclk_16bit -source [get_ports cmos2_pclk] [get_pins cmos2_8_16bit/pixel_clk] -master_clock [get_clocks cmos2_pclk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name cmos2_pclk_16bit -source [get_ports cmos2_pclk] [get_pins cmos2_8_16bit/pixel_clk] -master_clock [get_clocks cmos2_pclk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_clocks cmos1_pclk_16bit
Executing : get_clocks cmos1_pclk_16bit successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk_16bit] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk_16bit] -setup -hold successfully.
Executing : get_clocks cmos2_pclk_16bit
Executing : get_clocks cmos2_pclk_16bit successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk_16bit] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk_16bit] -setup -hold successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos1_pclk] -setup -hold successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cmos2_pclk] -setup -hold successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout0
Executing : get_nets u_pll.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name pix_clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 27 -divide_by 20
Executing : create_generated_clock -name pix_clk -source [get_ports sys_clk] [get_nets u_pll.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 27 -divide_by 20 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout1
Executing : get_nets u_pll.clkout1 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name cfg_clk -source [get_ports sys_clk] [get_nets u_pll.clkout1] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 5
Executing : create_generated_clock -name cfg_clk -source [get_ports sys_clk] [get_nets u_pll.clkout1] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 5 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll.clkout3
Executing : get_nets u_pll.clkout3 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk_25M -source [get_ports sys_clk] [get_nets u_pll.clkout3] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name clk_25M -source [get_ports sys_clk] [get_nets u_pll.clkout3] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 2 successfully.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1073)] PAP_IO_DIRECTION is already defined in p:b_in[5], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1074)] PAP_IO_LOC is already defined in p:b_in[5], new value AB16 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1075)] PAP_IO_VCCIO is already defined in p:b_in[5], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1076)] PAP_IO_STANDARD is already defined in p:b_in[5], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1077)] PAP_IO_NONE is already defined in p:b_in[5], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1083)] PAP_IO_DIRECTION is already defined in p:b_in[3], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1084)] PAP_IO_LOC is already defined in p:b_in[3], new value W15 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1085)] PAP_IO_VCCIO is already defined in p:b_in[3], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1086)] PAP_IO_STANDARD is already defined in p:b_in[3], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1087)] PAP_IO_NONE is already defined in p:b_in[3], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1098)] PAP_IO_DIRECTION is already defined in p:b_in[0], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1099)] PAP_IO_LOC is already defined in p:b_in[0], new value U14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1100)] PAP_IO_VCCIO is already defined in p:b_in[0], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1101)] PAP_IO_STANDARD is already defined in p:b_in[0], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1102)] PAP_IO_NONE is already defined in p:b_in[0], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1103)] PAP_IO_DIRECTION is already defined in p:g_in[7], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1104)] PAP_IO_LOC is already defined in p:g_in[7], new value W17 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1105)] PAP_IO_VCCIO is already defined in p:g_in[7], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1106)] PAP_IO_STANDARD is already defined in p:g_in[7], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1107)] PAP_IO_NONE is already defined in p:g_in[7], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1108)] PAP_IO_DIRECTION is already defined in p:g_in[6], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1109)] PAP_IO_LOC is already defined in p:g_in[6], new value Y18 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1110)] PAP_IO_VCCIO is already defined in p:g_in[6], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1111)] PAP_IO_STANDARD is already defined in p:g_in[6], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1112)] PAP_IO_NONE is already defined in p:g_in[6], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1113)] PAP_IO_DIRECTION is already defined in p:g_in[5], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1114)] PAP_IO_LOC is already defined in p:g_in[5], new value AB18 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1115)] PAP_IO_VCCIO is already defined in p:g_in[5], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1116)] PAP_IO_STANDARD is already defined in p:g_in[5], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1117)] PAP_IO_NONE is already defined in p:g_in[5], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1118)] PAP_IO_DIRECTION is already defined in p:g_in[4], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1119)] PAP_IO_LOC is already defined in p:g_in[4], new value AA18 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1120)] PAP_IO_VCCIO is already defined in p:g_in[4], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1121)] PAP_IO_STANDARD is already defined in p:g_in[4], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1122)] PAP_IO_NONE is already defined in p:g_in[4], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1123)] PAP_IO_DIRECTION is already defined in p:g_in[3], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1124)] PAP_IO_LOC is already defined in p:g_in[3], new value AB19 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1125)] PAP_IO_VCCIO is already defined in p:g_in[3], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1126)] PAP_IO_STANDARD is already defined in p:g_in[3], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1127)] PAP_IO_NONE is already defined in p:g_in[3], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1133)] PAP_IO_DIRECTION is already defined in p:g_in[1], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1134)] PAP_IO_LOC is already defined in p:g_in[1], new value V17 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1135)] PAP_IO_VCCIO is already defined in p:g_in[1], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1136)] PAP_IO_STANDARD is already defined in p:g_in[1], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1137)] PAP_IO_NONE is already defined in p:g_in[1], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1143)] PAP_IO_DIRECTION is already defined in p:r_in[7], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1144)] PAP_IO_LOC is already defined in p:r_in[7], new value Y14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1145)] PAP_IO_VCCIO is already defined in p:r_in[7], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1146)] PAP_IO_STANDARD is already defined in p:r_in[7], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1147)] PAP_IO_NONE is already defined in p:r_in[7], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1148)] PAP_IO_DIRECTION is already defined in p:r_in[6], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1149)] PAP_IO_LOC is already defined in p:r_in[6], new value W14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1150)] PAP_IO_VCCIO is already defined in p:r_in[6], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1151)] PAP_IO_STANDARD is already defined in p:r_in[6], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1152)] PAP_IO_NONE is already defined in p:r_in[6], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1153)] PAP_IO_DIRECTION is already defined in p:r_in[5], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1154)] PAP_IO_LOC is already defined in p:r_in[5], new value AB14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1155)] PAP_IO_VCCIO is already defined in p:r_in[5], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1156)] PAP_IO_STANDARD is already defined in p:r_in[5], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1157)] PAP_IO_NONE is already defined in p:r_in[5], new value TRUE will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1158)] PAP_IO_DIRECTION is already defined in p:r_in[4], new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1159)] PAP_IO_LOC is already defined in p:r_in[4], new value AA14 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1160)] PAP_IO_VCCIO is already defined in p:r_in[4], new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1161)] PAP_IO_STANDARD is already defined in p:r_in[4], new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1162)] PAP_IO_NONE is already defined in p:r_in[4], new value TRUE will overwrite the current value.
Executing : get_clocks cfg_clk
Executing : get_clocks cfg_clk successfully.
Executing : set_clock_groups -name cfg_clk -asynchronous -group [get_clocks cfg_clk]
Executing : set_clock_groups -name cfg_clk -asynchronous -group [get_clocks cfg_clk] successfully.
Executing : get_clocks clk_25M
Executing : get_clocks clk_25M successfully.
Executing : set_clock_groups -name clk_25M -asynchronous -group [get_clocks clk_25M]
Executing : set_clock_groups -name clk_25M -asynchronous -group [get_clocks clk_25M] successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : set_clock_groups -name cmos1_pclk -asynchronous -group [get_clocks cmos1_pclk]
Executing : set_clock_groups -name cmos1_pclk -asynchronous -group [get_clocks cmos1_pclk] successfully.
Executing : get_clocks cmos1_pclk_16bit
Executing : get_clocks cmos1_pclk_16bit successfully.
Executing : set_clock_groups -name cmos1_pclk_16bit -asynchronous -group [get_clocks cmos1_pclk_16bit]
Executing : set_clock_groups -name cmos1_pclk_16bit -asynchronous -group [get_clocks cmos1_pclk_16bit] successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : set_clock_groups -name cmos2_pclk -asynchronous -group [get_clocks cmos2_pclk]
Executing : set_clock_groups -name cmos2_pclk -asynchronous -group [get_clocks cmos2_pclk] successfully.
Executing : get_clocks cmos2_pclk_16bit
Executing : get_clocks cmos2_pclk_16bit successfully.
Executing : set_clock_groups -name cmos2_pclk_16bit -asynchronous -group [get_clocks cmos2_pclk_16bit]
Executing : set_clock_groups -name cmos2_pclk_16bit -asynchronous -group [get_clocks cmos2_pclk_16bit] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin]
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin] successfully.
Executing : get_clocks pix_clk
Executing : get_clocks pix_clk successfully.
Executing : set_clock_groups -name pix_clk -asynchronous -group [get_clocks pix_clk]
Executing : set_clock_groups -name pix_clk -asynchronous -group [get_clocks pix_clk] successfully.
Executing : get_ports eth2_rxc
Executing : get_ports eth2_rxc successfully.
Executing : create_clock -name eth2_rxc [get_ports eth2_rxc] -period 8 -waveform {0.000 4.000}
Executing : create_clock -name eth2_rxc [get_ports eth2_rxc] -period 8 -waveform {0.000 4.000} successfully.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1506)] PAP_IO_DIRECTION is already defined in p:eth2_txd[3], new value OUTPUT will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1507)] PAP_IO_LOC is already defined in p:eth2_txd[3], new value A18 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1508)] PAP_IO_VCCIO is already defined in p:eth2_txd[3], new value 1.2 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1509)] PAP_IO_STANDARD is already defined in p:eth2_txd[3], new value LVCMOS12 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1510)] PAP_IO_DRIVE is already defined in p:eth2_txd[3], new value 2 will overwrite the current value.
W: ConstraintEditor-4026: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1512)] PAP_IO_SLEW is already defined in p:eth2_txd[3], new value SLOW will overwrite the current value.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8 -waveform {0.000 4.000}
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8 -waveform {0.000 4.000} successfully.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 17)] | Port b_out[5] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 24)] | Port b_out[4] has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 38)] | Port b_out[2] has been placed at location T21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 59)] | Port g_out[7] has been placed at location L17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 66)] | Port g_out[6] has been placed at location K20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 73)] | Port g_out[5] has been placed at location L19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 108)] | Port g_out[0] has been placed at location M21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 115)] | Port r_out[7] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 122)] | Port r_out[6] has been placed at location H22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 129)] | Port r_out[5] has been placed at location H21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 164)] | Port r_out[0] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 199)] | Port pix_clk has been placed at location M22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 471)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 492)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 506)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 756)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 843)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 893)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 903)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 985)] | Port iic_scl has been placed at location V19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 992)] | Port iic_sda has been placed at location V20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1114)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1119)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1124)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1134)] | Port g_in[1] has been placed at location V17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1129)] | Port g_in[2] has been placed at location W18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1194)] | Port pixclk_in has been placed at location AA12, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1395)] | Port eth2_tx_ctl has been placed at location B18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1413)] | Port eth2_txd[1] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1422)] | Port eth2_txd[2] has been placed at location C18, whose type is share pin.
W: ConstraintEditor-4031: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1435)] BUS_KEEPER attribute have been defined already, current attribute PAP_IO_NONE will overwrite the old attribute PAP_IO_PULLUP.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1507)] | Port eth2_txd[3] has been placed at location A18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1439)] | Port eth2_mdc has been placed at location A20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1488)] | Port eth2_mdio has been placed at location C19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1498)] | Port eth2_rst_n has been placed at location B20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1516)] | Port eth_txd[3] has been placed at location F21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1523)] | Port eth_txd[2] has been placed at location E22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1530)] | Port eth_txd[1] has been placed at location E20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1544)] | Port eth_rxd[3] has been placed at location F18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1564)] | Port eth_mdio has been placed at location G22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1571)] | Port eth_mdc has been placed at location G20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1578)] | Port eth_rst_n has been placed at location F19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 1585)] | Port eth_tx_ctl has been placed at location F22, whose type is share pin.
W: ConstraintEditor-4019: Port 'cmos_init_done[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'eth2_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
C: DRC-2018: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 753)] The waveform of clock "clk_25M" is {0.000, 20.000, 40.000} in sdc, but according config of instance u_pll/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "clk_25M" should be {0.000, 6.737, 13.474}, please check the constraint.
C: DRC-2018: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 751)] The waveform of clock "pix_clk" is {0.000, 7.407, 14.815} in sdc, but according config of instance u_pll/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "pix_clk" should be {0.000, 3.368, 6.737}, please check the constraint.
C: SDC-2025: Clock source 'n:video_rect_read_data_m0/vs' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : get_pins u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0
Executing : get_pins u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth_rxc] [get_pins u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth_rxc] [get_pins u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports eth2_rxc
Executing : get_ports eth2_rxc successfully.
Executing : get_pins u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0
Executing : get_pins u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth2_rxc] [get_pins u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth2_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth2_rxc] [get_pins u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth2_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_hsst_core/U_GTP_HSST_WRAPPER/P_TCLK2FABRIC[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: DRC-2018: [W:/FinalFantasy/finalfantasy/hdmi_ddr_ov5640_top.fdc(line number: 752)] The waveform of clock "cfg_clk" is {0.000, 50.000, 100.000} in sdc, but according config of instance u_pll/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "cfg_clk" should be {0.000, 50.105, 100.211}, please check the constraint.
C: SDC-2025: Clock source 'n:u_pll/clkout2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll/u_pll_e3:CLKOUT2
Executing : get_pins u_pll/u_pll_e3:CLKOUT2 successfully.
Executing : create_generated_clock -name sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_pll/u_pll_e3:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 10.210526 20.421053} -add
Executing : create_generated_clock -name sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_pll/u_pll_e3:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 10.210526 20.421053} -add successfully.
C: SDC-2025: Clock source 'n:coms2_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:coms1_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:pixclk_in' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports pixclk_in
Executing : get_ports pixclk_in successfully.
Executing : create_clock -name hdmi_ddr_ov5640_top|pixclk_in [get_ports pixclk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hdmi_ddr_ov5640_top|pixclk_in [get_ports pixclk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_ddr_ov5640_top|pixclk_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_ddr_ov5640_top|pixclk_in successfully.
C: SDC-2025: Clock source 'n:u_hsst_core/U_GTP_HSST_WRAPPER/P_RCLK2FABRIC[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
