
flash_led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b78  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08003c88  08003c88  00004c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d58  08003d58  00005010  2**0
                  CONTENTS
  4 .ARM          00000000  08003d58  08003d58  00005010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d58  08003d58  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d58  08003d58  00004d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d5c  08003d5c  00004d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08003d60  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001974  20000010  08003d70  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001984  08003d70  00005984  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c23b  00000000  00000000  00005039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002314  00000000  00000000  00011274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  00013588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000876  00000000  00000000  000140c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000020b2  00000000  00000000  00014936  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc0c  00000000  00000000  000169e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088ba6  00000000  00000000  000235f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac19a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cb0  00000000  00000000  000ac1e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000aee90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08003c70 	.word	0x08003c70

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08003c70 	.word	0x08003c70

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 f96a 	bl	800042c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f832 	bl	80001c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f86c 	bl	8000238 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000160:	f001 f83e 	bl	80011e0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000164:	4a0d      	ldr	r2, [pc, #52]	@ (800019c <main+0x4c>)
 8000166:	2100      	movs	r1, #0
 8000168:	480d      	ldr	r0, [pc, #52]	@ (80001a0 <main+0x50>)
 800016a:	f001 f89f 	bl	80012ac <osThreadNew>
 800016e:	4603      	mov	r3, r0
 8000170:	4a0c      	ldr	r2, [pc, #48]	@ (80001a4 <main+0x54>)
 8000172:	6013      	str	r3, [r2, #0]

  /* creation of RedLedTask */
  RedLedTaskHandle = osThreadNew(StartRedLedTask, NULL, &RedLedTask_attributes);
 8000174:	4a0c      	ldr	r2, [pc, #48]	@ (80001a8 <main+0x58>)
 8000176:	2100      	movs	r1, #0
 8000178:	480c      	ldr	r0, [pc, #48]	@ (80001ac <main+0x5c>)
 800017a:	f001 f897 	bl	80012ac <osThreadNew>
 800017e:	4603      	mov	r3, r0
 8000180:	4a0b      	ldr	r2, [pc, #44]	@ (80001b0 <main+0x60>)
 8000182:	6013      	str	r3, [r2, #0]

  /* creation of GreenLedTask */
  GreenLedTaskHandle = osThreadNew(StartGreenLedTask, NULL, &GreenLedTask_attributes);
 8000184:	4a0b      	ldr	r2, [pc, #44]	@ (80001b4 <main+0x64>)
 8000186:	2100      	movs	r1, #0
 8000188:	480b      	ldr	r0, [pc, #44]	@ (80001b8 <main+0x68>)
 800018a:	f001 f88f 	bl	80012ac <osThreadNew>
 800018e:	4603      	mov	r3, r0
 8000190:	4a0a      	ldr	r2, [pc, #40]	@ (80001bc <main+0x6c>)
 8000192:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000194:	f001 f856 	bl	8001244 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000198:	bf00      	nop
 800019a:	e7fd      	b.n	8000198 <main+0x48>
 800019c:	08003cc8 	.word	0x08003cc8
 80001a0:	080002a1 	.word	0x080002a1
 80001a4:	2000002c 	.word	0x2000002c
 80001a8:	08003cec 	.word	0x08003cec
 80001ac:	080002b1 	.word	0x080002b1
 80001b0:	20000030 	.word	0x20000030
 80001b4:	08003d10 	.word	0x08003d10
 80001b8:	080002dd 	.word	0x080002dd
 80001bc:	20000034 	.word	0x20000034

080001c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b090      	sub	sp, #64	@ 0x40
 80001c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c6:	f107 0318 	add.w	r3, r7, #24
 80001ca:	2228      	movs	r2, #40	@ 0x28
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f003 fd14 	bl	8003bfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d4:	1d3b      	adds	r3, r7, #4
 80001d6:	2200      	movs	r2, #0
 80001d8:	601a      	str	r2, [r3, #0]
 80001da:	605a      	str	r2, [r3, #4]
 80001dc:	609a      	str	r2, [r3, #8]
 80001de:	60da      	str	r2, [r3, #12]
 80001e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001e2:	2302      	movs	r3, #2
 80001e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001e6:	2301      	movs	r3, #1
 80001e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ea:	2310      	movs	r3, #16
 80001ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001ee:	2300      	movs	r3, #0
 80001f0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001f2:	f107 0318 	add.w	r3, r7, #24
 80001f6:	4618      	mov	r0, r3
 80001f8:	f000 fc14 	bl	8000a24 <HAL_RCC_OscConfig>
 80001fc:	4603      	mov	r3, r0
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d001      	beq.n	8000206 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000202:	f000 f881 	bl	8000308 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000206:	230f      	movs	r3, #15
 8000208:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800020a:	2300      	movs	r3, #0
 800020c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000212:	2300      	movs	r3, #0
 8000214:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000216:	2300      	movs	r3, #0
 8000218:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f000 fe82 	bl	8000f28 <HAL_RCC_ClockConfig>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d001      	beq.n	800022e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800022a:	f000 f86d 	bl	8000308 <Error_Handler>
  }
}
 800022e:	bf00      	nop
 8000230:	3740      	adds	r7, #64	@ 0x40
 8000232:	46bd      	mov	sp, r7
 8000234:	bd80      	pop	{r7, pc}
	...

08000238 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b086      	sub	sp, #24
 800023c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023e:	f107 0308 	add.w	r3, r7, #8
 8000242:	2200      	movs	r2, #0
 8000244:	601a      	str	r2, [r3, #0]
 8000246:	605a      	str	r2, [r3, #4]
 8000248:	609a      	str	r2, [r3, #8]
 800024a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800024c:	4b12      	ldr	r3, [pc, #72]	@ (8000298 <MX_GPIO_Init+0x60>)
 800024e:	699b      	ldr	r3, [r3, #24]
 8000250:	4a11      	ldr	r2, [pc, #68]	@ (8000298 <MX_GPIO_Init+0x60>)
 8000252:	f043 0304 	orr.w	r3, r3, #4
 8000256:	6193      	str	r3, [r2, #24]
 8000258:	4b0f      	ldr	r3, [pc, #60]	@ (8000298 <MX_GPIO_Init+0x60>)
 800025a:	699b      	ldr	r3, [r3, #24]
 800025c:	f003 0304 	and.w	r3, r3, #4
 8000260:	607b      	str	r3, [r7, #4]
 8000262:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000264:	2200      	movs	r2, #0
 8000266:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 800026a:	480c      	ldr	r0, [pc, #48]	@ (800029c <MX_GPIO_Init+0x64>)
 800026c:	f000 fba8 	bl	80009c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA9 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000270:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8000274:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000276:	2301      	movs	r3, #1
 8000278:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800027a:	2300      	movs	r3, #0
 800027c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800027e:	2302      	movs	r3, #2
 8000280:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000282:	f107 0308 	add.w	r3, r7, #8
 8000286:	4619      	mov	r1, r3
 8000288:	4804      	ldr	r0, [pc, #16]	@ (800029c <MX_GPIO_Init+0x64>)
 800028a:	f000 fa15 	bl	80006b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800028e:	bf00      	nop
 8000290:	3718      	adds	r7, #24
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40021000 	.word	0x40021000
 800029c:	40010800 	.word	0x40010800

080002a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80002a8:	2001      	movs	r0, #1
 80002aa:	f001 f8a9 	bl	8001400 <osDelay>
 80002ae:	e7fb      	b.n	80002a8 <StartDefaultTask+0x8>

080002b0 <StartRedLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRedLedTask */
void StartRedLedTask(void *argument)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b082      	sub	sp, #8
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRedLedTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80002b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002bc:	4806      	ldr	r0, [pc, #24]	@ (80002d8 <StartRedLedTask+0x28>)
 80002be:	f000 fb97 	bl	80009f0 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 80002c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002c6:	4804      	ldr	r0, [pc, #16]	@ (80002d8 <StartRedLedTask+0x28>)
 80002c8:	f000 fb92 	bl	80009f0 <HAL_GPIO_TogglePin>
    osDelay(1000);
 80002cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002d0:	f001 f896 	bl	8001400 <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80002d4:	bf00      	nop
 80002d6:	e7ef      	b.n	80002b8 <StartRedLedTask+0x8>
 80002d8:	40010800 	.word	0x40010800

080002dc <StartGreenLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGreenLedTask */
void StartGreenLedTask(void *argument)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGreenLedTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 80002e4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002e8:	4806      	ldr	r0, [pc, #24]	@ (8000304 <StartGreenLedTask+0x28>)
 80002ea:	f000 fb81 	bl	80009f0 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 80002ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80002f2:	4804      	ldr	r0, [pc, #16]	@ (8000304 <StartGreenLedTask+0x28>)
 80002f4:	f000 fb7c 	bl	80009f0 <HAL_GPIO_TogglePin>
    osDelay(500);
 80002f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80002fc:	f001 f880 	bl	8001400 <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 8000300:	bf00      	nop
 8000302:	e7ef      	b.n	80002e4 <StartGreenLedTask+0x8>
 8000304:	40010800 	.word	0x40010800

08000308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800030c:	b672      	cpsid	i
}
 800030e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000310:	bf00      	nop
 8000312:	e7fd      	b.n	8000310 <Error_Handler+0x8>

08000314 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b084      	sub	sp, #16
 8000318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800031a:	4b18      	ldr	r3, [pc, #96]	@ (800037c <HAL_MspInit+0x68>)
 800031c:	699b      	ldr	r3, [r3, #24]
 800031e:	4a17      	ldr	r2, [pc, #92]	@ (800037c <HAL_MspInit+0x68>)
 8000320:	f043 0301 	orr.w	r3, r3, #1
 8000324:	6193      	str	r3, [r2, #24]
 8000326:	4b15      	ldr	r3, [pc, #84]	@ (800037c <HAL_MspInit+0x68>)
 8000328:	699b      	ldr	r3, [r3, #24]
 800032a:	f003 0301 	and.w	r3, r3, #1
 800032e:	60bb      	str	r3, [r7, #8]
 8000330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000332:	4b12      	ldr	r3, [pc, #72]	@ (800037c <HAL_MspInit+0x68>)
 8000334:	69db      	ldr	r3, [r3, #28]
 8000336:	4a11      	ldr	r2, [pc, #68]	@ (800037c <HAL_MspInit+0x68>)
 8000338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800033c:	61d3      	str	r3, [r2, #28]
 800033e:	4b0f      	ldr	r3, [pc, #60]	@ (800037c <HAL_MspInit+0x68>)
 8000340:	69db      	ldr	r3, [r3, #28]
 8000342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000346:	607b      	str	r3, [r7, #4]
 8000348:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800034a:	2200      	movs	r2, #0
 800034c:	210f      	movs	r1, #15
 800034e:	f06f 0001 	mvn.w	r0, #1
 8000352:	f000 f988 	bl	8000666 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000356:	4b0a      	ldr	r3, [pc, #40]	@ (8000380 <HAL_MspInit+0x6c>)
 8000358:	685b      	ldr	r3, [r3, #4]
 800035a:	60fb      	str	r3, [r7, #12]
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800036a:	60fb      	str	r3, [r7, #12]
 800036c:	4a04      	ldr	r2, [pc, #16]	@ (8000380 <HAL_MspInit+0x6c>)
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000372:	bf00      	nop
 8000374:	3710      	adds	r7, #16
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	40021000 	.word	0x40021000
 8000380:	40010000 	.word	0x40010000

08000384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000388:	bf00      	nop
 800038a:	e7fd      	b.n	8000388 <NMI_Handler+0x4>

0800038c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <HardFault_Handler+0x4>

08000394 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000398:	bf00      	nop
 800039a:	e7fd      	b.n	8000398 <MemManage_Handler+0x4>

0800039c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003a0:	bf00      	nop
 80003a2:	e7fd      	b.n	80003a0 <BusFault_Handler+0x4>

080003a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003a8:	bf00      	nop
 80003aa:	e7fd      	b.n	80003a8 <UsageFault_Handler+0x4>

080003ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003b0:	bf00      	nop
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bc80      	pop	{r7}
 80003b6:	4770      	bx	lr

080003b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003bc:	f000 f87c 	bl	80004b8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80003c0:	f002 fc4c 	bl	8002c5c <xTaskGetSchedulerState>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b01      	cmp	r3, #1
 80003c8:	d001      	beq.n	80003ce <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80003ca:	f003 f9b5 	bl	8003738 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003ce:	bf00      	nop
 80003d0:	bd80      	pop	{r7, pc}

080003d2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003d2:	b480      	push	{r7}
 80003d4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003d6:	bf00      	nop
 80003d8:	46bd      	mov	sp, r7
 80003da:	bc80      	pop	{r7}
 80003dc:	4770      	bx	lr
	...

080003e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80003e0:	f7ff fff7 	bl	80003d2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003e4:	480b      	ldr	r0, [pc, #44]	@ (8000414 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80003e6:	490c      	ldr	r1, [pc, #48]	@ (8000418 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80003e8:	4a0c      	ldr	r2, [pc, #48]	@ (800041c <LoopFillZerobss+0x16>)
  movs r3, #0
 80003ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003ec:	e002      	b.n	80003f4 <LoopCopyDataInit>

080003ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003f2:	3304      	adds	r3, #4

080003f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003f8:	d3f9      	bcc.n	80003ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003fa:	4a09      	ldr	r2, [pc, #36]	@ (8000420 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80003fc:	4c09      	ldr	r4, [pc, #36]	@ (8000424 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80003fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000400:	e001      	b.n	8000406 <LoopFillZerobss>

08000402 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000402:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000404:	3204      	adds	r2, #4

08000406 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000406:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000408:	d3fb      	bcc.n	8000402 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800040a:	f003 fbff 	bl	8003c0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800040e:	f7ff fe9f 	bl	8000150 <main>
  bx lr
 8000412:	4770      	bx	lr
  ldr r0, =_sdata
 8000414:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000418:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800041c:	08003d60 	.word	0x08003d60
  ldr r2, =_sbss
 8000420:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000424:	20001984 	.word	0x20001984

08000428 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000428:	e7fe      	b.n	8000428 <ADC1_2_IRQHandler>
	...

0800042c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000430:	4b08      	ldr	r3, [pc, #32]	@ (8000454 <HAL_Init+0x28>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a07      	ldr	r2, [pc, #28]	@ (8000454 <HAL_Init+0x28>)
 8000436:	f043 0310 	orr.w	r3, r3, #16
 800043a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800043c:	2003      	movs	r0, #3
 800043e:	f000 f907 	bl	8000650 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000442:	200f      	movs	r0, #15
 8000444:	f000 f808 	bl	8000458 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000448:	f7ff ff64 	bl	8000314 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800044c:	2300      	movs	r3, #0
}
 800044e:	4618      	mov	r0, r3
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	40022000 	.word	0x40022000

08000458 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000460:	4b12      	ldr	r3, [pc, #72]	@ (80004ac <HAL_InitTick+0x54>)
 8000462:	681a      	ldr	r2, [r3, #0]
 8000464:	4b12      	ldr	r3, [pc, #72]	@ (80004b0 <HAL_InitTick+0x58>)
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	4619      	mov	r1, r3
 800046a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800046e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000472:	fbb2 f3f3 	udiv	r3, r2, r3
 8000476:	4618      	mov	r0, r3
 8000478:	f000 f911 	bl	800069e <HAL_SYSTICK_Config>
 800047c:	4603      	mov	r3, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	d001      	beq.n	8000486 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000482:	2301      	movs	r3, #1
 8000484:	e00e      	b.n	80004a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	2b0f      	cmp	r3, #15
 800048a:	d80a      	bhi.n	80004a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800048c:	2200      	movs	r2, #0
 800048e:	6879      	ldr	r1, [r7, #4]
 8000490:	f04f 30ff 	mov.w	r0, #4294967295
 8000494:	f000 f8e7 	bl	8000666 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000498:	4a06      	ldr	r2, [pc, #24]	@ (80004b4 <HAL_InitTick+0x5c>)
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800049e:	2300      	movs	r3, #0
 80004a0:	e000      	b.n	80004a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004a2:	2301      	movs	r3, #1
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	3708      	adds	r7, #8
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	20000000 	.word	0x20000000
 80004b0:	20000008 	.word	0x20000008
 80004b4:	20000004 	.word	0x20000004

080004b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004bc:	4b05      	ldr	r3, [pc, #20]	@ (80004d4 <HAL_IncTick+0x1c>)
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	461a      	mov	r2, r3
 80004c2:	4b05      	ldr	r3, [pc, #20]	@ (80004d8 <HAL_IncTick+0x20>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4413      	add	r3, r2
 80004c8:	4a03      	ldr	r2, [pc, #12]	@ (80004d8 <HAL_IncTick+0x20>)
 80004ca:	6013      	str	r3, [r2, #0]
}
 80004cc:	bf00      	nop
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr
 80004d4:	20000008 	.word	0x20000008
 80004d8:	20000038 	.word	0x20000038

080004dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  return uwTick;
 80004e0:	4b02      	ldr	r3, [pc, #8]	@ (80004ec <HAL_GetTick+0x10>)
 80004e2:	681b      	ldr	r3, [r3, #0]
}
 80004e4:	4618      	mov	r0, r3
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr
 80004ec:	20000038 	.word	0x20000038

080004f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b085      	sub	sp, #20
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	f003 0307 	and.w	r3, r3, #7
 80004fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000500:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <__NVIC_SetPriorityGrouping+0x44>)
 8000502:	68db      	ldr	r3, [r3, #12]
 8000504:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000506:	68ba      	ldr	r2, [r7, #8]
 8000508:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800050c:	4013      	ands	r3, r2
 800050e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000518:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800051c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000520:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000522:	4a04      	ldr	r2, [pc, #16]	@ (8000534 <__NVIC_SetPriorityGrouping+0x44>)
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	60d3      	str	r3, [r2, #12]
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	e000ed00 	.word	0xe000ed00

08000538 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800053c:	4b04      	ldr	r3, [pc, #16]	@ (8000550 <__NVIC_GetPriorityGrouping+0x18>)
 800053e:	68db      	ldr	r3, [r3, #12]
 8000540:	0a1b      	lsrs	r3, r3, #8
 8000542:	f003 0307 	and.w	r3, r3, #7
}
 8000546:	4618      	mov	r0, r3
 8000548:	46bd      	mov	sp, r7
 800054a:	bc80      	pop	{r7}
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	e000ed00 	.word	0xe000ed00

08000554 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	4603      	mov	r3, r0
 800055c:	6039      	str	r1, [r7, #0]
 800055e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000564:	2b00      	cmp	r3, #0
 8000566:	db0a      	blt.n	800057e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	b2da      	uxtb	r2, r3
 800056c:	490c      	ldr	r1, [pc, #48]	@ (80005a0 <__NVIC_SetPriority+0x4c>)
 800056e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000572:	0112      	lsls	r2, r2, #4
 8000574:	b2d2      	uxtb	r2, r2
 8000576:	440b      	add	r3, r1
 8000578:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800057c:	e00a      	b.n	8000594 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800057e:	683b      	ldr	r3, [r7, #0]
 8000580:	b2da      	uxtb	r2, r3
 8000582:	4908      	ldr	r1, [pc, #32]	@ (80005a4 <__NVIC_SetPriority+0x50>)
 8000584:	79fb      	ldrb	r3, [r7, #7]
 8000586:	f003 030f 	and.w	r3, r3, #15
 800058a:	3b04      	subs	r3, #4
 800058c:	0112      	lsls	r2, r2, #4
 800058e:	b2d2      	uxtb	r2, r2
 8000590:	440b      	add	r3, r1
 8000592:	761a      	strb	r2, [r3, #24]
}
 8000594:	bf00      	nop
 8000596:	370c      	adds	r7, #12
 8000598:	46bd      	mov	sp, r7
 800059a:	bc80      	pop	{r7}
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	e000e100 	.word	0xe000e100
 80005a4:	e000ed00 	.word	0xe000ed00

080005a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b089      	sub	sp, #36	@ 0x24
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	60f8      	str	r0, [r7, #12]
 80005b0:	60b9      	str	r1, [r7, #8]
 80005b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	f003 0307 	and.w	r3, r3, #7
 80005ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005bc:	69fb      	ldr	r3, [r7, #28]
 80005be:	f1c3 0307 	rsb	r3, r3, #7
 80005c2:	2b04      	cmp	r3, #4
 80005c4:	bf28      	it	cs
 80005c6:	2304      	movcs	r3, #4
 80005c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ca:	69fb      	ldr	r3, [r7, #28]
 80005cc:	3304      	adds	r3, #4
 80005ce:	2b06      	cmp	r3, #6
 80005d0:	d902      	bls.n	80005d8 <NVIC_EncodePriority+0x30>
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	3b03      	subs	r3, #3
 80005d6:	e000      	b.n	80005da <NVIC_EncodePriority+0x32>
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005dc:	f04f 32ff 	mov.w	r2, #4294967295
 80005e0:	69bb      	ldr	r3, [r7, #24]
 80005e2:	fa02 f303 	lsl.w	r3, r2, r3
 80005e6:	43da      	mvns	r2, r3
 80005e8:	68bb      	ldr	r3, [r7, #8]
 80005ea:	401a      	ands	r2, r3
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005f0:	f04f 31ff 	mov.w	r1, #4294967295
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	fa01 f303 	lsl.w	r3, r1, r3
 80005fa:	43d9      	mvns	r1, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000600:	4313      	orrs	r3, r2
         );
}
 8000602:	4618      	mov	r0, r3
 8000604:	3724      	adds	r7, #36	@ 0x24
 8000606:	46bd      	mov	sp, r7
 8000608:	bc80      	pop	{r7}
 800060a:	4770      	bx	lr

0800060c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	3b01      	subs	r3, #1
 8000618:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800061c:	d301      	bcc.n	8000622 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800061e:	2301      	movs	r3, #1
 8000620:	e00f      	b.n	8000642 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000622:	4a0a      	ldr	r2, [pc, #40]	@ (800064c <SysTick_Config+0x40>)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	3b01      	subs	r3, #1
 8000628:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800062a:	210f      	movs	r1, #15
 800062c:	f04f 30ff 	mov.w	r0, #4294967295
 8000630:	f7ff ff90 	bl	8000554 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000634:	4b05      	ldr	r3, [pc, #20]	@ (800064c <SysTick_Config+0x40>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800063a:	4b04      	ldr	r3, [pc, #16]	@ (800064c <SysTick_Config+0x40>)
 800063c:	2207      	movs	r2, #7
 800063e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000640:	2300      	movs	r3, #0
}
 8000642:	4618      	mov	r0, r3
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	e000e010 	.word	0xe000e010

08000650 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000658:	6878      	ldr	r0, [r7, #4]
 800065a:	f7ff ff49 	bl	80004f0 <__NVIC_SetPriorityGrouping>
}
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}

08000666 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000666:	b580      	push	{r7, lr}
 8000668:	b086      	sub	sp, #24
 800066a:	af00      	add	r7, sp, #0
 800066c:	4603      	mov	r3, r0
 800066e:	60b9      	str	r1, [r7, #8]
 8000670:	607a      	str	r2, [r7, #4]
 8000672:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000678:	f7ff ff5e 	bl	8000538 <__NVIC_GetPriorityGrouping>
 800067c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800067e:	687a      	ldr	r2, [r7, #4]
 8000680:	68b9      	ldr	r1, [r7, #8]
 8000682:	6978      	ldr	r0, [r7, #20]
 8000684:	f7ff ff90 	bl	80005a8 <NVIC_EncodePriority>
 8000688:	4602      	mov	r2, r0
 800068a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800068e:	4611      	mov	r1, r2
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff ff5f 	bl	8000554 <__NVIC_SetPriority>
}
 8000696:	bf00      	nop
 8000698:	3718      	adds	r7, #24
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}

0800069e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800069e:	b580      	push	{r7, lr}
 80006a0:	b082      	sub	sp, #8
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006a6:	6878      	ldr	r0, [r7, #4]
 80006a8:	f7ff ffb0 	bl	800060c <SysTick_Config>
 80006ac:	4603      	mov	r3, r0
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	3708      	adds	r7, #8
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b08b      	sub	sp, #44	@ 0x2c
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80006c2:	2300      	movs	r3, #0
 80006c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80006c6:	2300      	movs	r3, #0
 80006c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80006ca:	e169      	b.n	80009a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80006cc:	2201      	movs	r2, #1
 80006ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006d0:	fa02 f303 	lsl.w	r3, r2, r3
 80006d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	69fa      	ldr	r2, [r7, #28]
 80006dc:	4013      	ands	r3, r2
 80006de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80006e0:	69ba      	ldr	r2, [r7, #24]
 80006e2:	69fb      	ldr	r3, [r7, #28]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	f040 8158 	bne.w	800099a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	4a9a      	ldr	r2, [pc, #616]	@ (8000958 <HAL_GPIO_Init+0x2a0>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d05e      	beq.n	80007b2 <HAL_GPIO_Init+0xfa>
 80006f4:	4a98      	ldr	r2, [pc, #608]	@ (8000958 <HAL_GPIO_Init+0x2a0>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d875      	bhi.n	80007e6 <HAL_GPIO_Init+0x12e>
 80006fa:	4a98      	ldr	r2, [pc, #608]	@ (800095c <HAL_GPIO_Init+0x2a4>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d058      	beq.n	80007b2 <HAL_GPIO_Init+0xfa>
 8000700:	4a96      	ldr	r2, [pc, #600]	@ (800095c <HAL_GPIO_Init+0x2a4>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d86f      	bhi.n	80007e6 <HAL_GPIO_Init+0x12e>
 8000706:	4a96      	ldr	r2, [pc, #600]	@ (8000960 <HAL_GPIO_Init+0x2a8>)
 8000708:	4293      	cmp	r3, r2
 800070a:	d052      	beq.n	80007b2 <HAL_GPIO_Init+0xfa>
 800070c:	4a94      	ldr	r2, [pc, #592]	@ (8000960 <HAL_GPIO_Init+0x2a8>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d869      	bhi.n	80007e6 <HAL_GPIO_Init+0x12e>
 8000712:	4a94      	ldr	r2, [pc, #592]	@ (8000964 <HAL_GPIO_Init+0x2ac>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d04c      	beq.n	80007b2 <HAL_GPIO_Init+0xfa>
 8000718:	4a92      	ldr	r2, [pc, #584]	@ (8000964 <HAL_GPIO_Init+0x2ac>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d863      	bhi.n	80007e6 <HAL_GPIO_Init+0x12e>
 800071e:	4a92      	ldr	r2, [pc, #584]	@ (8000968 <HAL_GPIO_Init+0x2b0>)
 8000720:	4293      	cmp	r3, r2
 8000722:	d046      	beq.n	80007b2 <HAL_GPIO_Init+0xfa>
 8000724:	4a90      	ldr	r2, [pc, #576]	@ (8000968 <HAL_GPIO_Init+0x2b0>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d85d      	bhi.n	80007e6 <HAL_GPIO_Init+0x12e>
 800072a:	2b12      	cmp	r3, #18
 800072c:	d82a      	bhi.n	8000784 <HAL_GPIO_Init+0xcc>
 800072e:	2b12      	cmp	r3, #18
 8000730:	d859      	bhi.n	80007e6 <HAL_GPIO_Init+0x12e>
 8000732:	a201      	add	r2, pc, #4	@ (adr r2, 8000738 <HAL_GPIO_Init+0x80>)
 8000734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000738:	080007b3 	.word	0x080007b3
 800073c:	0800078d 	.word	0x0800078d
 8000740:	0800079f 	.word	0x0800079f
 8000744:	080007e1 	.word	0x080007e1
 8000748:	080007e7 	.word	0x080007e7
 800074c:	080007e7 	.word	0x080007e7
 8000750:	080007e7 	.word	0x080007e7
 8000754:	080007e7 	.word	0x080007e7
 8000758:	080007e7 	.word	0x080007e7
 800075c:	080007e7 	.word	0x080007e7
 8000760:	080007e7 	.word	0x080007e7
 8000764:	080007e7 	.word	0x080007e7
 8000768:	080007e7 	.word	0x080007e7
 800076c:	080007e7 	.word	0x080007e7
 8000770:	080007e7 	.word	0x080007e7
 8000774:	080007e7 	.word	0x080007e7
 8000778:	080007e7 	.word	0x080007e7
 800077c:	08000795 	.word	0x08000795
 8000780:	080007a9 	.word	0x080007a9
 8000784:	4a79      	ldr	r2, [pc, #484]	@ (800096c <HAL_GPIO_Init+0x2b4>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d013      	beq.n	80007b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800078a:	e02c      	b.n	80007e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	68db      	ldr	r3, [r3, #12]
 8000790:	623b      	str	r3, [r7, #32]
          break;
 8000792:	e029      	b.n	80007e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	68db      	ldr	r3, [r3, #12]
 8000798:	3304      	adds	r3, #4
 800079a:	623b      	str	r3, [r7, #32]
          break;
 800079c:	e024      	b.n	80007e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	68db      	ldr	r3, [r3, #12]
 80007a2:	3308      	adds	r3, #8
 80007a4:	623b      	str	r3, [r7, #32]
          break;
 80007a6:	e01f      	b.n	80007e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	330c      	adds	r3, #12
 80007ae:	623b      	str	r3, [r7, #32]
          break;
 80007b0:	e01a      	b.n	80007e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	689b      	ldr	r3, [r3, #8]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d102      	bne.n	80007c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80007ba:	2304      	movs	r3, #4
 80007bc:	623b      	str	r3, [r7, #32]
          break;
 80007be:	e013      	b.n	80007e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	689b      	ldr	r3, [r3, #8]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d105      	bne.n	80007d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80007c8:	2308      	movs	r3, #8
 80007ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	69fa      	ldr	r2, [r7, #28]
 80007d0:	611a      	str	r2, [r3, #16]
          break;
 80007d2:	e009      	b.n	80007e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80007d4:	2308      	movs	r3, #8
 80007d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	69fa      	ldr	r2, [r7, #28]
 80007dc:	615a      	str	r2, [r3, #20]
          break;
 80007de:	e003      	b.n	80007e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80007e0:	2300      	movs	r3, #0
 80007e2:	623b      	str	r3, [r7, #32]
          break;
 80007e4:	e000      	b.n	80007e8 <HAL_GPIO_Init+0x130>
          break;
 80007e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80007e8:	69bb      	ldr	r3, [r7, #24]
 80007ea:	2bff      	cmp	r3, #255	@ 0xff
 80007ec:	d801      	bhi.n	80007f2 <HAL_GPIO_Init+0x13a>
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	e001      	b.n	80007f6 <HAL_GPIO_Init+0x13e>
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	3304      	adds	r3, #4
 80007f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80007f8:	69bb      	ldr	r3, [r7, #24]
 80007fa:	2bff      	cmp	r3, #255	@ 0xff
 80007fc:	d802      	bhi.n	8000804 <HAL_GPIO_Init+0x14c>
 80007fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000800:	009b      	lsls	r3, r3, #2
 8000802:	e002      	b.n	800080a <HAL_GPIO_Init+0x152>
 8000804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000806:	3b08      	subs	r3, #8
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	210f      	movs	r1, #15
 8000812:	693b      	ldr	r3, [r7, #16]
 8000814:	fa01 f303 	lsl.w	r3, r1, r3
 8000818:	43db      	mvns	r3, r3
 800081a:	401a      	ands	r2, r3
 800081c:	6a39      	ldr	r1, [r7, #32]
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	fa01 f303 	lsl.w	r3, r1, r3
 8000824:	431a      	orrs	r2, r3
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000832:	2b00      	cmp	r3, #0
 8000834:	f000 80b1 	beq.w	800099a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000838:	4b4d      	ldr	r3, [pc, #308]	@ (8000970 <HAL_GPIO_Init+0x2b8>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	4a4c      	ldr	r2, [pc, #304]	@ (8000970 <HAL_GPIO_Init+0x2b8>)
 800083e:	f043 0301 	orr.w	r3, r3, #1
 8000842:	6193      	str	r3, [r2, #24]
 8000844:	4b4a      	ldr	r3, [pc, #296]	@ (8000970 <HAL_GPIO_Init+0x2b8>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	f003 0301 	and.w	r3, r3, #1
 800084c:	60bb      	str	r3, [r7, #8]
 800084e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000850:	4a48      	ldr	r2, [pc, #288]	@ (8000974 <HAL_GPIO_Init+0x2bc>)
 8000852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000854:	089b      	lsrs	r3, r3, #2
 8000856:	3302      	adds	r3, #2
 8000858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800085c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800085e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000860:	f003 0303 	and.w	r3, r3, #3
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	220f      	movs	r2, #15
 8000868:	fa02 f303 	lsl.w	r3, r2, r3
 800086c:	43db      	mvns	r3, r3
 800086e:	68fa      	ldr	r2, [r7, #12]
 8000870:	4013      	ands	r3, r2
 8000872:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	4a40      	ldr	r2, [pc, #256]	@ (8000978 <HAL_GPIO_Init+0x2c0>)
 8000878:	4293      	cmp	r3, r2
 800087a:	d013      	beq.n	80008a4 <HAL_GPIO_Init+0x1ec>
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a3f      	ldr	r2, [pc, #252]	@ (800097c <HAL_GPIO_Init+0x2c4>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d00d      	beq.n	80008a0 <HAL_GPIO_Init+0x1e8>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	4a3e      	ldr	r2, [pc, #248]	@ (8000980 <HAL_GPIO_Init+0x2c8>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d007      	beq.n	800089c <HAL_GPIO_Init+0x1e4>
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	4a3d      	ldr	r2, [pc, #244]	@ (8000984 <HAL_GPIO_Init+0x2cc>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d101      	bne.n	8000898 <HAL_GPIO_Init+0x1e0>
 8000894:	2303      	movs	r3, #3
 8000896:	e006      	b.n	80008a6 <HAL_GPIO_Init+0x1ee>
 8000898:	2304      	movs	r3, #4
 800089a:	e004      	b.n	80008a6 <HAL_GPIO_Init+0x1ee>
 800089c:	2302      	movs	r3, #2
 800089e:	e002      	b.n	80008a6 <HAL_GPIO_Init+0x1ee>
 80008a0:	2301      	movs	r3, #1
 80008a2:	e000      	b.n	80008a6 <HAL_GPIO_Init+0x1ee>
 80008a4:	2300      	movs	r3, #0
 80008a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008a8:	f002 0203 	and.w	r2, r2, #3
 80008ac:	0092      	lsls	r2, r2, #2
 80008ae:	4093      	lsls	r3, r2
 80008b0:	68fa      	ldr	r2, [r7, #12]
 80008b2:	4313      	orrs	r3, r2
 80008b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80008b6:	492f      	ldr	r1, [pc, #188]	@ (8000974 <HAL_GPIO_Init+0x2bc>)
 80008b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ba:	089b      	lsrs	r3, r3, #2
 80008bc:	3302      	adds	r3, #2
 80008be:	68fa      	ldr	r2, [r7, #12]
 80008c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d006      	beq.n	80008de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80008d0:	4b2d      	ldr	r3, [pc, #180]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 80008d2:	689a      	ldr	r2, [r3, #8]
 80008d4:	492c      	ldr	r1, [pc, #176]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	4313      	orrs	r3, r2
 80008da:	608b      	str	r3, [r1, #8]
 80008dc:	e006      	b.n	80008ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80008de:	4b2a      	ldr	r3, [pc, #168]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 80008e0:	689a      	ldr	r2, [r3, #8]
 80008e2:	69bb      	ldr	r3, [r7, #24]
 80008e4:	43db      	mvns	r3, r3
 80008e6:	4928      	ldr	r1, [pc, #160]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 80008e8:	4013      	ands	r3, r2
 80008ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d006      	beq.n	8000906 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80008f8:	4b23      	ldr	r3, [pc, #140]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 80008fa:	68da      	ldr	r2, [r3, #12]
 80008fc:	4922      	ldr	r1, [pc, #136]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 80008fe:	69bb      	ldr	r3, [r7, #24]
 8000900:	4313      	orrs	r3, r2
 8000902:	60cb      	str	r3, [r1, #12]
 8000904:	e006      	b.n	8000914 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000906:	4b20      	ldr	r3, [pc, #128]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 8000908:	68da      	ldr	r2, [r3, #12]
 800090a:	69bb      	ldr	r3, [r7, #24]
 800090c:	43db      	mvns	r3, r3
 800090e:	491e      	ldr	r1, [pc, #120]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 8000910:	4013      	ands	r3, r2
 8000912:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800091c:	2b00      	cmp	r3, #0
 800091e:	d006      	beq.n	800092e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000920:	4b19      	ldr	r3, [pc, #100]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 8000922:	685a      	ldr	r2, [r3, #4]
 8000924:	4918      	ldr	r1, [pc, #96]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 8000926:	69bb      	ldr	r3, [r7, #24]
 8000928:	4313      	orrs	r3, r2
 800092a:	604b      	str	r3, [r1, #4]
 800092c:	e006      	b.n	800093c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800092e:	4b16      	ldr	r3, [pc, #88]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 8000930:	685a      	ldr	r2, [r3, #4]
 8000932:	69bb      	ldr	r3, [r7, #24]
 8000934:	43db      	mvns	r3, r3
 8000936:	4914      	ldr	r1, [pc, #80]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 8000938:	4013      	ands	r3, r2
 800093a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000944:	2b00      	cmp	r3, #0
 8000946:	d021      	beq.n	800098c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000948:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	490e      	ldr	r1, [pc, #56]	@ (8000988 <HAL_GPIO_Init+0x2d0>)
 800094e:	69bb      	ldr	r3, [r7, #24]
 8000950:	4313      	orrs	r3, r2
 8000952:	600b      	str	r3, [r1, #0]
 8000954:	e021      	b.n	800099a <HAL_GPIO_Init+0x2e2>
 8000956:	bf00      	nop
 8000958:	10320000 	.word	0x10320000
 800095c:	10310000 	.word	0x10310000
 8000960:	10220000 	.word	0x10220000
 8000964:	10210000 	.word	0x10210000
 8000968:	10120000 	.word	0x10120000
 800096c:	10110000 	.word	0x10110000
 8000970:	40021000 	.word	0x40021000
 8000974:	40010000 	.word	0x40010000
 8000978:	40010800 	.word	0x40010800
 800097c:	40010c00 	.word	0x40010c00
 8000980:	40011000 	.word	0x40011000
 8000984:	40011400 	.word	0x40011400
 8000988:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800098c:	4b0b      	ldr	r3, [pc, #44]	@ (80009bc <HAL_GPIO_Init+0x304>)
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	69bb      	ldr	r3, [r7, #24]
 8000992:	43db      	mvns	r3, r3
 8000994:	4909      	ldr	r1, [pc, #36]	@ (80009bc <HAL_GPIO_Init+0x304>)
 8000996:	4013      	ands	r3, r2
 8000998:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800099a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800099c:	3301      	adds	r3, #1
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009a6:	fa22 f303 	lsr.w	r3, r2, r3
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	f47f ae8e 	bne.w	80006cc <HAL_GPIO_Init+0x14>
  }
}
 80009b0:	bf00      	nop
 80009b2:	bf00      	nop
 80009b4:	372c      	adds	r7, #44	@ 0x2c
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bc80      	pop	{r7}
 80009ba:	4770      	bx	lr
 80009bc:	40010400 	.word	0x40010400

080009c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	460b      	mov	r3, r1
 80009ca:	807b      	strh	r3, [r7, #2]
 80009cc:	4613      	mov	r3, r2
 80009ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80009d0:	787b      	ldrb	r3, [r7, #1]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d003      	beq.n	80009de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80009d6:	887a      	ldrh	r2, [r7, #2]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80009dc:	e003      	b.n	80009e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80009de:	887b      	ldrh	r3, [r7, #2]
 80009e0:	041a      	lsls	r2, r3, #16
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	611a      	str	r2, [r3, #16]
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr

080009f0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b085      	sub	sp, #20
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	460b      	mov	r3, r1
 80009fa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a02:	887a      	ldrh	r2, [r7, #2]
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	4013      	ands	r3, r2
 8000a08:	041a      	lsls	r2, r3, #16
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	43d9      	mvns	r1, r3
 8000a0e:	887b      	ldrh	r3, [r7, #2]
 8000a10:	400b      	ands	r3, r1
 8000a12:	431a      	orrs	r2, r3
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	611a      	str	r2, [r3, #16]
}
 8000a18:	bf00      	nop
 8000a1a:	3714      	adds	r7, #20
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr
	...

08000a24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b086      	sub	sp, #24
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d101      	bne.n	8000a36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a32:	2301      	movs	r3, #1
 8000a34:	e272      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	f000 8087 	beq.w	8000b52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a44:	4b92      	ldr	r3, [pc, #584]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	f003 030c 	and.w	r3, r3, #12
 8000a4c:	2b04      	cmp	r3, #4
 8000a4e:	d00c      	beq.n	8000a6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a50:	4b8f      	ldr	r3, [pc, #572]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	f003 030c 	and.w	r3, r3, #12
 8000a58:	2b08      	cmp	r3, #8
 8000a5a:	d112      	bne.n	8000a82 <HAL_RCC_OscConfig+0x5e>
 8000a5c:	4b8c      	ldr	r3, [pc, #560]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a68:	d10b      	bne.n	8000a82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a6a:	4b89      	ldr	r3, [pc, #548]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d06c      	beq.n	8000b50 <HAL_RCC_OscConfig+0x12c>
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d168      	bne.n	8000b50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e24c      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a8a:	d106      	bne.n	8000a9a <HAL_RCC_OscConfig+0x76>
 8000a8c:	4b80      	ldr	r3, [pc, #512]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a7f      	ldr	r2, [pc, #508]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000a92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a96:	6013      	str	r3, [r2, #0]
 8000a98:	e02e      	b.n	8000af8 <HAL_RCC_OscConfig+0xd4>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d10c      	bne.n	8000abc <HAL_RCC_OscConfig+0x98>
 8000aa2:	4b7b      	ldr	r3, [pc, #492]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a7a      	ldr	r2, [pc, #488]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000aa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000aac:	6013      	str	r3, [r2, #0]
 8000aae:	4b78      	ldr	r3, [pc, #480]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a77      	ldr	r2, [pc, #476]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000ab4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ab8:	6013      	str	r3, [r2, #0]
 8000aba:	e01d      	b.n	8000af8 <HAL_RCC_OscConfig+0xd4>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ac4:	d10c      	bne.n	8000ae0 <HAL_RCC_OscConfig+0xbc>
 8000ac6:	4b72      	ldr	r3, [pc, #456]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a71      	ldr	r2, [pc, #452]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000acc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ad0:	6013      	str	r3, [r2, #0]
 8000ad2:	4b6f      	ldr	r3, [pc, #444]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a6e      	ldr	r2, [pc, #440]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000adc:	6013      	str	r3, [r2, #0]
 8000ade:	e00b      	b.n	8000af8 <HAL_RCC_OscConfig+0xd4>
 8000ae0:	4b6b      	ldr	r3, [pc, #428]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a6a      	ldr	r2, [pc, #424]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000ae6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000aea:	6013      	str	r3, [r2, #0]
 8000aec:	4b68      	ldr	r3, [pc, #416]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a67      	ldr	r2, [pc, #412]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000af2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000af6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d013      	beq.n	8000b28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b00:	f7ff fcec 	bl	80004dc <HAL_GetTick>
 8000b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b06:	e008      	b.n	8000b1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b08:	f7ff fce8 	bl	80004dc <HAL_GetTick>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	1ad3      	subs	r3, r2, r3
 8000b12:	2b64      	cmp	r3, #100	@ 0x64
 8000b14:	d901      	bls.n	8000b1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b16:	2303      	movs	r3, #3
 8000b18:	e200      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b1a:	4b5d      	ldr	r3, [pc, #372]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d0f0      	beq.n	8000b08 <HAL_RCC_OscConfig+0xe4>
 8000b26:	e014      	b.n	8000b52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b28:	f7ff fcd8 	bl	80004dc <HAL_GetTick>
 8000b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b2e:	e008      	b.n	8000b42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b30:	f7ff fcd4 	bl	80004dc <HAL_GetTick>
 8000b34:	4602      	mov	r2, r0
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	2b64      	cmp	r3, #100	@ 0x64
 8000b3c:	d901      	bls.n	8000b42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e1ec      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b42:	4b53      	ldr	r3, [pc, #332]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d1f0      	bne.n	8000b30 <HAL_RCC_OscConfig+0x10c>
 8000b4e:	e000      	b.n	8000b52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f003 0302 	and.w	r3, r3, #2
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d063      	beq.n	8000c26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b5e:	4b4c      	ldr	r3, [pc, #304]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f003 030c 	and.w	r3, r3, #12
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d00b      	beq.n	8000b82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b6a:	4b49      	ldr	r3, [pc, #292]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	f003 030c 	and.w	r3, r3, #12
 8000b72:	2b08      	cmp	r3, #8
 8000b74:	d11c      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x18c>
 8000b76:	4b46      	ldr	r3, [pc, #280]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d116      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b82:	4b43      	ldr	r3, [pc, #268]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d005      	beq.n	8000b9a <HAL_RCC_OscConfig+0x176>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	691b      	ldr	r3, [r3, #16]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d001      	beq.n	8000b9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	e1c0      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b9a:	4b3d      	ldr	r3, [pc, #244]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	695b      	ldr	r3, [r3, #20]
 8000ba6:	00db      	lsls	r3, r3, #3
 8000ba8:	4939      	ldr	r1, [pc, #228]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000baa:	4313      	orrs	r3, r2
 8000bac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bae:	e03a      	b.n	8000c26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	691b      	ldr	r3, [r3, #16]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d020      	beq.n	8000bfa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bb8:	4b36      	ldr	r3, [pc, #216]	@ (8000c94 <HAL_RCC_OscConfig+0x270>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bbe:	f7ff fc8d 	bl	80004dc <HAL_GetTick>
 8000bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc4:	e008      	b.n	8000bd8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bc6:	f7ff fc89 	bl	80004dc <HAL_GetTick>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	693b      	ldr	r3, [r7, #16]
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	2b02      	cmp	r3, #2
 8000bd2:	d901      	bls.n	8000bd8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	e1a1      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f003 0302 	and.w	r3, r3, #2
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d0f0      	beq.n	8000bc6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000be4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	695b      	ldr	r3, [r3, #20]
 8000bf0:	00db      	lsls	r3, r3, #3
 8000bf2:	4927      	ldr	r1, [pc, #156]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	600b      	str	r3, [r1, #0]
 8000bf8:	e015      	b.n	8000c26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bfa:	4b26      	ldr	r3, [pc, #152]	@ (8000c94 <HAL_RCC_OscConfig+0x270>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c00:	f7ff fc6c 	bl	80004dc <HAL_GetTick>
 8000c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c06:	e008      	b.n	8000c1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c08:	f7ff fc68 	bl	80004dc <HAL_GetTick>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	d901      	bls.n	8000c1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c16:	2303      	movs	r3, #3
 8000c18:	e180      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f003 0302 	and.w	r3, r3, #2
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d1f0      	bne.n	8000c08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f003 0308 	and.w	r3, r3, #8
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d03a      	beq.n	8000ca8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	699b      	ldr	r3, [r3, #24]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d019      	beq.n	8000c6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c3a:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <HAL_RCC_OscConfig+0x274>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c40:	f7ff fc4c 	bl	80004dc <HAL_GetTick>
 8000c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c46:	e008      	b.n	8000c5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c48:	f7ff fc48 	bl	80004dc <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	2b02      	cmp	r3, #2
 8000c54:	d901      	bls.n	8000c5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c56:	2303      	movs	r3, #3
 8000c58:	e160      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c90 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d0f0      	beq.n	8000c48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c66:	2001      	movs	r0, #1
 8000c68:	f000 fa9c 	bl	80011a4 <RCC_Delay>
 8000c6c:	e01c      	b.n	8000ca8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c98 <HAL_RCC_OscConfig+0x274>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c74:	f7ff fc32 	bl	80004dc <HAL_GetTick>
 8000c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c7a:	e00f      	b.n	8000c9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c7c:	f7ff fc2e 	bl	80004dc <HAL_GetTick>
 8000c80:	4602      	mov	r2, r0
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	d908      	bls.n	8000c9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	e146      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
 8000c8e:	bf00      	nop
 8000c90:	40021000 	.word	0x40021000
 8000c94:	42420000 	.word	0x42420000
 8000c98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c9c:	4b92      	ldr	r3, [pc, #584]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca0:	f003 0302 	and.w	r3, r3, #2
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d1e9      	bne.n	8000c7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 0304 	and.w	r3, r3, #4
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	f000 80a6 	beq.w	8000e02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cba:	4b8b      	ldr	r3, [pc, #556]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d10d      	bne.n	8000ce2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cc6:	4b88      	ldr	r3, [pc, #544]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000cc8:	69db      	ldr	r3, [r3, #28]
 8000cca:	4a87      	ldr	r2, [pc, #540]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000ccc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cd0:	61d3      	str	r3, [r2, #28]
 8000cd2:	4b85      	ldr	r3, [pc, #532]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cda:	60bb      	str	r3, [r7, #8]
 8000cdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ce2:	4b82      	ldr	r3, [pc, #520]	@ (8000eec <HAL_RCC_OscConfig+0x4c8>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d118      	bne.n	8000d20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cee:	4b7f      	ldr	r3, [pc, #508]	@ (8000eec <HAL_RCC_OscConfig+0x4c8>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a7e      	ldr	r2, [pc, #504]	@ (8000eec <HAL_RCC_OscConfig+0x4c8>)
 8000cf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cfa:	f7ff fbef 	bl	80004dc <HAL_GetTick>
 8000cfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d00:	e008      	b.n	8000d14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d02:	f7ff fbeb 	bl	80004dc <HAL_GetTick>
 8000d06:	4602      	mov	r2, r0
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	2b64      	cmp	r3, #100	@ 0x64
 8000d0e:	d901      	bls.n	8000d14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d10:	2303      	movs	r3, #3
 8000d12:	e103      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d14:	4b75      	ldr	r3, [pc, #468]	@ (8000eec <HAL_RCC_OscConfig+0x4c8>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d0f0      	beq.n	8000d02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d106      	bne.n	8000d36 <HAL_RCC_OscConfig+0x312>
 8000d28:	4b6f      	ldr	r3, [pc, #444]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d2a:	6a1b      	ldr	r3, [r3, #32]
 8000d2c:	4a6e      	ldr	r2, [pc, #440]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d2e:	f043 0301 	orr.w	r3, r3, #1
 8000d32:	6213      	str	r3, [r2, #32]
 8000d34:	e02d      	b.n	8000d92 <HAL_RCC_OscConfig+0x36e>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d10c      	bne.n	8000d58 <HAL_RCC_OscConfig+0x334>
 8000d3e:	4b6a      	ldr	r3, [pc, #424]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d40:	6a1b      	ldr	r3, [r3, #32]
 8000d42:	4a69      	ldr	r2, [pc, #420]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d44:	f023 0301 	bic.w	r3, r3, #1
 8000d48:	6213      	str	r3, [r2, #32]
 8000d4a:	4b67      	ldr	r3, [pc, #412]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d4c:	6a1b      	ldr	r3, [r3, #32]
 8000d4e:	4a66      	ldr	r2, [pc, #408]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d50:	f023 0304 	bic.w	r3, r3, #4
 8000d54:	6213      	str	r3, [r2, #32]
 8000d56:	e01c      	b.n	8000d92 <HAL_RCC_OscConfig+0x36e>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	2b05      	cmp	r3, #5
 8000d5e:	d10c      	bne.n	8000d7a <HAL_RCC_OscConfig+0x356>
 8000d60:	4b61      	ldr	r3, [pc, #388]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d62:	6a1b      	ldr	r3, [r3, #32]
 8000d64:	4a60      	ldr	r2, [pc, #384]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d66:	f043 0304 	orr.w	r3, r3, #4
 8000d6a:	6213      	str	r3, [r2, #32]
 8000d6c:	4b5e      	ldr	r3, [pc, #376]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d6e:	6a1b      	ldr	r3, [r3, #32]
 8000d70:	4a5d      	ldr	r2, [pc, #372]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d72:	f043 0301 	orr.w	r3, r3, #1
 8000d76:	6213      	str	r3, [r2, #32]
 8000d78:	e00b      	b.n	8000d92 <HAL_RCC_OscConfig+0x36e>
 8000d7a:	4b5b      	ldr	r3, [pc, #364]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d7c:	6a1b      	ldr	r3, [r3, #32]
 8000d7e:	4a5a      	ldr	r2, [pc, #360]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d80:	f023 0301 	bic.w	r3, r3, #1
 8000d84:	6213      	str	r3, [r2, #32]
 8000d86:	4b58      	ldr	r3, [pc, #352]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d88:	6a1b      	ldr	r3, [r3, #32]
 8000d8a:	4a57      	ldr	r2, [pc, #348]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000d8c:	f023 0304 	bic.w	r3, r3, #4
 8000d90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	68db      	ldr	r3, [r3, #12]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d015      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d9a:	f7ff fb9f 	bl	80004dc <HAL_GetTick>
 8000d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000da0:	e00a      	b.n	8000db8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000da2:	f7ff fb9b 	bl	80004dc <HAL_GetTick>
 8000da6:	4602      	mov	r2, r0
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d901      	bls.n	8000db8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000db4:	2303      	movs	r3, #3
 8000db6:	e0b1      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000db8:	4b4b      	ldr	r3, [pc, #300]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000dba:	6a1b      	ldr	r3, [r3, #32]
 8000dbc:	f003 0302 	and.w	r3, r3, #2
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d0ee      	beq.n	8000da2 <HAL_RCC_OscConfig+0x37e>
 8000dc4:	e014      	b.n	8000df0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dc6:	f7ff fb89 	bl	80004dc <HAL_GetTick>
 8000dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dcc:	e00a      	b.n	8000de4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dce:	f7ff fb85 	bl	80004dc <HAL_GetTick>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	1ad3      	subs	r3, r2, r3
 8000dd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d901      	bls.n	8000de4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000de0:	2303      	movs	r3, #3
 8000de2:	e09b      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000de4:	4b40      	ldr	r3, [pc, #256]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000de6:	6a1b      	ldr	r3, [r3, #32]
 8000de8:	f003 0302 	and.w	r3, r3, #2
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d1ee      	bne.n	8000dce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000df0:	7dfb      	ldrb	r3, [r7, #23]
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d105      	bne.n	8000e02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000df6:	4b3c      	ldr	r3, [pc, #240]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	4a3b      	ldr	r2, [pc, #236]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000dfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	69db      	ldr	r3, [r3, #28]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	f000 8087 	beq.w	8000f1a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e0c:	4b36      	ldr	r3, [pc, #216]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f003 030c 	and.w	r3, r3, #12
 8000e14:	2b08      	cmp	r3, #8
 8000e16:	d061      	beq.n	8000edc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	69db      	ldr	r3, [r3, #28]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d146      	bne.n	8000eae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e20:	4b33      	ldr	r3, [pc, #204]	@ (8000ef0 <HAL_RCC_OscConfig+0x4cc>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e26:	f7ff fb59 	bl	80004dc <HAL_GetTick>
 8000e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e2c:	e008      	b.n	8000e40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e2e:	f7ff fb55 	bl	80004dc <HAL_GetTick>
 8000e32:	4602      	mov	r2, r0
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	1ad3      	subs	r3, r2, r3
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	d901      	bls.n	8000e40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	e06d      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e40:	4b29      	ldr	r3, [pc, #164]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d1f0      	bne.n	8000e2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6a1b      	ldr	r3, [r3, #32]
 8000e50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e54:	d108      	bne.n	8000e68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e56:	4b24      	ldr	r3, [pc, #144]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	4921      	ldr	r1, [pc, #132]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000e64:	4313      	orrs	r3, r2
 8000e66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e68:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6a19      	ldr	r1, [r3, #32]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e78:	430b      	orrs	r3, r1
 8000e7a:	491b      	ldr	r1, [pc, #108]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef0 <HAL_RCC_OscConfig+0x4cc>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e86:	f7ff fb29 	bl	80004dc <HAL_GetTick>
 8000e8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e8c:	e008      	b.n	8000ea0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e8e:	f7ff fb25 	bl	80004dc <HAL_GetTick>
 8000e92:	4602      	mov	r2, r0
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d901      	bls.n	8000ea0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	e03d      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ea0:	4b11      	ldr	r3, [pc, #68]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d0f0      	beq.n	8000e8e <HAL_RCC_OscConfig+0x46a>
 8000eac:	e035      	b.n	8000f1a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eae:	4b10      	ldr	r3, [pc, #64]	@ (8000ef0 <HAL_RCC_OscConfig+0x4cc>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb4:	f7ff fb12 	bl	80004dc <HAL_GetTick>
 8000eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eba:	e008      	b.n	8000ece <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ebc:	f7ff fb0e 	bl	80004dc <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d901      	bls.n	8000ece <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e026      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ece:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <HAL_RCC_OscConfig+0x4c4>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1f0      	bne.n	8000ebc <HAL_RCC_OscConfig+0x498>
 8000eda:	e01e      	b.n	8000f1a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	69db      	ldr	r3, [r3, #28]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d107      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e019      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	40007000 	.word	0x40007000
 8000ef0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f24 <HAL_RCC_OscConfig+0x500>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d106      	bne.n	8000f16 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d001      	beq.n	8000f1a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	e000      	b.n	8000f1c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f1a:	2300      	movs	r3, #0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3718      	adds	r7, #24
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40021000 	.word	0x40021000

08000f28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d101      	bne.n	8000f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e0d0      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f3c:	4b6a      	ldr	r3, [pc, #424]	@ (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0307 	and.w	r3, r3, #7
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d910      	bls.n	8000f6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f4a:	4b67      	ldr	r3, [pc, #412]	@ (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f023 0207 	bic.w	r2, r3, #7
 8000f52:	4965      	ldr	r1, [pc, #404]	@ (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f5a:	4b63      	ldr	r3, [pc, #396]	@ (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0307 	and.w	r3, r3, #7
 8000f62:	683a      	ldr	r2, [r7, #0]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d001      	beq.n	8000f6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e0b8      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d020      	beq.n	8000fba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d005      	beq.n	8000f90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f84:	4b59      	ldr	r3, [pc, #356]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	4a58      	ldr	r2, [pc, #352]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000f8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000f8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 0308 	and.w	r3, r3, #8
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f9c:	4b53      	ldr	r3, [pc, #332]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	4a52      	ldr	r2, [pc, #328]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fa2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000fa6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fa8:	4b50      	ldr	r3, [pc, #320]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	494d      	ldr	r1, [pc, #308]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d040      	beq.n	8001048 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d107      	bne.n	8000fde <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fce:	4b47      	ldr	r3, [pc, #284]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d115      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e07f      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d107      	bne.n	8000ff6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe6:	4b41      	ldr	r3, [pc, #260]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d109      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e073      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d101      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e06b      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001006:	4b39      	ldr	r3, [pc, #228]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f023 0203 	bic.w	r2, r3, #3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	4936      	ldr	r1, [pc, #216]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001014:	4313      	orrs	r3, r2
 8001016:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001018:	f7ff fa60 	bl	80004dc <HAL_GetTick>
 800101c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800101e:	e00a      	b.n	8001036 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001020:	f7ff fa5c 	bl	80004dc <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800102e:	4293      	cmp	r3, r2
 8001030:	d901      	bls.n	8001036 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e053      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001036:	4b2d      	ldr	r3, [pc, #180]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 020c 	and.w	r2, r3, #12
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	429a      	cmp	r2, r3
 8001046:	d1eb      	bne.n	8001020 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001048:	4b27      	ldr	r3, [pc, #156]	@ (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	429a      	cmp	r2, r3
 8001054:	d210      	bcs.n	8001078 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001056:	4b24      	ldr	r3, [pc, #144]	@ (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f023 0207 	bic.w	r2, r3, #7
 800105e:	4922      	ldr	r1, [pc, #136]	@ (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	4313      	orrs	r3, r2
 8001064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001066:	4b20      	ldr	r3, [pc, #128]	@ (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d001      	beq.n	8001078 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e032      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	2b00      	cmp	r3, #0
 8001082:	d008      	beq.n	8001096 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001084:	4b19      	ldr	r3, [pc, #100]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	4916      	ldr	r1, [pc, #88]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001092:	4313      	orrs	r3, r2
 8001094:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0308 	and.w	r3, r3, #8
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d009      	beq.n	80010b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010a2:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	691b      	ldr	r3, [r3, #16]
 80010ae:	00db      	lsls	r3, r3, #3
 80010b0:	490e      	ldr	r1, [pc, #56]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010b2:	4313      	orrs	r3, r2
 80010b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010b6:	f000 f821 	bl	80010fc <HAL_RCC_GetSysClockFreq>
 80010ba:	4602      	mov	r2, r0
 80010bc:	4b0b      	ldr	r3, [pc, #44]	@ (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	091b      	lsrs	r3, r3, #4
 80010c2:	f003 030f 	and.w	r3, r3, #15
 80010c6:	490a      	ldr	r1, [pc, #40]	@ (80010f0 <HAL_RCC_ClockConfig+0x1c8>)
 80010c8:	5ccb      	ldrb	r3, [r1, r3]
 80010ca:	fa22 f303 	lsr.w	r3, r2, r3
 80010ce:	4a09      	ldr	r2, [pc, #36]	@ (80010f4 <HAL_RCC_ClockConfig+0x1cc>)
 80010d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80010d2:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <HAL_RCC_ClockConfig+0x1d0>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff f9be 	bl	8000458 <HAL_InitTick>

  return HAL_OK;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40022000 	.word	0x40022000
 80010ec:	40021000 	.word	0x40021000
 80010f0:	08003d34 	.word	0x08003d34
 80010f4:	20000000 	.word	0x20000000
 80010f8:	20000004 	.word	0x20000004

080010fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b087      	sub	sp, #28
 8001100:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
 800110e:	2300      	movs	r3, #0
 8001110:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001116:	4b1e      	ldr	r3, [pc, #120]	@ (8001190 <HAL_RCC_GetSysClockFreq+0x94>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f003 030c 	and.w	r3, r3, #12
 8001122:	2b04      	cmp	r3, #4
 8001124:	d002      	beq.n	800112c <HAL_RCC_GetSysClockFreq+0x30>
 8001126:	2b08      	cmp	r3, #8
 8001128:	d003      	beq.n	8001132 <HAL_RCC_GetSysClockFreq+0x36>
 800112a:	e027      	b.n	800117c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800112c:	4b19      	ldr	r3, [pc, #100]	@ (8001194 <HAL_RCC_GetSysClockFreq+0x98>)
 800112e:	613b      	str	r3, [r7, #16]
      break;
 8001130:	e027      	b.n	8001182 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	0c9b      	lsrs	r3, r3, #18
 8001136:	f003 030f 	and.w	r3, r3, #15
 800113a:	4a17      	ldr	r2, [pc, #92]	@ (8001198 <HAL_RCC_GetSysClockFreq+0x9c>)
 800113c:	5cd3      	ldrb	r3, [r2, r3]
 800113e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d010      	beq.n	800116c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800114a:	4b11      	ldr	r3, [pc, #68]	@ (8001190 <HAL_RCC_GetSysClockFreq+0x94>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	0c5b      	lsrs	r3, r3, #17
 8001150:	f003 0301 	and.w	r3, r3, #1
 8001154:	4a11      	ldr	r2, [pc, #68]	@ (800119c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001156:	5cd3      	ldrb	r3, [r2, r3]
 8001158:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a0d      	ldr	r2, [pc, #52]	@ (8001194 <HAL_RCC_GetSysClockFreq+0x98>)
 800115e:	fb03 f202 	mul.w	r2, r3, r2
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	fbb2 f3f3 	udiv	r3, r2, r3
 8001168:	617b      	str	r3, [r7, #20]
 800116a:	e004      	b.n	8001176 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a0c      	ldr	r2, [pc, #48]	@ (80011a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001170:	fb02 f303 	mul.w	r3, r2, r3
 8001174:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	613b      	str	r3, [r7, #16]
      break;
 800117a:	e002      	b.n	8001182 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800117c:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <HAL_RCC_GetSysClockFreq+0x98>)
 800117e:	613b      	str	r3, [r7, #16]
      break;
 8001180:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001182:	693b      	ldr	r3, [r7, #16]
}
 8001184:	4618      	mov	r0, r3
 8001186:	371c      	adds	r7, #28
 8001188:	46bd      	mov	sp, r7
 800118a:	bc80      	pop	{r7}
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40021000 	.word	0x40021000
 8001194:	007a1200 	.word	0x007a1200
 8001198:	08003d44 	.word	0x08003d44
 800119c:	08003d54 	.word	0x08003d54
 80011a0:	003d0900 	.word	0x003d0900

080011a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80011ac:	4b0a      	ldr	r3, [pc, #40]	@ (80011d8 <RCC_Delay+0x34>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a0a      	ldr	r2, [pc, #40]	@ (80011dc <RCC_Delay+0x38>)
 80011b2:	fba2 2303 	umull	r2, r3, r2, r3
 80011b6:	0a5b      	lsrs	r3, r3, #9
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	fb02 f303 	mul.w	r3, r2, r3
 80011be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80011c0:	bf00      	nop
  }
  while (Delay --);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	1e5a      	subs	r2, r3, #1
 80011c6:	60fa      	str	r2, [r7, #12]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d1f9      	bne.n	80011c0 <RCC_Delay+0x1c>
}
 80011cc:	bf00      	nop
 80011ce:	bf00      	nop
 80011d0:	3714      	adds	r7, #20
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr
 80011d8:	20000000 	.word	0x20000000
 80011dc:	10624dd3 	.word	0x10624dd3

080011e0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80011e0:	b480      	push	{r7}
 80011e2:	b085      	sub	sp, #20
 80011e4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80011e6:	f3ef 8305 	mrs	r3, IPSR
 80011ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80011ec:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d10f      	bne.n	8001212 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011f2:	f3ef 8310 	mrs	r3, PRIMASK
 80011f6:	607b      	str	r3, [r7, #4]
  return(result);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d109      	bne.n	8001212 <osKernelInitialize+0x32>
 80011fe:	4b10      	ldr	r3, [pc, #64]	@ (8001240 <osKernelInitialize+0x60>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b02      	cmp	r3, #2
 8001204:	d109      	bne.n	800121a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001206:	f3ef 8311 	mrs	r3, BASEPRI
 800120a:	603b      	str	r3, [r7, #0]
  return(result);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d003      	beq.n	800121a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8001212:	f06f 0305 	mvn.w	r3, #5
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	e00c      	b.n	8001234 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800121a:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <osKernelInitialize+0x60>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d105      	bne.n	800122e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8001222:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <osKernelInitialize+0x60>)
 8001224:	2201      	movs	r2, #1
 8001226:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001228:	2300      	movs	r3, #0
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	e002      	b.n	8001234 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800122e:	f04f 33ff 	mov.w	r3, #4294967295
 8001232:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001234:	68fb      	ldr	r3, [r7, #12]
}
 8001236:	4618      	mov	r0, r3
 8001238:	3714      	adds	r7, #20
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr
 8001240:	2000003c 	.word	0x2000003c

08001244 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800124a:	f3ef 8305 	mrs	r3, IPSR
 800124e:	60bb      	str	r3, [r7, #8]
  return(result);
 8001250:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001252:	2b00      	cmp	r3, #0
 8001254:	d10f      	bne.n	8001276 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001256:	f3ef 8310 	mrs	r3, PRIMASK
 800125a:	607b      	str	r3, [r7, #4]
  return(result);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d109      	bne.n	8001276 <osKernelStart+0x32>
 8001262:	4b11      	ldr	r3, [pc, #68]	@ (80012a8 <osKernelStart+0x64>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b02      	cmp	r3, #2
 8001268:	d109      	bne.n	800127e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800126a:	f3ef 8311 	mrs	r3, BASEPRI
 800126e:	603b      	str	r3, [r7, #0]
  return(result);
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <osKernelStart+0x3a>
    stat = osErrorISR;
 8001276:	f06f 0305 	mvn.w	r3, #5
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	e00e      	b.n	800129c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800127e:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <osKernelStart+0x64>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d107      	bne.n	8001296 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8001286:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <osKernelStart+0x64>)
 8001288:	2202      	movs	r2, #2
 800128a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800128c:	f001 f890 	bl	80023b0 <vTaskStartScheduler>
      stat = osOK;
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	e002      	b.n	800129c <osKernelStart+0x58>
    } else {
      stat = osError;
 8001296:	f04f 33ff 	mov.w	r3, #4294967295
 800129a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800129c:	68fb      	ldr	r3, [r7, #12]
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	2000003c 	.word	0x2000003c

080012ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b092      	sub	sp, #72	@ 0x48
 80012b0:	af04      	add	r7, sp, #16
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80012bc:	f3ef 8305 	mrs	r3, IPSR
 80012c0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80012c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f040 8094 	bne.w	80013f2 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012ca:	f3ef 8310 	mrs	r3, PRIMASK
 80012ce:	623b      	str	r3, [r7, #32]
  return(result);
 80012d0:	6a3b      	ldr	r3, [r7, #32]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	f040 808d 	bne.w	80013f2 <osThreadNew+0x146>
 80012d8:	4b48      	ldr	r3, [pc, #288]	@ (80013fc <osThreadNew+0x150>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d106      	bne.n	80012ee <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80012e0:	f3ef 8311 	mrs	r3, BASEPRI
 80012e4:	61fb      	str	r3, [r7, #28]
  return(result);
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	f040 8082 	bne.w	80013f2 <osThreadNew+0x146>
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d07e      	beq.n	80013f2 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80012f4:	2380      	movs	r3, #128	@ 0x80
 80012f6:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80012f8:	2318      	movs	r3, #24
 80012fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 80012fc:	2300      	movs	r3, #0
 80012fe:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8001300:	f107 031b 	add.w	r3, r7, #27
 8001304:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 8001306:	f04f 33ff 	mov.w	r3, #4294967295
 800130a:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d045      	beq.n	800139e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d002      	beq.n	8001320 <osThreadNew+0x74>
        name = attr->name;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	699b      	ldr	r3, [r3, #24]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d002      	beq.n	800132e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800132e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001330:	2b00      	cmp	r3, #0
 8001332:	d008      	beq.n	8001346 <osThreadNew+0x9a>
 8001334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001336:	2b38      	cmp	r3, #56	@ 0x38
 8001338:	d805      	bhi.n	8001346 <osThreadNew+0x9a>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <osThreadNew+0x9e>
        return (NULL);
 8001346:	2300      	movs	r3, #0
 8001348:	e054      	b.n	80013f4 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	695b      	ldr	r3, [r3, #20]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d003      	beq.n	800135a <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	695b      	ldr	r3, [r3, #20]
 8001356:	089b      	lsrs	r3, r3, #2
 8001358:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d00e      	beq.n	8001380 <osThreadNew+0xd4>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	2b5b      	cmp	r3, #91	@ 0x5b
 8001368:	d90a      	bls.n	8001380 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800136e:	2b00      	cmp	r3, #0
 8001370:	d006      	beq.n	8001380 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d002      	beq.n	8001380 <osThreadNew+0xd4>
        mem = 1;
 800137a:	2301      	movs	r3, #1
 800137c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800137e:	e010      	b.n	80013a2 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d10c      	bne.n	80013a2 <osThreadNew+0xf6>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d108      	bne.n	80013a2 <osThreadNew+0xf6>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d104      	bne.n	80013a2 <osThreadNew+0xf6>
          mem = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800139c:	e001      	b.n	80013a2 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 80013a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d110      	bne.n	80013ca <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80013b0:	9202      	str	r2, [sp, #8]
 80013b2:	9301      	str	r3, [sp, #4]
 80013b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013bc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80013be:	68f8      	ldr	r0, [r7, #12]
 80013c0:	f000 fe24 	bl	800200c <xTaskCreateStatic>
 80013c4:	4603      	mov	r3, r0
 80013c6:	617b      	str	r3, [r7, #20]
 80013c8:	e013      	b.n	80013f2 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80013ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d110      	bne.n	80013f2 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80013d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80013e2:	68f8      	ldr	r0, [r7, #12]
 80013e4:	f000 fe71 	bl	80020ca <xTaskCreate>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d001      	beq.n	80013f2 <osThreadNew+0x146>
          hTask = NULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80013f2:	697b      	ldr	r3, [r7, #20]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3738      	adds	r7, #56	@ 0x38
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	2000003c 	.word	0x2000003c

08001400 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001408:	f3ef 8305 	mrs	r3, IPSR
 800140c:	613b      	str	r3, [r7, #16]
  return(result);
 800140e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10f      	bne.n	8001434 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001414:	f3ef 8310 	mrs	r3, PRIMASK
 8001418:	60fb      	str	r3, [r7, #12]
  return(result);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d109      	bne.n	8001434 <osDelay+0x34>
 8001420:	4b0d      	ldr	r3, [pc, #52]	@ (8001458 <osDelay+0x58>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b02      	cmp	r3, #2
 8001426:	d109      	bne.n	800143c <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001428:	f3ef 8311 	mrs	r3, BASEPRI
 800142c:	60bb      	str	r3, [r7, #8]
  return(result);
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d003      	beq.n	800143c <osDelay+0x3c>
    stat = osErrorISR;
 8001434:	f06f 0305 	mvn.w	r3, #5
 8001438:	617b      	str	r3, [r7, #20]
 800143a:	e007      	b.n	800144c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d002      	beq.n	800144c <osDelay+0x4c>
      vTaskDelay(ticks);
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f000 ff7c 	bl	8002344 <vTaskDelay>
    }
  }

  return (stat);
 800144c:	697b      	ldr	r3, [r7, #20]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000003c 	.word	0x2000003c

0800145c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4a06      	ldr	r2, [pc, #24]	@ (8001484 <vApplicationGetIdleTaskMemory+0x28>)
 800146c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	4a05      	ldr	r2, [pc, #20]	@ (8001488 <vApplicationGetIdleTaskMemory+0x2c>)
 8001472:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2280      	movs	r2, #128	@ 0x80
 8001478:	601a      	str	r2, [r3, #0]
}
 800147a:	bf00      	nop
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr
 8001484:	20000040 	.word	0x20000040
 8001488:	2000009c 	.word	0x2000009c

0800148c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4a07      	ldr	r2, [pc, #28]	@ (80014b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800149c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	4a06      	ldr	r2, [pc, #24]	@ (80014bc <vApplicationGetTimerTaskMemory+0x30>)
 80014a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014aa:	601a      	str	r2, [r3, #0]
}
 80014ac:	bf00      	nop
 80014ae:	3714      	adds	r7, #20
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bc80      	pop	{r7}
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	2000029c 	.word	0x2000029c
 80014bc:	200002f8 	.word	0x200002f8

080014c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f103 0208 	add.w	r2, r3, #8
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f04f 32ff 	mov.w	r2, #4294967295
 80014d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f103 0208 	add.w	r2, r3, #8
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f103 0208 	add.w	r2, r3, #8
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bc80      	pop	{r7}
 80014fc:	4770      	bx	lr

080014fe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80014fe:	b480      	push	{r7}
 8001500:	b083      	sub	sp, #12
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr

08001516 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001516:	b480      	push	{r7}
 8001518:	b085      	sub	sp, #20
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
 800151e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	68fa      	ldr	r2, [r7, #12]
 800152a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	689a      	ldr	r2, [r3, #8]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	683a      	ldr	r2, [r7, #0]
 8001540:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	1c5a      	adds	r2, r3, #1
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	601a      	str	r2, [r3, #0]
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800155c:	b480      	push	{r7}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001572:	d103      	bne.n	800157c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	e00c      	b.n	8001596 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3308      	adds	r3, #8
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	e002      	b.n	800158a <vListInsert+0x2e>
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	60fb      	str	r3, [r7, #12]
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	429a      	cmp	r2, r3
 8001594:	d2f6      	bcs.n	8001584 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	683a      	ldr	r2, [r7, #0]
 80015b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	1c5a      	adds	r2, r3, #1
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	601a      	str	r2, [r3, #0]
}
 80015c2:	bf00      	nop
 80015c4:	3714      	adds	r7, #20
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr

080015cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	691b      	ldr	r3, [r3, #16]
 80015d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	6892      	ldr	r2, [r2, #8]
 80015e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	6852      	ldr	r2, [r2, #4]
 80015ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d103      	bne.n	8001600 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689a      	ldr	r2, [r3, #8]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	1e5a      	subs	r2, r3, #1
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3714      	adds	r7, #20
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr
	...

08001620 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d10b      	bne.n	800164c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001638:	f383 8811 	msr	BASEPRI, r3
 800163c:	f3bf 8f6f 	isb	sy
 8001640:	f3bf 8f4f 	dsb	sy
 8001644:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001646:	bf00      	nop
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800164c:	f001 fff6 	bl	800363c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001658:	68f9      	ldr	r1, [r7, #12]
 800165a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800165c:	fb01 f303 	mul.w	r3, r1, r3
 8001660:	441a      	add	r2, r3
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2200      	movs	r2, #0
 800166a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800167c:	3b01      	subs	r3, #1
 800167e:	68f9      	ldr	r1, [r7, #12]
 8001680:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001682:	fb01 f303 	mul.w	r3, r1, r3
 8001686:	441a      	add	r2, r3
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	22ff      	movs	r2, #255	@ 0xff
 8001690:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	22ff      	movs	r2, #255	@ 0xff
 8001698:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d114      	bne.n	80016cc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d01a      	beq.n	80016e0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	3310      	adds	r3, #16
 80016ae:	4618      	mov	r0, r3
 80016b0:	f001 f910 	bl	80028d4 <xTaskRemoveFromEventList>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d012      	beq.n	80016e0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80016ba:	4b0d      	ldr	r3, [pc, #52]	@ (80016f0 <xQueueGenericReset+0xd0>)
 80016bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	f3bf 8f4f 	dsb	sy
 80016c6:	f3bf 8f6f 	isb	sy
 80016ca:	e009      	b.n	80016e0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	3310      	adds	r3, #16
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fef5 	bl	80014c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	3324      	adds	r3, #36	@ 0x24
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff fef0 	bl	80014c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80016e0:	f001 ffdc 	bl	800369c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80016e4:	2301      	movs	r3, #1
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	e000ed04 	.word	0xe000ed04

080016f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08e      	sub	sp, #56	@ 0x38
 80016f8:	af02      	add	r7, sp, #8
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
 8001700:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d10b      	bne.n	8001720 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800170c:	f383 8811 	msr	BASEPRI, r3
 8001710:	f3bf 8f6f 	isb	sy
 8001714:	f3bf 8f4f 	dsb	sy
 8001718:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800171a:	bf00      	nop
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d10b      	bne.n	800173e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800172a:	f383 8811 	msr	BASEPRI, r3
 800172e:	f3bf 8f6f 	isb	sy
 8001732:	f3bf 8f4f 	dsb	sy
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001738:	bf00      	nop
 800173a:	bf00      	nop
 800173c:	e7fd      	b.n	800173a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d002      	beq.n	800174a <xQueueGenericCreateStatic+0x56>
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <xQueueGenericCreateStatic+0x5a>
 800174a:	2301      	movs	r3, #1
 800174c:	e000      	b.n	8001750 <xQueueGenericCreateStatic+0x5c>
 800174e:	2300      	movs	r3, #0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d10b      	bne.n	800176c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8001754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001758:	f383 8811 	msr	BASEPRI, r3
 800175c:	f3bf 8f6f 	isb	sy
 8001760:	f3bf 8f4f 	dsb	sy
 8001764:	623b      	str	r3, [r7, #32]
}
 8001766:	bf00      	nop
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d102      	bne.n	8001778 <xQueueGenericCreateStatic+0x84>
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d101      	bne.n	800177c <xQueueGenericCreateStatic+0x88>
 8001778:	2301      	movs	r3, #1
 800177a:	e000      	b.n	800177e <xQueueGenericCreateStatic+0x8a>
 800177c:	2300      	movs	r3, #0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d10b      	bne.n	800179a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8001782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001786:	f383 8811 	msr	BASEPRI, r3
 800178a:	f3bf 8f6f 	isb	sy
 800178e:	f3bf 8f4f 	dsb	sy
 8001792:	61fb      	str	r3, [r7, #28]
}
 8001794:	bf00      	nop
 8001796:	bf00      	nop
 8001798:	e7fd      	b.n	8001796 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800179a:	2350      	movs	r3, #80	@ 0x50
 800179c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	2b50      	cmp	r3, #80	@ 0x50
 80017a2:	d00b      	beq.n	80017bc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80017a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017a8:	f383 8811 	msr	BASEPRI, r3
 80017ac:	f3bf 8f6f 	isb	sy
 80017b0:	f3bf 8f4f 	dsb	sy
 80017b4:	61bb      	str	r3, [r7, #24]
}
 80017b6:	bf00      	nop
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80017c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00d      	beq.n	80017e2 <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80017c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017c8:	2201      	movs	r2, #1
 80017ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80017ce:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80017d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017d4:	9300      	str	r3, [sp, #0]
 80017d6:	4613      	mov	r3, r2
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	68b9      	ldr	r1, [r7, #8]
 80017dc:	68f8      	ldr	r0, [r7, #12]
 80017de:	f000 f805 	bl	80017ec <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80017e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3730      	adds	r7, #48	@ 0x30
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
 80017f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d103      	bne.n	8001808 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	e002      	b.n	800180e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	68fa      	ldr	r2, [r7, #12]
 8001812:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800181a:	2101      	movs	r1, #1
 800181c:	69b8      	ldr	r0, [r7, #24]
 800181e:	f7ff feff 	bl	8001620 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	78fa      	ldrb	r2, [r7, #3]
 8001826:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08e      	sub	sp, #56	@ 0x38
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
 8001840:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001842:	2300      	movs	r3, #0
 8001844:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800184a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800184c:	2b00      	cmp	r3, #0
 800184e:	d10b      	bne.n	8001868 <xQueueGenericSend+0x34>
	__asm volatile
 8001850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001854:	f383 8811 	msr	BASEPRI, r3
 8001858:	f3bf 8f6f 	isb	sy
 800185c:	f3bf 8f4f 	dsb	sy
 8001860:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001862:	bf00      	nop
 8001864:	bf00      	nop
 8001866:	e7fd      	b.n	8001864 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d103      	bne.n	8001876 <xQueueGenericSend+0x42>
 800186e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <xQueueGenericSend+0x46>
 8001876:	2301      	movs	r3, #1
 8001878:	e000      	b.n	800187c <xQueueGenericSend+0x48>
 800187a:	2300      	movs	r3, #0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10b      	bne.n	8001898 <xQueueGenericSend+0x64>
	__asm volatile
 8001880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001884:	f383 8811 	msr	BASEPRI, r3
 8001888:	f3bf 8f6f 	isb	sy
 800188c:	f3bf 8f4f 	dsb	sy
 8001890:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001892:	bf00      	nop
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	2b02      	cmp	r3, #2
 800189c:	d103      	bne.n	80018a6 <xQueueGenericSend+0x72>
 800189e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d101      	bne.n	80018aa <xQueueGenericSend+0x76>
 80018a6:	2301      	movs	r3, #1
 80018a8:	e000      	b.n	80018ac <xQueueGenericSend+0x78>
 80018aa:	2300      	movs	r3, #0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d10b      	bne.n	80018c8 <xQueueGenericSend+0x94>
	__asm volatile
 80018b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018b4:	f383 8811 	msr	BASEPRI, r3
 80018b8:	f3bf 8f6f 	isb	sy
 80018bc:	f3bf 8f4f 	dsb	sy
 80018c0:	623b      	str	r3, [r7, #32]
}
 80018c2:	bf00      	nop
 80018c4:	bf00      	nop
 80018c6:	e7fd      	b.n	80018c4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80018c8:	f001 f9c8 	bl	8002c5c <xTaskGetSchedulerState>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d102      	bne.n	80018d8 <xQueueGenericSend+0xa4>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d101      	bne.n	80018dc <xQueueGenericSend+0xa8>
 80018d8:	2301      	movs	r3, #1
 80018da:	e000      	b.n	80018de <xQueueGenericSend+0xaa>
 80018dc:	2300      	movs	r3, #0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10b      	bne.n	80018fa <xQueueGenericSend+0xc6>
	__asm volatile
 80018e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018e6:	f383 8811 	msr	BASEPRI, r3
 80018ea:	f3bf 8f6f 	isb	sy
 80018ee:	f3bf 8f4f 	dsb	sy
 80018f2:	61fb      	str	r3, [r7, #28]
}
 80018f4:	bf00      	nop
 80018f6:	bf00      	nop
 80018f8:	e7fd      	b.n	80018f6 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80018fa:	f001 fe9f 	bl	800363c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80018fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001900:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001906:	429a      	cmp	r2, r3
 8001908:	d302      	bcc.n	8001910 <xQueueGenericSend+0xdc>
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	2b02      	cmp	r3, #2
 800190e:	d129      	bne.n	8001964 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001910:	683a      	ldr	r2, [r7, #0]
 8001912:	68b9      	ldr	r1, [r7, #8]
 8001914:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001916:	f000 fa0d 	bl	8001d34 <prvCopyDataToQueue>
 800191a:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800191c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800191e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001920:	2b00      	cmp	r3, #0
 8001922:	d010      	beq.n	8001946 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001926:	3324      	adds	r3, #36	@ 0x24
 8001928:	4618      	mov	r0, r3
 800192a:	f000 ffd3 	bl	80028d4 <xTaskRemoveFromEventList>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d013      	beq.n	800195c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001934:	4b3f      	ldr	r3, [pc, #252]	@ (8001a34 <xQueueGenericSend+0x200>)
 8001936:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	f3bf 8f4f 	dsb	sy
 8001940:	f3bf 8f6f 	isb	sy
 8001944:	e00a      	b.n	800195c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001948:	2b00      	cmp	r3, #0
 800194a:	d007      	beq.n	800195c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800194c:	4b39      	ldr	r3, [pc, #228]	@ (8001a34 <xQueueGenericSend+0x200>)
 800194e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	f3bf 8f4f 	dsb	sy
 8001958:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800195c:	f001 fe9e 	bl	800369c <vPortExitCritical>
				return pdPASS;
 8001960:	2301      	movs	r3, #1
 8001962:	e063      	b.n	8001a2c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d103      	bne.n	8001972 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800196a:	f001 fe97 	bl	800369c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800196e:	2300      	movs	r3, #0
 8001970:	e05c      	b.n	8001a2c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001974:	2b00      	cmp	r3, #0
 8001976:	d106      	bne.n	8001986 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	4618      	mov	r0, r3
 800197e:	f001 f80d 	bl	800299c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001982:	2301      	movs	r3, #1
 8001984:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001986:	f001 fe89 	bl	800369c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800198a:	f000 fd79 	bl	8002480 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800198e:	f001 fe55 	bl	800363c <vPortEnterCritical>
 8001992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001994:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001998:	b25b      	sxtb	r3, r3
 800199a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800199e:	d103      	bne.n	80019a8 <xQueueGenericSend+0x174>
 80019a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80019ae:	b25b      	sxtb	r3, r3
 80019b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b4:	d103      	bne.n	80019be <xQueueGenericSend+0x18a>
 80019b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80019be:	f001 fe6d 	bl	800369c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80019c2:	1d3a      	adds	r2, r7, #4
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	4611      	mov	r1, r2
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 fffc 	bl	80029c8 <xTaskCheckForTimeOut>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d124      	bne.n	8001a20 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80019d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80019d8:	f000 faa4 	bl	8001f24 <prvIsQueueFull>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d018      	beq.n	8001a14 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80019e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019e4:	3310      	adds	r3, #16
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	4611      	mov	r1, r2
 80019ea:	4618      	mov	r0, r3
 80019ec:	f000 ff20 	bl	8002830 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80019f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80019f2:	f000 fa2f 	bl	8001e54 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80019f6:	f000 fd51 	bl	800249c <xTaskResumeAll>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f47f af7c 	bne.w	80018fa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001a02:	4b0c      	ldr	r3, [pc, #48]	@ (8001a34 <xQueueGenericSend+0x200>)
 8001a04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	f3bf 8f4f 	dsb	sy
 8001a0e:	f3bf 8f6f 	isb	sy
 8001a12:	e772      	b.n	80018fa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001a14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001a16:	f000 fa1d 	bl	8001e54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001a1a:	f000 fd3f 	bl	800249c <xTaskResumeAll>
 8001a1e:	e76c      	b.n	80018fa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001a20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001a22:	f000 fa17 	bl	8001e54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001a26:	f000 fd39 	bl	800249c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001a2a:	2300      	movs	r3, #0
		}
	}
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3738      	adds	r7, #56	@ 0x38
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	e000ed04 	.word	0xe000ed04

08001a38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08e      	sub	sp, #56	@ 0x38
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
 8001a44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d10b      	bne.n	8001a68 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8001a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a54:	f383 8811 	msr	BASEPRI, r3
 8001a58:	f3bf 8f6f 	isb	sy
 8001a5c:	f3bf 8f4f 	dsb	sy
 8001a60:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001a62:	bf00      	nop
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d103      	bne.n	8001a76 <xQueueGenericSendFromISR+0x3e>
 8001a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <xQueueGenericSendFromISR+0x42>
 8001a76:	2301      	movs	r3, #1
 8001a78:	e000      	b.n	8001a7c <xQueueGenericSendFromISR+0x44>
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d10b      	bne.n	8001a98 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8001a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a84:	f383 8811 	msr	BASEPRI, r3
 8001a88:	f3bf 8f6f 	isb	sy
 8001a8c:	f3bf 8f4f 	dsb	sy
 8001a90:	623b      	str	r3, [r7, #32]
}
 8001a92:	bf00      	nop
 8001a94:	bf00      	nop
 8001a96:	e7fd      	b.n	8001a94 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d103      	bne.n	8001aa6 <xQueueGenericSendFromISR+0x6e>
 8001a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d101      	bne.n	8001aaa <xQueueGenericSendFromISR+0x72>
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e000      	b.n	8001aac <xQueueGenericSendFromISR+0x74>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10b      	bne.n	8001ac8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8001ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ab4:	f383 8811 	msr	BASEPRI, r3
 8001ab8:	f3bf 8f6f 	isb	sy
 8001abc:	f3bf 8f4f 	dsb	sy
 8001ac0:	61fb      	str	r3, [r7, #28]
}
 8001ac2:	bf00      	nop
 8001ac4:	bf00      	nop
 8001ac6:	e7fd      	b.n	8001ac4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001ac8:	f001 fe7a 	bl	80037c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001acc:	f3ef 8211 	mrs	r2, BASEPRI
 8001ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ad4:	f383 8811 	msr	BASEPRI, r3
 8001ad8:	f3bf 8f6f 	isb	sy
 8001adc:	f3bf 8f4f 	dsb	sy
 8001ae0:	61ba      	str	r2, [r7, #24]
 8001ae2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001ae4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d302      	bcc.n	8001afa <xQueueGenericSendFromISR+0xc2>
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d12c      	bne.n	8001b54 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001afc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001b00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	68b9      	ldr	r1, [r7, #8]
 8001b08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001b0a:	f000 f913 	bl	8001d34 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001b0e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8001b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b16:	d112      	bne.n	8001b3e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d016      	beq.n	8001b4e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b22:	3324      	adds	r3, #36	@ 0x24
 8001b24:	4618      	mov	r0, r3
 8001b26:	f000 fed5 	bl	80028d4 <xTaskRemoveFromEventList>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d00e      	beq.n	8001b4e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00b      	beq.n	8001b4e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	e007      	b.n	8001b4e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001b3e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001b42:	3301      	adds	r3, #1
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	b25a      	sxtb	r2, r3
 8001b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8001b52:	e001      	b.n	8001b58 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001b54:	2300      	movs	r3, #0
 8001b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b5a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001b62:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3738      	adds	r7, #56	@ 0x38
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08c      	sub	sp, #48	@ 0x30
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d10b      	bne.n	8001ba2 <xQueueReceive+0x32>
	__asm volatile
 8001b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b8e:	f383 8811 	msr	BASEPRI, r3
 8001b92:	f3bf 8f6f 	isb	sy
 8001b96:	f3bf 8f4f 	dsb	sy
 8001b9a:	623b      	str	r3, [r7, #32]
}
 8001b9c:	bf00      	nop
 8001b9e:	bf00      	nop
 8001ba0:	e7fd      	b.n	8001b9e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d103      	bne.n	8001bb0 <xQueueReceive+0x40>
 8001ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <xQueueReceive+0x44>
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e000      	b.n	8001bb6 <xQueueReceive+0x46>
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10b      	bne.n	8001bd2 <xQueueReceive+0x62>
	__asm volatile
 8001bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bbe:	f383 8811 	msr	BASEPRI, r3
 8001bc2:	f3bf 8f6f 	isb	sy
 8001bc6:	f3bf 8f4f 	dsb	sy
 8001bca:	61fb      	str	r3, [r7, #28]
}
 8001bcc:	bf00      	nop
 8001bce:	bf00      	nop
 8001bd0:	e7fd      	b.n	8001bce <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001bd2:	f001 f843 	bl	8002c5c <xTaskGetSchedulerState>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d102      	bne.n	8001be2 <xQueueReceive+0x72>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <xQueueReceive+0x76>
 8001be2:	2301      	movs	r3, #1
 8001be4:	e000      	b.n	8001be8 <xQueueReceive+0x78>
 8001be6:	2300      	movs	r3, #0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d10b      	bne.n	8001c04 <xQueueReceive+0x94>
	__asm volatile
 8001bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bf0:	f383 8811 	msr	BASEPRI, r3
 8001bf4:	f3bf 8f6f 	isb	sy
 8001bf8:	f3bf 8f4f 	dsb	sy
 8001bfc:	61bb      	str	r3, [r7, #24]
}
 8001bfe:	bf00      	nop
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001c04:	f001 fd1a 	bl	800363c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d01f      	beq.n	8001c54 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001c14:	68b9      	ldr	r1, [r7, #8]
 8001c16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001c18:	f000 f8f6 	bl	8001e08 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1e:	1e5a      	subs	r2, r3, #1
 8001c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c22:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c26:	691b      	ldr	r3, [r3, #16]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d00f      	beq.n	8001c4c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c2e:	3310      	adds	r3, #16
 8001c30:	4618      	mov	r0, r3
 8001c32:	f000 fe4f 	bl	80028d4 <xTaskRemoveFromEventList>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d007      	beq.n	8001c4c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001c3c:	4b3c      	ldr	r3, [pc, #240]	@ (8001d30 <xQueueReceive+0x1c0>)
 8001c3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	f3bf 8f4f 	dsb	sy
 8001c48:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001c4c:	f001 fd26 	bl	800369c <vPortExitCritical>
				return pdPASS;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e069      	b.n	8001d28 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d103      	bne.n	8001c62 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001c5a:	f001 fd1f 	bl	800369c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	e062      	b.n	8001d28 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d106      	bne.n	8001c76 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f000 fe95 	bl	800299c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001c72:	2301      	movs	r3, #1
 8001c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001c76:	f001 fd11 	bl	800369c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001c7a:	f000 fc01 	bl	8002480 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001c7e:	f001 fcdd 	bl	800363c <vPortEnterCritical>
 8001c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001c88:	b25b      	sxtb	r3, r3
 8001c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c8e:	d103      	bne.n	8001c98 <xQueueReceive+0x128>
 8001c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001c9e:	b25b      	sxtb	r3, r3
 8001ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca4:	d103      	bne.n	8001cae <xQueueReceive+0x13e>
 8001ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001cae:	f001 fcf5 	bl	800369c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001cb2:	1d3a      	adds	r2, r7, #4
 8001cb4:	f107 0310 	add.w	r3, r7, #16
 8001cb8:	4611      	mov	r1, r2
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 fe84 	bl	80029c8 <xTaskCheckForTimeOut>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d123      	bne.n	8001d0e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001cc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001cc8:	f000 f916 	bl	8001ef8 <prvIsQueueEmpty>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d017      	beq.n	8001d02 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cd4:	3324      	adds	r3, #36	@ 0x24
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	4611      	mov	r1, r2
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 fda8 	bl	8002830 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001ce0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ce2:	f000 f8b7 	bl	8001e54 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001ce6:	f000 fbd9 	bl	800249c <xTaskResumeAll>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d189      	bne.n	8001c04 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d30 <xQueueReceive+0x1c0>)
 8001cf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	f3bf 8f4f 	dsb	sy
 8001cfc:	f3bf 8f6f 	isb	sy
 8001d00:	e780      	b.n	8001c04 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8001d02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001d04:	f000 f8a6 	bl	8001e54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001d08:	f000 fbc8 	bl	800249c <xTaskResumeAll>
 8001d0c:	e77a      	b.n	8001c04 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001d0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001d10:	f000 f8a0 	bl	8001e54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001d14:	f000 fbc2 	bl	800249c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001d1a:	f000 f8ed 	bl	8001ef8 <prvIsQueueEmpty>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	f43f af6f 	beq.w	8001c04 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001d26:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3730      	adds	r7, #48	@ 0x30
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	e000ed04 	.word	0xe000ed04

08001d34 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d48:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10d      	bne.n	8001d6e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d14d      	bne.n	8001df6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f000 ff9a 	bl	8002c98 <xTaskPriorityDisinherit>
 8001d64:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	e043      	b.n	8001df6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d119      	bne.n	8001da8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	6898      	ldr	r0, [r3, #8]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	68b9      	ldr	r1, [r7, #8]
 8001d80:	f001 ff68 	bl	8003c54 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	689a      	ldr	r2, [r3, #8]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8c:	441a      	add	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	689a      	ldr	r2, [r3, #8]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d32b      	bcc.n	8001df6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	e026      	b.n	8001df6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	68d8      	ldr	r0, [r3, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	461a      	mov	r2, r3
 8001db2:	68b9      	ldr	r1, [r7, #8]
 8001db4:	f001 ff4e 	bl	8003c54 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	68da      	ldr	r2, [r3, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc0:	425b      	negs	r3, r3
 8001dc2:	441a      	add	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	68da      	ldr	r2, [r3, #12]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d207      	bcs.n	8001de4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	685a      	ldr	r2, [r3, #4]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ddc:	425b      	negs	r3, r3
 8001dde:	441a      	add	r2, r3
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d105      	bne.n	8001df6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d002      	beq.n	8001df6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	3b01      	subs	r3, #1
 8001df4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8001dfe:	697b      	ldr	r3, [r7, #20]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d018      	beq.n	8001e4c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e22:	441a      	add	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	68da      	ldr	r2, [r3, #12]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d303      	bcc.n	8001e3c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	68d9      	ldr	r1, [r3, #12]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e44:	461a      	mov	r2, r3
 8001e46:	6838      	ldr	r0, [r7, #0]
 8001e48:	f001 ff04 	bl	8003c54 <memcpy>
	}
}
 8001e4c:	bf00      	nop
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001e5c:	f001 fbee 	bl	800363c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001e66:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001e68:	e011      	b.n	8001e8e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d012      	beq.n	8001e98 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	3324      	adds	r3, #36	@ 0x24
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 fd2c 	bl	80028d4 <xTaskRemoveFromEventList>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001e82:	f000 fe05 	bl	8002a90 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001e86:	7bfb      	ldrb	r3, [r7, #15]
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	dce9      	bgt.n	8001e6a <prvUnlockQueue+0x16>
 8001e96:	e000      	b.n	8001e9a <prvUnlockQueue+0x46>
					break;
 8001e98:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	22ff      	movs	r2, #255	@ 0xff
 8001e9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8001ea2:	f001 fbfb 	bl	800369c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001ea6:	f001 fbc9 	bl	800363c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001eb0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001eb2:	e011      	b.n	8001ed8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	691b      	ldr	r3, [r3, #16]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d012      	beq.n	8001ee2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3310      	adds	r3, #16
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f000 fd07 	bl	80028d4 <xTaskRemoveFromEventList>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001ecc:	f000 fde0 	bl	8002a90 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001ed0:	7bbb      	ldrb	r3, [r7, #14]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001ed8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	dce9      	bgt.n	8001eb4 <prvUnlockQueue+0x60>
 8001ee0:	e000      	b.n	8001ee4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001ee2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	22ff      	movs	r2, #255	@ 0xff
 8001ee8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8001eec:	f001 fbd6 	bl	800369c <vPortExitCritical>
}
 8001ef0:	bf00      	nop
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001f00:	f001 fb9c 	bl	800363c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d102      	bne.n	8001f12 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	e001      	b.n	8001f16 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001f16:	f001 fbc1 	bl	800369c <vPortExitCritical>

	return xReturn;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001f2c:	f001 fb86 	bl	800363c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d102      	bne.n	8001f42 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	e001      	b.n	8001f46 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001f46:	f001 fba9 	bl	800369c <vPortExitCritical>

	return xReturn;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3710      	adds	r7, #16
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	e014      	b.n	8001f8e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001f64:	4a0e      	ldr	r2, [pc, #56]	@ (8001fa0 <vQueueAddToRegistry+0x4c>)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10b      	bne.n	8001f88 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001f70:	490b      	ldr	r1, [pc, #44]	@ (8001fa0 <vQueueAddToRegistry+0x4c>)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001f7a:	4a09      	ldr	r2, [pc, #36]	@ (8001fa0 <vQueueAddToRegistry+0x4c>)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	00db      	lsls	r3, r3, #3
 8001f80:	4413      	add	r3, r2
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8001f86:	e006      	b.n	8001f96 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2b07      	cmp	r3, #7
 8001f92:	d9e7      	bls.n	8001f64 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001f94:	bf00      	nop
 8001f96:	bf00      	nop
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	200006f8 	.word	0x200006f8

08001fa4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001fb4:	f001 fb42 	bl	800363c <vPortEnterCritical>
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001fbe:	b25b      	sxtb	r3, r3
 8001fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc4:	d103      	bne.n	8001fce <vQueueWaitForMessageRestricted+0x2a>
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001fd4:	b25b      	sxtb	r3, r3
 8001fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fda:	d103      	bne.n	8001fe4 <vQueueWaitForMessageRestricted+0x40>
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001fe4:	f001 fb5a 	bl	800369c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d106      	bne.n	8001ffe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	3324      	adds	r3, #36	@ 0x24
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	68b9      	ldr	r1, [r7, #8]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f000 fc3f 	bl	800287c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8001ffe:	6978      	ldr	r0, [r7, #20]
 8002000:	f7ff ff28 	bl	8001e54 <prvUnlockQueue>
	}
 8002004:	bf00      	nop
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800200c:	b580      	push	{r7, lr}
 800200e:	b08e      	sub	sp, #56	@ 0x38
 8002010:	af04      	add	r7, sp, #16
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
 8002018:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800201a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800201c:	2b00      	cmp	r3, #0
 800201e:	d10b      	bne.n	8002038 <xTaskCreateStatic+0x2c>
	__asm volatile
 8002020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002024:	f383 8811 	msr	BASEPRI, r3
 8002028:	f3bf 8f6f 	isb	sy
 800202c:	f3bf 8f4f 	dsb	sy
 8002030:	623b      	str	r3, [r7, #32]
}
 8002032:	bf00      	nop
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800203a:	2b00      	cmp	r3, #0
 800203c:	d10b      	bne.n	8002056 <xTaskCreateStatic+0x4a>
	__asm volatile
 800203e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002042:	f383 8811 	msr	BASEPRI, r3
 8002046:	f3bf 8f6f 	isb	sy
 800204a:	f3bf 8f4f 	dsb	sy
 800204e:	61fb      	str	r3, [r7, #28]
}
 8002050:	bf00      	nop
 8002052:	bf00      	nop
 8002054:	e7fd      	b.n	8002052 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002056:	235c      	movs	r3, #92	@ 0x5c
 8002058:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	2b5c      	cmp	r3, #92	@ 0x5c
 800205e:	d00b      	beq.n	8002078 <xTaskCreateStatic+0x6c>
	__asm volatile
 8002060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002064:	f383 8811 	msr	BASEPRI, r3
 8002068:	f3bf 8f6f 	isb	sy
 800206c:	f3bf 8f4f 	dsb	sy
 8002070:	61bb      	str	r3, [r7, #24]
}
 8002072:	bf00      	nop
 8002074:	bf00      	nop
 8002076:	e7fd      	b.n	8002074 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800207a:	2b00      	cmp	r3, #0
 800207c:	d01e      	beq.n	80020bc <xTaskCreateStatic+0xb0>
 800207e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002080:	2b00      	cmp	r3, #0
 8002082:	d01b      	beq.n	80020bc <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002086:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800208c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800208e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002090:	2202      	movs	r2, #2
 8002092:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002096:	2300      	movs	r3, #0
 8002098:	9303      	str	r3, [sp, #12]
 800209a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209c:	9302      	str	r3, [sp, #8]
 800209e:	f107 0314 	add.w	r3, r7, #20
 80020a2:	9301      	str	r3, [sp, #4]
 80020a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020a6:	9300      	str	r3, [sp, #0]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	68b9      	ldr	r1, [r7, #8]
 80020ae:	68f8      	ldr	r0, [r7, #12]
 80020b0:	f000 f850 	bl	8002154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80020b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80020b6:	f000 f8d5 	bl	8002264 <prvAddNewTaskToReadyList>
 80020ba:	e001      	b.n	80020c0 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80020c0:	697b      	ldr	r3, [r7, #20]
	}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3728      	adds	r7, #40	@ 0x28
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b08c      	sub	sp, #48	@ 0x30
 80020ce:	af04      	add	r7, sp, #16
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	603b      	str	r3, [r7, #0]
 80020d6:	4613      	mov	r3, r2
 80020d8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	4618      	mov	r0, r3
 80020e0:	f001 fbae 	bl	8003840 <pvPortMalloc>
 80020e4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00e      	beq.n	800210a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80020ec:	205c      	movs	r0, #92	@ 0x5c
 80020ee:	f001 fba7 	bl	8003840 <pvPortMalloc>
 80020f2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8002100:	e005      	b.n	800210e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002102:	6978      	ldr	r0, [r7, #20]
 8002104:	f001 fc64 	bl	80039d0 <vPortFree>
 8002108:	e001      	b.n	800210e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800210a:	2300      	movs	r3, #0
 800210c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d017      	beq.n	8002144 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	2200      	movs	r2, #0
 8002118:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800211c:	88fa      	ldrh	r2, [r7, #6]
 800211e:	2300      	movs	r3, #0
 8002120:	9303      	str	r3, [sp, #12]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	9302      	str	r3, [sp, #8]
 8002126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002128:	9301      	str	r3, [sp, #4]
 800212a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800212c:	9300      	str	r3, [sp, #0]
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	68b9      	ldr	r1, [r7, #8]
 8002132:	68f8      	ldr	r0, [r7, #12]
 8002134:	f000 f80e 	bl	8002154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002138:	69f8      	ldr	r0, [r7, #28]
 800213a:	f000 f893 	bl	8002264 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800213e:	2301      	movs	r3, #1
 8002140:	61bb      	str	r3, [r7, #24]
 8002142:	e002      	b.n	800214a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002144:	f04f 33ff 	mov.w	r3, #4294967295
 8002148:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800214a:	69bb      	ldr	r3, [r7, #24]
	}
 800214c:	4618      	mov	r0, r3
 800214e:	3720      	adds	r7, #32
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
 8002160:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002164:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	461a      	mov	r2, r3
 800216c:	21a5      	movs	r1, #165	@ 0xa5
 800216e:	f001 fd45 	bl	8003bfc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002174:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800217c:	3b01      	subs	r3, #1
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	f023 0307 	bic.w	r3, r3, #7
 800218a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00b      	beq.n	80021ae <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800219a:	f383 8811 	msr	BASEPRI, r3
 800219e:	f3bf 8f6f 	isb	sy
 80021a2:	f3bf 8f4f 	dsb	sy
 80021a6:	617b      	str	r3, [r7, #20]
}
 80021a8:	bf00      	nop
 80021aa:	bf00      	nop
 80021ac:	e7fd      	b.n	80021aa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80021ae:	2300      	movs	r3, #0
 80021b0:	61fb      	str	r3, [r7, #28]
 80021b2:	e012      	b.n	80021da <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80021b4:	68ba      	ldr	r2, [r7, #8]
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	4413      	add	r3, r2
 80021ba:	7819      	ldrb	r1, [r3, #0]
 80021bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	4413      	add	r3, r2
 80021c2:	3334      	adds	r3, #52	@ 0x34
 80021c4:	460a      	mov	r2, r1
 80021c6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80021c8:	68ba      	ldr	r2, [r7, #8]
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	4413      	add	r3, r2
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d006      	beq.n	80021e2 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	3301      	adds	r3, #1
 80021d8:	61fb      	str	r3, [r7, #28]
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	2b0f      	cmp	r3, #15
 80021de:	d9e9      	bls.n	80021b4 <prvInitialiseNewTask+0x60>
 80021e0:	e000      	b.n	80021e4 <prvInitialiseNewTask+0x90>
		{
			break;
 80021e2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80021e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021e6:	2200      	movs	r2, #0
 80021e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80021ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ee:	2b37      	cmp	r3, #55	@ 0x37
 80021f0:	d901      	bls.n	80021f6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80021f2:	2337      	movs	r3, #55	@ 0x37
 80021f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80021f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80021fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002200:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002204:	2200      	movs	r2, #0
 8002206:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800220a:	3304      	adds	r3, #4
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff f976 	bl	80014fe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002214:	3318      	adds	r3, #24
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff f971 	bl	80014fe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800221c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800221e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002220:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002224:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800222a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800222c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800222e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002230:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002234:	2200      	movs	r2, #0
 8002236:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800223a:	2200      	movs	r2, #0
 800223c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	68f9      	ldr	r1, [r7, #12]
 8002244:	69b8      	ldr	r0, [r7, #24]
 8002246:	f001 f90b 	bl	8003460 <pxPortInitialiseStack>
 800224a:	4602      	mov	r2, r0
 800224c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800224e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002252:	2b00      	cmp	r3, #0
 8002254:	d002      	beq.n	800225c <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002258:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800225a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800225c:	bf00      	nop
 800225e:	3720      	adds	r7, #32
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800226c:	f001 f9e6 	bl	800363c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002270:	4b2d      	ldr	r3, [pc, #180]	@ (8002328 <prvAddNewTaskToReadyList+0xc4>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	3301      	adds	r3, #1
 8002276:	4a2c      	ldr	r2, [pc, #176]	@ (8002328 <prvAddNewTaskToReadyList+0xc4>)
 8002278:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800227a:	4b2c      	ldr	r3, [pc, #176]	@ (800232c <prvAddNewTaskToReadyList+0xc8>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d109      	bne.n	8002296 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002282:	4a2a      	ldr	r2, [pc, #168]	@ (800232c <prvAddNewTaskToReadyList+0xc8>)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002288:	4b27      	ldr	r3, [pc, #156]	@ (8002328 <prvAddNewTaskToReadyList+0xc4>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d110      	bne.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002290:	f000 fc22 	bl	8002ad8 <prvInitialiseTaskLists>
 8002294:	e00d      	b.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002296:	4b26      	ldr	r3, [pc, #152]	@ (8002330 <prvAddNewTaskToReadyList+0xcc>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d109      	bne.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800229e:	4b23      	ldr	r3, [pc, #140]	@ (800232c <prvAddNewTaskToReadyList+0xc8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d802      	bhi.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80022ac:	4a1f      	ldr	r2, [pc, #124]	@ (800232c <prvAddNewTaskToReadyList+0xc8>)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80022b2:	4b20      	ldr	r3, [pc, #128]	@ (8002334 <prvAddNewTaskToReadyList+0xd0>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	3301      	adds	r3, #1
 80022b8:	4a1e      	ldr	r2, [pc, #120]	@ (8002334 <prvAddNewTaskToReadyList+0xd0>)
 80022ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80022bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002334 <prvAddNewTaskToReadyList+0xd0>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002338 <prvAddNewTaskToReadyList+0xd4>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d903      	bls.n	80022d8 <prvAddNewTaskToReadyList+0x74>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d4:	4a18      	ldr	r2, [pc, #96]	@ (8002338 <prvAddNewTaskToReadyList+0xd4>)
 80022d6:	6013      	str	r3, [r2, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022dc:	4613      	mov	r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	4413      	add	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	4a15      	ldr	r2, [pc, #84]	@ (800233c <prvAddNewTaskToReadyList+0xd8>)
 80022e6:	441a      	add	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3304      	adds	r3, #4
 80022ec:	4619      	mov	r1, r3
 80022ee:	4610      	mov	r0, r2
 80022f0:	f7ff f911 	bl	8001516 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80022f4:	f001 f9d2 	bl	800369c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80022f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002330 <prvAddNewTaskToReadyList+0xcc>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00e      	beq.n	800231e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002300:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <prvAddNewTaskToReadyList+0xc8>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800230a:	429a      	cmp	r2, r3
 800230c:	d207      	bcs.n	800231e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800230e:	4b0c      	ldr	r3, [pc, #48]	@ (8002340 <prvAddNewTaskToReadyList+0xdc>)
 8002310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	f3bf 8f4f 	dsb	sy
 800231a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800231e:	bf00      	nop
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20000c0c 	.word	0x20000c0c
 800232c:	20000738 	.word	0x20000738
 8002330:	20000c18 	.word	0x20000c18
 8002334:	20000c28 	.word	0x20000c28
 8002338:	20000c14 	.word	0x20000c14
 800233c:	2000073c 	.word	0x2000073c
 8002340:	e000ed04 	.word	0xe000ed04

08002344 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800234c:	2300      	movs	r3, #0
 800234e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d018      	beq.n	8002388 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002356:	4b14      	ldr	r3, [pc, #80]	@ (80023a8 <vTaskDelay+0x64>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00b      	beq.n	8002376 <vTaskDelay+0x32>
	__asm volatile
 800235e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002362:	f383 8811 	msr	BASEPRI, r3
 8002366:	f3bf 8f6f 	isb	sy
 800236a:	f3bf 8f4f 	dsb	sy
 800236e:	60bb      	str	r3, [r7, #8]
}
 8002370:	bf00      	nop
 8002372:	bf00      	nop
 8002374:	e7fd      	b.n	8002372 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002376:	f000 f883 	bl	8002480 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800237a:	2100      	movs	r1, #0
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f000 fcfb 	bl	8002d78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002382:	f000 f88b 	bl	800249c <xTaskResumeAll>
 8002386:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d107      	bne.n	800239e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800238e:	4b07      	ldr	r3, [pc, #28]	@ (80023ac <vTaskDelay+0x68>)
 8002390:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	f3bf 8f4f 	dsb	sy
 800239a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000c34 	.word	0x20000c34
 80023ac:	e000ed04 	.word	0xe000ed04

080023b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08a      	sub	sp, #40	@ 0x28
 80023b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80023be:	463a      	mov	r2, r7
 80023c0:	1d39      	adds	r1, r7, #4
 80023c2:	f107 0308 	add.w	r3, r7, #8
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff f848 	bl	800145c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80023cc:	6839      	ldr	r1, [r7, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68ba      	ldr	r2, [r7, #8]
 80023d2:	9202      	str	r2, [sp, #8]
 80023d4:	9301      	str	r3, [sp, #4]
 80023d6:	2300      	movs	r3, #0
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	2300      	movs	r3, #0
 80023dc:	460a      	mov	r2, r1
 80023de:	4922      	ldr	r1, [pc, #136]	@ (8002468 <vTaskStartScheduler+0xb8>)
 80023e0:	4822      	ldr	r0, [pc, #136]	@ (800246c <vTaskStartScheduler+0xbc>)
 80023e2:	f7ff fe13 	bl	800200c <xTaskCreateStatic>
 80023e6:	4603      	mov	r3, r0
 80023e8:	4a21      	ldr	r2, [pc, #132]	@ (8002470 <vTaskStartScheduler+0xc0>)
 80023ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80023ec:	4b20      	ldr	r3, [pc, #128]	@ (8002470 <vTaskStartScheduler+0xc0>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d002      	beq.n	80023fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80023f4:	2301      	movs	r3, #1
 80023f6:	617b      	str	r3, [r7, #20]
 80023f8:	e001      	b.n	80023fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d102      	bne.n	800240a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002404:	f000 fd0c 	bl	8002e20 <xTimerCreateTimerTask>
 8002408:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d116      	bne.n	800243e <vTaskStartScheduler+0x8e>
	__asm volatile
 8002410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002414:	f383 8811 	msr	BASEPRI, r3
 8002418:	f3bf 8f6f 	isb	sy
 800241c:	f3bf 8f4f 	dsb	sy
 8002420:	613b      	str	r3, [r7, #16]
}
 8002422:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002424:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <vTaskStartScheduler+0xc4>)
 8002426:	f04f 32ff 	mov.w	r2, #4294967295
 800242a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800242c:	4b12      	ldr	r3, [pc, #72]	@ (8002478 <vTaskStartScheduler+0xc8>)
 800242e:	2201      	movs	r2, #1
 8002430:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002432:	4b12      	ldr	r3, [pc, #72]	@ (800247c <vTaskStartScheduler+0xcc>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002438:	f001 f88e 	bl	8003558 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800243c:	e00f      	b.n	800245e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002444:	d10b      	bne.n	800245e <vTaskStartScheduler+0xae>
	__asm volatile
 8002446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800244a:	f383 8811 	msr	BASEPRI, r3
 800244e:	f3bf 8f6f 	isb	sy
 8002452:	f3bf 8f4f 	dsb	sy
 8002456:	60fb      	str	r3, [r7, #12]
}
 8002458:	bf00      	nop
 800245a:	bf00      	nop
 800245c:	e7fd      	b.n	800245a <vTaskStartScheduler+0xaa>
}
 800245e:	bf00      	nop
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	08003cb0 	.word	0x08003cb0
 800246c:	08002aa9 	.word	0x08002aa9
 8002470:	20000c30 	.word	0x20000c30
 8002474:	20000c2c 	.word	0x20000c2c
 8002478:	20000c18 	.word	0x20000c18
 800247c:	20000c10 	.word	0x20000c10

08002480 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002484:	4b04      	ldr	r3, [pc, #16]	@ (8002498 <vTaskSuspendAll+0x18>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	3301      	adds	r3, #1
 800248a:	4a03      	ldr	r2, [pc, #12]	@ (8002498 <vTaskSuspendAll+0x18>)
 800248c:	6013      	str	r3, [r2, #0]
}
 800248e:	bf00      	nop
 8002490:	46bd      	mov	sp, r7
 8002492:	bc80      	pop	{r7}
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	20000c34 	.word	0x20000c34

0800249c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80024aa:	4b42      	ldr	r3, [pc, #264]	@ (80025b4 <xTaskResumeAll+0x118>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10b      	bne.n	80024ca <xTaskResumeAll+0x2e>
	__asm volatile
 80024b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024b6:	f383 8811 	msr	BASEPRI, r3
 80024ba:	f3bf 8f6f 	isb	sy
 80024be:	f3bf 8f4f 	dsb	sy
 80024c2:	603b      	str	r3, [r7, #0]
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	e7fd      	b.n	80024c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80024ca:	f001 f8b7 	bl	800363c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80024ce:	4b39      	ldr	r3, [pc, #228]	@ (80025b4 <xTaskResumeAll+0x118>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	4a37      	ldr	r2, [pc, #220]	@ (80025b4 <xTaskResumeAll+0x118>)
 80024d6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024d8:	4b36      	ldr	r3, [pc, #216]	@ (80025b4 <xTaskResumeAll+0x118>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d162      	bne.n	80025a6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80024e0:	4b35      	ldr	r3, [pc, #212]	@ (80025b8 <xTaskResumeAll+0x11c>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d05e      	beq.n	80025a6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80024e8:	e02f      	b.n	800254a <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80024ea:	4b34      	ldr	r3, [pc, #208]	@ (80025bc <xTaskResumeAll+0x120>)
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	3318      	adds	r3, #24
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff f868 	bl	80015cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	3304      	adds	r3, #4
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff f863 	bl	80015cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800250a:	4b2d      	ldr	r3, [pc, #180]	@ (80025c0 <xTaskResumeAll+0x124>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d903      	bls.n	800251a <xTaskResumeAll+0x7e>
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002516:	4a2a      	ldr	r2, [pc, #168]	@ (80025c0 <xTaskResumeAll+0x124>)
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800251e:	4613      	mov	r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	4413      	add	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4a27      	ldr	r2, [pc, #156]	@ (80025c4 <xTaskResumeAll+0x128>)
 8002528:	441a      	add	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	3304      	adds	r3, #4
 800252e:	4619      	mov	r1, r3
 8002530:	4610      	mov	r0, r2
 8002532:	f7fe fff0 	bl	8001516 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800253a:	4b23      	ldr	r3, [pc, #140]	@ (80025c8 <xTaskResumeAll+0x12c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002540:	429a      	cmp	r2, r3
 8002542:	d302      	bcc.n	800254a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002544:	4b21      	ldr	r3, [pc, #132]	@ (80025cc <xTaskResumeAll+0x130>)
 8002546:	2201      	movs	r2, #1
 8002548:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800254a:	4b1c      	ldr	r3, [pc, #112]	@ (80025bc <xTaskResumeAll+0x120>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1cb      	bne.n	80024ea <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002558:	f000 fb5c 	bl	8002c14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800255c:	4b1c      	ldr	r3, [pc, #112]	@ (80025d0 <xTaskResumeAll+0x134>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d010      	beq.n	800258a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002568:	f000 f844 	bl	80025f4 <xTaskIncrementTick>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d002      	beq.n	8002578 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002572:	4b16      	ldr	r3, [pc, #88]	@ (80025cc <xTaskResumeAll+0x130>)
 8002574:	2201      	movs	r2, #1
 8002576:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3b01      	subs	r3, #1
 800257c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1f1      	bne.n	8002568 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8002584:	4b12      	ldr	r3, [pc, #72]	@ (80025d0 <xTaskResumeAll+0x134>)
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800258a:	4b10      	ldr	r3, [pc, #64]	@ (80025cc <xTaskResumeAll+0x130>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d009      	beq.n	80025a6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002592:	2301      	movs	r3, #1
 8002594:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002596:	4b0f      	ldr	r3, [pc, #60]	@ (80025d4 <xTaskResumeAll+0x138>)
 8002598:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	f3bf 8f4f 	dsb	sy
 80025a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80025a6:	f001 f879 	bl	800369c <vPortExitCritical>

	return xAlreadyYielded;
 80025aa:	68bb      	ldr	r3, [r7, #8]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3710      	adds	r7, #16
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20000c34 	.word	0x20000c34
 80025b8:	20000c0c 	.word	0x20000c0c
 80025bc:	20000bcc 	.word	0x20000bcc
 80025c0:	20000c14 	.word	0x20000c14
 80025c4:	2000073c 	.word	0x2000073c
 80025c8:	20000738 	.word	0x20000738
 80025cc:	20000c20 	.word	0x20000c20
 80025d0:	20000c1c 	.word	0x20000c1c
 80025d4:	e000ed04 	.word	0xe000ed04

080025d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80025de:	4b04      	ldr	r3, [pc, #16]	@ (80025f0 <xTaskGetTickCount+0x18>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80025e4:	687b      	ldr	r3, [r7, #4]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr
 80025f0:	20000c10 	.word	0x20000c10

080025f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80025fa:	2300      	movs	r3, #0
 80025fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80025fe:	4b52      	ldr	r3, [pc, #328]	@ (8002748 <xTaskIncrementTick+0x154>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2b00      	cmp	r3, #0
 8002604:	f040 808f 	bne.w	8002726 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002608:	4b50      	ldr	r3, [pc, #320]	@ (800274c <xTaskIncrementTick+0x158>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	3301      	adds	r3, #1
 800260e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002610:	4a4e      	ldr	r2, [pc, #312]	@ (800274c <xTaskIncrementTick+0x158>)
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d121      	bne.n	8002660 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800261c:	4b4c      	ldr	r3, [pc, #304]	@ (8002750 <xTaskIncrementTick+0x15c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00b      	beq.n	800263e <xTaskIncrementTick+0x4a>
	__asm volatile
 8002626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800262a:	f383 8811 	msr	BASEPRI, r3
 800262e:	f3bf 8f6f 	isb	sy
 8002632:	f3bf 8f4f 	dsb	sy
 8002636:	603b      	str	r3, [r7, #0]
}
 8002638:	bf00      	nop
 800263a:	bf00      	nop
 800263c:	e7fd      	b.n	800263a <xTaskIncrementTick+0x46>
 800263e:	4b44      	ldr	r3, [pc, #272]	@ (8002750 <xTaskIncrementTick+0x15c>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	4b43      	ldr	r3, [pc, #268]	@ (8002754 <xTaskIncrementTick+0x160>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a41      	ldr	r2, [pc, #260]	@ (8002750 <xTaskIncrementTick+0x15c>)
 800264a:	6013      	str	r3, [r2, #0]
 800264c:	4a41      	ldr	r2, [pc, #260]	@ (8002754 <xTaskIncrementTick+0x160>)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6013      	str	r3, [r2, #0]
 8002652:	4b41      	ldr	r3, [pc, #260]	@ (8002758 <xTaskIncrementTick+0x164>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	3301      	adds	r3, #1
 8002658:	4a3f      	ldr	r2, [pc, #252]	@ (8002758 <xTaskIncrementTick+0x164>)
 800265a:	6013      	str	r3, [r2, #0]
 800265c:	f000 fada 	bl	8002c14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002660:	4b3e      	ldr	r3, [pc, #248]	@ (800275c <xTaskIncrementTick+0x168>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	429a      	cmp	r2, r3
 8002668:	d34e      	bcc.n	8002708 <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800266a:	4b39      	ldr	r3, [pc, #228]	@ (8002750 <xTaskIncrementTick+0x15c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d101      	bne.n	8002678 <xTaskIncrementTick+0x84>
 8002674:	2301      	movs	r3, #1
 8002676:	e000      	b.n	800267a <xTaskIncrementTick+0x86>
 8002678:	2300      	movs	r3, #0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d004      	beq.n	8002688 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800267e:	4b37      	ldr	r3, [pc, #220]	@ (800275c <xTaskIncrementTick+0x168>)
 8002680:	f04f 32ff 	mov.w	r2, #4294967295
 8002684:	601a      	str	r2, [r3, #0]
					break;
 8002686:	e03f      	b.n	8002708 <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002688:	4b31      	ldr	r3, [pc, #196]	@ (8002750 <xTaskIncrementTick+0x15c>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	429a      	cmp	r2, r3
 800269e:	d203      	bcs.n	80026a8 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80026a0:	4a2e      	ldr	r2, [pc, #184]	@ (800275c <xTaskIncrementTick+0x168>)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6013      	str	r3, [r2, #0]
						break;
 80026a6:	e02f      	b.n	8002708 <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	3304      	adds	r3, #4
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fe ff8d 	bl	80015cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d004      	beq.n	80026c4 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	3318      	adds	r3, #24
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe ff84 	bl	80015cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026c8:	4b25      	ldr	r3, [pc, #148]	@ (8002760 <xTaskIncrementTick+0x16c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d903      	bls.n	80026d8 <xTaskIncrementTick+0xe4>
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d4:	4a22      	ldr	r2, [pc, #136]	@ (8002760 <xTaskIncrementTick+0x16c>)
 80026d6:	6013      	str	r3, [r2, #0]
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026dc:	4613      	mov	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4a1f      	ldr	r2, [pc, #124]	@ (8002764 <xTaskIncrementTick+0x170>)
 80026e6:	441a      	add	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	3304      	adds	r3, #4
 80026ec:	4619      	mov	r1, r3
 80026ee:	4610      	mov	r0, r2
 80026f0:	f7fe ff11 	bl	8001516 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002768 <xTaskIncrementTick+0x174>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fe:	429a      	cmp	r2, r3
 8002700:	d3b3      	bcc.n	800266a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002702:	2301      	movs	r3, #1
 8002704:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002706:	e7b0      	b.n	800266a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002708:	4b17      	ldr	r3, [pc, #92]	@ (8002768 <xTaskIncrementTick+0x174>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800270e:	4915      	ldr	r1, [pc, #84]	@ (8002764 <xTaskIncrementTick+0x170>)
 8002710:	4613      	mov	r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	4413      	add	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	440b      	add	r3, r1
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d907      	bls.n	8002730 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002720:	2301      	movs	r3, #1
 8002722:	617b      	str	r3, [r7, #20]
 8002724:	e004      	b.n	8002730 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002726:	4b11      	ldr	r3, [pc, #68]	@ (800276c <xTaskIncrementTick+0x178>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	3301      	adds	r3, #1
 800272c:	4a0f      	ldr	r2, [pc, #60]	@ (800276c <xTaskIncrementTick+0x178>)
 800272e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002730:	4b0f      	ldr	r3, [pc, #60]	@ (8002770 <xTaskIncrementTick+0x17c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 8002738:	2301      	movs	r3, #1
 800273a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800273c:	697b      	ldr	r3, [r7, #20]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000c34 	.word	0x20000c34
 800274c:	20000c10 	.word	0x20000c10
 8002750:	20000bc4 	.word	0x20000bc4
 8002754:	20000bc8 	.word	0x20000bc8
 8002758:	20000c24 	.word	0x20000c24
 800275c:	20000c2c 	.word	0x20000c2c
 8002760:	20000c14 	.word	0x20000c14
 8002764:	2000073c 	.word	0x2000073c
 8002768:	20000738 	.word	0x20000738
 800276c:	20000c1c 	.word	0x20000c1c
 8002770:	20000c20 	.word	0x20000c20

08002774 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800277a:	4b28      	ldr	r3, [pc, #160]	@ (800281c <vTaskSwitchContext+0xa8>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d003      	beq.n	800278a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002782:	4b27      	ldr	r3, [pc, #156]	@ (8002820 <vTaskSwitchContext+0xac>)
 8002784:	2201      	movs	r2, #1
 8002786:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002788:	e042      	b.n	8002810 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800278a:	4b25      	ldr	r3, [pc, #148]	@ (8002820 <vTaskSwitchContext+0xac>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002790:	4b24      	ldr	r3, [pc, #144]	@ (8002824 <vTaskSwitchContext+0xb0>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	60fb      	str	r3, [r7, #12]
 8002796:	e011      	b.n	80027bc <vTaskSwitchContext+0x48>
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10b      	bne.n	80027b6 <vTaskSwitchContext+0x42>
	__asm volatile
 800279e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027a2:	f383 8811 	msr	BASEPRI, r3
 80027a6:	f3bf 8f6f 	isb	sy
 80027aa:	f3bf 8f4f 	dsb	sy
 80027ae:	607b      	str	r3, [r7, #4]
}
 80027b0:	bf00      	nop
 80027b2:	bf00      	nop
 80027b4:	e7fd      	b.n	80027b2 <vTaskSwitchContext+0x3e>
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	3b01      	subs	r3, #1
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	491a      	ldr	r1, [pc, #104]	@ (8002828 <vTaskSwitchContext+0xb4>)
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	4613      	mov	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d0e3      	beq.n	8002798 <vTaskSwitchContext+0x24>
 80027d0:	68fa      	ldr	r2, [r7, #12]
 80027d2:	4613      	mov	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4413      	add	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	4a13      	ldr	r2, [pc, #76]	@ (8002828 <vTaskSwitchContext+0xb4>)
 80027dc:	4413      	add	r3, r2
 80027de:	60bb      	str	r3, [r7, #8]
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	3308      	adds	r3, #8
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d104      	bne.n	8002800 <vTaskSwitchContext+0x8c>
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	685a      	ldr	r2, [r3, #4]
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	4a09      	ldr	r2, [pc, #36]	@ (800282c <vTaskSwitchContext+0xb8>)
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	4a06      	ldr	r2, [pc, #24]	@ (8002824 <vTaskSwitchContext+0xb0>)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6013      	str	r3, [r2, #0]
}
 8002810:	bf00      	nop
 8002812:	3714      	adds	r7, #20
 8002814:	46bd      	mov	sp, r7
 8002816:	bc80      	pop	{r7}
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	20000c34 	.word	0x20000c34
 8002820:	20000c20 	.word	0x20000c20
 8002824:	20000c14 	.word	0x20000c14
 8002828:	2000073c 	.word	0x2000073c
 800282c:	20000738 	.word	0x20000738

08002830 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d10b      	bne.n	8002858 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002844:	f383 8811 	msr	BASEPRI, r3
 8002848:	f3bf 8f6f 	isb	sy
 800284c:	f3bf 8f4f 	dsb	sy
 8002850:	60fb      	str	r3, [r7, #12]
}
 8002852:	bf00      	nop
 8002854:	bf00      	nop
 8002856:	e7fd      	b.n	8002854 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002858:	4b07      	ldr	r3, [pc, #28]	@ (8002878 <vTaskPlaceOnEventList+0x48>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	3318      	adds	r3, #24
 800285e:	4619      	mov	r1, r3
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f7fe fe7b 	bl	800155c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002866:	2101      	movs	r1, #1
 8002868:	6838      	ldr	r0, [r7, #0]
 800286a:	f000 fa85 	bl	8002d78 <prvAddCurrentTaskToDelayedList>
}
 800286e:	bf00      	nop
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000738 	.word	0x20000738

0800287c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10b      	bne.n	80028a6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800288e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002892:	f383 8811 	msr	BASEPRI, r3
 8002896:	f3bf 8f6f 	isb	sy
 800289a:	f3bf 8f4f 	dsb	sy
 800289e:	617b      	str	r3, [r7, #20]
}
 80028a0:	bf00      	nop
 80028a2:	bf00      	nop
 80028a4:	e7fd      	b.n	80028a2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80028a6:	4b0a      	ldr	r3, [pc, #40]	@ (80028d0 <vTaskPlaceOnEventListRestricted+0x54>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	3318      	adds	r3, #24
 80028ac:	4619      	mov	r1, r3
 80028ae:	68f8      	ldr	r0, [r7, #12]
 80028b0:	f7fe fe31 	bl	8001516 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80028ba:	f04f 33ff 	mov.w	r3, #4294967295
 80028be:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80028c0:	6879      	ldr	r1, [r7, #4]
 80028c2:	68b8      	ldr	r0, [r7, #8]
 80028c4:	f000 fa58 	bl	8002d78 <prvAddCurrentTaskToDelayedList>
	}
 80028c8:	bf00      	nop
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	20000738 	.word	0x20000738

080028d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10b      	bne.n	8002902 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80028ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028ee:	f383 8811 	msr	BASEPRI, r3
 80028f2:	f3bf 8f6f 	isb	sy
 80028f6:	f3bf 8f4f 	dsb	sy
 80028fa:	60fb      	str	r3, [r7, #12]
}
 80028fc:	bf00      	nop
 80028fe:	bf00      	nop
 8002900:	e7fd      	b.n	80028fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	3318      	adds	r3, #24
 8002906:	4618      	mov	r0, r3
 8002908:	f7fe fe60 	bl	80015cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800290c:	4b1d      	ldr	r3, [pc, #116]	@ (8002984 <xTaskRemoveFromEventList+0xb0>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d11d      	bne.n	8002950 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	3304      	adds	r3, #4
 8002918:	4618      	mov	r0, r3
 800291a:	f7fe fe57 	bl	80015cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002922:	4b19      	ldr	r3, [pc, #100]	@ (8002988 <xTaskRemoveFromEventList+0xb4>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	429a      	cmp	r2, r3
 8002928:	d903      	bls.n	8002932 <xTaskRemoveFromEventList+0x5e>
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292e:	4a16      	ldr	r2, [pc, #88]	@ (8002988 <xTaskRemoveFromEventList+0xb4>)
 8002930:	6013      	str	r3, [r2, #0]
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002936:	4613      	mov	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	4413      	add	r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	4a13      	ldr	r2, [pc, #76]	@ (800298c <xTaskRemoveFromEventList+0xb8>)
 8002940:	441a      	add	r2, r3
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	3304      	adds	r3, #4
 8002946:	4619      	mov	r1, r3
 8002948:	4610      	mov	r0, r2
 800294a:	f7fe fde4 	bl	8001516 <vListInsertEnd>
 800294e:	e005      	b.n	800295c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	3318      	adds	r3, #24
 8002954:	4619      	mov	r1, r3
 8002956:	480e      	ldr	r0, [pc, #56]	@ (8002990 <xTaskRemoveFromEventList+0xbc>)
 8002958:	f7fe fddd 	bl	8001516 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002960:	4b0c      	ldr	r3, [pc, #48]	@ (8002994 <xTaskRemoveFromEventList+0xc0>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002966:	429a      	cmp	r2, r3
 8002968:	d905      	bls.n	8002976 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800296a:	2301      	movs	r3, #1
 800296c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800296e:	4b0a      	ldr	r3, [pc, #40]	@ (8002998 <xTaskRemoveFromEventList+0xc4>)
 8002970:	2201      	movs	r2, #1
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	e001      	b.n	800297a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8002976:	2300      	movs	r3, #0
 8002978:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800297a:	697b      	ldr	r3, [r7, #20]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	20000c34 	.word	0x20000c34
 8002988:	20000c14 	.word	0x20000c14
 800298c:	2000073c 	.word	0x2000073c
 8002990:	20000bcc 	.word	0x20000bcc
 8002994:	20000738 	.word	0x20000738
 8002998:	20000c20 	.word	0x20000c20

0800299c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80029a4:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <vTaskInternalSetTimeOutState+0x24>)
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80029ac:	4b05      	ldr	r3, [pc, #20]	@ (80029c4 <vTaskInternalSetTimeOutState+0x28>)
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	605a      	str	r2, [r3, #4]
}
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	20000c24 	.word	0x20000c24
 80029c4:	20000c10 	.word	0x20000c10

080029c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b088      	sub	sp, #32
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d10b      	bne.n	80029f0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80029d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029dc:	f383 8811 	msr	BASEPRI, r3
 80029e0:	f3bf 8f6f 	isb	sy
 80029e4:	f3bf 8f4f 	dsb	sy
 80029e8:	613b      	str	r3, [r7, #16]
}
 80029ea:	bf00      	nop
 80029ec:	bf00      	nop
 80029ee:	e7fd      	b.n	80029ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d10b      	bne.n	8002a0e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80029f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029fa:	f383 8811 	msr	BASEPRI, r3
 80029fe:	f3bf 8f6f 	isb	sy
 8002a02:	f3bf 8f4f 	dsb	sy
 8002a06:	60fb      	str	r3, [r7, #12]
}
 8002a08:	bf00      	nop
 8002a0a:	bf00      	nop
 8002a0c:	e7fd      	b.n	8002a0a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8002a0e:	f000 fe15 	bl	800363c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002a12:	4b1d      	ldr	r3, [pc, #116]	@ (8002a88 <xTaskCheckForTimeOut+0xc0>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a2a:	d102      	bne.n	8002a32 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61fb      	str	r3, [r7, #28]
 8002a30:	e023      	b.n	8002a7a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	4b15      	ldr	r3, [pc, #84]	@ (8002a8c <xTaskCheckForTimeOut+0xc4>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d007      	beq.n	8002a4e <xTaskCheckForTimeOut+0x86>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d302      	bcc.n	8002a4e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	61fb      	str	r3, [r7, #28]
 8002a4c:	e015      	b.n	8002a7a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	697a      	ldr	r2, [r7, #20]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d20b      	bcs.n	8002a70 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	1ad2      	subs	r2, r2, r3
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff ff99 	bl	800299c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61fb      	str	r3, [r7, #28]
 8002a6e:	e004      	b.n	8002a7a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	2200      	movs	r2, #0
 8002a74:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002a76:	2301      	movs	r3, #1
 8002a78:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002a7a:	f000 fe0f 	bl	800369c <vPortExitCritical>

	return xReturn;
 8002a7e:	69fb      	ldr	r3, [r7, #28]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3720      	adds	r7, #32
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	20000c10 	.word	0x20000c10
 8002a8c:	20000c24 	.word	0x20000c24

08002a90 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002a94:	4b03      	ldr	r3, [pc, #12]	@ (8002aa4 <vTaskMissedYield+0x14>)
 8002a96:	2201      	movs	r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
}
 8002a9a:	bf00      	nop
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20000c20 	.word	0x20000c20

08002aa8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002ab0:	f000 f852 	bl	8002b58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002ab4:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <prvIdleTask+0x28>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d9f9      	bls.n	8002ab0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002abc:	4b05      	ldr	r3, [pc, #20]	@ (8002ad4 <prvIdleTask+0x2c>)
 8002abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	f3bf 8f4f 	dsb	sy
 8002ac8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002acc:	e7f0      	b.n	8002ab0 <prvIdleTask+0x8>
 8002ace:	bf00      	nop
 8002ad0:	2000073c 	.word	0x2000073c
 8002ad4:	e000ed04 	.word	0xe000ed04

08002ad8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ade:	2300      	movs	r3, #0
 8002ae0:	607b      	str	r3, [r7, #4]
 8002ae2:	e00c      	b.n	8002afe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4a12      	ldr	r2, [pc, #72]	@ (8002b38 <prvInitialiseTaskLists+0x60>)
 8002af0:	4413      	add	r3, r2
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7fe fce4 	bl	80014c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3301      	adds	r3, #1
 8002afc:	607b      	str	r3, [r7, #4]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b37      	cmp	r3, #55	@ 0x37
 8002b02:	d9ef      	bls.n	8002ae4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002b04:	480d      	ldr	r0, [pc, #52]	@ (8002b3c <prvInitialiseTaskLists+0x64>)
 8002b06:	f7fe fcdb 	bl	80014c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002b0a:	480d      	ldr	r0, [pc, #52]	@ (8002b40 <prvInitialiseTaskLists+0x68>)
 8002b0c:	f7fe fcd8 	bl	80014c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002b10:	480c      	ldr	r0, [pc, #48]	@ (8002b44 <prvInitialiseTaskLists+0x6c>)
 8002b12:	f7fe fcd5 	bl	80014c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002b16:	480c      	ldr	r0, [pc, #48]	@ (8002b48 <prvInitialiseTaskLists+0x70>)
 8002b18:	f7fe fcd2 	bl	80014c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002b1c:	480b      	ldr	r0, [pc, #44]	@ (8002b4c <prvInitialiseTaskLists+0x74>)
 8002b1e:	f7fe fccf 	bl	80014c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002b22:	4b0b      	ldr	r3, [pc, #44]	@ (8002b50 <prvInitialiseTaskLists+0x78>)
 8002b24:	4a05      	ldr	r2, [pc, #20]	@ (8002b3c <prvInitialiseTaskLists+0x64>)
 8002b26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002b28:	4b0a      	ldr	r3, [pc, #40]	@ (8002b54 <prvInitialiseTaskLists+0x7c>)
 8002b2a:	4a05      	ldr	r2, [pc, #20]	@ (8002b40 <prvInitialiseTaskLists+0x68>)
 8002b2c:	601a      	str	r2, [r3, #0]
}
 8002b2e:	bf00      	nop
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	2000073c 	.word	0x2000073c
 8002b3c:	20000b9c 	.word	0x20000b9c
 8002b40:	20000bb0 	.word	0x20000bb0
 8002b44:	20000bcc 	.word	0x20000bcc
 8002b48:	20000be0 	.word	0x20000be0
 8002b4c:	20000bf8 	.word	0x20000bf8
 8002b50:	20000bc4 	.word	0x20000bc4
 8002b54:	20000bc8 	.word	0x20000bc8

08002b58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b5e:	e019      	b.n	8002b94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002b60:	f000 fd6c 	bl	800363c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002b64:	4b10      	ldr	r3, [pc, #64]	@ (8002ba8 <prvCheckTasksWaitingTermination+0x50>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3304      	adds	r3, #4
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7fe fd2b 	bl	80015cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002b76:	4b0d      	ldr	r3, [pc, #52]	@ (8002bac <prvCheckTasksWaitingTermination+0x54>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	4a0b      	ldr	r2, [pc, #44]	@ (8002bac <prvCheckTasksWaitingTermination+0x54>)
 8002b7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002b80:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb0 <prvCheckTasksWaitingTermination+0x58>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	3b01      	subs	r3, #1
 8002b86:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb0 <prvCheckTasksWaitingTermination+0x58>)
 8002b88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002b8a:	f000 fd87 	bl	800369c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f810 	bl	8002bb4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b94:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <prvCheckTasksWaitingTermination+0x58>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1e1      	bne.n	8002b60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002b9c:	bf00      	nop
 8002b9e:	bf00      	nop
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	20000be0 	.word	0x20000be0
 8002bac:	20000c0c 	.word	0x20000c0c
 8002bb0:	20000bf4 	.word	0x20000bf4

08002bb4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d108      	bne.n	8002bd8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 ff00 	bl	80039d0 <vPortFree>
				vPortFree( pxTCB );
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 fefd 	bl	80039d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002bd6:	e019      	b.n	8002c0c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d103      	bne.n	8002bea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 fef4 	bl	80039d0 <vPortFree>
	}
 8002be8:	e010      	b.n	8002c0c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d00b      	beq.n	8002c0c <prvDeleteTCB+0x58>
	__asm volatile
 8002bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bf8:	f383 8811 	msr	BASEPRI, r3
 8002bfc:	f3bf 8f6f 	isb	sy
 8002c00:	f3bf 8f4f 	dsb	sy
 8002c04:	60fb      	str	r3, [r7, #12]
}
 8002c06:	bf00      	nop
 8002c08:	bf00      	nop
 8002c0a:	e7fd      	b.n	8002c08 <prvDeleteTCB+0x54>
	}
 8002c0c:	bf00      	nop
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c54 <prvResetNextTaskUnblockTime+0x40>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <prvResetNextTaskUnblockTime+0x14>
 8002c24:	2301      	movs	r3, #1
 8002c26:	e000      	b.n	8002c2a <prvResetNextTaskUnblockTime+0x16>
 8002c28:	2300      	movs	r3, #0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d004      	beq.n	8002c38 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c58 <prvResetNextTaskUnblockTime+0x44>)
 8002c30:	f04f 32ff 	mov.w	r2, #4294967295
 8002c34:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002c36:	e008      	b.n	8002c4a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002c38:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <prvResetNextTaskUnblockTime+0x40>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	4a04      	ldr	r2, [pc, #16]	@ (8002c58 <prvResetNextTaskUnblockTime+0x44>)
 8002c48:	6013      	str	r3, [r2, #0]
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr
 8002c54:	20000bc4 	.word	0x20000bc4
 8002c58:	20000c2c 	.word	0x20000c2c

08002c5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002c62:	4b0b      	ldr	r3, [pc, #44]	@ (8002c90 <xTaskGetSchedulerState+0x34>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d102      	bne.n	8002c70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	607b      	str	r3, [r7, #4]
 8002c6e:	e008      	b.n	8002c82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c70:	4b08      	ldr	r3, [pc, #32]	@ (8002c94 <xTaskGetSchedulerState+0x38>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d102      	bne.n	8002c7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002c78:	2302      	movs	r3, #2
 8002c7a:	607b      	str	r3, [r7, #4]
 8002c7c:	e001      	b.n	8002c82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002c82:	687b      	ldr	r3, [r7, #4]
	}
 8002c84:	4618      	mov	r0, r3
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bc80      	pop	{r7}
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	20000c18 	.word	0x20000c18
 8002c94:	20000c34 	.word	0x20000c34

08002c98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d058      	beq.n	8002d60 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002cae:	4b2f      	ldr	r3, [pc, #188]	@ (8002d6c <xTaskPriorityDisinherit+0xd4>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d00b      	beq.n	8002cd0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8002cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cbc:	f383 8811 	msr	BASEPRI, r3
 8002cc0:	f3bf 8f6f 	isb	sy
 8002cc4:	f3bf 8f4f 	dsb	sy
 8002cc8:	60fb      	str	r3, [r7, #12]
}
 8002cca:	bf00      	nop
 8002ccc:	bf00      	nop
 8002cce:	e7fd      	b.n	8002ccc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10b      	bne.n	8002cf0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8002cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cdc:	f383 8811 	msr	BASEPRI, r3
 8002ce0:	f3bf 8f6f 	isb	sy
 8002ce4:	f3bf 8f4f 	dsb	sy
 8002ce8:	60bb      	str	r3, [r7, #8]
}
 8002cea:	bf00      	nop
 8002cec:	bf00      	nop
 8002cee:	e7fd      	b.n	8002cec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cf4:	1e5a      	subs	r2, r3, #1
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d02c      	beq.n	8002d60 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d128      	bne.n	8002d60 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	3304      	adds	r3, #4
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7fe fc5a 	bl	80015cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d24:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d30:	4b0f      	ldr	r3, [pc, #60]	@ (8002d70 <xTaskPriorityDisinherit+0xd8>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d903      	bls.n	8002d40 <xTaskPriorityDisinherit+0xa8>
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8002d70 <xTaskPriorityDisinherit+0xd8>)
 8002d3e:	6013      	str	r3, [r2, #0]
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4a09      	ldr	r2, [pc, #36]	@ (8002d74 <xTaskPriorityDisinherit+0xdc>)
 8002d4e:	441a      	add	r2, r3
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	3304      	adds	r3, #4
 8002d54:	4619      	mov	r1, r3
 8002d56:	4610      	mov	r0, r2
 8002d58:	f7fe fbdd 	bl	8001516 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002d60:	697b      	ldr	r3, [r7, #20]
	}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	20000738 	.word	0x20000738
 8002d70:	20000c14 	.word	0x20000c14
 8002d74:	2000073c 	.word	0x2000073c

08002d78 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002d82:	4b21      	ldr	r3, [pc, #132]	@ (8002e08 <prvAddCurrentTaskToDelayedList+0x90>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d88:	4b20      	ldr	r3, [pc, #128]	@ (8002e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	3304      	adds	r3, #4
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7fe fc1c 	bl	80015cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9a:	d10a      	bne.n	8002db2 <prvAddCurrentTaskToDelayedList+0x3a>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d007      	beq.n	8002db2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002da2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	3304      	adds	r3, #4
 8002da8:	4619      	mov	r1, r3
 8002daa:	4819      	ldr	r0, [pc, #100]	@ (8002e10 <prvAddCurrentTaskToDelayedList+0x98>)
 8002dac:	f7fe fbb3 	bl	8001516 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002db0:	e026      	b.n	8002e00 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4413      	add	r3, r2
 8002db8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002dba:	4b14      	ldr	r3, [pc, #80]	@ (8002e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d209      	bcs.n	8002dde <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002dca:	4b12      	ldr	r3, [pc, #72]	@ (8002e14 <prvAddCurrentTaskToDelayedList+0x9c>)
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	4b0f      	ldr	r3, [pc, #60]	@ (8002e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	3304      	adds	r3, #4
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4610      	mov	r0, r2
 8002dd8:	f7fe fbc0 	bl	800155c <vListInsert>
}
 8002ddc:	e010      	b.n	8002e00 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002dde:	4b0e      	ldr	r3, [pc, #56]	@ (8002e18 <prvAddCurrentTaskToDelayedList+0xa0>)
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	4b0a      	ldr	r3, [pc, #40]	@ (8002e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	3304      	adds	r3, #4
 8002de8:	4619      	mov	r1, r3
 8002dea:	4610      	mov	r0, r2
 8002dec:	f7fe fbb6 	bl	800155c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002df0:	4b0a      	ldr	r3, [pc, #40]	@ (8002e1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d202      	bcs.n	8002e00 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8002dfa:	4a08      	ldr	r2, [pc, #32]	@ (8002e1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	6013      	str	r3, [r2, #0]
}
 8002e00:	bf00      	nop
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20000c10 	.word	0x20000c10
 8002e0c:	20000738 	.word	0x20000738
 8002e10:	20000bf8 	.word	0x20000bf8
 8002e14:	20000bc8 	.word	0x20000bc8
 8002e18:	20000bc4 	.word	0x20000bc4
 8002e1c:	20000c2c 	.word	0x20000c2c

08002e20 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b08a      	sub	sp, #40	@ 0x28
 8002e24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002e2a:	f000 fad9 	bl	80033e0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002e2e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ea4 <xTimerCreateTimerTask+0x84>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d021      	beq.n	8002e7a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002e3e:	1d3a      	adds	r2, r7, #4
 8002e40:	f107 0108 	add.w	r1, r7, #8
 8002e44:	f107 030c 	add.w	r3, r7, #12
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe fb1f 	bl	800148c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	9202      	str	r2, [sp, #8]
 8002e56:	9301      	str	r3, [sp, #4]
 8002e58:	2302      	movs	r3, #2
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	460a      	mov	r2, r1
 8002e60:	4911      	ldr	r1, [pc, #68]	@ (8002ea8 <xTimerCreateTimerTask+0x88>)
 8002e62:	4812      	ldr	r0, [pc, #72]	@ (8002eac <xTimerCreateTimerTask+0x8c>)
 8002e64:	f7ff f8d2 	bl	800200c <xTaskCreateStatic>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	4a11      	ldr	r2, [pc, #68]	@ (8002eb0 <xTimerCreateTimerTask+0x90>)
 8002e6c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8002e6e:	4b10      	ldr	r3, [pc, #64]	@ (8002eb0 <xTimerCreateTimerTask+0x90>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8002e76:	2301      	movs	r3, #1
 8002e78:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10b      	bne.n	8002e98 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8002e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e84:	f383 8811 	msr	BASEPRI, r3
 8002e88:	f3bf 8f6f 	isb	sy
 8002e8c:	f3bf 8f4f 	dsb	sy
 8002e90:	613b      	str	r3, [r7, #16]
}
 8002e92:	bf00      	nop
 8002e94:	bf00      	nop
 8002e96:	e7fd      	b.n	8002e94 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8002e98:	697b      	ldr	r3, [r7, #20]
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3718      	adds	r7, #24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20000c68 	.word	0x20000c68
 8002ea8:	08003cb8 	.word	0x08003cb8
 8002eac:	08002fd5 	.word	0x08002fd5
 8002eb0:	20000c6c 	.word	0x20000c6c

08002eb4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b08a      	sub	sp, #40	@ 0x28
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
 8002ec0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10b      	bne.n	8002ee4 <xTimerGenericCommand+0x30>
	__asm volatile
 8002ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ed0:	f383 8811 	msr	BASEPRI, r3
 8002ed4:	f3bf 8f6f 	isb	sy
 8002ed8:	f3bf 8f4f 	dsb	sy
 8002edc:	623b      	str	r3, [r7, #32]
}
 8002ede:	bf00      	nop
 8002ee0:	bf00      	nop
 8002ee2:	e7fd      	b.n	8002ee0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002ee4:	4b19      	ldr	r3, [pc, #100]	@ (8002f4c <xTimerGenericCommand+0x98>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d02a      	beq.n	8002f42 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2b05      	cmp	r3, #5
 8002efc:	dc18      	bgt.n	8002f30 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002efe:	f7ff fead 	bl	8002c5c <xTaskGetSchedulerState>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d109      	bne.n	8002f1c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002f08:	4b10      	ldr	r3, [pc, #64]	@ (8002f4c <xTimerGenericCommand+0x98>)
 8002f0a:	6818      	ldr	r0, [r3, #0]
 8002f0c:	f107 0110 	add.w	r1, r7, #16
 8002f10:	2300      	movs	r3, #0
 8002f12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f14:	f7fe fc8e 	bl	8001834 <xQueueGenericSend>
 8002f18:	6278      	str	r0, [r7, #36]	@ 0x24
 8002f1a:	e012      	b.n	8002f42 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f4c <xTimerGenericCommand+0x98>)
 8002f1e:	6818      	ldr	r0, [r3, #0]
 8002f20:	f107 0110 	add.w	r1, r7, #16
 8002f24:	2300      	movs	r3, #0
 8002f26:	2200      	movs	r2, #0
 8002f28:	f7fe fc84 	bl	8001834 <xQueueGenericSend>
 8002f2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8002f2e:	e008      	b.n	8002f42 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002f30:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <xTimerGenericCommand+0x98>)
 8002f32:	6818      	ldr	r0, [r3, #0]
 8002f34:	f107 0110 	add.w	r1, r7, #16
 8002f38:	2300      	movs	r3, #0
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	f7fe fd7c 	bl	8001a38 <xQueueGenericSendFromISR>
 8002f40:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3728      	adds	r7, #40	@ 0x28
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	20000c68 	.word	0x20000c68

08002f50 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af02      	add	r7, sp, #8
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002f5a:	4b1d      	ldr	r3, [pc, #116]	@ (8002fd0 <prvProcessExpiredTimer+0x80>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	3304      	adds	r3, #4
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7fe fb2f 	bl	80015cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d123      	bne.n	8002fbe <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	699a      	ldr	r2, [r3, #24]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	18d1      	adds	r1, r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	6978      	ldr	r0, [r7, #20]
 8002f84:	f000 f8cc 	bl	8003120 <prvInsertTimerInActiveList>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d017      	beq.n	8002fbe <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002f8e:	2300      	movs	r3, #0
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	2300      	movs	r3, #0
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	2100      	movs	r1, #0
 8002f98:	6978      	ldr	r0, [r7, #20]
 8002f9a:	f7ff ff8b 	bl	8002eb4 <xTimerGenericCommand>
 8002f9e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10b      	bne.n	8002fbe <prvProcessExpiredTimer+0x6e>
	__asm volatile
 8002fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002faa:	f383 8811 	msr	BASEPRI, r3
 8002fae:	f3bf 8f6f 	isb	sy
 8002fb2:	f3bf 8f4f 	dsb	sy
 8002fb6:	60fb      	str	r3, [r7, #12]
}
 8002fb8:	bf00      	nop
 8002fba:	bf00      	nop
 8002fbc:	e7fd      	b.n	8002fba <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc2:	6978      	ldr	r0, [r7, #20]
 8002fc4:	4798      	blx	r3
}
 8002fc6:	bf00      	nop
 8002fc8:	3718      	adds	r7, #24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	20000c60 	.word	0x20000c60

08002fd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002fdc:	f107 0308 	add.w	r3, r7, #8
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f000 f859 	bl	8003098 <prvGetNextExpireTime>
 8002fe6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4619      	mov	r1, r3
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f000 f805 	bl	8002ffc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002ff2:	f000 f8d7 	bl	80031a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002ff6:	bf00      	nop
 8002ff8:	e7f0      	b.n	8002fdc <prvTimerTask+0x8>
	...

08002ffc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003006:	f7ff fa3b 	bl	8002480 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800300a:	f107 0308 	add.w	r3, r7, #8
 800300e:	4618      	mov	r0, r3
 8003010:	f000 f866 	bl	80030e0 <prvSampleTimeNow>
 8003014:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d130      	bne.n	800307e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10a      	bne.n	8003038 <prvProcessTimerOrBlockTask+0x3c>
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	429a      	cmp	r2, r3
 8003028:	d806      	bhi.n	8003038 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800302a:	f7ff fa37 	bl	800249c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800302e:	68f9      	ldr	r1, [r7, #12]
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ff8d 	bl	8002f50 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003036:	e024      	b.n	8003082 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d008      	beq.n	8003050 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800303e:	4b13      	ldr	r3, [pc, #76]	@ (800308c <prvProcessTimerOrBlockTask+0x90>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	bf0c      	ite	eq
 8003048:	2301      	moveq	r3, #1
 800304a:	2300      	movne	r3, #0
 800304c:	b2db      	uxtb	r3, r3
 800304e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003050:	4b0f      	ldr	r3, [pc, #60]	@ (8003090 <prvProcessTimerOrBlockTask+0x94>)
 8003052:	6818      	ldr	r0, [r3, #0]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	4619      	mov	r1, r3
 800305e:	f7fe ffa1 	bl	8001fa4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003062:	f7ff fa1b 	bl	800249c <xTaskResumeAll>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10a      	bne.n	8003082 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800306c:	4b09      	ldr	r3, [pc, #36]	@ (8003094 <prvProcessTimerOrBlockTask+0x98>)
 800306e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	f3bf 8f4f 	dsb	sy
 8003078:	f3bf 8f6f 	isb	sy
}
 800307c:	e001      	b.n	8003082 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800307e:	f7ff fa0d 	bl	800249c <xTaskResumeAll>
}
 8003082:	bf00      	nop
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	20000c64 	.word	0x20000c64
 8003090:	20000c68 	.word	0x20000c68
 8003094:	e000ed04 	.word	0xe000ed04

08003098 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80030a0:	4b0e      	ldr	r3, [pc, #56]	@ (80030dc <prvGetNextExpireTime+0x44>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	bf0c      	ite	eq
 80030aa:	2301      	moveq	r3, #1
 80030ac:	2300      	movne	r3, #0
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	461a      	mov	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d105      	bne.n	80030ca <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80030be:	4b07      	ldr	r3, [pc, #28]	@ (80030dc <prvGetNextExpireTime+0x44>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	e001      	b.n	80030ce <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80030ca:	2300      	movs	r3, #0
 80030cc:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80030ce:	68fb      	ldr	r3, [r7, #12]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3714      	adds	r7, #20
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bc80      	pop	{r7}
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	20000c60 	.word	0x20000c60

080030e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80030e8:	f7ff fa76 	bl	80025d8 <xTaskGetTickCount>
 80030ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80030ee:	4b0b      	ldr	r3, [pc, #44]	@ (800311c <prvSampleTimeNow+0x3c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d205      	bcs.n	8003104 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80030f8:	f000 f910 	bl	800331c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	e002      	b.n	800310a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800310a:	4a04      	ldr	r2, [pc, #16]	@ (800311c <prvSampleTimeNow+0x3c>)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003110:	68fb      	ldr	r3, [r7, #12]
}
 8003112:	4618      	mov	r0, r3
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20000c70 	.word	0x20000c70

08003120 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
 800312c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800312e:	2300      	movs	r3, #0
 8003130:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	429a      	cmp	r2, r3
 8003144:	d812      	bhi.n	800316c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	1ad2      	subs	r2, r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	429a      	cmp	r2, r3
 8003152:	d302      	bcc.n	800315a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003154:	2301      	movs	r3, #1
 8003156:	617b      	str	r3, [r7, #20]
 8003158:	e01b      	b.n	8003192 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800315a:	4b10      	ldr	r3, [pc, #64]	@ (800319c <prvInsertTimerInActiveList+0x7c>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	3304      	adds	r3, #4
 8003162:	4619      	mov	r1, r3
 8003164:	4610      	mov	r0, r2
 8003166:	f7fe f9f9 	bl	800155c <vListInsert>
 800316a:	e012      	b.n	8003192 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	429a      	cmp	r2, r3
 8003172:	d206      	bcs.n	8003182 <prvInsertTimerInActiveList+0x62>
 8003174:	68ba      	ldr	r2, [r7, #8]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	429a      	cmp	r2, r3
 800317a:	d302      	bcc.n	8003182 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800317c:	2301      	movs	r3, #1
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	e007      	b.n	8003192 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003182:	4b07      	ldr	r3, [pc, #28]	@ (80031a0 <prvInsertTimerInActiveList+0x80>)
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	3304      	adds	r3, #4
 800318a:	4619      	mov	r1, r3
 800318c:	4610      	mov	r0, r2
 800318e:	f7fe f9e5 	bl	800155c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003192:	697b      	ldr	r3, [r7, #20]
}
 8003194:	4618      	mov	r0, r3
 8003196:	3718      	adds	r7, #24
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	20000c64 	.word	0x20000c64
 80031a0:	20000c60 	.word	0x20000c60

080031a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b08e      	sub	sp, #56	@ 0x38
 80031a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80031aa:	e0a5      	b.n	80032f8 <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	da19      	bge.n	80031e6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80031b2:	1d3b      	adds	r3, r7, #4
 80031b4:	3304      	adds	r3, #4
 80031b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80031b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10b      	bne.n	80031d6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80031be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031c2:	f383 8811 	msr	BASEPRI, r3
 80031c6:	f3bf 8f6f 	isb	sy
 80031ca:	f3bf 8f4f 	dsb	sy
 80031ce:	61fb      	str	r3, [r7, #28]
}
 80031d0:	bf00      	nop
 80031d2:	bf00      	nop
 80031d4:	e7fd      	b.n	80031d2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80031d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031dc:	6850      	ldr	r0, [r2, #4]
 80031de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031e0:	6892      	ldr	r2, [r2, #8]
 80031e2:	4611      	mov	r1, r2
 80031e4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f2c0 8085 	blt.w	80032f8 <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80031f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f4:	695b      	ldr	r3, [r3, #20]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d004      	beq.n	8003204 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80031fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031fc:	3304      	adds	r3, #4
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fe f9e4 	bl	80015cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003204:	463b      	mov	r3, r7
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff ff6a 	bl	80030e0 <prvSampleTimeNow>
 800320c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2b09      	cmp	r3, #9
 8003212:	d86c      	bhi.n	80032ee <prvProcessReceivedCommands+0x14a>
 8003214:	a201      	add	r2, pc, #4	@ (adr r2, 800321c <prvProcessReceivedCommands+0x78>)
 8003216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321a:	bf00      	nop
 800321c:	08003245 	.word	0x08003245
 8003220:	08003245 	.word	0x08003245
 8003224:	08003245 	.word	0x08003245
 8003228:	080032ef 	.word	0x080032ef
 800322c:	080032a3 	.word	0x080032a3
 8003230:	080032dd 	.word	0x080032dd
 8003234:	08003245 	.word	0x08003245
 8003238:	08003245 	.word	0x08003245
 800323c:	080032ef 	.word	0x080032ef
 8003240:	080032a3 	.word	0x080032a3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	18d1      	adds	r1, r2, r3
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003250:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003252:	f7ff ff65 	bl	8003120 <prvInsertTimerInActiveList>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d04a      	beq.n	80032f2 <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800325c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800325e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003260:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003262:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d142      	bne.n	80032f2 <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	441a      	add	r2, r3
 8003274:	2300      	movs	r3, #0
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	2300      	movs	r3, #0
 800327a:	2100      	movs	r1, #0
 800327c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800327e:	f7ff fe19 	bl	8002eb4 <xTimerGenericCommand>
 8003282:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003284:	6a3b      	ldr	r3, [r7, #32]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d133      	bne.n	80032f2 <prvProcessReceivedCommands+0x14e>
	__asm volatile
 800328a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800328e:	f383 8811 	msr	BASEPRI, r3
 8003292:	f3bf 8f6f 	isb	sy
 8003296:	f3bf 8f4f 	dsb	sy
 800329a:	61bb      	str	r3, [r7, #24]
}
 800329c:	bf00      	nop
 800329e:	bf00      	nop
 80032a0:	e7fd      	b.n	800329e <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80032a2:	68ba      	ldr	r2, [r7, #8]
 80032a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80032a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d10b      	bne.n	80032c8 <prvProcessReceivedCommands+0x124>
	__asm volatile
 80032b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b4:	f383 8811 	msr	BASEPRI, r3
 80032b8:	f3bf 8f6f 	isb	sy
 80032bc:	f3bf 8f4f 	dsb	sy
 80032c0:	617b      	str	r3, [r7, #20]
}
 80032c2:	bf00      	nop
 80032c4:	bf00      	nop
 80032c6:	e7fd      	b.n	80032c4 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80032c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ca:	699a      	ldr	r2, [r3, #24]
 80032cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ce:	18d1      	adds	r1, r2, r3
 80032d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032d6:	f7ff ff23 	bl	8003120 <prvInsertTimerInActiveList>
					break;
 80032da:	e00d      	b.n	80032f8 <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80032dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032de:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d107      	bne.n	80032f6 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 80032e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032e8:	f000 fb72 	bl	80039d0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80032ec:	e003      	b.n	80032f6 <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 80032ee:	bf00      	nop
 80032f0:	e002      	b.n	80032f8 <prvProcessReceivedCommands+0x154>
					break;
 80032f2:	bf00      	nop
 80032f4:	e000      	b.n	80032f8 <prvProcessReceivedCommands+0x154>
					break;
 80032f6:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80032f8:	4b07      	ldr	r3, [pc, #28]	@ (8003318 <prvProcessReceivedCommands+0x174>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	1d39      	adds	r1, r7, #4
 80032fe:	2200      	movs	r2, #0
 8003300:	4618      	mov	r0, r3
 8003302:	f7fe fc35 	bl	8001b70 <xQueueReceive>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	f47f af4f 	bne.w	80031ac <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800330e:	bf00      	nop
 8003310:	bf00      	nop
 8003312:	3730      	adds	r7, #48	@ 0x30
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	20000c68 	.word	0x20000c68

0800331c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b088      	sub	sp, #32
 8003320:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003322:	e046      	b.n	80033b2 <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003324:	4b2c      	ldr	r3, [pc, #176]	@ (80033d8 <prvSwitchTimerLists+0xbc>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800332e:	4b2a      	ldr	r3, [pc, #168]	@ (80033d8 <prvSwitchTimerLists+0xbc>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	3304      	adds	r3, #4
 800333c:	4618      	mov	r0, r3
 800333e:	f7fe f945 	bl	80015cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d12f      	bne.n	80033b2 <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	4413      	add	r3, r2
 800335a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	429a      	cmp	r2, r3
 8003362:	d90e      	bls.n	8003382 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	68ba      	ldr	r2, [r7, #8]
 8003368:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003370:	4b19      	ldr	r3, [pc, #100]	@ (80033d8 <prvSwitchTimerLists+0xbc>)
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	3304      	adds	r3, #4
 8003378:	4619      	mov	r1, r3
 800337a:	4610      	mov	r0, r2
 800337c:	f7fe f8ee 	bl	800155c <vListInsert>
 8003380:	e017      	b.n	80033b2 <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003382:	2300      	movs	r3, #0
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	2300      	movs	r3, #0
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	2100      	movs	r1, #0
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f7ff fd91 	bl	8002eb4 <xTimerGenericCommand>
 8003392:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10b      	bne.n	80033b2 <prvSwitchTimerLists+0x96>
	__asm volatile
 800339a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800339e:	f383 8811 	msr	BASEPRI, r3
 80033a2:	f3bf 8f6f 	isb	sy
 80033a6:	f3bf 8f4f 	dsb	sy
 80033aa:	603b      	str	r3, [r7, #0]
}
 80033ac:	bf00      	nop
 80033ae:	bf00      	nop
 80033b0:	e7fd      	b.n	80033ae <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80033b2:	4b09      	ldr	r3, [pc, #36]	@ (80033d8 <prvSwitchTimerLists+0xbc>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1b3      	bne.n	8003324 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80033bc:	4b06      	ldr	r3, [pc, #24]	@ (80033d8 <prvSwitchTimerLists+0xbc>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80033c2:	4b06      	ldr	r3, [pc, #24]	@ (80033dc <prvSwitchTimerLists+0xc0>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a04      	ldr	r2, [pc, #16]	@ (80033d8 <prvSwitchTimerLists+0xbc>)
 80033c8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80033ca:	4a04      	ldr	r2, [pc, #16]	@ (80033dc <prvSwitchTimerLists+0xc0>)
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	6013      	str	r3, [r2, #0]
}
 80033d0:	bf00      	nop
 80033d2:	3718      	adds	r7, #24
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	20000c60 	.word	0x20000c60
 80033dc:	20000c64 	.word	0x20000c64

080033e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80033e6:	f000 f929 	bl	800363c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80033ea:	4b15      	ldr	r3, [pc, #84]	@ (8003440 <prvCheckForValidListAndQueue+0x60>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d120      	bne.n	8003434 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80033f2:	4814      	ldr	r0, [pc, #80]	@ (8003444 <prvCheckForValidListAndQueue+0x64>)
 80033f4:	f7fe f864 	bl	80014c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80033f8:	4813      	ldr	r0, [pc, #76]	@ (8003448 <prvCheckForValidListAndQueue+0x68>)
 80033fa:	f7fe f861 	bl	80014c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80033fe:	4b13      	ldr	r3, [pc, #76]	@ (800344c <prvCheckForValidListAndQueue+0x6c>)
 8003400:	4a10      	ldr	r2, [pc, #64]	@ (8003444 <prvCheckForValidListAndQueue+0x64>)
 8003402:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003404:	4b12      	ldr	r3, [pc, #72]	@ (8003450 <prvCheckForValidListAndQueue+0x70>)
 8003406:	4a10      	ldr	r2, [pc, #64]	@ (8003448 <prvCheckForValidListAndQueue+0x68>)
 8003408:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800340a:	2300      	movs	r3, #0
 800340c:	9300      	str	r3, [sp, #0]
 800340e:	4b11      	ldr	r3, [pc, #68]	@ (8003454 <prvCheckForValidListAndQueue+0x74>)
 8003410:	4a11      	ldr	r2, [pc, #68]	@ (8003458 <prvCheckForValidListAndQueue+0x78>)
 8003412:	2110      	movs	r1, #16
 8003414:	200a      	movs	r0, #10
 8003416:	f7fe f96d 	bl	80016f4 <xQueueGenericCreateStatic>
 800341a:	4603      	mov	r3, r0
 800341c:	4a08      	ldr	r2, [pc, #32]	@ (8003440 <prvCheckForValidListAndQueue+0x60>)
 800341e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003420:	4b07      	ldr	r3, [pc, #28]	@ (8003440 <prvCheckForValidListAndQueue+0x60>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d005      	beq.n	8003434 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003428:	4b05      	ldr	r3, [pc, #20]	@ (8003440 <prvCheckForValidListAndQueue+0x60>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	490b      	ldr	r1, [pc, #44]	@ (800345c <prvCheckForValidListAndQueue+0x7c>)
 800342e:	4618      	mov	r0, r3
 8003430:	f7fe fd90 	bl	8001f54 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003434:	f000 f932 	bl	800369c <vPortExitCritical>
}
 8003438:	bf00      	nop
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	20000c68 	.word	0x20000c68
 8003444:	20000c38 	.word	0x20000c38
 8003448:	20000c4c 	.word	0x20000c4c
 800344c:	20000c60 	.word	0x20000c60
 8003450:	20000c64 	.word	0x20000c64
 8003454:	20000d14 	.word	0x20000d14
 8003458:	20000c74 	.word	0x20000c74
 800345c:	08003cc0 	.word	0x08003cc0

08003460 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003460:	b480      	push	{r7}
 8003462:	b085      	sub	sp, #20
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	3b04      	subs	r3, #4
 8003470:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003478:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	3b04      	subs	r3, #4
 800347e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	f023 0201 	bic.w	r2, r3, #1
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	3b04      	subs	r3, #4
 800348e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003490:	4a08      	ldr	r2, [pc, #32]	@ (80034b4 <pxPortInitialiseStack+0x54>)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	3b14      	subs	r3, #20
 800349a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	3b20      	subs	r3, #32
 80034a6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80034a8:	68fb      	ldr	r3, [r7, #12]
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bc80      	pop	{r7}
 80034b2:	4770      	bx	lr
 80034b4:	080034b9 	.word	0x080034b9

080034b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80034be:	2300      	movs	r3, #0
 80034c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80034c2:	4b12      	ldr	r3, [pc, #72]	@ (800350c <prvTaskExitError+0x54>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ca:	d00b      	beq.n	80034e4 <prvTaskExitError+0x2c>
	__asm volatile
 80034cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034d0:	f383 8811 	msr	BASEPRI, r3
 80034d4:	f3bf 8f6f 	isb	sy
 80034d8:	f3bf 8f4f 	dsb	sy
 80034dc:	60fb      	str	r3, [r7, #12]
}
 80034de:	bf00      	nop
 80034e0:	bf00      	nop
 80034e2:	e7fd      	b.n	80034e0 <prvTaskExitError+0x28>
	__asm volatile
 80034e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e8:	f383 8811 	msr	BASEPRI, r3
 80034ec:	f3bf 8f6f 	isb	sy
 80034f0:	f3bf 8f4f 	dsb	sy
 80034f4:	60bb      	str	r3, [r7, #8]
}
 80034f6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80034f8:	bf00      	nop
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d0fc      	beq.n	80034fa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003500:	bf00      	nop
 8003502:	bf00      	nop
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	2000000c 	.word	0x2000000c

08003510 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003510:	4b07      	ldr	r3, [pc, #28]	@ (8003530 <pxCurrentTCBConst2>)
 8003512:	6819      	ldr	r1, [r3, #0]
 8003514:	6808      	ldr	r0, [r1, #0]
 8003516:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800351a:	f380 8809 	msr	PSP, r0
 800351e:	f3bf 8f6f 	isb	sy
 8003522:	f04f 0000 	mov.w	r0, #0
 8003526:	f380 8811 	msr	BASEPRI, r0
 800352a:	f04e 0e0d 	orr.w	lr, lr, #13
 800352e:	4770      	bx	lr

08003530 <pxCurrentTCBConst2>:
 8003530:	20000738 	.word	0x20000738
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003534:	bf00      	nop
 8003536:	bf00      	nop

08003538 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003538:	4806      	ldr	r0, [pc, #24]	@ (8003554 <prvPortStartFirstTask+0x1c>)
 800353a:	6800      	ldr	r0, [r0, #0]
 800353c:	6800      	ldr	r0, [r0, #0]
 800353e:	f380 8808 	msr	MSP, r0
 8003542:	b662      	cpsie	i
 8003544:	b661      	cpsie	f
 8003546:	f3bf 8f4f 	dsb	sy
 800354a:	f3bf 8f6f 	isb	sy
 800354e:	df00      	svc	0
 8003550:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003552:	bf00      	nop
 8003554:	e000ed08 	.word	0xe000ed08

08003558 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800355e:	4b32      	ldr	r3, [pc, #200]	@ (8003628 <xPortStartScheduler+0xd0>)
 8003560:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	b2db      	uxtb	r3, r3
 8003568:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	22ff      	movs	r2, #255	@ 0xff
 800356e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003578:	78fb      	ldrb	r3, [r7, #3]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003580:	b2da      	uxtb	r2, r3
 8003582:	4b2a      	ldr	r3, [pc, #168]	@ (800362c <xPortStartScheduler+0xd4>)
 8003584:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003586:	4b2a      	ldr	r3, [pc, #168]	@ (8003630 <xPortStartScheduler+0xd8>)
 8003588:	2207      	movs	r2, #7
 800358a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800358c:	e009      	b.n	80035a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800358e:	4b28      	ldr	r3, [pc, #160]	@ (8003630 <xPortStartScheduler+0xd8>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	3b01      	subs	r3, #1
 8003594:	4a26      	ldr	r2, [pc, #152]	@ (8003630 <xPortStartScheduler+0xd8>)
 8003596:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003598:	78fb      	ldrb	r3, [r7, #3]
 800359a:	b2db      	uxtb	r3, r3
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035a2:	78fb      	ldrb	r3, [r7, #3]
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035aa:	2b80      	cmp	r3, #128	@ 0x80
 80035ac:	d0ef      	beq.n	800358e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80035ae:	4b20      	ldr	r3, [pc, #128]	@ (8003630 <xPortStartScheduler+0xd8>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f1c3 0307 	rsb	r3, r3, #7
 80035b6:	2b04      	cmp	r3, #4
 80035b8:	d00b      	beq.n	80035d2 <xPortStartScheduler+0x7a>
	__asm volatile
 80035ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035be:	f383 8811 	msr	BASEPRI, r3
 80035c2:	f3bf 8f6f 	isb	sy
 80035c6:	f3bf 8f4f 	dsb	sy
 80035ca:	60bb      	str	r3, [r7, #8]
}
 80035cc:	bf00      	nop
 80035ce:	bf00      	nop
 80035d0:	e7fd      	b.n	80035ce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80035d2:	4b17      	ldr	r3, [pc, #92]	@ (8003630 <xPortStartScheduler+0xd8>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	021b      	lsls	r3, r3, #8
 80035d8:	4a15      	ldr	r2, [pc, #84]	@ (8003630 <xPortStartScheduler+0xd8>)
 80035da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80035dc:	4b14      	ldr	r3, [pc, #80]	@ (8003630 <xPortStartScheduler+0xd8>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80035e4:	4a12      	ldr	r2, [pc, #72]	@ (8003630 <xPortStartScheduler+0xd8>)
 80035e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	b2da      	uxtb	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80035f0:	4b10      	ldr	r3, [pc, #64]	@ (8003634 <xPortStartScheduler+0xdc>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a0f      	ldr	r2, [pc, #60]	@ (8003634 <xPortStartScheduler+0xdc>)
 80035f6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80035fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80035fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003634 <xPortStartScheduler+0xdc>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a0c      	ldr	r2, [pc, #48]	@ (8003634 <xPortStartScheduler+0xdc>)
 8003602:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003606:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003608:	f000 f8b8 	bl	800377c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800360c:	4b0a      	ldr	r3, [pc, #40]	@ (8003638 <xPortStartScheduler+0xe0>)
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003612:	f7ff ff91 	bl	8003538 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003616:	f7ff f8ad 	bl	8002774 <vTaskSwitchContext>
	prvTaskExitError();
 800361a:	f7ff ff4d 	bl	80034b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	e000e400 	.word	0xe000e400
 800362c:	20000d64 	.word	0x20000d64
 8003630:	20000d68 	.word	0x20000d68
 8003634:	e000ed20 	.word	0xe000ed20
 8003638:	2000000c 	.word	0x2000000c

0800363c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
	__asm volatile
 8003642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003646:	f383 8811 	msr	BASEPRI, r3
 800364a:	f3bf 8f6f 	isb	sy
 800364e:	f3bf 8f4f 	dsb	sy
 8003652:	607b      	str	r3, [r7, #4]
}
 8003654:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003656:	4b0f      	ldr	r3, [pc, #60]	@ (8003694 <vPortEnterCritical+0x58>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	3301      	adds	r3, #1
 800365c:	4a0d      	ldr	r2, [pc, #52]	@ (8003694 <vPortEnterCritical+0x58>)
 800365e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003660:	4b0c      	ldr	r3, [pc, #48]	@ (8003694 <vPortEnterCritical+0x58>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d110      	bne.n	800368a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003668:	4b0b      	ldr	r3, [pc, #44]	@ (8003698 <vPortEnterCritical+0x5c>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00b      	beq.n	800368a <vPortEnterCritical+0x4e>
	__asm volatile
 8003672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003676:	f383 8811 	msr	BASEPRI, r3
 800367a:	f3bf 8f6f 	isb	sy
 800367e:	f3bf 8f4f 	dsb	sy
 8003682:	603b      	str	r3, [r7, #0]
}
 8003684:	bf00      	nop
 8003686:	bf00      	nop
 8003688:	e7fd      	b.n	8003686 <vPortEnterCritical+0x4a>
	}
}
 800368a:	bf00      	nop
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	bc80      	pop	{r7}
 8003692:	4770      	bx	lr
 8003694:	2000000c 	.word	0x2000000c
 8003698:	e000ed04 	.word	0xe000ed04

0800369c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80036a2:	4b12      	ldr	r3, [pc, #72]	@ (80036ec <vPortExitCritical+0x50>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10b      	bne.n	80036c2 <vPortExitCritical+0x26>
	__asm volatile
 80036aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ae:	f383 8811 	msr	BASEPRI, r3
 80036b2:	f3bf 8f6f 	isb	sy
 80036b6:	f3bf 8f4f 	dsb	sy
 80036ba:	607b      	str	r3, [r7, #4]
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	e7fd      	b.n	80036be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80036c2:	4b0a      	ldr	r3, [pc, #40]	@ (80036ec <vPortExitCritical+0x50>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	3b01      	subs	r3, #1
 80036c8:	4a08      	ldr	r2, [pc, #32]	@ (80036ec <vPortExitCritical+0x50>)
 80036ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80036cc:	4b07      	ldr	r3, [pc, #28]	@ (80036ec <vPortExitCritical+0x50>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d105      	bne.n	80036e0 <vPortExitCritical+0x44>
 80036d4:	2300      	movs	r3, #0
 80036d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	f383 8811 	msr	BASEPRI, r3
}
 80036de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	2000000c 	.word	0x2000000c

080036f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80036f0:	f3ef 8009 	mrs	r0, PSP
 80036f4:	f3bf 8f6f 	isb	sy
 80036f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003730 <pxCurrentTCBConst>)
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003700:	6010      	str	r0, [r2, #0]
 8003702:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003706:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800370a:	f380 8811 	msr	BASEPRI, r0
 800370e:	f7ff f831 	bl	8002774 <vTaskSwitchContext>
 8003712:	f04f 0000 	mov.w	r0, #0
 8003716:	f380 8811 	msr	BASEPRI, r0
 800371a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800371e:	6819      	ldr	r1, [r3, #0]
 8003720:	6808      	ldr	r0, [r1, #0]
 8003722:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003726:	f380 8809 	msr	PSP, r0
 800372a:	f3bf 8f6f 	isb	sy
 800372e:	4770      	bx	lr

08003730 <pxCurrentTCBConst>:
 8003730:	20000738 	.word	0x20000738
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003734:	bf00      	nop
 8003736:	bf00      	nop

08003738 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
	__asm volatile
 800373e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003742:	f383 8811 	msr	BASEPRI, r3
 8003746:	f3bf 8f6f 	isb	sy
 800374a:	f3bf 8f4f 	dsb	sy
 800374e:	607b      	str	r3, [r7, #4]
}
 8003750:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003752:	f7fe ff4f 	bl	80025f4 <xTaskIncrementTick>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800375c:	4b06      	ldr	r3, [pc, #24]	@ (8003778 <xPortSysTickHandler+0x40>)
 800375e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003762:	601a      	str	r2, [r3, #0]
 8003764:	2300      	movs	r3, #0
 8003766:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	f383 8811 	msr	BASEPRI, r3
}
 800376e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003770:	bf00      	nop
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	e000ed04 	.word	0xe000ed04

0800377c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003780:	4b0a      	ldr	r3, [pc, #40]	@ (80037ac <vPortSetupTimerInterrupt+0x30>)
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003786:	4b0a      	ldr	r3, [pc, #40]	@ (80037b0 <vPortSetupTimerInterrupt+0x34>)
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800378c:	4b09      	ldr	r3, [pc, #36]	@ (80037b4 <vPortSetupTimerInterrupt+0x38>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a09      	ldr	r2, [pc, #36]	@ (80037b8 <vPortSetupTimerInterrupt+0x3c>)
 8003792:	fba2 2303 	umull	r2, r3, r2, r3
 8003796:	099b      	lsrs	r3, r3, #6
 8003798:	4a08      	ldr	r2, [pc, #32]	@ (80037bc <vPortSetupTimerInterrupt+0x40>)
 800379a:	3b01      	subs	r3, #1
 800379c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800379e:	4b03      	ldr	r3, [pc, #12]	@ (80037ac <vPortSetupTimerInterrupt+0x30>)
 80037a0:	2207      	movs	r2, #7
 80037a2:	601a      	str	r2, [r3, #0]
}
 80037a4:	bf00      	nop
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bc80      	pop	{r7}
 80037aa:	4770      	bx	lr
 80037ac:	e000e010 	.word	0xe000e010
 80037b0:	e000e018 	.word	0xe000e018
 80037b4:	20000000 	.word	0x20000000
 80037b8:	10624dd3 	.word	0x10624dd3
 80037bc:	e000e014 	.word	0xe000e014

080037c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80037c0:	b480      	push	{r7}
 80037c2:	b085      	sub	sp, #20
 80037c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80037c6:	f3ef 8305 	mrs	r3, IPSR
 80037ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2b0f      	cmp	r3, #15
 80037d0:	d915      	bls.n	80037fe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80037d2:	4a17      	ldr	r2, [pc, #92]	@ (8003830 <vPortValidateInterruptPriority+0x70>)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	4413      	add	r3, r2
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80037dc:	4b15      	ldr	r3, [pc, #84]	@ (8003834 <vPortValidateInterruptPriority+0x74>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	7afa      	ldrb	r2, [r7, #11]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d20b      	bcs.n	80037fe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80037e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ea:	f383 8811 	msr	BASEPRI, r3
 80037ee:	f3bf 8f6f 	isb	sy
 80037f2:	f3bf 8f4f 	dsb	sy
 80037f6:	607b      	str	r3, [r7, #4]
}
 80037f8:	bf00      	nop
 80037fa:	bf00      	nop
 80037fc:	e7fd      	b.n	80037fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80037fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003838 <vPortValidateInterruptPriority+0x78>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003806:	4b0d      	ldr	r3, [pc, #52]	@ (800383c <vPortValidateInterruptPriority+0x7c>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	429a      	cmp	r2, r3
 800380c:	d90b      	bls.n	8003826 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800380e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003812:	f383 8811 	msr	BASEPRI, r3
 8003816:	f3bf 8f6f 	isb	sy
 800381a:	f3bf 8f4f 	dsb	sy
 800381e:	603b      	str	r3, [r7, #0]
}
 8003820:	bf00      	nop
 8003822:	bf00      	nop
 8003824:	e7fd      	b.n	8003822 <vPortValidateInterruptPriority+0x62>
	}
 8003826:	bf00      	nop
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr
 8003830:	e000e3f0 	.word	0xe000e3f0
 8003834:	20000d64 	.word	0x20000d64
 8003838:	e000ed0c 	.word	0xe000ed0c
 800383c:	20000d68 	.word	0x20000d68

08003840 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b08a      	sub	sp, #40	@ 0x28
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003848:	2300      	movs	r3, #0
 800384a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800384c:	f7fe fe18 	bl	8002480 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003850:	4b5a      	ldr	r3, [pc, #360]	@ (80039bc <pvPortMalloc+0x17c>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d101      	bne.n	800385c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003858:	f000 f916 	bl	8003a88 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800385c:	4b58      	ldr	r3, [pc, #352]	@ (80039c0 <pvPortMalloc+0x180>)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4013      	ands	r3, r2
 8003864:	2b00      	cmp	r3, #0
 8003866:	f040 8090 	bne.w	800398a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d01e      	beq.n	80038ae <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003870:	2208      	movs	r2, #8
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4413      	add	r3, r2
 8003876:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	2b00      	cmp	r3, #0
 8003880:	d015      	beq.n	80038ae <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f023 0307 	bic.w	r3, r3, #7
 8003888:	3308      	adds	r3, #8
 800388a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f003 0307 	and.w	r3, r3, #7
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00b      	beq.n	80038ae <pvPortMalloc+0x6e>
	__asm volatile
 8003896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800389a:	f383 8811 	msr	BASEPRI, r3
 800389e:	f3bf 8f6f 	isb	sy
 80038a2:	f3bf 8f4f 	dsb	sy
 80038a6:	617b      	str	r3, [r7, #20]
}
 80038a8:	bf00      	nop
 80038aa:	bf00      	nop
 80038ac:	e7fd      	b.n	80038aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d06a      	beq.n	800398a <pvPortMalloc+0x14a>
 80038b4:	4b43      	ldr	r3, [pc, #268]	@ (80039c4 <pvPortMalloc+0x184>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d865      	bhi.n	800398a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80038be:	4b42      	ldr	r3, [pc, #264]	@ (80039c8 <pvPortMalloc+0x188>)
 80038c0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80038c2:	4b41      	ldr	r3, [pc, #260]	@ (80039c8 <pvPortMalloc+0x188>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038c8:	e004      	b.n	80038d4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80038ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038cc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80038ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d903      	bls.n	80038e6 <pvPortMalloc+0xa6>
 80038de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1f1      	bne.n	80038ca <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80038e6:	4b35      	ldr	r3, [pc, #212]	@ (80039bc <pvPortMalloc+0x17c>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d04c      	beq.n	800398a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80038f0:	6a3b      	ldr	r3, [r7, #32]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2208      	movs	r2, #8
 80038f6:	4413      	add	r3, r2
 80038f8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80038fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	1ad2      	subs	r2, r2, r3
 800390a:	2308      	movs	r3, #8
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	429a      	cmp	r2, r3
 8003910:	d920      	bls.n	8003954 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4413      	add	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	f003 0307 	and.w	r3, r3, #7
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00b      	beq.n	800393c <pvPortMalloc+0xfc>
	__asm volatile
 8003924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003928:	f383 8811 	msr	BASEPRI, r3
 800392c:	f3bf 8f6f 	isb	sy
 8003930:	f3bf 8f4f 	dsb	sy
 8003934:	613b      	str	r3, [r7, #16]
}
 8003936:	bf00      	nop
 8003938:	bf00      	nop
 800393a:	e7fd      	b.n	8003938 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800393c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	1ad2      	subs	r2, r2, r3
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800394e:	69b8      	ldr	r0, [r7, #24]
 8003950:	f000 f8fc 	bl	8003b4c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003954:	4b1b      	ldr	r3, [pc, #108]	@ (80039c4 <pvPortMalloc+0x184>)
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	4a19      	ldr	r2, [pc, #100]	@ (80039c4 <pvPortMalloc+0x184>)
 8003960:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003962:	4b18      	ldr	r3, [pc, #96]	@ (80039c4 <pvPortMalloc+0x184>)
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	4b19      	ldr	r3, [pc, #100]	@ (80039cc <pvPortMalloc+0x18c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d203      	bcs.n	8003976 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800396e:	4b15      	ldr	r3, [pc, #84]	@ (80039c4 <pvPortMalloc+0x184>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a16      	ldr	r2, [pc, #88]	@ (80039cc <pvPortMalloc+0x18c>)
 8003974:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	685a      	ldr	r2, [r3, #4]
 800397a:	4b11      	ldr	r3, [pc, #68]	@ (80039c0 <pvPortMalloc+0x180>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	431a      	orrs	r2, r3
 8003980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003982:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800398a:	f7fe fd87 	bl	800249c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	f003 0307 	and.w	r3, r3, #7
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00b      	beq.n	80039b0 <pvPortMalloc+0x170>
	__asm volatile
 8003998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800399c:	f383 8811 	msr	BASEPRI, r3
 80039a0:	f3bf 8f6f 	isb	sy
 80039a4:	f3bf 8f4f 	dsb	sy
 80039a8:	60fb      	str	r3, [r7, #12]
}
 80039aa:	bf00      	nop
 80039ac:	bf00      	nop
 80039ae:	e7fd      	b.n	80039ac <pvPortMalloc+0x16c>
	return pvReturn;
 80039b0:	69fb      	ldr	r3, [r7, #28]
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3728      	adds	r7, #40	@ 0x28
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	20001974 	.word	0x20001974
 80039c0:	20001980 	.word	0x20001980
 80039c4:	20001978 	.word	0x20001978
 80039c8:	2000196c 	.word	0x2000196c
 80039cc:	2000197c 	.word	0x2000197c

080039d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d04a      	beq.n	8003a78 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80039e2:	2308      	movs	r3, #8
 80039e4:	425b      	negs	r3, r3
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	4413      	add	r3, r2
 80039ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	4b22      	ldr	r3, [pc, #136]	@ (8003a80 <vPortFree+0xb0>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4013      	ands	r3, r2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10b      	bne.n	8003a16 <vPortFree+0x46>
	__asm volatile
 80039fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a02:	f383 8811 	msr	BASEPRI, r3
 8003a06:	f3bf 8f6f 	isb	sy
 8003a0a:	f3bf 8f4f 	dsb	sy
 8003a0e:	60fb      	str	r3, [r7, #12]
}
 8003a10:	bf00      	nop
 8003a12:	bf00      	nop
 8003a14:	e7fd      	b.n	8003a12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00b      	beq.n	8003a36 <vPortFree+0x66>
	__asm volatile
 8003a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a22:	f383 8811 	msr	BASEPRI, r3
 8003a26:	f3bf 8f6f 	isb	sy
 8003a2a:	f3bf 8f4f 	dsb	sy
 8003a2e:	60bb      	str	r3, [r7, #8]
}
 8003a30:	bf00      	nop
 8003a32:	bf00      	nop
 8003a34:	e7fd      	b.n	8003a32 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	4b11      	ldr	r3, [pc, #68]	@ (8003a80 <vPortFree+0xb0>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d019      	beq.n	8003a78 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d115      	bne.n	8003a78 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	685a      	ldr	r2, [r3, #4]
 8003a50:	4b0b      	ldr	r3, [pc, #44]	@ (8003a80 <vPortFree+0xb0>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	43db      	mvns	r3, r3
 8003a56:	401a      	ands	r2, r3
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003a5c:	f7fe fd10 	bl	8002480 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	4b07      	ldr	r3, [pc, #28]	@ (8003a84 <vPortFree+0xb4>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4413      	add	r3, r2
 8003a6a:	4a06      	ldr	r2, [pc, #24]	@ (8003a84 <vPortFree+0xb4>)
 8003a6c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003a6e:	6938      	ldr	r0, [r7, #16]
 8003a70:	f000 f86c 	bl	8003b4c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003a74:	f7fe fd12 	bl	800249c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003a78:	bf00      	nop
 8003a7a:	3718      	adds	r7, #24
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	20001980 	.word	0x20001980
 8003a84:	20001978 	.word	0x20001978

08003a88 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003a8e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003a92:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003a94:	4b27      	ldr	r3, [pc, #156]	@ (8003b34 <prvHeapInit+0xac>)
 8003a96:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f003 0307 	and.w	r3, r3, #7
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00c      	beq.n	8003abc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	3307      	adds	r3, #7
 8003aa6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f023 0307 	bic.w	r3, r3, #7
 8003aae:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003ab0:	68ba      	ldr	r2, [r7, #8]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	4a1f      	ldr	r2, [pc, #124]	@ (8003b34 <prvHeapInit+0xac>)
 8003ab8:	4413      	add	r3, r2
 8003aba:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8003b38 <prvHeapInit+0xb0>)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8003b38 <prvHeapInit+0xb0>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003ad4:	2208      	movs	r2, #8
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	1a9b      	subs	r3, r3, r2
 8003ada:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f023 0307 	bic.w	r3, r3, #7
 8003ae2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	4a15      	ldr	r2, [pc, #84]	@ (8003b3c <prvHeapInit+0xb4>)
 8003ae8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003aea:	4b14      	ldr	r3, [pc, #80]	@ (8003b3c <prvHeapInit+0xb4>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2200      	movs	r2, #0
 8003af0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003af2:	4b12      	ldr	r3, [pc, #72]	@ (8003b3c <prvHeapInit+0xb4>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2200      	movs	r2, #0
 8003af8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	1ad2      	subs	r2, r2, r3
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003b08:	4b0c      	ldr	r3, [pc, #48]	@ (8003b3c <prvHeapInit+0xb4>)
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	4a0a      	ldr	r2, [pc, #40]	@ (8003b40 <prvHeapInit+0xb8>)
 8003b16:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	4a09      	ldr	r2, [pc, #36]	@ (8003b44 <prvHeapInit+0xbc>)
 8003b1e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003b20:	4b09      	ldr	r3, [pc, #36]	@ (8003b48 <prvHeapInit+0xc0>)
 8003b22:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003b26:	601a      	str	r2, [r3, #0]
}
 8003b28:	bf00      	nop
 8003b2a:	3714      	adds	r7, #20
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bc80      	pop	{r7}
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	20000d6c 	.word	0x20000d6c
 8003b38:	2000196c 	.word	0x2000196c
 8003b3c:	20001974 	.word	0x20001974
 8003b40:	2000197c 	.word	0x2000197c
 8003b44:	20001978 	.word	0x20001978
 8003b48:	20001980 	.word	0x20001980

08003b4c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003b54:	4b27      	ldr	r3, [pc, #156]	@ (8003bf4 <prvInsertBlockIntoFreeList+0xa8>)
 8003b56:	60fb      	str	r3, [r7, #12]
 8003b58:	e002      	b.n	8003b60 <prvInsertBlockIntoFreeList+0x14>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d8f7      	bhi.n	8003b5a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	68ba      	ldr	r2, [r7, #8]
 8003b74:	4413      	add	r3, r2
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d108      	bne.n	8003b8e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	441a      	add	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	441a      	add	r2, r3
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d118      	bne.n	8003bd4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	4b14      	ldr	r3, [pc, #80]	@ (8003bf8 <prvInsertBlockIntoFreeList+0xac>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d00d      	beq.n	8003bca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	441a      	add	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	601a      	str	r2, [r3, #0]
 8003bc8:	e008      	b.n	8003bdc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003bca:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf8 <prvInsertBlockIntoFreeList+0xac>)
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	e003      	b.n	8003bdc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d002      	beq.n	8003bea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bea:	bf00      	nop
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr
 8003bf4:	2000196c 	.word	0x2000196c
 8003bf8:	20001974 	.word	0x20001974

08003bfc <memset>:
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	4402      	add	r2, r0
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d100      	bne.n	8003c06 <memset+0xa>
 8003c04:	4770      	bx	lr
 8003c06:	f803 1b01 	strb.w	r1, [r3], #1
 8003c0a:	e7f9      	b.n	8003c00 <memset+0x4>

08003c0c <__libc_init_array>:
 8003c0c:	b570      	push	{r4, r5, r6, lr}
 8003c0e:	2600      	movs	r6, #0
 8003c10:	4d0c      	ldr	r5, [pc, #48]	@ (8003c44 <__libc_init_array+0x38>)
 8003c12:	4c0d      	ldr	r4, [pc, #52]	@ (8003c48 <__libc_init_array+0x3c>)
 8003c14:	1b64      	subs	r4, r4, r5
 8003c16:	10a4      	asrs	r4, r4, #2
 8003c18:	42a6      	cmp	r6, r4
 8003c1a:	d109      	bne.n	8003c30 <__libc_init_array+0x24>
 8003c1c:	f000 f828 	bl	8003c70 <_init>
 8003c20:	2600      	movs	r6, #0
 8003c22:	4d0a      	ldr	r5, [pc, #40]	@ (8003c4c <__libc_init_array+0x40>)
 8003c24:	4c0a      	ldr	r4, [pc, #40]	@ (8003c50 <__libc_init_array+0x44>)
 8003c26:	1b64      	subs	r4, r4, r5
 8003c28:	10a4      	asrs	r4, r4, #2
 8003c2a:	42a6      	cmp	r6, r4
 8003c2c:	d105      	bne.n	8003c3a <__libc_init_array+0x2e>
 8003c2e:	bd70      	pop	{r4, r5, r6, pc}
 8003c30:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c34:	4798      	blx	r3
 8003c36:	3601      	adds	r6, #1
 8003c38:	e7ee      	b.n	8003c18 <__libc_init_array+0xc>
 8003c3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c3e:	4798      	blx	r3
 8003c40:	3601      	adds	r6, #1
 8003c42:	e7f2      	b.n	8003c2a <__libc_init_array+0x1e>
 8003c44:	08003d58 	.word	0x08003d58
 8003c48:	08003d58 	.word	0x08003d58
 8003c4c:	08003d58 	.word	0x08003d58
 8003c50:	08003d5c 	.word	0x08003d5c

08003c54 <memcpy>:
 8003c54:	440a      	add	r2, r1
 8003c56:	4291      	cmp	r1, r2
 8003c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c5c:	d100      	bne.n	8003c60 <memcpy+0xc>
 8003c5e:	4770      	bx	lr
 8003c60:	b510      	push	{r4, lr}
 8003c62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c66:	4291      	cmp	r1, r2
 8003c68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c6c:	d1f9      	bne.n	8003c62 <memcpy+0xe>
 8003c6e:	bd10      	pop	{r4, pc}

08003c70 <_init>:
 8003c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c72:	bf00      	nop
 8003c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c76:	bc08      	pop	{r3}
 8003c78:	469e      	mov	lr, r3
 8003c7a:	4770      	bx	lr

08003c7c <_fini>:
 8003c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c7e:	bf00      	nop
 8003c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c82:	bc08      	pop	{r3}
 8003c84:	469e      	mov	lr, r3
 8003c86:	4770      	bx	lr
