`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 22.12.2023 13:52:11
// Design Name: 
// Module Name: MX
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module MX(
input [7:0]A,
input [7:0]B,
output [15:0]M
    );
    assign M[0]=A[0]&B[0];
    wire [7:0]W;
    AD8 AD80(.A0(A[1]&B[0]),.A1(A[2]&B[0]),.A2(A[3]&B[0]),.A3(A[4]&B[0]),.A4(A[5]&B[0]),.A5(A[6]&B[0]),.A6(A[7]&B[0]),.A7(0),
    .B0(A[0]&B[1]),.B1(A[1]&B[1]),.B2(A[2]&B[1]),.B3(A[3]&B[1]),.B4(A[4]&B[1]),.B5(A[5]&B[1]),.B6(A[6]&B[1]),.B7(A[7]&B[1]),
    .C0(M[1]),.C1(W[0]),.C2(W[1]),.C3(W[2]),.C4(W[3]),.C5(W[4]),.C6(W[5]),.C7(W[6]),.C8(W[7])
    );
    wire [7:0]U;
    AD8 AD81(.A0(W[0]),.A1(W[1]),.A2(W[2]),.A3(W[3]),.A4(W[4]),.A5(W[5]),.A6(W[6]),.A7(W[7]),
    .B0(A[0]&B[2]),.B1(A[1]&B[2]),.B2(A[2]&B[2]),.B3(A[3]&B[2]),.B4(A[4]&B[2]),.B5(A[5]&B[2]),.B6(A[6]&B[2]),.B7(A[7]&B[2]),
    .C0(M[2]),.C1(U[0]),.C2(U[1]),.C3(U[2]),.C4(U[3]),.C5(U[4]),.C6(U[5]),.C7(U[6]),.C8(U[7])
    );
    wire [7:0]V;
    AD8 AD82(.A0(U[0]),.A1(U[1]),.A2(U[2]),.A3(U[3]),.A4(U[4]),.A5(U[5]),.A6(U[6]),.A7(U[7]),
    .B0(A[0]&B[3]),.B1(A[1]&B[3]),.B2(A[2]&B[3]),.B3(A[3]&B[3]),.B4(A[4]&B[3]),.B5(A[5]&B[3]),.B6(A[6]&B[3]),.B7(A[7]&B[3]),
    .C0(M[3]),.C1(V[0]),.C2(V[1]),.C3(V[2]),.C4(V[3]),.C5(V[4]),.C6(V[5]),.C7(V[6]),.C8(V[7])
    );
    wire [7:0]X;
    AD8 AD83(.A0(V[0]),.A1(V[1]),.A2(V[2]),.A3(V[3]),.A4(V[4]),.A5(V[5]),.A6(V[6]),.A7(V[7]),
    .B0(A[0]&B[4]),.B1(A[1]&B[4]),.B2(A[2]&B[4]),.B3(A[3]&B[4]),.B4(A[4]&B[4]),.B5(A[5]&B[4]),.B6(A[6]&B[4]),.B7(A[7]&B[4]),
    .C0(M[4]),.C1(X[0]),.C2(X[1]),.C3(X[2]),.C4(X[3]),.C5(X[4]),.C6(X[5]),.C7(X[6]),.C8(X[7])
    );
    wire [7:0]Y;
    AD8 AD84(.A0(X[0]),.A1(X[1]),.A2(X[2]),.A3(X[3]),.A4(X[4]),.A5(X[5]),.A6(X[6]),.A7(X[7]),
    .B0(A[0]&B[5]),.B1(A[1]&B[5]),.B2(A[2]&B[5]),.B3(A[3]&B[5]),.B4(A[4]&B[5]),.B5(A[5]&B[5]),.B6(A[6]&B[5]),.B7(A[7]&B[5]),
    .C0(M[5]),.C1(Y[0]),.C2(Y[1]),.C3(Y[2]),.C4(Y[3]),.C5(Y[4]),.C6(Y[5]),.C7(Y[6]),.C8(Y[7])
    );
    wire [7:0]Z;
    AD8 AD85(.A0(Y[0]),.A1(Y[1]),.A2(Y[2]),.A3(Y[3]),.A4(Y[4]),.A5(Y[5]),.A6(Y[6]),.A7(Y[7]),
    .B0(A[0]&B[6]),.B1(A[1]&B[6]),.B2(A[2]&B[6]),.B3(A[3]&B[6]),.B4(A[4]&B[6]),.B5(A[5]&B[6]),.B6(A[6]&B[6]),.B7(A[7]&B[6]),
    .C0(M[6]),.C1(Z[0]),.C2(Z[1]),.C3(Z[2]),.C4(Z[3]),.C5(Z[4]),.C6(Z[5]),.C7(Z[6]),.C8(Z[7])
    );
    AD8 AD86(.A0(Z[0]),.A1(Z[1]),.A2(Z[2]),.A3(Z[3]),.A4(Z[4]),.A5(Z[5]),.A6(Z[6]),.A7(Z[7]),
    .B0(A[0]&B[7]),.B1(A[1]&B[7]),.B2(A[2]&B[7]),.B3(A[3]&B[7]),.B4(A[4]&B[7]),.B5(A[5]&B[7]),.B6(A[6]&B[7]),.B7(A[7]&B[7]),
    .C0(M[7]),.C1(M[8]),.C2(M[9]),.C3(M[10]),.C4(M[11]),.C5(M[12]),.C6(M[13]),.C7(M[14]),.C8(M[15])
    );
endmodule
