Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: addi $8,$0,-1
Expected:	Register Write to Reg: 0x08 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x08 Val: 0x0000FFFF
Incorrect write

Cycle: 4
MARS instruction number: 5	Instruction: subu $10,$10,$8
Expected:	Register Write to Reg: 0x0A Val: 0x00000001
Got     :	Register Write to Reg: 0x0A Val: 0xFFFF0001
Incorrect write

Cycle: 5
MARS instruction number: 6	Instruction: subu $10,$10,$9
Expected:	Register Write to Reg: 0x0A Val: 0x00000000
Got     :	Register Write to Reg: 0x0A Val: 0xFFFF0000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


