static void F_1 ( enum V_1 V_2 )\r\n{\r\nT_1 V_3 , V_4 , V_5 ;\r\nT_1 V_6 , V_7 ;\r\nint V_8 = 0 ;\r\nV_3 = F_2 ( V_9 ) &\r\n~ ( V_10 ) ;\r\nV_5 = F_2 ( V_11 ) & ~ ( V_12 ) ;\r\nV_4 = F_2 ( V_13 ) & ~ ( V_14 ) ;\r\nV_6 = F_2 ( V_15 ) & ~ ( V_14 ) ;\r\nV_7 = F_2 ( V_16 ) & ~ ( V_14 ) ;\r\nswitch ( V_2 ) {\r\ncase V_17 :\r\nbreak;\r\ncase V_18 :\r\nV_5 |= 0x1 << V_19 ;\r\nbreak;\r\ncase V_20 :\r\ncase V_21 :\r\nV_3 |= V_10\r\n| V_22 ;\r\nif ( V_2 == V_20 ) {\r\nV_5 |= 0x1 << V_19 ;\r\nV_5 &= ~ V_23 ;\r\nV_5 &= ~ V_24 ;\r\nV_8 = 0 ;\r\n} else {\r\nV_5 |= 0x2 << V_19 ;\r\nV_5 |= 0x3 << V_25 ;\r\nV_5 |= V_23 ;\r\nV_5 |= V_24 ;\r\nV_8 = 1 ;\r\n}\r\nV_4 |= V_14 ;\r\nbreak;\r\ncase V_26 :\r\nV_5 |= 0x2 << V_19 ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_27 L_1 , V_2 ) ;\r\nreturn;\r\n}\r\nF_4 ( V_3 , V_9 ) ;\r\nF_4 ( V_5 , V_11 ) ;\r\nF_4 ( V_4 , V_13 ) ;\r\nF_4 ( V_4 , V_28 ) ;\r\nif ( V_8 ) {\r\nV_6 |= V_14 ;\r\nV_7 |= V_14 ;\r\nF_4 ( V_6 , V_15 ) ;\r\nF_4 ( V_7 , V_16 ) ;\r\n}\r\n}\r\nstatic int F_5 ( T_2 V_29 )\r\n{\r\nswitch ( V_29 ) {\r\ncase V_30 :\r\nF_1 ( V_21 ) ;\r\nbreak;\r\ncase V_31 :\r\nbreak;\r\ndefault:\r\nreturn - V_32 ;\r\n}\r\nif ( V_29 == V_30 ) {\r\nF_6 () ;\r\nF_7 () ;\r\nF_4 ( 0 , V_15 ) ;\r\nF_4 ( 0 , V_16 ) ;\r\n}\r\nF_8 () ;\r\nF_1 ( V_33 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( T_2 V_29 )\r\n{\r\nreturn ( V_29 > V_34 && V_29 <= V_35 ) ;\r\n}\r\nstatic inline int F_10 ( void )\r\n{\r\nint V_36 = F_11 () ;\r\nif ( F_12 ( ! V_36 ) )\r\nF_8 () ;\r\nreturn V_36 ;\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nF_10 () ;\r\n}\r\nstatic int T_3 F_14 ( void )\r\n{\r\nint V_36 ;\r\nstruct V_37 * V_38 = F_15 ( NULL , L_2 ) ;\r\nif ( F_16 ( V_38 ) )\r\nreturn F_17 ( V_38 ) ;\r\nV_36 = F_18 ( V_38 ) ;\r\nif ( V_36 )\r\nreturn V_36 ;\r\nV_39 = F_13 ;\r\nF_1 ( V_33 ) ;\r\nreturn F_19 () ;\r\n}\r\nvoid T_3 F_20 ( void )\r\n{\r\nint V_36 = F_14 () ;\r\nif ( ! V_36 )\r\nF_21 ( & V_40 ) ;\r\n}
