//! Extraction-only stubs for ARM64 NEON intrinsic types and functions.
//!
//! Each NEON vector type is defined as a single-field struct with
//! `#[hax_lib::lean::replace(...)]` so the Lean backend directly emits the
//! correct `BitVec` width, and `#[hax_lib::fstar::replace(...)]` for F*.

#![allow(non_camel_case_types, unsafe_code, unused_variables)]

#[derive(Clone, Copy)]
#[hax_lib::lean::replace("abbrev _uint16x4_t := BitVec 64")]
#[hax_lib::fstar::replace(
    interface,
    r#"
unfold type $:{_uint16x4_t} = bit_vec 64
val vec64_as_u16x4 (x: $:{_uint16x4_t}) : t_Array u16 (sz 4)
let get_lane_u16x4 (v: $:{_uint16x4_t}) (i: nat{i < 4}) : u16 =
  Seq.index (vec64_as_u16x4 v) i
"#
)]
#[hax_lib::fstar::replace(
    r#"
assume val vec64_as_u16x4_axiom (x: $:{_uint16x4_t}) : t_Array u16 (sz 4)
let vec64_as_u16x4 = vec64_as_u16x4_axiom
"#
)]
pub struct _uint16x4_t(u8);

#[derive(Clone, Copy)]
#[hax_lib::lean::replace("abbrev _int16x4_t := BitVec 64")]
#[hax_lib::fstar::replace(
    interface,
    r#"
unfold type $:{_int16x4_t} = bit_vec 64
val vec64_as_i16x4 (x: $:{_int16x4_t}) : t_Array i16 (sz 4)
let get_lane_i16x4 (v: $:{_int16x4_t}) (i: nat{i < 4}) : i16 =
  Seq.index (vec64_as_i16x4 v) i
"#
)]
#[hax_lib::fstar::replace(
    r#"
assume val vec64_as_i16x4_axiom (x: $:{_int16x4_t}) : t_Array i16 (sz 4)
let vec64_as_i16x4 = vec64_as_i16x4_axiom
"#
)]
pub struct _int16x4_t(u8);

#[derive(Clone, Copy)]
#[hax_lib::lean::replace("abbrev _int16x8_t := BitVec 128")]
#[hax_lib::fstar::replace(
    interface,
    r#"
unfold type $:{_int16x8_t} = bit_vec 128
val vec128_as_i16x8 (x: $:{_int16x8_t}) : t_Array i16 (sz 8)
let get_lane_i16x8 (v: $:{_int16x8_t}) (i: nat{i < 8}) : i16 =
  Seq.index (vec128_as_i16x8 v) i

(* The bit-level decomposition of `vec128_as_i16x8`: bit i of the
   underlying `bit_vec 128` corresponds to bit `i % d` of the i16 lane at
   index `i / d` (for the packed d-bit view; lanes are 16 bits apart).
   `vec128_as_i16x8` is the canonical LSB-first 16-bit lane decomposition of
   a 128-bit NEON register.  This is a hardware-agnostic bit-vector fact (the
   identical statement is validated on the x86 side by
   `Libcrux_intrinsics.Avx2_extract.bit_vec_of_int_t_array_vec128_as_i16x8_lemma`,
   core-models transcription test `vec128_lane_bit_decomposition`); the
   composite lane semantics it induces for NEON byte load/store are validated
   bit-exact against real arm64 hardware (2,000,000 differential checks, see
   libcrux-notes neon_vld1q_bytes_hwdiff_validate). Used by the NEON
   from_bytes/to_bytes + serialize bridge lemmas. *)
val bit_vec_of_int_t_array_vec128_as_i16x8_lemma
      (v: $:{_int16x8_t}) (d: nat{d > 0 /\ d <= 16}) (i: nat{i < 8 * d})
    : Lemma (Rust_primitives.BitVectors.bit_vec_of_int_t_array
              (vec128_as_i16x8 v) d i
             == v ((i / d) * 16 + i % d))
"#
)]
#[hax_lib::fstar::replace(
    r#"
assume val vec128_as_i16x8_axiom (x: $:{_int16x8_t}) : t_Array i16 (sz 8)
let vec128_as_i16x8 = vec128_as_i16x8_axiom
"#
)]
pub struct _int16x8_t(u8);

#[derive(Clone, Copy)]
#[hax_lib::lean::replace("abbrev _uint8x16_t := BitVec 128")]
#[hax_lib::fstar::replace(
    interface,
    r#"
unfold type $:{_uint8x16_t} = bit_vec 128
val vec128_as_u8x16 (x: $:{_uint8x16_t}) : t_Array u8 (sz 16)
let get_lane_u8x16 (v: $:{_uint8x16_t}) (i: nat{i < 16}) : u8 =
  Seq.index (vec128_as_u8x16 v) i
"#
)]
#[hax_lib::fstar::replace(
    r#"
assume val vec128_as_u8x16_axiom (x: $:{_uint8x16_t}) : t_Array u8 (sz 16)
let vec128_as_u8x16 = vec128_as_u8x16_axiom
"#
)]
pub struct _uint8x16_t(u8);

#[derive(Clone, Copy)]
#[hax_lib::lean::replace("abbrev _uint16x8_t := BitVec 128")]
#[hax_lib::fstar::replace(
    interface,
    r#"
unfold type $:{_uint16x8_t} = bit_vec 128
val vec128_as_u16x8 (x: $:{_uint16x8_t}) : t_Array u16 (sz 8)
let get_lane_u16x8 (v: $:{_uint16x8_t}) (i: nat{i < 8}) : u16 =
  Seq.index (vec128_as_u16x8 v) i
"#
)]
#[hax_lib::fstar::replace(
    r#"
assume val vec128_as_u16x8_axiom (x: $:{_uint16x8_t}) : t_Array u16 (sz 8)
let vec128_as_u16x8 = vec128_as_u16x8_axiom
"#
)]
pub struct _uint16x8_t(u8);

#[derive(Clone, Copy)]
#[hax_lib::lean::replace("abbrev _uint32x4_t := BitVec 128")]
#[hax_lib::fstar::replace(
    interface,
    r#"
unfold type $:{_uint32x4_t} = bit_vec 128
val vec128_as_u32x4 (x: $:{_uint32x4_t}) : t_Array u32 (sz 4)
let get_lane_u32x4 (v: $:{_uint32x4_t}) (i: nat{i < 4}) : u32 =
  Seq.index (vec128_as_u32x4 v) i
"#
)]
#[hax_lib::fstar::replace(
    r#"
assume val vec128_as_u32x4_axiom (x: $:{_uint32x4_t}) : t_Array u32 (sz 4)
let vec128_as_u32x4 = vec128_as_u32x4_axiom
"#
)]
pub struct _uint32x4_t(u8);

#[derive(Clone, Copy)]
#[hax_lib::lean::replace("abbrev _int32x4_t := BitVec 128")]
#[hax_lib::fstar::replace(
    interface,
    r#"
unfold type $:{_int32x4_t} = bit_vec 128
val vec128_as_i32x4 (x: $:{_int32x4_t}) : t_Array i32 (sz 4)
let get_lane_i32x4 (v: $:{_int32x4_t}) (i: nat{i < 4}) : i32 =
  Seq.index (vec128_as_i32x4 v) i
"#
)]
#[hax_lib::fstar::replace(
    r#"
assume val vec128_as_i32x4_axiom (x: $:{_int32x4_t}) : t_Array i32 (sz 4)
let vec128_as_i32x4 = vec128_as_i32x4_axiom
"#
)]
pub struct _int32x4_t(u8);

#[derive(Clone, Copy)]
#[hax_lib::lean::replace("abbrev _uint64x2_t := BitVec 128")]
#[hax_lib::fstar::replace(
    interface,
    r#"
unfold type $:{_uint64x2_t} = bit_vec 128
val vec128_as_u64x2 (x: $:{_uint64x2_t}) : t_Array u64 (sz 2)
let get_lane_u64x2 (v: $:{_uint64x2_t}) (i: nat{i < 2}) : u64 =
  Seq.index (vec128_as_u64x2 v) i
"#
)]
#[hax_lib::fstar::replace(
    r#"
assume val vec128_as_u64x2_axiom (x: $:{_uint64x2_t}) : t_Array u64 (sz 2)
let vec128_as_u64x2 = vec128_as_u64x2_axiom
"#
)]
pub struct _uint64x2_t(u8);

#[derive(Clone, Copy)]
#[hax_lib::lean::replace("abbrev _int64x2_t := BitVec 128")]
#[hax_lib::fstar::replace(
    interface,
    r#"
unfold type $:{_int64x2_t} = bit_vec 128
val vec128_as_i64x2 (x: $:{_int64x2_t}) : t_Array i64 (sz 2)
let get_lane_i64x2 (v: $:{_int64x2_t}) (i: nat{i < 2}) : i64 =
  Seq.index (vec128_as_i64x2 v) i
"#
)]
#[hax_lib::fstar::replace(
    r#"
assume val vec128_as_i64x2_axiom (x: $:{_int64x2_t}) : t_Array i64 (sz 2)
let vec128_as_i64x2 = vec128_as_i64x2_axiom
"#
)]
pub struct _int64x2_t(u8);

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("vec128_as_i16x8 $result == Seq.create 8 $i"))]
pub fn _vdupq_n_s16(i: i16) -> _int16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("vec128_as_u64x2 $result == Seq.create 2 $i"))]
pub fn _vdupq_n_u64(i: u64) -> _uint64x2_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("()")]
#[hax_lib::requires(out.len() >= 8)]
#[hax_lib::ensures(|()| fstar!(
    "Seq.length (out_future <: t_Slice i16) == Seq.length ($out <: t_Slice i16) /\\
     (forall (i:nat{i < 8}).
        Seq.index (out_future <: t_Slice i16) i == get_lane_i16x8 $v i) /\\
     (forall (i:nat{i >= 8 /\\ i < Seq.length (out_future <: t_Slice i16)}).
        Seq.index (out_future <: t_Slice i16) i == Seq.index ($out <: t_Slice i16) i)"))]
pub fn _vst1q_s16(out: &mut [i16], v: _int16x8_t) {
    unimplemented!()
}

// `_vst1q_bytes` is a 16-byte NEON store: `vst1q_u8(out, vreinterpretq_u8_s16(v))`.
// The reinterpret + little-endian store means the 16 stored bytes ARE the bit
// vector of `v` (8 LSB-first i16 lanes). Validated bit-exact against real arm64
// hardware (round-trip checks in the differential test). The length ensures is
// kept as a Rust expression so the Lean backend retains it; the bit_vec ensures
// is F*-only (mirror of `mm256_storeu_si256_u8`).
#[inline(always)]
#[hax_lib::lean::replace_body("()")]
#[hax_lib::ensures(|()| fstar!(r#"
    Core_models.Slice.impl__len #u8 (out_future <: t_Slice u8) ==
      Core_models.Slice.impl__len #u8 ${out} /\
    (Core_models.Slice.impl__len #u8 ${out} == mk_usize 16 ==>
     (let out_arr : t_Array u8 (sz 16) = (out_future <: t_Slice u8) in
      BitVecEq.bit_vec_equal
        (Rust_primitives.BitVectors.bit_vec_of_int_t_array out_arr 8)
        ${v}))
"#))]
pub fn _vst1q_bytes(out: &mut [u8], v: _int16x8_t) {
    unimplemented!()
}

// `_vld1q_bytes` is a 16-byte NEON load: `vreinterpretq_s16_u8(vld1q_u8(bytes))`.
// The little-endian load + reinterpret means the loaded `int16x8_t` register's
// bit vector IS the bit vector of the 16 input bytes. Validated bit-exact
// against real arm64 hardware (2,000,000 differential checks). Mirror of
// `mm256_loadu_si256_u8`.
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(bytes.len() >= 16)]
#[hax_lib::ensures(|result| fstar!(r#"
    Core_models.Slice.impl__len #u8 ${bytes} == mk_usize 16 ==>
    (let input_arr : t_Array u8 (sz 16) = ${bytes} in
     BitVecEq.bit_vec_equal
       ${result}
       (Rust_primitives.BitVectors.bit_vec_of_int_t_array input_arr 8))
"#))]
pub fn _vld1q_bytes(bytes: &[u8]) -> _int16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(array.len() >= 8)]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_i16x8 $result i == Seq.index $array i"))]
pub fn _vld1q_s16(array: &[i16]) -> _int16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(array.len() >= 16)]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 2}). get_lane_u64x2 $result i == \
     Core_models.Num.impl_u64__from_le_bytes \
       (Core_models.Result.impl__unwrap #(t_Array u8 (mk_usize 8)) \
                                        #Core_models.Array.t_TryFromSliceError \
          (Core_models.Convert.f_try_into #(t_Slice u8) \
                                          #(t_Array u8 (mk_usize 8)) \
                                          #FStar.Tactics.Typeclasses.solve \
             (Seq.slice $array (8*i) (8*i + 8))))"))]
pub fn _vld1q_bytes_u64(array: &[u8]) -> _uint64x2_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(array.len() >= 2)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 2}). get_lane_u64x2 $result i == Seq.index $array i"))]
pub fn _vld1q_u64(array: &[u64]) -> _uint64x2_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::ensures(|()| future(out).len() == out.len())]
#[hax_lib::lean::replace_body("()")]
pub fn _vst1q_u64(out: &mut [u64], v: _uint64x2_t) {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(lane < 2)]
#[hax_lib::ensures(|result| fstar!("$result == get_lane_u64x2 $vec (v $lane)"))]
pub fn get_lane_u64(vec: _uint64x2_t, lane: usize) -> u64 {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::requires(out.len() >= 16)]
#[hax_lib::ensures(|()| fstar!(
    "Seq.length (out_future <: t_Slice u8) == Seq.length ($out <: t_Slice u8) /\\
     (forall (i:nat{i < 16}).
        Seq.index (out_future <: t_Slice u8) i ==
        Seq.index
          (Core_models.Num.impl_u64__to_le_bytes
             (get_lane_u64x2 $v (i / 8))) (i % 8)) /\\
     (forall (i:nat{i >= 16 /\\ i < Seq.length (out_future <: t_Slice u8)}).
        Seq.index (out_future <: t_Slice u8) i == Seq.index ($out <: t_Slice u8) i)"))]
#[hax_lib::lean::replace_body("()")]
pub fn _vst1q_bytes_u64(out: &mut [u8], v: _uint64x2_t) {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_i16x8 $result i == get_lane_i16x8 $lhs i +. get_lane_i16x8 $rhs i"))]
pub fn _vaddq_s16(lhs: _int16x8_t, rhs: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_i16x8 $result i == get_lane_i16x8 $lhs i -. get_lane_i16x8 $rhs i"))]
pub fn _vsubq_s16(lhs: _int16x8_t, rhs: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_i16x8 $result i == get_lane_i16x8 $v i *. $c"))]
pub fn _vmulq_n_s16(v: _int16x8_t, c: i16) -> _int16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_u16x8 $result i == get_lane_u16x8 $v i *. $c"))]
pub fn _vmulq_n_u16(v: _uint16x8_t, c: u16) -> _uint16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(0 <= SHIFT_BY && SHIFT_BY < 16)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 8}). get_lane_i16x8 $result i ==
    (get_lane_i16x8 $v i >>! ${SHIFT_BY})"))]
pub fn _vshrq_n_s16<const SHIFT_BY: i32>(v: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}

// Total model (matches the hardware-tested core-models reference): immediate
// logical shift right, u16.  N>=16 => 0, N<=0 => identity, else lane >> N.
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 8}). get_lane_u16x8 $result i ==
    (if ${SHIFT_BY} >=. mk_i32 16 then mk_u16 0
     else if ${SHIFT_BY} <=. mk_i32 0 then get_lane_u16x8 $v i
     else get_lane_u16x8 $v i >>! ${SHIFT_BY}))"))]
pub fn _vshrq_n_u16<const SHIFT_BY: i32>(v: _uint16x8_t) -> _uint16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(0 <= SHIFT_BY && SHIFT_BY < 64)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 2}). get_lane_u64x2 $result i ==
    (get_lane_u64x2 $v i >>! (cast ${SHIFT_BY} <: u32))"))]
pub fn _vshrq_n_u64<const SHIFT_BY: i32>(v: _uint64x2_t) -> _uint64x2_t {
    unimplemented!()
}

// Note: NO `#[hax_lib::lean::replace_body("sorry")]` — this is a real
// fallback body, not a stub, and we want both backends to extract it.
//
// The `before` block opens the rotate-decomposition lemma module so its
// SMTPat-tagged bridge lemma fires when F* sees `rotate_left ... LEFT`
// in the post.
#[cfg_attr(hax, hax_lib::fstar::before(r#"open Bitvec.U64Rotate"#))]
#[inline(always)]
#[hax_lib::requires(0 < LEFT && LEFT < 64 && 0 < RIGHT && RIGHT < 64 && LEFT + RIGHT == 64)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 2}). get_lane_u64x2 $result i ==
    Core_models.Num.impl_u64__rotate_left (get_lane_u64x2 $a i ^. get_lane_u64x2 $b i) (cast ${LEFT} <: u32)"))]
pub fn _vxarq_u64<const LEFT: i32, const RIGHT: i32>(
    a: _uint64x2_t,
    b: _uint64x2_t,
) -> _uint64x2_t {
    // Manual fallback: VXAR is XOR-and-rotate-right by RIGHT, equivalent
    // to `(a XOR b) shl LEFT  XOR  (a XOR b) shr RIGHT` when LEFT+RIGHT=64.
    // The post's `rotate_left .. LEFT` is bridged to this composition
    // by `Bitvec.U64Rotate.lemma_u64_rotate_left_decomp` (SMTPat).
    let a_xor_b = _veorq_u64(a, b);
    _veorq_u64(
        _vshlq_n_u64::<LEFT>(a_xor_b),
        _vshrq_n_u64::<RIGHT>(a_xor_b),
    )
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(0 <= SHIFT_BY && SHIFT_BY < 64)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 2}). get_lane_u64x2 $result i ==
    (get_lane_u64x2 $v i <<! (cast ${SHIFT_BY} <: u32))"))]
pub fn _vshlq_n_u64<const SHIFT_BY: i32>(v: _uint64x2_t) -> _uint64x2_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
// TODO: ensures needs `requires (v SHIFT_BY >= 0 /\ v SHIFT_BY < 16)` for <<! subtyping
pub fn _vshlq_n_s16<const SHIFT_BY: i32>(v: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}

// Total model: immediate logical shift left, u32.  N>=32 or N<0 => 0, else
// lane << N (N=0 is identity).
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 4}). get_lane_u32x4 $result i ==
    (if ${SHIFT_BY} >=. mk_i32 32 || ${SHIFT_BY} <. mk_i32 0 then mk_u32 0
     else get_lane_u32x4 $v i <<! (cast ${SHIFT_BY} <: u32)))"))]
pub fn _vshlq_n_u32<const SHIFT_BY: i32>(v: _uint32x4_t) -> _uint32x4_t {
    unimplemented!()
}
// Saturating doubling multiply-high.  Per lane i:
//   result_i = sat16( (2 * a_i * b) >> 16 ) = sat16( (a_i * b) >> 15 )
// Modeled faithfully via the i32 *arithmetic* shift `>>!` (matching the AVX2
// `mm256_mulhi_epi16` idiom and the hardware), using the `(a*b) >>! 15`
// identity so the i32 product `a_i * b` never overflows (|a_i*b| <= 2^30),
// unlike `2*a_i*b` which overflows at a_i = b = i16::MIN.  Arithmetic `>>!`
// is floor division (unambiguous, unlike `Prims./` on math int).
//   sat16(x) = if x > 32767 then 32767 else if x < -32768 then -32768 else x.
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 8}).
    (let prod = ((cast (get_lane_i16x8 $k i) <: i32) *. (cast $b <: i32)) >>! (mk_i32 15) in
     get_lane_i16x8 $result i ==
       (if prod >. mk_i32 32767 then mk_i16 32767
        else if prod <. mk_i32 (-32768) then mk_i16 (-32768)
        else (cast prod <: i16)))"))]
pub fn _vqdmulhq_n_s16(k: _int16x8_t, b: i16) -> _int16x8_t {
    unimplemented!()
}
// As `_vqdmulhq_n_s16` but with a per-lane second operand `c`.
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 8}).
    (let prod = ((cast (get_lane_i16x8 $a i) <: i32) *. (cast (get_lane_i16x8 $c i) <: i32)) >>! (mk_i32 15) in
     get_lane_i16x8 $result i ==
       (if prod >. mk_i32 32767 then mk_i16 32767
        else if prod <. mk_i32 (-32768) then mk_i16 (-32768)
        else (cast prod <: i16)))"))]
pub fn _vqdmulhq_s16(a: _int16x8_t, c: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_u16x8 $result i == (if get_lane_i16x8 $v i >=. get_lane_i16x8 $c i then mk_u16 0xFFFF else mk_u16 0)"))]
pub fn _vcgeq_s16(v: _int16x8_t, c: _int16x8_t) -> _uint16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_i16x8 $result i == (get_lane_i16x8 $a i &. get_lane_i16x8 $b i)"))]
pub fn _vandq_s16(a: _int16x8_t, b: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 2}). get_lane_u64x2 $result i == (get_lane_u64x2 $a i &. (~. (get_lane_u64x2 $b i)))"))]
pub fn _vbicq_u64(a: _uint64x2_t, b: _uint64x2_t) -> _uint64x2_t {
    unimplemented!()
}

// Real fallback body — composition of `_veorq_u64` and `_vbicq_u64`.
#[inline(always)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 2}). get_lane_u64x2 $result i ==
    (get_lane_u64x2 $a i ^. (get_lane_u64x2 $b i &. (~. (get_lane_u64x2 $c i))))"))]
pub fn _vbcaxq_u64(a: _uint64x2_t, b: _uint64x2_t, c: _uint64x2_t) -> _uint64x2_t {
    _veorq_u64(a, _vbicq_u64(b, c))
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $m0 /\\
    (forall (i:nat{i < 8}). get_lane_i16x8 $result i ==
       Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u16_inttype #Rust_primitives.Integers.i16_inttype (get_lane_u16x8 $m0 i))"))]
pub fn _vreinterpretq_s16_u16(m0: _uint16x8_t) -> _int16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $m0 /\\
    (forall (i:nat{i < 8}). get_lane_u16x8 $result i ==
       Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.i16_inttype #Rust_primitives.Integers.u16_inttype (get_lane_i16x8 $m0 i))"))]
pub fn _vreinterpretq_u16_s16(m0: _int16x8_t) -> _uint16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_i16x8 $result i == get_lane_i16x8 $v i *. get_lane_i16x8 $c i"))]
pub fn _vmulq_s16(v: _int16x8_t, c: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_i16x8 $result i == (get_lane_i16x8 $mask i ^. get_lane_i16x8 $shifted i)"))]
pub fn _veorq_s16(mask: _int16x8_t, shifted: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 2}). get_lane_u64x2 $result i ==
    (get_lane_u64x2 $mask i ^. get_lane_u64x2 $shifted i)"))]
pub fn _veorq_u64(mask: _uint64x2_t, shifted: _uint64x2_t) -> _uint64x2_t {
    unimplemented!()
}

// Real fallback body — XOR-and-rotate-left-by-1.  The rotate is
// decomposed via `Bitvec.U64Rotate.lemma_u64_rotate_left_decomp`
// (SMTPat already in scope from `_vxarq_u64`'s before-block).
#[inline(always)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 2}). get_lane_u64x2 $result i ==
    (get_lane_u64x2 $a i ^. Core_models.Num.impl_u64__rotate_left (get_lane_u64x2 $b i) (mk_u32 1))"))]
pub fn _vrax1q_u64(a: _uint64x2_t, b: _uint64x2_t) -> _uint64x2_t {
    _veorq_u64(a, _veorq_u64(_vshlq_n_u64::<1>(b), _vshrq_n_u64::<63>(b)))
}

// Real fallback body — triple XOR via two _veorq_u64 calls.
// Body is left-associative `(a XOR b) XOR c` to match the spec's parens
// (and the downstream `arm64_lc_xor5` equivalence lemma).  The libcrux
// arm64.rs fallback uses the right-associative form `a XOR (b XOR c)`;
// both are equivalent at runtime by XOR associativity, but the
// left-associative form lets F* discharge the post definitionally.
#[inline(always)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 2}). get_lane_u64x2 $result i ==
    ((get_lane_u64x2 $a i ^. get_lane_u64x2 $b i) ^. get_lane_u64x2 $c i)"))]
pub fn _veor3q_u64(a: _uint64x2_t, b: _uint64x2_t, c: _uint64x2_t) -> _uint64x2_t {
    _veorq_u64(_veorq_u64(a, b), c)
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("vec128_as_u32x4 $result == Seq.create 4 $value"))]
pub fn _vdupq_n_u32(value: u32) -> _uint32x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_u32x4 $result i == get_lane_u32x4 $compressed i +. get_lane_u32x4 $half i"))]
pub fn _vaddq_u32(compressed: _uint32x4_t, half: _uint32x4_t) -> _uint32x4_t {
    unimplemented!()
}
// s32<->u32 lane reinterpret bridge: the i32 and u32 lane VIEWS of the SAME
// 128-bit register are 2's-complement related (`vreinterpretq_{s32_u32,u32_s32}`
// are bit-preserving bitcasts; the `result == a` register equality on those two
// reinterprets does not connect the independent `vec128_as_{i32x4,u32x4}` lane
// projections).  Validated bit-exact against real arm64 `vreinterpretq_s32_u32`
// / `vreinterpretq_u32_s32` hardware (24,000,000 lane-checks, 0 fails; see
// libcrux-notes neon_vreinterpret_s32_u32_hwdiff_validate-2026-06-23.rs).  Used
// by the NEON `compress` (d-bit) functional proof.
#[cfg_attr(
    hax,
    hax_lib::fstar::before(
        interface,
        r#"
val e_vreinterpret_i32_u32_lane_bridge (x: bit_vec 128) (k: nat{k < 4})
    : Lemma (ensures
        Rust_primitives.Integers.v (get_lane_i32x4 x k) ==
          (let u = Rust_primitives.Integers.v (get_lane_u32x4 x k) in
           if u < pow2 31 then u else u - pow2 32) /\
        Rust_primitives.Integers.v (get_lane_u32x4 x k) ==
          (Rust_primitives.Integers.v (get_lane_i32x4 x k)) % pow2 32)
"#
    )
)]
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $compressed"))]
pub fn _vreinterpretq_s32_u32(compressed: _uint32x4_t) -> _int32x4_t {
    unimplemented!()
}
// Saturating doubling multiply-high, 32-bit.  Per lane i:
//   result_i = sat32( (2 * a_i * b) >> 32 ) = sat32( (a_i * b) >> 31 )
// Faithful model via the i64 *arithmetic* shift `>>!` (the `(a*b) >>! 31`
// identity, validated bit-exact against `sat32((2ab)>>32)` for all i32 a,b),
// using i64 intermediate so the product never overflows.  Mirrors the s16
// `_vqdmulhq_n_s16` model.  sat32(x) clamps to [i32::MIN, i32::MAX].
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 4}).
    (let prod = ((cast (get_lane_i32x4 $a i) <: i64) *. (cast $b <: i64)) >>! (mk_i32 31) in
     get_lane_i32x4 $result i ==
       (if prod >. mk_i64 2147483647 then mk_i32 2147483647
        else if prod <. mk_i64 (-2147483648) then mk_i32 (-2147483648)
        else (cast prod <: i32)))"))]
pub fn _vqdmulhq_n_s32(a: _int32x4_t, b: i32) -> _int32x4_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a"))]
pub fn _vreinterpretq_u32_s32(a: _int32x4_t) -> _uint32x4_t {
    unimplemented!()
}

// Total model: immediate logical shift right, u32.  N>=32 => 0, N<=0 =>
// identity, else lane >> N.
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 4}). get_lane_u32x4 $result i ==
    (if ${N} >=. mk_i32 32 then mk_u32 0
     else if ${N} <=. mk_i32 0 then get_lane_u32x4 $a i
     else get_lane_u32x4 $a i >>! (cast ${N} <: u32)))"))]
pub fn _vshrq_n_u32<const N: i32>(a: _uint32x4_t) -> _uint32x4_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_u32x4 $result i == (get_lane_u32x4 $a i &. get_lane_u32x4 $b i)"))]
pub fn _vandq_u32(a: _uint32x4_t, b: _uint32x4_t) -> _uint32x4_t {
    unimplemented!()
}
// Cross-width reinterpret i16x8 <-> u32x4.  The register bits are identical
// (`result == a`) but the two lane VIEWS (vec128_as_i16x8 vs vec128_as_u32x4)
// are independent abstract vals with no relating axiom, so a bare `result == a`
// leaves F* unable to track values across the reinterpret.  These ensures add
// the little-endian lane-repacking bridge (u32 lane i = i16 lanes 2i .. 2i+1),
// validated bit-exact against real `vreinterpretq_{u32_s16,s16_u32}` hardware.
#[cfg_attr(
    hax,
    hax_lib::fstar::before(
        interface,
        r#"
let i16_bits_as_u32 (x: i16) : u32 =
  Rust_primitives.Integers.cast #Rust_primitives.Integers.u16_inttype #Rust_primitives.Integers.u32_inttype
    (Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.i16_inttype #Rust_primitives.Integers.u16_inttype x)
let u32_lo16_as_i16 (x: u32) : i16 =
  Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u16_inttype #Rust_primitives.Integers.i16_inttype
    (Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u32_inttype #Rust_primitives.Integers.u16_inttype x)
let u32_hi16_as_i16 (x: u32) : i16 = u32_lo16_as_i16 (x >>! mk_u32 16)
let i32_bits_as_u64 (x: i32) : u64 =
  Rust_primitives.Integers.cast #Rust_primitives.Integers.u32_inttype #Rust_primitives.Integers.u64_inttype
    (Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.i32_inttype #Rust_primitives.Integers.u32_inttype x)
// little-endian repacks for the wider cross-width reinterprets (serialize path)
let i16x2_as_i32 (lo hi: i16) : i32 =
  Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u32_inttype #Rust_primitives.Integers.i32_inttype
    (i16_bits_as_u32 lo |. (i16_bits_as_u32 hi <<! mk_u32 16))
let i32x2_as_i64 (lo hi: i32) : i64 =
  Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u64_inttype #Rust_primitives.Integers.i64_inttype
    (i32_bits_as_u64 lo |. (i32_bits_as_u64 hi <<! mk_u32 32))
let u8x2_as_u16 (lo hi: u8) : u16 =
  Rust_primitives.Integers.cast #Rust_primitives.Integers.u8_inttype #Rust_primitives.Integers.u16_inttype lo |.
  (Rust_primitives.Integers.cast #Rust_primitives.Integers.u8_inttype #Rust_primitives.Integers.u16_inttype hi <<! mk_u32 8)
let i64_byte (x: i64) (k: nat{k < 8}) : u8 =
  Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u64_inttype #Rust_primitives.Integers.u8_inttype
    ((Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.i64_inttype #Rust_primitives.Integers.u64_inttype x)
     >>! mk_u32 (8 * k))
// ntt-path cross-width repacks (i16<->i32<->i64, i16<->u8)
let i16_bits_as_u64 (x: i16) : u64 =
  Rust_primitives.Integers.cast #Rust_primitives.Integers.u32_inttype #Rust_primitives.Integers.u64_inttype
    (i16_bits_as_u32 x)
let i32_lo16_as_i16 (x: i32) : i16 =
  u32_lo16_as_i16 (Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.i32_inttype #Rust_primitives.Integers.u32_inttype x)
let i32_hi16_as_i16 (x: i32) : i16 =
  u32_hi16_as_i16 (Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.i32_inttype #Rust_primitives.Integers.u32_inttype x)
let i16x4_as_i64 (a b c d: i16) : i64 =
  Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u64_inttype #Rust_primitives.Integers.i64_inttype
    (i16_bits_as_u64 a |. (i16_bits_as_u64 b <<! mk_u32 16) |.
     (i16_bits_as_u64 c <<! mk_u32 32) |. (i16_bits_as_u64 d <<! mk_u32 48))
let i64_i16lane (x: i64) (j: nat{j < 4}) : i16 =
  Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u16_inttype #Rust_primitives.Integers.i16_inttype
    (Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u64_inttype #Rust_primitives.Integers.u16_inttype
       ((Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.i64_inttype #Rust_primitives.Integers.u64_inttype x)
        >>! mk_u32 (16 * j)))
let i16_byte (x: i16) (j: nat{j < 2}) : u8 =
  Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u16_inttype #Rust_primitives.Integers.u8_inttype
    ((Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.i16_inttype #Rust_primitives.Integers.u16_inttype x)
     >>! mk_u32 (8 * j))
let u8x2_as_i16 (lo hi: u8) : i16 =
  Rust_primitives.Integers.cast_mod #Rust_primitives.Integers.u16_inttype #Rust_primitives.Integers.i16_inttype
    (u8x2_as_u16 lo hi)
"#
    )
)]
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (i:nat{i < 4}). get_lane_u32x4 $result i ==
       (i16_bits_as_u32 (get_lane_i16x8 $a (2*i)) |.
        (i16_bits_as_u32 (get_lane_i16x8 $a (2*i+1)) <<! mk_u32 16)))"))]
pub fn _vreinterpretq_u32_s16(a: _int16x8_t) -> _uint32x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (i:nat{i < 4}).
       get_lane_i16x8 $result (2*i) == u32_lo16_as_i16 (get_lane_u32x4 $a i) /\\
       get_lane_i16x8 $result (2*i+1) == u32_hi16_as_i16 (get_lane_u32x4 $a i))"))]
pub fn _vreinterpretq_s16_u32(a: _uint32x4_t) -> _int16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "(forall (i:nat{i < 4}). get_lane_i16x8 $result (2 * i) == get_lane_i16x8 $a (2 * i)) /\\
     (forall (i:nat{i < 4}). get_lane_i16x8 $result (2 * i + 1) == get_lane_i16x8 $b (2 * i))"))]
pub fn _vtrn1q_s16(a: _int16x8_t, b: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "(forall (i:nat{i < 4}). get_lane_i16x8 $result (2 * i) == get_lane_i16x8 $a (2 * i + 1)) /\\
     (forall (i:nat{i < 4}). get_lane_i16x8 $result (2 * i + 1) == get_lane_i16x8 $b (2 * i + 1))"))]
pub fn _vtrn2q_s16(a: _int16x8_t, b: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_u32x4 $result i == get_lane_u32x4 $a i *. $b"))]
pub fn _vmulq_n_u32(a: _uint32x4_t, b: u32) -> _uint32x4_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "(forall (i:nat{i < 2}). get_lane_i32x4 $result (2 * i) == get_lane_i32x4 $a (2 * i)) /\\
     (forall (i:nat{i < 2}). get_lane_i32x4 $result (2 * i + 1) == get_lane_i32x4 $b (2 * i))"))]
pub fn _vtrn1q_s32(a: _int32x4_t, b: _int32x4_t) -> _int32x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (i:nat{i < 4}).
       get_lane_i16x8 $result (2*i) == i32_lo16_as_i16 (get_lane_i32x4 $a i) /\\
       get_lane_i16x8 $result (2*i+1) == i32_hi16_as_i16 (get_lane_i32x4 $a i))"))]
pub fn _vreinterpretq_s16_s32(a: _int32x4_t) -> _int16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (i:nat{i < 4}). get_lane_i32x4 $result i ==
       i16x2_as_i32 (get_lane_i16x8 $a (2*i)) (get_lane_i16x8 $a (2*i+1)))"))]
pub fn _vreinterpretq_s32_s16(a: _int16x8_t) -> _int32x4_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "(forall (i:nat{i < 2}). get_lane_i32x4 $result (2 * i) == get_lane_i32x4 $a (2 * i + 1)) /\\
     (forall (i:nat{i < 2}). get_lane_i32x4 $result (2 * i + 1) == get_lane_i32x4 $b (2 * i + 1))"))]
pub fn _vtrn2q_s32(a: _int32x4_t, b: _int32x4_t) -> _int32x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "get_lane_i64x2 $result 0 == get_lane_i64x2 $a 0 /\\
     get_lane_i64x2 $result 1 == get_lane_i64x2 $b 0"))]
pub fn _vtrn1q_s64(a: _int64x2_t, b: _int64x2_t) -> _int64x2_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "get_lane_u64x2 $result 0 == get_lane_u64x2 $a 0 /\\
     get_lane_u64x2 $result 1 == get_lane_u64x2 $b 0"))]
pub fn _vtrn1q_u64(a: _uint64x2_t, b: _uint64x2_t) -> _uint64x2_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (k:nat{k < 8}). get_lane_i16x8 $result k ==
       i64_i16lane (get_lane_i64x2 $a (k / 4)) (k % 4))"))]
pub fn _vreinterpretq_s16_s64(a: _int64x2_t) -> _int16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (i:nat{i < 2}). get_lane_i64x2 $result i ==
       i16x4_as_i64 (get_lane_i16x8 $a (4*i)) (get_lane_i16x8 $a (4*i+1))
                    (get_lane_i16x8 $a (4*i+2)) (get_lane_i16x8 $a (4*i+3)))"))]
pub fn _vreinterpretq_s64_s16(a: _int16x8_t) -> _int64x2_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "get_lane_i64x2 $result 0 == get_lane_i64x2 $a 1 /\\
     get_lane_i64x2 $result 1 == get_lane_i64x2 $b 1"))]
pub fn _vtrn2q_s64(a: _int64x2_t, b: _int64x2_t) -> _int64x2_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "get_lane_u64x2 $result 0 == get_lane_u64x2 $a 1 /\\
     get_lane_u64x2 $result 1 == get_lane_u64x2 $b 1"))]
pub fn _vtrn2q_u64(a: _uint64x2_t, b: _uint64x2_t) -> _uint64x2_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_i32x4 $result i == (cast (get_lane_i16x4 $a i) <: i32) *. (cast (get_lane_i16x4 $b i) <: i32)"))]
pub fn _vmull_s16(a: _int16x4_t, b: _int16x4_t) -> _int32x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_i16x4 $result i == get_lane_i16x8 $a i"))]
pub fn _vget_low_s16(a: _int16x8_t) -> _int16x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_i32x4 $result i == (cast (get_lane_i16x8 $a (i + 4)) <: i32) *. (cast (get_lane_i16x8 $b (i + 4)) <: i32)"))]
pub fn _vmull_high_s16(a: _int16x8_t, b: _int16x8_t) -> _int32x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_i32x4 $result i == get_lane_i32x4 $a i +. ((cast (get_lane_i16x4 $b i) <: i32) *. (cast (get_lane_i16x4 $c i) <: i32))"))]
pub fn _vmlal_s16(a: _int32x4_t, b: _int16x4_t, c: _int16x4_t) -> _int32x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_i32x4 $result i == get_lane_i32x4 $a i +. ((cast (get_lane_i16x8 $b (i + 4)) <: i32) *. (cast (get_lane_i16x8 $c (i + 4)) <: i32))"))]
pub fn _vmlal_high_s16(a: _int32x4_t, b: _int16x8_t, c: _int16x8_t) -> _int32x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(ptr.len() >= 16)]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 16}). get_lane_u8x16 $result i == Seq.index $ptr i"))]
pub fn _vld1q_u8(ptr: &[u8]) -> _uint8x16_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (k:nat{k < 16}). get_lane_u8x16 $result k ==
       i16_byte (get_lane_i16x8 $a (k / 2)) (k % 2))"))]
pub fn _vreinterpretq_u8_s16(a: _int16x8_t) -> _uint8x16_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 16}).
       let ix = v (get_lane_u8x16 $idx i) in
       get_lane_u8x16 $result i == (if ix < 16 then get_lane_u8x16 $t ix else mk_u8 0)"))]
pub fn _vqtbl1q_u8(t: _uint8x16_t, idx: _uint8x16_t) -> _uint8x16_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (i:nat{i < 8}). get_lane_i16x8 $result i ==
       u8x2_as_i16 (get_lane_u8x16 $a (2*i)) (get_lane_u8x16 $a (2*i+1)))"))]
pub fn _vreinterpretq_s16_u8(a: _uint8x16_t) -> _int16x8_t {
    unimplemented!()
}
// Per-lane variable shift (ARM SSHL / USHL).  The shift amount for lane i is
// the SIGNED value of the low byte of b_i: positive => shift left, negative =>
// shift right (arithmetic for SSHL/signed, logical for USHL/unsigned).  The
// low byte (unsigned, 0..255) is `b_i %! 256` (Euclidean); values >= 128 denote
// a negative shift `s - 256`.  Shifts of magnitude >= 16 saturate (0, or all-
// ones for SSHL of a negative input).  Validated bit-exact against the
// serialize_1/serialize_4/deserialize_1/deserialize_12 shifters.
#[cfg_attr(
    hax,
    hax_lib::fstar::before(
        interface,
        r#"
let arm_sshl_i16 (a b: i16) : i16 =
  let s = v (b %! mk_i16 256) in
  if s < 128 then (if s < 16 then a <<! mk_i32 s else mk_i16 0)
  else (let r = 256 - s in
        if r < 16 then a >>! mk_i32 r
        else (if a <. mk_i16 0 then mk_i16 (-1) else mk_i16 0))

let arm_ushl_u16 (a: u16) (b: i16) : u16 =
  let s = v (b %! mk_i16 256) in
  if s < 128 then (if s < 16 then a <<! mk_i32 s else mk_u16 0)
  else (let r = 256 - s in
        if r < 16 then a >>! mk_i32 r else mk_u16 0)

// Low-N-bits mask 2^N - 1.  The pow2_le_compat lemma discharges the
// range_t bound (maxint = pow2 (bits-1) - 1), which an assumed val's
// ensures cannot carry itself.
let arm_low_mask_i32 (n: nat{n < 32}) : i32 =
  FStar.Math.Lemmas.pow2_le_compat 31 n;
  mk_i32 (pow2 n - 1)
let arm_low_mask_i64 (n: nat{n < 64}) : i64 =
  FStar.Math.Lemmas.pow2_le_compat 63 n;
  mk_i64 (pow2 n - 1)
"#
    )
)]
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 8}). get_lane_i16x8 $result i ==
    arm_sshl_i16 (get_lane_i16x8 $a i) (get_lane_i16x8 $b i)"))]
pub fn _vshlq_s16(a: _int16x8_t, b: _int16x8_t) -> _int16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 8}). get_lane_u16x8 $result i ==
    arm_ushl_u16 (get_lane_u16x8 $a i) (get_lane_i16x8 $b i)"))]
pub fn _vshlq_u16(a: _uint16x8_t, b: _int16x8_t) -> _uint16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "$result == ((get_lane_u16x4 $a 0 +. get_lane_u16x4 $a 1) +. (get_lane_u16x4 $a 2 +. get_lane_u16x4 $a 3))"))]
pub fn _vaddv_u16(a: _uint16x4_t) -> u16 {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_u16x4 $result i == get_lane_u16x8 $a i"))]
pub fn _vget_low_u16(a: _uint16x8_t) -> _uint16x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_u16x4 $result i == get_lane_u16x8 $a (i + 4)"))]
pub fn _vget_high_u16(a: _uint16x8_t) -> _uint16x4_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "$result == (((get_lane_i16x8 $a 0 +. get_lane_i16x8 $a 1) +. (get_lane_i16x8 $a 2 +. get_lane_i16x8 $a 3)) +. ((get_lane_i16x8 $a 4 +. get_lane_i16x8 $a 5) +. (get_lane_i16x8 $a 6 +. get_lane_i16x8 $a 7)))"))]
pub fn _vaddvq_s16(a: _int16x8_t) -> i16 {
    unimplemented!()
}

// Shift-Left-and-Insert, 32-bit.  Per lane i, keep a_i's low N bits and OR in
// b_i shifted left by N:  result_i = (a_i & (2^N - 1)) | (b_i << N).  Bitwise
// ops act on the 2's-complement bit pattern.  The mask is `pow2 N - 1` (the low
// N bits); computed via pow2 rather than `(1<<N)-1` so the i32 literal never
// overflows at N=31.  Validated bit-exact against real `vsliq_n_s32` hardware
// for N in {1,10,12,20,31} and the serialize_10/serialize_12 packing pipeline.
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(0 <= N && N < 32)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 4}). get_lane_i32x4 $result i ==
    ((get_lane_i32x4 $a i &. arm_low_mask_i32 (v ${N})) |.
     (get_lane_i32x4 $b i <<! ${N}))"))]
pub fn _vsliq_n_s32<const N: i32>(a: _int32x4_t, b: _int32x4_t) -> _int32x4_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (i:nat{i < 2}). get_lane_i64x2 $result i ==
       i32x2_as_i64 (get_lane_i32x4 $a (2*i)) (get_lane_i32x4 $a (2*i+1)))"))]
pub fn _vreinterpretq_s64_s32(a: _int32x4_t) -> _int64x2_t {
    unimplemented!()
}

// Shift-Left-and-Insert, 64-bit (2 lanes).  Same shape as `_vsliq_n_s32`; mask
// `pow2 N - 1` stays in i64 range through N=63 (where `1<<N` would overflow).
// Validated bit-exact against real `vsliq_n_s64` hardware for N in {1,20,24,40,63}.
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(0 <= N && N < 64)]
#[hax_lib::ensures(|result| fstar!("forall (i:nat{i < 2}). get_lane_i64x2 $result i ==
    ((get_lane_i64x2 $a i &. arm_low_mask_i64 (v ${N})) |.
     (get_lane_i64x2 $b i <<! ${N}))"))]
pub fn _vsliq_n_s64<const N: i32>(a: _int64x2_t, b: _int64x2_t) -> _int64x2_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (k:nat{k < 16}). get_lane_u8x16 $result k ==
       i64_byte (get_lane_i64x2 $a (k / 8)) (k % 8))"))]
pub fn _vreinterpretq_u8_s64(a: _int64x2_t) -> _uint8x16_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::ensures(|()| future(out).len() == out.len())]
#[hax_lib::lean::replace_body("()")]
pub fn _vst1q_u8(out: &mut [u8], v: _uint8x16_t) {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("vec128_as_u16x8 $result == Seq.create 8 $value"))]
pub fn _vdupq_n_u16(value: u16) -> _uint16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_u16x8 $result i == (get_lane_u16x8 $a i &. get_lane_u16x8 $b i)"))]
pub fn _vandq_u16(a: _uint16x8_t, b: _uint16x8_t) -> _uint16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a /\\
    (forall (i:nat{i < 8}). get_lane_u16x8 $result i ==
       u8x2_as_u16 (get_lane_u8x16 $a (2*i)) (get_lane_u8x16 $a (2*i+1)))"))]
pub fn _vreinterpretq_u16_u8(a: _uint8x16_t) -> _uint16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(ptr.len() >= 8)]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_u16x8 $result i == Seq.index $ptr i"))]
pub fn _vld1q_u16(ptr: &[u16]) -> _uint16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 8}). get_lane_u16x8 $result i == (if get_lane_i16x8 $a i <=. get_lane_i16x8 $b i then mk_u16 0xFFFF else mk_u16 0)"))]
pub fn _vcleq_s16(a: _int16x8_t, b: _int16x8_t) -> _uint16x8_t {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "$result == (((get_lane_u16x8 $a 0 +. get_lane_u16x8 $a 1) +. (get_lane_u16x8 $a 2 +. get_lane_u16x8 $a 3)) +. ((get_lane_u16x8 $a 4 +. get_lane_u16x8 $a 5) +. (get_lane_u16x8 $a 6 +. get_lane_u16x8 $a 7)))"))]
pub fn _vaddvq_u16(a: _uint16x8_t) -> u16 {
    unimplemented!()
}
#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
pub fn _vmull_p64(a: u64, b: u64) -> u128 {
    unimplemented!()
}

#[inline]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 16}). get_lane_u8x16 $result i == (get_lane_u8x16 $a i ^. get_lane_u8x16 $b i)"))]
pub fn _veorq_u8(a: _uint8x16_t, b: _uint8x16_t) -> _uint8x16_t {
    unimplemented!()
}

#[inline]
#[hax_lib::lean::replace_body("sorry")]
pub fn _vaesmcq_u8(data: _uint8x16_t) -> _uint8x16_t {
    unimplemented!()
}

#[inline]
#[hax_lib::lean::replace_body("sorry")]
pub fn _vaeseq_u8(data: _uint8x16_t, key: _uint8x16_t) -> _uint8x16_t {
    unimplemented!()
}

#[inline]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("vec128_as_u8x16 $result == Seq.create 16 $value"))]
pub fn _vdupq_n_u8(value: u8) -> _uint8x16_t {
    unimplemented!()
}

#[inline]
#[hax_lib::lean::replace_body("sorry")]
// TODO: ensures needs `requires (v N >= 0 /\ v N < 4)` for index subtyping
pub fn _vdupq_laneq_u32<const N: i32>(a: _uint32x4_t) -> _uint32x4_t {
    unimplemented!()
}

#[inline]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_u32x4 $result i == (get_lane_u32x4 $a i ^. get_lane_u32x4 $b i)"))]
pub fn _veorq_u32(a: _uint32x4_t, b: _uint32x4_t) -> _uint32x4_t {
    unimplemented!()
}

#[inline]
#[hax_lib::lean::replace_body("sorry")]
// TODO: ensures needs `requires (v N >= 0 /\ v N < 4)` for index subtyping
pub fn _vextq_u32<const N: i32>(a: _uint32x4_t, b: _uint32x4_t) -> _uint32x4_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::requires(ptr.len() >= 4)]
#[hax_lib::ensures(|result| fstar!(
    "forall (i:nat{i < 4}). get_lane_u32x4 $result i == Seq.index $ptr i"))]
pub fn _vld1q_u32(ptr: &[u32]) -> _uint32x4_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a"))]
pub fn _vreinterpretq_u32_u8(a: _uint8x16_t) -> _uint32x4_t {
    unimplemented!()
}

#[inline(always)]
#[hax_lib::lean::replace_body("sorry")]
#[hax_lib::ensures(|result| fstar!("$result == $a"))]
pub fn _vreinterpretq_u8_u32(a: _uint32x4_t) -> _uint8x16_t {
    unimplemented!()
}
