Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec  9 16:31:04 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file water_tank_control_timing_summary_routed.rpt -pb water_tank_control_timing_summary_routed.pb -rpx water_tank_control_timing_summary_routed.rpx -warn_on_violation
| Design       : water_tank_control
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    motor_off_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    motor_on_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    motor_off_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    motor_off_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    motor_on_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    motor_on_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    motor_off_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    motor_off_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    motor_on_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    motor_on_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor_data[13]
                            (input port)
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 3.584ns (54.038%)  route 3.048ns (45.962%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sensor_data[13] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[13]
    N17                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  sensor_data_IBUF[13]_inst/O
                         net (fo=2, routed)           3.048     4.003    data_out_OBUF[13]
    V17                  OBUF (Prop_obuf_I_O)         2.628     6.632 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.632    data_out[13]
    V17                                                               r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[6]
                            (input port)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 3.576ns (54.449%)  route 2.991ns (45.551%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sensor_data[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[6]
    P15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  sensor_data_IBUF[6]_inst/O
                         net (fo=3, routed)           2.991     3.939    data_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.628     6.567 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.567    data_out[6]
    U14                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[10]
                            (input port)
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 3.607ns (55.136%)  route 2.935ns (44.864%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sensor_data[10] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[10]
    M17                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  sensor_data_IBUF[10]_inst/O
                         net (fo=2, routed)           2.935     3.884    data_out_OBUF[10]
    U12                  OBUF (Prop_obuf_I_O)         2.657     6.541 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.541    data_out[10]
    U12                                                               r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[11]
                            (input port)
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.486ns  (logic 3.575ns (55.118%)  route 2.911ns (44.882%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  sensor_data[11] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[11]
    M16                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  sensor_data_IBUF[11]_inst/O
                         net (fo=2, routed)           2.911     3.859    data_out_OBUF[11]
    U11                  OBUF (Prop_obuf_I_O)         2.627     6.486 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.486    data_out[11]
    U11                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[12]
                            (input port)
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 3.591ns (55.529%)  route 2.876ns (44.471%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sensor_data[12] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[12]
    P18                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  sensor_data_IBUF[12]_inst/O
                         net (fo=2, routed)           2.876     3.838    data_out_OBUF[12]
    T11                  OBUF (Prop_obuf_I_O)         2.629     6.467 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.467    data_out[12]
    T11                                                               r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[2]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.460ns  (logic 3.600ns (55.735%)  route 2.859ns (44.265%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sensor_data[2] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sensor_data_IBUF[2]_inst/O
                         net (fo=3, routed)           2.859     3.821    data_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.639     6.460 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.460    data_out[2]
    T9                                                                r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[4]
                            (input port)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 3.596ns (55.808%)  route 2.848ns (44.192%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  sensor_data[4] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[4]
    T14                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sensor_data_IBUF[4]_inst/O
                         net (fo=3, routed)           2.848     3.815    data_out_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.629     6.444 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.444    data_out[4]
    T13                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[14]
                            (input port)
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.384ns  (logic 3.596ns (56.322%)  route 2.788ns (43.678%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sensor_data[14] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[14]
    P14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  sensor_data_IBUF[14]_inst/O
                         net (fo=2, routed)           2.788     3.754    data_out_OBUF[14]
    U16                  OBUF (Prop_obuf_I_O)         2.630     6.384 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.384    data_out[14]
    U16                                                               r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[7]
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 3.600ns (56.682%)  route 2.751ns (43.318%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sensor_data[7] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  sensor_data_IBUF[7]_inst/O
                         net (fo=3, routed)           2.751     3.710    data_out_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.641     6.351 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.351    data_out[7]
    V11                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[8]
                            (input port)
  Destination:            data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 3.606ns (56.939%)  route 2.727ns (43.061%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sensor_data[8] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[8]
    P17                  IBUF (Prop_ibuf_I_O)         0.963     0.963 r  sensor_data_IBUF[8]_inst/O
                         net (fo=3, routed)           2.727     3.690    data_out_OBUF[8]
    V10                  OBUF (Prop_obuf_I_O)         2.642     6.332 r  data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.332    data_out[8]
    V10                                                               r  data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor_data[1]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.342ns (67.742%)  route 0.639ns (32.258%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sensor_data[1] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[1]
    T16                  IBUF (Prop_ibuf_I_O)         0.192     0.192 r  sensor_data_IBUF[1]_inst/O
                         net (fo=2, routed)           0.639     0.831    data_out_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.149     1.980 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.980    data_out[1]
    T10                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[0]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.352ns (67.906%)  route 0.639ns (32.094%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sensor_data[0] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sensor_data_IBUF[0]_inst/O
                         net (fo=2, routed)           0.639     0.845    data_out_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         1.145     1.990 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.990    data_out[0]
    R10                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[9]
                            (input port)
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.360ns (67.397%)  route 0.658ns (32.603%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sensor_data[9] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[9]
    N16                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  sensor_data_IBUF[9]_inst/O
                         net (fo=3, routed)           0.658     0.848    data_out_OBUF[9]
    V12                  OBUF (Prop_obuf_I_O)         1.171     2.019 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.019    data_out[9]
    V12                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[8]
                            (input port)
  Destination:            data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.351ns (65.975%)  route 0.697ns (34.025%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sensor_data[8] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[8]
    P17                  IBUF (Prop_ibuf_I_O)         0.192     0.192 r  sensor_data_IBUF[8]_inst/O
                         net (fo=3, routed)           0.697     0.889    data_out_OBUF[8]
    V10                  OBUF (Prop_obuf_I_O)         1.159     2.048 r  data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.048    data_out[8]
    V10                                                               r  data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[15]
                            (input port)
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.332ns (64.942%)  route 0.719ns (35.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  sensor_data[15] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[15]
    N14                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  sensor_data_IBUF[15]_inst/O
                         net (fo=2, routed)           0.719     0.904    data_out_OBUF[15]
    U18                  OBUF (Prop_obuf_I_O)         1.146     2.051 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.051    data_out[15]
    U18                                                               r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[5]
                            (input port)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.327ns (62.651%)  route 0.791ns (37.349%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sensor_data[5] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[5]
    R15                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  sensor_data_IBUF[5]_inst/O
                         net (fo=3, routed)           0.791     0.974    data_out_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         1.144     2.118 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.118    data_out[5]
    V14                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[3]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.340ns (62.876%)  route 0.791ns (37.124%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  sensor_data[3] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[3]
    T15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  sensor_data_IBUF[3]_inst/O
                         net (fo=3, routed)           0.791     0.986    data_out_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         1.144     2.131 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.131    data_out[3]
    U13                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[7]
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.345ns (62.102%)  route 0.821ns (37.898%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sensor_data[7] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  sensor_data_IBUF[7]_inst/O
                         net (fo=3, routed)           0.821     1.009    data_out_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         1.157     2.166 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.166    data_out[7]
    V11                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[4]
                            (input port)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.342ns (61.908%)  route 0.826ns (38.092%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  sensor_data[4] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[4]
    T14                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  sensor_data_IBUF[4]_inst/O
                         net (fo=3, routed)           0.826     1.022    data_out_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         1.146     2.167 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.167    data_out[4]
    T13                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_data[14]
                            (input port)
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.341ns (61.874%)  route 0.826ns (38.126%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sensor_data[14] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[14]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  sensor_data_IBUF[14]_inst/O
                         net (fo=2, routed)           0.826     1.020    data_out_OBUF[14]
    U16                  OBUF (Prop_obuf_I_O)         1.147     2.168 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.168    data_out[14]
    U16                                                               r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor_off_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_off
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 3.089ns (64.808%)  route 1.677ns (35.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.627     4.657    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  motor_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.113 r  motor_off_reg/Q
                         net (fo=1, routed)           1.677     6.790    motor_off_OBUF
    U17                  OBUF (Prop_obuf_I_O)         2.633     9.423 r  motor_off_OBUF_inst/O
                         net (fo=0)                   0.000     9.423    motor_off
    U17                                                               r  motor_off (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_on_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_on
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 3.095ns (64.949%)  route 1.670ns (35.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.627     4.657    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  motor_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.113 r  motor_on_reg/Q
                         net (fo=1, routed)           1.670     6.783    motor_on_OBUF
    V16                  OBUF (Prop_obuf_I_O)         2.639     9.422 r  motor_on_OBUF_inst/O
                         net (fo=0)                   0.000     9.422    motor_on
    V16                                                               r  motor_on (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor_on_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_on
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.633ns  (logic 1.297ns (79.405%)  route 0.336ns (20.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.588     1.438    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  motor_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  motor_on_reg/Q
                         net (fo=1, routed)           0.336     1.916    motor_on_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.156     3.072 r  motor_on_OBUF_inst/O
                         net (fo=0)                   0.000     3.072    motor_on
    V16                                                               r  motor_on (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_off_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_off
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.637ns  (logic 1.290ns (78.845%)  route 0.346ns (21.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.588     1.438    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  motor_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  motor_off_reg/Q
                         net (fo=1, routed)           0.346     1.926    motor_off_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.149     3.075 r  motor_off_OBUF_inst/O
                         net (fo=0)                   0.000     3.075    motor_off
    U17                                                               r  motor_off (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor_data[11]
                            (input port)
  Destination:            motor_on_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.196ns (28.942%)  route 2.936ns (71.058%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  sensor_data[11] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[11]
    M16                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  sensor_data_IBUF[11]_inst/O
                         net (fo=2, routed)           2.282     3.230    data_out_OBUF[11]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     3.354 f  motor_on_i_3/O
                         net (fo=2, routed)           0.655     4.008    motor_on_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     4.132 r  motor_on_i_1/O
                         net (fo=1, routed)           0.000     4.132    motor_on0
    SLICE_X1Y18          FDCE                                         r  motor_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.509     4.297    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  motor_on_reg/C

Slack:                    inf
  Source:                 sensor_data[11]
                            (input port)
  Destination:            motor_off_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.652ns  (logic 1.196ns (32.752%)  route 2.456ns (67.248%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  sensor_data[11] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[11]
    M16                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  sensor_data_IBUF[11]_inst/O
                         net (fo=2, routed)           2.282     3.230    data_out_OBUF[11]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     3.354 r  motor_on_i_3/O
                         net (fo=2, routed)           0.174     3.528    motor_on_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.652 r  motor_off_i_1/O
                         net (fo=1, routed)           0.000     3.652    motor_off0
    SLICE_X0Y18          FDCE                                         r  motor_off_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.509     4.297    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  motor_off_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            motor_off_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.976ns (38.532%)  route 1.557ns (61.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.976     0.976 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.557     2.533    reset_IBUF
    SLICE_X0Y18          FDCE                                         f  motor_off_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.509     4.297    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  motor_off_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            motor_on_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.529ns  (logic 0.976ns (38.598%)  route 1.553ns (61.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.976     0.976 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.553     2.529    reset_IBUF
    SLICE_X1Y18          FDCE                                         f  motor_on_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.509     4.297    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  motor_on_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor_data[1]
                            (input port)
  Destination:            motor_off_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.282ns (36.093%)  route 0.500ns (63.907%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sensor_data[1] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[1]
    T16                  IBUF (Prop_ibuf_I_O)         0.192     0.192 r  sensor_data_IBUF[1]_inst/O
                         net (fo=2, routed)           0.354     0.546    data_out_OBUF[1]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.591 r  motor_off_i_2/O
                         net (fo=1, routed)           0.146     0.737    motor_off_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.045     0.782 r  motor_off_i_1/O
                         net (fo=1, routed)           0.000     0.782    motor_off0
    SLICE_X0Y18          FDCE                                         r  motor_off_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.857     1.954    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  motor_off_reg/C

Slack:                    inf
  Source:                 sensor_data[7]
                            (input port)
  Destination:            motor_on_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.233ns (29.645%)  route 0.553ns (70.355%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sensor_data[7] (IN)
                         net (fo=0)                   0.000     0.000    sensor_data[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 f  sensor_data_IBUF[7]_inst/O
                         net (fo=3, routed)           0.553     0.741    data_out_OBUF[7]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.786 r  motor_on_i_1/O
                         net (fo=1, routed)           0.000     0.786    motor_on0
    SLICE_X1Y18          FDCE                                         r  motor_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.857     1.954    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  motor_on_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            motor_on_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.205ns (23.856%)  route 0.654ns (76.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.654     0.859    reset_IBUF
    SLICE_X1Y18          FDCE                                         f  motor_on_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.857     1.954    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  motor_on_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            motor_off_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.205ns (23.736%)  route 0.658ns (76.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.658     0.863    reset_IBUF
    SLICE_X0Y18          FDCE                                         f  motor_off_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.857     1.954    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  motor_off_reg/C





