// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3
// big core has large L1(32K) cache and large L2 cache (256K), 
// mid1 core has large L1(32K) cache and small L2 cache (128K),
// mid2 core has large L1 (32K) cache,
// little core has small L1 (8K) cache.
sys = {
    lineSize = 64;
    frequency = 2400;

    cores = {
        big = {
            type = "OOO";
            cores = 256;
            icache = "l1i_big";
            dcache = "l1d_big";
        };

        mid1 = {
            type = "OOO";
            cores = 256;
            icache = "l1i_mid1";
            dcache = "l1d_mid1";        
        };
        
        mid2 = {
            type = "Simple";
            cores = 256;
            icache = "l1i_mid2";
            dcache = "l1d_mid2";        
        };
        
        little = {
            type = "Simple";
            cores = 256;
            icache = "l1i_little";
            dcache = "l1d_little";
        };
    };

    caches = {
        l1d_big = {
            caches = 256;
            size = 32768;    
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i_big = {
            caches = 256;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l2_big = {      
            caches = 256;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i_big|l1d_big";
        };

        l1i_mid1 = {
            caches = 256;
            size = 32768;   
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };
        
        l1d_mid1 = {
            caches = 256;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };
        
        l2_mid1 = {       
            caches = 256;
            size = 131072; 
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i_mid1|l1d_mid1";
        };
        
        l1i_mid2 = {
            caches = 256;
            size = 32768;    
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };
        
        l1d_mid2 = {
            caches = 256;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };
                
        l1d_little = {
            caches = 256;
            size = 8192;    
            latency = 2;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
        };

        l1i_little = {
            caches = 256
            size = 8192;
            latency = 2;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
        };


        l3 = {
            caches = 1;
            banks = 8;
            size = 33554432;
            latency = 27;

            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            };
            children = "l2_big l1i_little|l1d_little l2_mid1 l1i_mid2|l1d_mid2";
        };
    };

    mem = {
        type = "DDR";
        controllers = 4;
        tech = "DDR3-1066-CL8";
    };
};

sim = {
    phaseLength = 10000;
    maxTotalInstrs = 5000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
    // attachDebugger = True;
};

process0 = {
    command = "~/cs316/parsec-3.0/pkgs/apps/bodytrack/inst/amd64-linux.gcc/bin/bodytrack ~/cs316/parsec-3.0/pkgs/apps/bodytrack/inputs/sequenceB_1 4 1 5 1 0 1";
    //startFastForwarded = True;
};
