\doxysection{stm32wlxx\+\_\+hal\+\_\+cortex.\+h}
\hypertarget{stm32wlxx__hal__cortex_8h_source}{}\label{stm32wlxx__hal__cortex_8h_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_cortex.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_cortex.h}}
\mbox{\hyperlink{stm32wlxx__hal__cortex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32WLxx\_HAL\_CORTEX\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ \_\_STM32WLxx\_HAL\_CORTEX\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal__def_8h}{stm32wlxx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00039}00039\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00044}00044\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00049}00049\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00050}00050\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00051}00051\ \ \ uint8\_t\ \ \ \ Enable;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00053}00053\ \ \ uint8\_t\ \ \ \ Number;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00055}00055\ \ \ uint32\_t\ \ \ BaseAddress;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00057}00057\ \ \ uint8\_t\ \ \ \ Size;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00059}00059\ \ \ uint8\_t\ \ \ \ SubRegionDisable;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00061}00061\ \ \ uint8\_t\ \ \ \ TypeExtField;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00063}00063\ \ \ uint8\_t\ \ \ \ AccessPermission;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00065}00065\ \ \ uint8\_t\ \ \ \ DisableExec;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00067}00067\ \ \ uint8\_t\ \ \ \ IsShareable;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00069}00069\ \ \ uint8\_t\ \ \ \ IsCacheable;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00071}00071\ \ \ uint8\_t\ \ \ \ IsBufferable;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00073}00073\ \}\ MPU\_Region\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00077}00077\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00083}00083\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00084}00084\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00088}00088\ \textcolor{preprocessor}{\#ifdef\ CORE\_CM0PLUS}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00089}00089\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00093}\mbox{\hyperlink{group__CORTEX__Preemption__Priority__Group_ga5e97dcff77680602c86e44f23f5ffa1a}{00093}}\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_0\ \ \ \ \ \ \ \ \ (0x00000007U)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00095}\mbox{\hyperlink{group__CORTEX__Preemption__Priority__Group_ga702227137b010421c3a3b6434005a132}{00095}}\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_1\ \ \ \ \ \ \ \ \ (0x00000006U)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00097}\mbox{\hyperlink{group__CORTEX__Preemption__Priority__Group_gaa43a3fd37850c120ce567ab2743d11b4}{00097}}\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_2\ \ \ \ \ \ \ \ \ (0x00000005U)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00099}\mbox{\hyperlink{group__CORTEX__Preemption__Priority__Group_ga8ddb24962e6f0fc3273139d45d374b09}{00099}}\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_3\ \ \ \ \ \ \ \ \ (0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00101}\mbox{\hyperlink{group__CORTEX__Preemption__Priority__Group_gae6eab9140204bc938255aa148e597c45}{00101}}\ \textcolor{preprocessor}{\#define\ NVIC\_PRIORITYGROUP\_4\ \ \ \ \ \ \ \ \ (0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00106}00106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00111}\mbox{\hyperlink{group__CORTEX__SysTick__clock__source_ga1fd9b5bada2a8b2425a8523bc0fc7124}{00111}}\ \textcolor{preprocessor}{\#define\ SYSTICK\_CLKSOURCE\_HCLK\_DIV8\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00112}\mbox{\hyperlink{group__CORTEX__SysTick__clock__source_ga6f6582df23b6fbc578325e453b9893b7}{00112}}\ \textcolor{preprocessor}{\#define\ SYSTICK\_CLKSOURCE\_HCLK\ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00118}00118\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00122}00122\ \textcolor{preprocessor}{\#define\ \ MPU\_HFNMI\_PRIVDEF\_NONE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ \ MPU\_HARDFAULT\_NMI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (MPU\_CTRL\_HFNMIENA\_Msk)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00124}00124\ \textcolor{preprocessor}{\#define\ \ MPU\_PRIVILEGED\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ (MPU\_CTRL\_PRIVDEFENA\_Msk)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00125}00125\ \textcolor{preprocessor}{\#define\ \ MPU\_HFNMI\_PRIVDEF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (MPU\_CTRL\_HFNMIENA\_Msk\ |\ MPU\_CTRL\_PRIVDEFENA\_Msk)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00133}00133\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_ENABLE\ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00134}00134\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_DISABLE\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00142}00142\ \textcolor{preprocessor}{\#define\ \ MPU\_INSTRUCTION\_ACCESS\_ENABLE\ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00143}00143\ \textcolor{preprocessor}{\#define\ \ MPU\_INSTRUCTION\_ACCESS\_DISABLE\ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00151}00151\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_SHAREABLE\ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00152}00152\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_NOT\_SHAREABLE\ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00160}00160\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_CACHEABLE\ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00161}00161\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_NOT\_CACHEABLE\ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00169}00169\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_BUFFERABLE\ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00170}00170\ \textcolor{preprocessor}{\#define\ \ MPU\_ACCESS\_NOT\_BUFFERABLE\ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00178}00178\ \textcolor{preprocessor}{\#define\ \ MPU\_TEX\_LEVEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00179}00179\ \textcolor{preprocessor}{\#define\ \ MPU\_TEX\_LEVEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00180}00180\ \textcolor{preprocessor}{\#define\ \ MPU\_TEX\_LEVEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00181}00181\ \textcolor{preprocessor}{\#define\ \ MPU\_TEX\_LEVEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00189}00189\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00190}00190\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00191}00191\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_32B\ \ \ \ \ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_64B\ \ \ \ \ \ \ \ ((uint8\_t)0x05)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_128B\ \ \ \ \ \ \ ((uint8\_t)0x06)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00194}00194\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_256B\ \ \ \ \ \ \ ((uint8\_t)0x07)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00196}00196\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_512B\ \ \ \ \ \ \ ((uint8\_t)0x08)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_1KB\ \ \ \ \ \ \ \ ((uint8\_t)0x09)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_2KB\ \ \ \ \ \ \ \ ((uint8\_t)0x0A)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00199}00199\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_4KB\ \ \ \ \ \ \ \ ((uint8\_t)0x0B)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00200}00200\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_8KB\ \ \ \ \ \ \ \ ((uint8\_t)0x0C)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00201}00201\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_16KB\ \ \ \ \ \ \ ((uint8\_t)0x0D)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_32KB\ \ \ \ \ \ \ ((uint8\_t)0x0E)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00203}00203\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_64KB\ \ \ \ \ \ \ ((uint8\_t)0x0F)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00204}00204\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_128KB\ \ \ \ \ \ ((uint8\_t)0x10)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00205}00205\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_256KB\ \ \ \ \ \ ((uint8\_t)0x11)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_512KB\ \ \ \ \ \ ((uint8\_t)0x12)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00207}00207\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_1MB\ \ \ \ \ \ \ \ ((uint8\_t)0x13)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00208}00208\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_2MB\ \ \ \ \ \ \ \ ((uint8\_t)0x14)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00209}00209\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_4MB\ \ \ \ \ \ \ \ ((uint8\_t)0x15)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00210}00210\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_8MB\ \ \ \ \ \ \ \ ((uint8\_t)0x16)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00211}00211\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_16MB\ \ \ \ \ \ \ ((uint8\_t)0x17)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00212}00212\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_32MB\ \ \ \ \ \ \ ((uint8\_t)0x18)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00213}00213\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_64MB\ \ \ \ \ \ \ ((uint8\_t)0x19)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00214}00214\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_128MB\ \ \ \ \ \ ((uint8\_t)0x1A)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00215}00215\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_256MB\ \ \ \ \ \ ((uint8\_t)0x1B)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00216}00216\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_512MB\ \ \ \ \ \ ((uint8\_t)0x1C)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00217}00217\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_1GB\ \ \ \ \ \ \ \ ((uint8\_t)0x1D)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00218}00218\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_2GB\ \ \ \ \ \ \ \ ((uint8\_t)0x1E)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00219}00219\ \textcolor{preprocessor}{\#define\ \ \ MPU\_REGION\_SIZE\_4GB\ \ \ \ \ \ \ \ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00227}00227\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NO\_ACCESS\ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00228}00228\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_PRIV\_RW\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00229}00229\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_PRIV\_RW\_URO\ \ \ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00230}00230\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_FULL\_ACCESS\ \ \ \ \ \ ((uint8\_t)0x03)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00231}00231\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_PRIV\_RO\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x05)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00232}00232\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_PRIV\_RO\_URO\ \ \ \ \ \ ((uint8\_t)0x06)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00240}00240\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER0\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00241}00241\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER1\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER2\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00243}00243\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER3\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x03)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00244}00244\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER4\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00245}00245\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER5\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x05)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00246}00246\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER6\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x06)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00247}00247\ \textcolor{preprocessor}{\#define\ \ MPU\_REGION\_NUMBER7\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x07)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00251}00251\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00252}00252\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00257}00257\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00266}00266\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00275}00275\ \textcolor{comment}{/*\ Initialization\ and\ Configuration\ functions\ *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00276}00276\ \textcolor{preprocessor}{\#ifdef\ CORE\_CM0PLUS}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00277}00277\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00278}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_gad9be53e08b1498adea006e5e037f238f}{00278}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_gad9be53e08b1498adea006e5e037f238f}{HAL\_NVIC\_SetPriorityGrouping}}(uint32\_t\ PriorityGroup);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00279}00279\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00280}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_ga8581a82025a4780efd00876a66e3e91b}{00280}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_ga8581a82025a4780efd00876a66e3e91b}{HAL\_NVIC\_SetPriority}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ PreemptPriority,\ uint32\_t\ SubPriority);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00281}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_gaaad4492c1b25e006d69948a15790352a}{00281}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_gaaad4492c1b25e006d69948a15790352a}{HAL\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00282}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_ga50ca6290e068821cb84aa168f3e13967}{00282}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_ga50ca6290e068821cb84aa168f3e13967}{HAL\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00283}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_gac83d89028fabdf5d4c38ecf4fbfbefdc}{00283}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_gac83d89028fabdf5d4c38ecf4fbfbefdc}{HAL\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00284}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_gac3a3f0d53c315523a8e6e7bcac1940cf}{00284}}\ uint32\_t\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group1_gac3a3f0d53c315523a8e6e7bcac1940cf}{HAL\_SYSTICK\_Config}}(uint32\_t\ TicksNumb);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00293}00293\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ *************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00294}00294\ \textcolor{preprocessor}{\#ifdef\ CORE\_CM0PLUS}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00295}00295\ uint32\_t\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga6a21c9d904b0bcf4cb060f7c5c39b6f5}{HAL\_NVIC\_GetPriority}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00296}00296\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00297}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga6a21c9d904b0bcf4cb060f7c5c39b6f5}{00297}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga6a21c9d904b0bcf4cb060f7c5c39b6f5}{HAL\_NVIC\_GetPriority}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ PriorityGroup,\ uint32\_t\ *pPreemptPriority,\ uint32\_t\ *pSubPriority);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00298}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_gaa02bc953fd4fce22248c491a93c4ce40}{00298}}\ uint32\_t\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_gaa02bc953fd4fce22248c491a93c4ce40}{HAL\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00299}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_gad3f7598e54fb3d74eaf9abedef704c57}{00299}}\ uint32\_t\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_gad3f7598e54fb3d74eaf9abedef704c57}{HAL\_NVIC\_GetActive}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00300}00300\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00301}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga3bd5802a96f0dcbc00ac3b89b134da3b}{00301}}\ uint32\_t\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga3bd5802a96f0dcbc00ac3b89b134da3b}{HAL\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00302}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_gaecf50f6c6d0e1fa5f8bd8c1b45309f18}{00302}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_gaecf50f6c6d0e1fa5f8bd8c1b45309f18}{HAL\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00303}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga0c7d007acf1339ca1bb46f3c6e018ff5}{00303}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga0c7d007acf1339ca1bb46f3c6e018ff5}{HAL\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00304}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga3284dc8428996f5b6aa6b3b99e643788}{00304}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga3284dc8428996f5b6aa6b3b99e643788}{HAL\_SYSTICK\_CLKSourceConfig}}(uint32\_t\ CLKSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00305}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga5b66b62383261c1e0acef98d344aa4c1}{00305}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga5b66b62383261c1e0acef98d344aa4c1}{HAL\_SYSTICK\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00306}\mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga5033855e81ba2071231b60599a3ce9a1}{00306}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CORTEX__Exported__Functions__Group2_ga5033855e81ba2071231b60599a3ce9a1}{HAL\_SYSTICK\_Callback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00307}00307\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00308}00308\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00309}00309\ \textcolor{keywordtype}{void}\ HAL\_MPU\_Enable(uint32\_t\ MPU\_Control);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00310}00310\ \textcolor{keywordtype}{void}\ HAL\_MPU\_Disable(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00311}00311\ \textcolor{keywordtype}{void}\ HAL\_MPU\_ConfigRegion(MPU\_Region\_InitTypeDef\ *MPU\_Init);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00312}00312\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00321}00321\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00322}00322\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00323}00323\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00324}00324\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00328}00328\ \textcolor{preprocessor}{\#ifdef\ CORE\_CM0PLUS}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00329}00329\ \textcolor{preprocessor}{\#define\ IS\_NVIC\_PREEMPTION\_PRIORITY(PRIORITY)\ \ \ \ \ ((PRIORITY)\ <\ 0x4U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00330}00330\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00331}\mbox{\hyperlink{group__CORTEX__Private__Macros_ga6569304a39fe4f91bd59b6a586c8ede9}{00331}}\ \textcolor{preprocessor}{\#define\ IS\_NVIC\_PRIORITY\_GROUP(GROUP)\ (((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00332}00332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00333}00333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00334}00334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00335}00335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GROUP)\ ==\ NVIC\_PRIORITYGROUP\_4))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00336}00336\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00337}\mbox{\hyperlink{group__CORTEX__Private__Macros_gaf30fd8f5960c2e28a772d8f16bb156dd}{00337}}\ \textcolor{preprocessor}{\#define\ IS\_NVIC\_PREEMPTION\_PRIORITY(PRIORITY)\ \ ((PRIORITY)\ <\ 0x10U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00338}00338\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00339}\mbox{\hyperlink{group__CORTEX__Private__Macros_ga010705bc997dcff935b965b372cba61d}{00339}}\ \textcolor{preprocessor}{\#define\ IS\_NVIC\_SUB\_PRIORITY(PRIORITY)\ \ \ \ \ \ \ \ \ ((PRIORITY)\ <\ 0x10U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00340}00340\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00341}00341\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00342}\mbox{\hyperlink{group__CORTEX__Private__Macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{00342}}\ \textcolor{preprocessor}{\#define\ IS\_NVIC\_DEVICE\_IRQ(IRQ)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IRQ)\ >\ SysTick\_IRQn)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00344}\mbox{\hyperlink{group__CORTEX__Private__Macros_ga22d6291f6aed29442cf4cd9098fa0784}{00344}}\ \textcolor{preprocessor}{\#define\ IS\_SYSTICK\_CLK\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ SYSTICK\_CLKSOURCE\_HCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00345}00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ SYSTICK\_CLKSOURCE\_HCLK\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00347}00347\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00348}00348\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_ENABLE(STATE)\ (((STATE)\ ==\ MPU\_REGION\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00349}00349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_REGION\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00350}00350\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00351}00351\ \textcolor{preprocessor}{\#define\ IS\_MPU\_INSTRUCTION\_ACCESS(STATE)\ (((STATE)\ ==\ MPU\_INSTRUCTION\_ACCESS\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00352}00352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_INSTRUCTION\_ACCESS\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00353}00353\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00354}00354\ \textcolor{preprocessor}{\#define\ IS\_MPU\_ACCESS\_SHAREABLE(STATE)\ \ \ (((STATE)\ ==\ MPU\_ACCESS\_SHAREABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00355}00355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_ACCESS\_NOT\_SHAREABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00356}00356\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00357}00357\ \textcolor{preprocessor}{\#define\ IS\_MPU\_ACCESS\_CACHEABLE(STATE)\ \ \ (((STATE)\ ==\ MPU\_ACCESS\_CACHEABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00358}00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_ACCESS\_NOT\_CACHEABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00359}00359\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00360}00360\ \textcolor{preprocessor}{\#define\ IS\_MPU\_ACCESS\_BUFFERABLE(STATE)\ \ \ (((STATE)\ ==\ MPU\_ACCESS\_BUFFERABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00361}00361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ MPU\_ACCESS\_NOT\_BUFFERABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00362}00362\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00363}00363\ \textcolor{preprocessor}{\#define\ IS\_MPU\_TEX\_LEVEL(TYPE)\ (((TYPE)\ ==\ MPU\_TEX\_LEVEL0)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00364}00364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_TEX\_LEVEL1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00365}00365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_TEX\_LEVEL2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00366}00366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_TEX\_LEVEL4))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00367}00367\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00368}00368\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_PERMISSION\_ATTRIBUTE(TYPE)\ (((TYPE)\ ==\ MPU\_REGION\_NO\_ACCESS)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00369}00369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_PRIV\_RW)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00370}00370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_PRIV\_RW\_URO)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00371}00371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_FULL\_ACCESS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00372}00372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_PRIV\_RO)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00373}00373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ MPU\_REGION\_PRIV\_RO\_URO))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00374}00374\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00375}00375\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_NUMBER(NUMBER)\ \ \ \ (((NUMBER)\ ==\ MPU\_REGION\_NUMBER0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00376}00376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00377}00377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00378}00378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00379}00379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00380}00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00381}00381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00382}00382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ MPU\_REGION\_NUMBER7))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00383}00383\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00384}00384\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00385}00385\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_SIZE(SIZE)\ \ \ \ (((SIZE)\ ==\ MPU\_REGION\_SIZE\_256B)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00386}00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_512B)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00387}00387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_1KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00388}00388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_2KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00389}00389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_4KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00390}00390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_8KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00391}00391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_16KB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00392}00392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_32KB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00393}00393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_64KB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00394}00394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_128KB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00395}00395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_256KB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00396}00396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_512KB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00397}00397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_1MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00398}00398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_2MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00399}00399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_4MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00400}00400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_8MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00401}00401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_16MB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00402}00402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_32MB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00403}00403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_64MB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00404}00404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_128MB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00405}00405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_256MB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00406}00406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_512MB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00407}00407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_1GB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00408}00408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_2GB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00409}00409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_4GB))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00410}00410\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00411}00411\ \textcolor{preprocessor}{\#define\ IS\_MPU\_REGION\_SIZE(SIZE)\ \ \ \ (((SIZE)\ ==\ MPU\_REGION\_SIZE\_32B)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00412}00412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_64B)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00413}00413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_128B)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00414}00414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_256B)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00415}00415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_512B)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00416}00416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_1KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00417}00417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_2KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00418}00418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_4KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00419}00419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_8KB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00420}00420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_16KB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00421}00421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_32KB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00422}00422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_64KB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00423}00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_128KB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00424}00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_256KB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00425}00425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_512KB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00426}00426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_1MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00427}00427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_2MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00428}00428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_4MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00429}00429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_8MB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00430}00430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_16MB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00431}00431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_32MB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00432}00432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_64MB)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00433}00433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_128MB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00434}00434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_256MB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00435}00435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_512MB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00436}00436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_1GB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00437}00437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_2GB)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00438}00438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ MPU\_REGION\_SIZE\_4GB))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00439}00439\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00440}00440\ \textcolor{preprocessor}{\#define\ IS\_MPU\_SUB\_REGION\_DISABLE(SUBREGION)\ \ \ \ \ \ ((SUBREGION)\ <\ (uint16\_t)0x00FFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00441}00441\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00442}00442\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00447}00447\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00448}00448\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00457}00457\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00458}00458\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00459}00459\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00460}00460\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__cortex_8h_source_l00461}00461\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32WLxx\_HAL\_CORTEX\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
