// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_HH_
#define _softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_17ns_18s_26_3_1.h"
#include "softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb.h"
#include "softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud.h"

namespace ap_rtl {

struct softmax_latency_ap_fixed_ap_fixed_softmax_config13_s : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;


    // Module declarations
    softmax_latency_ap_fixed_ap_fixed_softmax_config13_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_latency_ap_fixed_ap_fixed_softmax_config13_s);

    ~softmax_latency_ap_fixed_ap_fixed_softmax_config13_s();

    sc_trace_file* mVcdFile;

    softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb* exp_table1_U;
    softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud* invert_table2_U;
    myproject_mul_mul_17ns_18s_26_3_1<1,3,17,18,26>* myproject_mul_mul_17ns_18s_26_3_1_U404;
    myproject_mul_mul_17ns_18s_26_3_1<1,3,17,18,26>* myproject_mul_mul_17ns_18s_26_3_1_U405;
    myproject_mul_mul_17ns_18s_26_3_1<1,3,17,18,26>* myproject_mul_mul_17ns_18s_26_3_1_U406;
    myproject_mul_mul_17ns_18s_26_3_1<1,3,17,18,26>* myproject_mul_mul_17ns_18s_26_3_1_U407;
    myproject_mul_mul_17ns_18s_26_3_1<1,3,17,18,26>* myproject_mul_mul_17ns_18s_26_3_1_U408;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<17> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<17> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<17> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<17> > exp_table1_q4;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_lv<10> > y_V_4_reg_631;
    sc_signal< sc_lv<10> > y_V_4_reg_631_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_636;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_636_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_636_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_636_pp0_iter4_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_636_pp0_iter5_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_636_pp0_iter6_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_642;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_642_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_642_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_642_pp0_iter4_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_642_pp0_iter5_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_642_pp0_iter6_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_648;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_648_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_648_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_648_pp0_iter4_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_648_pp0_iter5_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_648_pp0_iter6_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_654;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_654_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_654_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_654_pp0_iter4_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_654_pp0_iter5_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_654_pp0_iter6_reg;
    sc_signal< sc_lv<18> > p_Val2_7_fu_268_p3;
    sc_signal< sc_lv<18> > p_Val2_7_reg_665;
    sc_signal< sc_lv<18> > p_Val2_8_fu_290_p3;
    sc_signal< sc_lv<18> > p_Val2_8_reg_671;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_677;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_677_pp0_iter4_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_677_pp0_iter5_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_677_pp0_iter6_reg;
    sc_signal< sc_lv<18> > p_Val2_11_fu_376_p3;
    sc_signal< sc_lv<18> > p_Val2_11_reg_684;
    sc_signal< sc_lv<10> > y_V_5_fu_476_p3;
    sc_signal< sc_lv<10> > y_V_5_reg_690;
    sc_signal< sc_lv<18> > inv_exp_sum_V_reg_700;
    sc_signal< sc_lv<26> > sext_ln1116_fu_488_p1;
    sc_signal< sc_lv<26> > grp_fu_581_p2;
    sc_signal< sc_lv<26> > mul_ln1118_reg_739;
    sc_signal< sc_lv<26> > grp_fu_587_p2;
    sc_signal< sc_lv<26> > mul_ln1118_1_reg_744;
    sc_signal< sc_lv<26> > grp_fu_593_p2;
    sc_signal< sc_lv<26> > mul_ln1118_2_reg_749;
    sc_signal< sc_lv<26> > grp_fu_599_p2;
    sc_signal< sc_lv<26> > mul_ln1118_3_reg_754;
    sc_signal< sc_lv<26> > grp_fu_605_p2;
    sc_signal< sc_lv<26> > mul_ln1118_4_reg_759;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln251_fu_178_p1;
    sc_signal< sc_lv<64> > zext_ln251_1_fu_193_p1;
    sc_signal< sc_lv<64> > zext_ln251_2_fu_208_p1;
    sc_signal< sc_lv<64> > zext_ln251_3_fu_223_p1;
    sc_signal< sc_lv<64> > zext_ln251_4_fu_250_p1;
    sc_signal< sc_lv<64> > zext_ln259_fu_484_p1;
    sc_signal< sc_lv<10> > y_V_fu_168_p4;
    sc_signal< sc_lv<10> > y_V_1_fu_183_p4;
    sc_signal< sc_lv<10> > y_V_2_fu_198_p4;
    sc_signal< sc_lv<10> > y_V_3_fu_213_p4;
    sc_signal< sc_lv<18> > p_Val2_2_fu_241_p1;
    sc_signal< sc_lv<18> > p_Val2_s_fu_238_p1;
    sc_signal< sc_lv<18> > p_Val2_3_fu_254_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_260_p3;
    sc_signal< sc_lv<18> > p_Val2_5_fu_247_p1;
    sc_signal< sc_lv<18> > p_Val2_4_fu_244_p1;
    sc_signal< sc_lv<18> > p_Val2_6_fu_276_p2;
    sc_signal< sc_lv<1> > p_Result_14_fu_282_p3;
    sc_signal< sc_lv<19> > lhs_V_fu_298_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_301_p1;
    sc_signal< sc_lv<19> > ret_V_fu_304_p2;
    sc_signal< sc_lv<18> > p_Val2_10_fu_318_p2;
    sc_signal< sc_lv<1> > p_Result_16_fu_322_p3;
    sc_signal< sc_lv<1> > p_Result_15_fu_310_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_330_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_348_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_342_p2;
    sc_signal< sc_lv<1> > underflow_fu_336_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_354_p2;
    sc_signal< sc_lv<18> > select_ln340_fu_360_p3;
    sc_signal< sc_lv<18> > select_ln388_fu_368_p3;
    sc_signal< sc_lv<19> > lhs_V_1_fu_387_p1;
    sc_signal< sc_lv<19> > rhs_V_1_fu_390_p1;
    sc_signal< sc_lv<19> > ret_V_1_fu_393_p2;
    sc_signal< sc_lv<18> > zext_ln203_4_fu_384_p1;
    sc_signal< sc_lv<18> > p_Val2_14_fu_407_p2;
    sc_signal< sc_lv<1> > p_Result_18_fu_412_p3;
    sc_signal< sc_lv<1> > p_Result_17_fu_399_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_420_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_438_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_432_p2;
    sc_signal< sc_lv<10> > tmp_fu_450_p4;
    sc_signal< sc_lv<1> > underflow_1_fu_426_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_444_p2;
    sc_signal< sc_lv<10> > select_ln340_3_fu_460_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_468_p3;
    sc_signal< sc_lv<17> > grp_fu_581_p0;
    sc_signal< sc_lv<18> > grp_fu_581_p1;
    sc_signal< sc_lv<17> > grp_fu_587_p0;
    sc_signal< sc_lv<18> > grp_fu_587_p1;
    sc_signal< sc_lv<17> > grp_fu_593_p0;
    sc_signal< sc_lv<18> > grp_fu_593_p1;
    sc_signal< sc_lv<17> > grp_fu_599_p0;
    sc_signal< sc_lv<18> > grp_fu_599_p1;
    sc_signal< sc_lv<17> > grp_fu_605_p0;
    sc_signal< sc_lv<18> > grp_fu_605_p1;
    sc_signal< sc_logic > grp_fu_581_ce;
    sc_signal< sc_logic > grp_fu_587_ce;
    sc_signal< sc_logic > grp_fu_593_ce;
    sc_signal< sc_logic > grp_fu_599_ce;
    sc_signal< sc_logic > grp_fu_605_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to9;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<26> > grp_fu_581_p00;
    sc_signal< sc_lv<26> > grp_fu_587_p00;
    sc_signal< sc_lv<26> > grp_fu_593_p00;
    sc_signal< sc_lv<26> > grp_fu_599_p00;
    sc_signal< sc_lv<26> > grp_fu_605_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to9();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_grp_fu_581_ce();
    void thread_grp_fu_581_p0();
    void thread_grp_fu_581_p00();
    void thread_grp_fu_581_p1();
    void thread_grp_fu_587_ce();
    void thread_grp_fu_587_p0();
    void thread_grp_fu_587_p00();
    void thread_grp_fu_587_p1();
    void thread_grp_fu_593_ce();
    void thread_grp_fu_593_p0();
    void thread_grp_fu_593_p00();
    void thread_grp_fu_593_p1();
    void thread_grp_fu_599_ce();
    void thread_grp_fu_599_p0();
    void thread_grp_fu_599_p00();
    void thread_grp_fu_599_p1();
    void thread_grp_fu_605_ce();
    void thread_grp_fu_605_p0();
    void thread_grp_fu_605_p00();
    void thread_grp_fu_605_p1();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_lhs_V_1_fu_387_p1();
    void thread_lhs_V_fu_298_p1();
    void thread_or_ln340_1_fu_444_p2();
    void thread_or_ln340_fu_354_p2();
    void thread_p_Result_14_fu_282_p3();
    void thread_p_Result_15_fu_310_p3();
    void thread_p_Result_16_fu_322_p3();
    void thread_p_Result_17_fu_399_p3();
    void thread_p_Result_18_fu_412_p3();
    void thread_p_Result_s_fu_260_p3();
    void thread_p_Val2_10_fu_318_p2();
    void thread_p_Val2_11_fu_376_p3();
    void thread_p_Val2_14_fu_407_p2();
    void thread_p_Val2_2_fu_241_p1();
    void thread_p_Val2_3_fu_254_p2();
    void thread_p_Val2_4_fu_244_p1();
    void thread_p_Val2_5_fu_247_p1();
    void thread_p_Val2_6_fu_276_p2();
    void thread_p_Val2_7_fu_268_p3();
    void thread_p_Val2_8_fu_290_p3();
    void thread_p_Val2_s_fu_238_p1();
    void thread_ret_V_1_fu_393_p2();
    void thread_ret_V_fu_304_p2();
    void thread_rhs_V_1_fu_390_p1();
    void thread_rhs_V_fu_301_p1();
    void thread_select_ln340_3_fu_460_p3();
    void thread_select_ln340_fu_360_p3();
    void thread_select_ln388_1_fu_468_p3();
    void thread_select_ln388_fu_368_p3();
    void thread_sext_ln1116_fu_488_p1();
    void thread_tmp_fu_450_p4();
    void thread_underflow_1_fu_426_p2();
    void thread_underflow_fu_336_p2();
    void thread_xor_ln340_1_fu_348_p2();
    void thread_xor_ln340_2_fu_432_p2();
    void thread_xor_ln340_3_fu_438_p2();
    void thread_xor_ln340_fu_342_p2();
    void thread_xor_ln786_1_fu_420_p2();
    void thread_xor_ln786_fu_330_p2();
    void thread_y_V_1_fu_183_p4();
    void thread_y_V_2_fu_198_p4();
    void thread_y_V_3_fu_213_p4();
    void thread_y_V_5_fu_476_p3();
    void thread_y_V_fu_168_p4();
    void thread_zext_ln203_4_fu_384_p1();
    void thread_zext_ln251_1_fu_193_p1();
    void thread_zext_ln251_2_fu_208_p1();
    void thread_zext_ln251_3_fu_223_p1();
    void thread_zext_ln251_4_fu_250_p1();
    void thread_zext_ln251_fu_178_p1();
    void thread_zext_ln259_fu_484_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
