

================================================================
== Vivado HLS Report for 'fpga_powm'
================================================================
* Date:           Tue Nov 27 11:06:27 2018

* Version:        2017.2 (Build 1909853 on Wed Aug 23 11:51:38 MDT 2017)
* Project:        rsa.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |    1|  245478971|    2|  245478972|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+--------------+-----+-------+-----+-------+---------+
        |                          |              |   Latency   |   Interval  | Pipeline|
        |         Instance         |    Module    | min |  max  | min |  max  |   Type  |
        +--------------------------+--------------+-----+-------+-----+-------+---------+
        |grp_operator_mod_fu_4368  |operator_mod  |  336|  98624|  336|  98624|   none  |
        |grp_operator_rs_fu_4377   |operator_rs   |  165|    423|  165|    423|   none  |
        |grp_operator_mul_fu_4384  |operator_mul  |   83|  21068|   83|  21068|   none  |
        |grp_operator_1_fu_4393    |operator_1    |   83|  21068|   83|  21068|   none  |
        |grp_trim_fu_4400          |trim          |    3|    131|    3|    131|   none  |
        +--------------------------+--------------+-----+-------+-----+-------+---------+

        * Loop: 
        +------------------+------+-----------+------------+-----------+-----------+--------+----------+
        |                  |      Latency     |  Iteration |  Initiation Interval  |  Trip  |          |
        |     Loop Name    |  min |    max    |   Latency  |  achieved |   target  |  Count | Pipelined|
        +------------------+------+-----------+------------+-----------+-----------+--------+----------+
        |- INIT_LOOP       |    64|         64|           1|          -|          -|      64|    no    |
        |- INIT_LOOP       |   128|        128|           2|          -|          -|      64|    no    |
        |- INIT_LOOP       |   128|        128|           2|          -|          -|      64|    no    |
        |- INIT_LOOP       |   128|        128|           2|          -|          -|      64|    no    |
        |- INIT_LOOP       |    64|         64|           1|          -|          -|      64|    no    |
        |- POWM_LOOP       |  3072|  245377024| 3 ~ 239626 |          -|          -|    1024|    no    |
        | + COMPARE        |     2|        129|           2|          -|          -| 1 ~ 64 |    no    |
        |- CONVERT_DIGITS  |    35|       2240|          35|          -|          -| 1 ~ 64 |    no    |
        | + CONVERT_BITS   |    32|         32|           1|          -|          -|      32|    no    |
        +------------------+------+-----------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    3261|   7115|
|FIFO             |        -|      -|       -|      -|
|Instance         |        7|     12|    5189|   9744|
|Memory           |       23|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   4444|
|Register         |        -|      -|    5962|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       30|     12|   14412|  21303|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       10|      5|      13|     40|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+--------------+---------+-------+------+------+
    |         Instance         |    Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+--------------+---------+-------+------+------+
    |grp_operator_1_fu_4393    |operator_1    |        0|      3|   510|   799|
    |grp_operator_mod_fu_4368  |operator_mod  |        5|      6|  3754|  6850|
    |grp_operator_mul_fu_4384  |operator_mul  |        0|      3|   511|   823|
    |grp_operator_rs_fu_4377   |operator_rs   |        2|      0|   332|  1135|
    |grp_trim_fu_4400          |trim          |        0|      0|    82|   137|
    +--------------------------+--------------+---------+-------+------+------+
    |Total                     |              |        7|     12|  5189|  9744|
    +--------------------------+--------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |zero_digits_data_s_U    |divide_vector_datbkb  |        1|  0|   0|    65|   32|     1|         2080|
    |b_digits_data_s_U       |fpga_powm_b_digithbi  |        2|  0|   0|    65|   32|     1|         2080|
    |e_digits_data_s_U       |fpga_powm_b_digithbi  |        2|  0|   0|    65|   32|     1|         2080|
    |p_0_U                   |fpga_powm_b_digithbi  |        2|  0|   0|    65|   32|     1|         2080|
    |p_01_U                  |fpga_powm_b_digithbi  |        2|  0|   0|    65|   32|     1|         2080|
    |p_05_U                  |fpga_powm_b_digithbi  |        2|  0|   0|    65|   32|     1|         2080|
    |p_09_U                  |fpga_powm_b_digithbi  |        2|  0|   0|    65|   32|     1|         2080|
    |result_digits_data_s_U  |operator_mod_p_0      |        2|  0|   0|    65|   32|     1|         2080|
    |p_07_U                  |operator_mod_p_0      |        2|  0|   0|    65|   32|     1|         2080|
    |m_digits_data_s_U       |operator_rs_BignufYi  |        2|  0|   0|    65|   32|     1|         2080|
    |p_03_U                  |operator_rs_BignufYi  |        2|  0|   0|    65|   32|     1|         2080|
    |p_011_U                 |operator_rs_BignufYi  |        2|  0|   0|    65|   32|     1|         2080|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |       23|  0|   0|   780|  384|    12|        24960|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+------+------+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF  |  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+------+------+------------+------------+
    |b_fu_4794_p2                       |     +    |      0|     0|    15|           6|           1|
    |bvh_d_index_fu_4803_p2             |     +    |      0|     0|    18|          11|          11|
    |i_3_fu_4488_p2                     |     +    |      0|     0|    15|           7|           1|
    |i_4_fu_4530_p2                     |     +    |      0|     0|    15|           7|           1|
    |i_5_fu_4572_p2                     |     +    |      0|     0|    15|           7|           1|
    |i_6_fu_4614_p2                     |     +    |      0|     0|    15|           7|           1|
    |i_7_fu_4640_p2                     |     +    |      0|     0|    18|          11|           1|
    |i_8_fu_4745_p2                     |     +    |      0|     0|    15|           7|           1|
    |i_fu_4448_p2                       |     +    |      0|     0|    15|           7|           1|
    |n_fu_4682_p2                       |     +    |      0|     0|    39|          32|           2|
    |x_fu_4676_p2                       |     +    |      0|     0|    15|           7|           1|
    |exitcond_fu_4634_p2                |   icmp   |      0|     0|    13|          11|          12|
    |exitcond_i_i2_fu_4442_p2           |   icmp   |      0|     0|    11|           7|           8|
    |exitcond_i_i3_fu_4482_p2           |   icmp   |      0|     0|    11|           7|           8|
    |exitcond_i_i4_fu_4524_p2           |   icmp   |      0|     0|    11|           7|           8|
    |exitcond_i_i5_fu_4566_p2           |   icmp   |      0|     0|    11|           7|           8|
    |exitcond_i_i_fu_4608_p2            |   icmp   |      0|     0|    11|           7|           8|
    |tmp_10_i_i_fu_4688_p2              |   icmp   |      0|     0|    18|          32|           1|
    |tmp_12_i_i_fu_4700_p2              |   icmp   |      0|     0|    18|          32|          32|
    |tmp_14_i_i_fu_4712_p2              |   icmp   |      0|     0|    18|          32|          32|
    |tmp_55_i_fu_4751_p2                |   icmp   |      0|     0|    18|          32|          32|
    |tmp_57_i_fu_4788_p2                |   icmp   |      0|     0|    11|           6|           7|
    |tmp_fu_4436_p2                     |   icmp   |      0|     0|   179|        1024|           1|
    |tmp_i_i_31_fu_4652_p2              |   icmp   |      0|     0|    18|          32|          32|
    |tmp_i_i_fu_4646_p2                 |   icmp   |      0|     0|    18|          32|          32|
    |r_V_1_fu_4510_p2                   |   lshr   |      0|  1075|  2171|        1024|        1024|
    |r_V_2_fu_4552_p2                   |   lshr   |      0|  1075|  2171|        1024|        1024|
    |r_V_3_fu_4594_p2                   |   lshr   |      0|  1075|  2171|        1024|        1024|
    |r_V_fu_4466_p2                     |   lshr   |      0|    36|    25|           1|          11|
    |ap_block_state126_on_subcall_done  |    or    |      0|     0|     8|           1|           1|
    |ap_block_state14_on_subcall_done   |    or    |      0|     0|     8|           1|           1|
    +-----------------------------------+----------+-------+------+------+------------+------------+
    |Total                              |          |      0|  3261|  7115|        4452|        3328|
    +-----------------------------------+----------+-------+------+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+-----+-----------+------+-----------+
    |                       Name                       | LUT | Input Size| Bits | Total Bits|
    +--------------------------------------------------+-----+-----------+------+-----------+
    |Bignum_digits_size_s_fu_266                       |    9|          2|    32|         64|
    |agg_result_V_reg_4357                             |    9|          2|  1024|       2048|
    |ap_NS_fsm                                         |  733|        167|     1|        167|
    |b_digits_data_s_address0                          |  317|         71|     7|        497|
    |b_digits_data_s_address1                          |  301|         67|     7|        469|
    |b_digits_data_s_ce0                               |   33|          6|     1|          6|
    |b_digits_data_s_ce1                               |   15|          3|     1|          3|
    |b_digits_data_s_d0                                |   21|          4|    32|        128|
    |b_digits_data_s_d1                                |   15|          3|    32|         96|
    |b_i_reg_4346                                      |    9|          2|     6|         12|
    |e_digits_data_s_address0                          |  169|         38|     7|        266|
    |e_digits_data_s_address1                          |  157|         35|     7|        245|
    |e_digits_data_s_ce0                               |   15|          3|     1|          3|
    |e_digits_data_s_d0                                |   15|          3|    32|         96|
    |grp_operator_mod_fu_4368_agg_result_digits_da_q0  |   21|          4|    32|        128|
    |grp_operator_mod_fu_4368_agg_result_digits_da_q1  |   21|          4|    32|        128|
    |grp_operator_mod_fu_4368_u_digits_data_s_q0       |   21|          4|    32|        128|
    |grp_operator_mod_fu_4368_u_digits_data_s_q1       |   21|          4|    32|        128|
    |grp_operator_mod_fu_4368_u_digits_size_read       |   21|          4|    32|        128|
    |grp_trim_fu_4400_Bignum_64_digits_data_s_q0       |   33|          6|    32|        192|
    |i8_reg_4281                                       |    9|          2|    11|         22|
    |i_assign_5_reg_4335                               |    9|          2|     7|         14|
    |i_assign_6_reg_4313                               |   15|          3|    32|         96|
    |m_digits_data_s_address0                          |   21|          4|     7|         28|
    |m_digits_data_s_ce0                               |   21|          4|     1|          4|
    |m_digits_data_s_ce1                               |    9|          2|     1|          2|
    |n1_i_i_reg_4292                                   |    9|          2|    32|         64|
    |n_1_fu_274                                        |    9|          2|    32|         64|
    |p_011_address0                                    |   15|          3|     7|         21|
    |p_011_ce0                                         |   15|          3|     1|          3|
    |p_011_ce1                                         |    9|          2|     1|          2|
    |p_011_we0                                         |    9|          2|     1|          2|
    |p_01_address0                                     |  157|         35|     7|        245|
    |p_01_address1                                     |  153|         34|     7|        238|
    |p_01_ce0                                          |   15|          3|     1|          3|
    |p_01_ce1                                          |   15|          3|     1|          3|
    |p_01_we0                                          |    9|          2|     1|          2|
    |p_01_we1                                          |    9|          2|     1|          2|
    |p_03_address0                                     |   15|          3|     7|         21|
    |p_03_ce0                                          |   15|          3|     1|          3|
    |p_03_ce1                                          |    9|          2|     1|          2|
    |p_03_we0                                          |    9|          2|     1|          2|
    |p_05_address0                                     |  157|         35|     7|        245|
    |p_05_address1                                     |  153|         34|     7|        238|
    |p_05_ce0                                          |   15|          3|     1|          3|
    |p_05_ce1                                          |   15|          3|     1|          3|
    |p_05_we0                                          |    9|          2|     1|          2|
    |p_05_we1                                          |    9|          2|     1|          2|
    |p_07_address0                                     |  157|         35|     7|        245|
    |p_07_address1                                     |  149|         33|     7|        231|
    |p_07_ce0                                          |   15|          3|     1|          3|
    |p_07_d0                                           |   15|          3|    32|         96|
    |p_07_d1                                           |   15|          3|    32|         96|
    |p_09_address0                                     |  157|         35|     7|        245|
    |p_09_address1                                     |  153|         34|     7|        238|
    |p_09_ce0                                          |   15|          3|     1|          3|
    |p_09_ce1                                          |   15|          3|     1|          3|
    |p_09_we0                                          |    9|          2|     1|          2|
    |p_09_we1                                          |    9|          2|     1|          2|
    |p_0_address0                                      |  157|         35|     7|        245|
    |p_0_address1                                      |  153|         34|     7|        238|
    |p_0_ce0                                           |   15|          3|     1|          3|
    |p_0_ce1                                           |   15|          3|     1|          3|
    |p_0_i_i_phi_fu_4328_p4                            |    9|          2|     1|          2|
    |p_0_i_i_reg_4325                                  |    9|          2|     1|          2|
    |p_0_we0                                           |    9|          2|     1|          2|
    |p_0_we1                                           |    9|          2|     1|          2|
    |p_Val2_s_fu_278                                   |    9|          2|  2048|       4096|
    |result_V_fu_282                                   |    9|          2|  2048|       4096|
    |result_digits_data_s_address0                     |  165|         37|     7|        259|
    |result_digits_data_s_address1                     |  153|         34|     7|        238|
    |result_digits_data_s_ce0                          |   21|          4|     1|          4|
    |result_digits_data_s_d0                           |   21|          4|    32|        128|
    |result_digits_data_s_d1                           |   15|          3|    32|         96|
    |vector_size_read_as_2_reg_4234                    |    9|          2|     7|         14|
    |vector_size_read_as_3_reg_4246                    |    9|          2|     7|         14|
    |vector_size_read_as_4_reg_4258                    |    9|          2|     7|         14|
    |vector_size_read_as_5_reg_4270                    |    9|          2|     7|         14|
    |vector_size_read_as_reg_4223                      |    9|          2|     7|         14|
    |x_i_i_reg_4302                                    |    9|          2|     7|         14|
    |zero_digits_data_s_address0                       |   27|          5|     7|         35|
    |zero_digits_data_s_ce0                            |   15|          3|     1|          3|
    +--------------------------------------------------+-----+-----------+------+-----------+
    |Total                                             | 4444|        976|  5903|      16968|
    +--------------------------------------------------+-----+-----------+------+-----------+

    * Register: 
    +------------------------------------------+------+----+------+-----------+
    |                   Name                   |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------+------+----+------+-----------+
    |Bignum_digits_size_s_fu_266               |    32|   0|    32|          0|
    |agg_result_V_reg_4357                     |  1024|   0|  1024|          0|
    |ap_CS_fsm                                 |   166|   0|   166|          0|
    |ap_reg_grp_operator_1_fu_4393_ap_start    |     1|   0|     1|          0|
    |ap_reg_grp_operator_mod_fu_4368_ap_start  |     1|   0|     1|          0|
    |ap_reg_grp_operator_mul_fu_4384_ap_start  |     1|   0|     1|          0|
    |ap_reg_grp_operator_rs_fu_4377_ap_start   |     1|   0|     1|          0|
    |ap_reg_grp_trim_fu_4400_ap_start          |     1|   0|     1|          0|
    |b_digits_size_1_fu_270                    |    32|   0|    32|          0|
    |b_digits_size_2_reg_4882                  |    32|   0|    32|          0|
    |b_i_reg_4346                              |     6|   0|     6|          0|
    |e_digits_size_1_reg_4900                  |    32|   0|    32|          0|
    |i8_reg_4281                               |    11|   0|    11|          0|
    |i_3_reg_4872                              |     7|   0|     7|          0|
    |i_4_reg_4890                              |     7|   0|     7|          0|
    |i_5_reg_4908                              |     7|   0|     7|          0|
    |i_7_reg_7556                              |    11|   0|    11|          0|
    |i_8_reg_7652                              |     7|   0|     7|          0|
    |i_assign_5_reg_4335                       |     7|   0|     7|          0|
    |i_assign_6_reg_4313                       |    32|   0|    32|          0|
    |m_digits_size_s_reg_4918                  |    32|   0|    32|          0|
    |n1_i_i_reg_4292                           |    32|   0|    32|          0|
    |n_1_fu_274                                |    32|   0|    32|          0|
    |n_reg_7592                                |    32|   0|    32|          0|
    |p_0_i_i_reg_4325                          |     1|   0|     1|          0|
    |p_1_reg_7644                              |    32|   0|    32|          0|
    |p_Val2_s_fu_278                           |  2048|   0|  2048|          0|
    |p_s_reg_7634                              |    32|   0|    32|          0|
    |reg_4425                                  |    32|   0|    32|          0|
    |reg_4430                                  |    32|   0|    32|          0|
    |result_V_fu_282                           |  2048|   0|  2048|          0|
    |result_digits_data_67_reg_7680            |    32|   0|    32|          0|
    |tmp_31_reg_4877                           |    32|   0|    32|          0|
    |tmp_33_reg_4895                           |    32|   0|    32|          0|
    |tmp_35_reg_4913                           |    32|   0|    32|          0|
    |tmp_38_reg_7660                           |     6|   0|     6|          0|
    |tmp_41_reg_7625                           |     1|   0|     1|          0|
    |tmp_56_i_reg_7675                         |     6|   0|    11|          5|
    |tmp_i_i_reg_7561                          |     1|   0|     1|          0|
    |vector_size_read_as_2_reg_4234            |     7|   0|     7|          0|
    |vector_size_read_as_3_reg_4246            |     7|   0|     7|          0|
    |vector_size_read_as_4_reg_4258            |     7|   0|     7|          0|
    |vector_size_read_as_5_reg_4270            |     7|   0|     7|          0|
    |vector_size_read_as_reg_4223              |     7|   0|     7|          0|
    |x_i_i_reg_4302                            |     7|   0|     7|          0|
    |x_reg_7587                                |     7|   0|     7|          0|
    +------------------------------------------+------+----+------+-----------+
    |Total                                     |  5962|   0|  5967|          5|
    +------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+------+------------+--------------+--------------+
|  RTL Ports | Dir | Bits |  Protocol  | Source Object|    C Type    |
+------------+-----+------+------------+--------------+--------------+
|ap_clk      |  in |     1| ap_ctrl_hs |   fpga_powm  | return value |
|ap_rst      |  in |     1| ap_ctrl_hs |   fpga_powm  | return value |
|ap_start    |  in |     1| ap_ctrl_hs |   fpga_powm  | return value |
|ap_done     | out |     1| ap_ctrl_hs |   fpga_powm  | return value |
|ap_idle     | out |     1| ap_ctrl_hs |   fpga_powm  | return value |
|ap_ready    | out |     1| ap_ctrl_hs |   fpga_powm  | return value |
|ap_return   | out |  1024| ap_ctrl_hs |   fpga_powm  | return value |
|base_V      |  in |  1024|   ap_none  |    base_V    |    scalar    |
|exponent_V  |  in |  1024|   ap_none  |  exponent_V  |    scalar    |
|modulus_V   |  in |  1024|   ap_none  |   modulus_V  |    scalar    |
+------------+-----+------+------------+--------------+--------------+

