#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000195fc59d370 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
v00000195fc5fc0c0_0 .var "clk", 0 0;
v00000195fc5fb6c0_0 .var "reset", 0 0;
S_00000195fc583df0 .scope module, "uut" "top" 2 10, 3 357 0, S_00000195fc59d370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v00000195fc5fbe40_0 .net "ALUOp", 1 0, v00000195fc5f8880_0;  1 drivers
v00000195fc5fbb20_0 .net "ALUResult", 31 0, v00000195fc5f91e0_0;  1 drivers
v00000195fc5fbc60_0 .net "ALUSrc", 0 0, v00000195fc5f8600_0;  1 drivers
v00000195fc5fce80_0 .net "Branch", 0 0, v00000195fc5f86a0_0;  1 drivers
v00000195fc5fb940_0 .net "Control_out", 3 0, v00000195fc58ef70_0;  1 drivers
v00000195fc5fcd40_0 .net "DM_read", 31 0, v00000195fc5f89c0_0;  1 drivers
v00000195fc5fc840_0 .net "ImmediateOut", 31 0, v00000195fc5f9e60_0;  1 drivers
v00000195fc5fb800_0 .net "InstructionOut", 31 0, v00000195fc5f8a60_0;  1 drivers
v00000195fc5fcb60_0 .net "MemRead", 0 0, v00000195fc5f93c0_0;  1 drivers
v00000195fc5fb080_0 .net "MemWrite", 0 0, v00000195fc5f82e0_0;  1 drivers
v00000195fc5fb8a0_0 .net "MemtoReg", 0 0, v00000195fc5f9140_0;  1 drivers
v00000195fc5fc980_0 .net "Mux1Out", 31 0, L_00000195fc5fb3a0;  1 drivers
v00000195fc5fcf20_0 .net "Mux2Out", 31 0, L_00000195fc659da0;  1 drivers
v00000195fc5fb440_0 .net "Mux3Out", 31 0, L_00000195fc658360;  1 drivers
v00000195fc5fbf80_0 .net "PCPlus4", 31 0, L_00000195fc5fb9e0;  1 drivers
v00000195fc5fb120_0 .net "PC_out", 31 0, v00000195fc5f9b40_0;  1 drivers
v00000195fc5fcac0_0 .net "ReadData1Out", 31 0, L_00000195fc57b970;  1 drivers
v00000195fc5fb1c0_0 .net "ReadData2Out", 31 0, L_00000195fc57bb30;  1 drivers
v00000195fc5fb260_0 .net "RegWrite", 0 0, v00000195fc5f8380_0;  1 drivers
v00000195fc5fcc00_0 .net "Select", 0 0, L_00000195fc57c4d0;  1 drivers
v00000195fc5fbd00_0 .net "SumOut", 31 0, L_00000195fc5fb620;  1 drivers
v00000195fc5fc340_0 .net "clk", 0 0, v00000195fc5fc0c0_0;  1 drivers
v00000195fc5fc3e0_0 .net "reset", 0 0, v00000195fc5fb6c0_0;  1 drivers
v00000195fc5fb300_0 .net "zero", 0 0, v00000195fc5f8560_0;  1 drivers
L_00000195fc5fb4e0 .part v00000195fc5f9b40_0, 2, 5;
L_00000195fc5fca20 .part v00000195fc5f8a60_0, 0, 7;
L_00000195fc659260 .part v00000195fc5f8a60_0, 15, 5;
L_00000195fc6598a0 .part v00000195fc5f8a60_0, 20, 5;
L_00000195fc659d00 .part v00000195fc5f8a60_0, 7, 5;
L_00000195fc658680 .part v00000195fc5f8a60_0, 30, 1;
L_00000195fc659b20 .part v00000195fc5f8a60_0, 12, 3;
L_00000195fc659440 .part v00000195fc5f91e0_0, 0, 5;
S_00000195fc583f80 .scope module, "AC" "ALU_Control" 3 375, 3 201 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Func7";
    .port_info 1 /INPUT 3 "i_Func3";
    .port_info 2 /INPUT 2 "i_ALUOp";
    .port_info 3 /OUTPUT 4 "o_Operation";
v00000195fc58ea70_0 .net "i_ALUOp", 1 0, v00000195fc5f8880_0;  alias, 1 drivers
v00000195fc58f330_0 .net "i_Func3", 2 0, L_00000195fc659b20;  1 drivers
v00000195fc58e6b0_0 .net "i_Func7", 0 0, L_00000195fc658680;  1 drivers
v00000195fc58ef70_0 .var "o_Operation", 3 0;
E_00000195fc595240 .event anyedge, v00000195fc58ea70_0, v00000195fc58e6b0_0, v00000195fc58f330_0;
S_00000195fc584110 .scope module, "ALU2" "ALU" 3 376, 3 257 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "i_Operation";
    .port_info 3 /OUTPUT 32 "o_ALU_Result";
    .port_info 4 /OUTPUT 1 "o_Zero";
v00000195fc58e7f0_0 .net "A", 31 0, L_00000195fc57b970;  alias, 1 drivers
v00000195fc58e930_0 .net "B", 31 0, L_00000195fc659da0;  alias, 1 drivers
v00000195fc58ec50_0 .net "i_Operation", 3 0, v00000195fc58ef70_0;  alias, 1 drivers
v00000195fc5f91e0_0 .var "o_ALU_Result", 31 0;
v00000195fc5f8560_0 .var "o_Zero", 0 0;
E_00000195fc594740 .event anyedge, v00000195fc58ef70_0, v00000195fc58e7f0_0, v00000195fc58e930_0, v00000195fc5f91e0_0;
S_00000195fc559140 .scope module, "AND" "AND_Gate" 3 368, 3 63 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "o_Y";
L_00000195fc57c4d0 .functor AND 1, v00000195fc5f86a0_0, v00000195fc5f8560_0, C4<1>, C4<1>;
v00000195fc5f8740_0 .net "A", 0 0, v00000195fc5f86a0_0;  alias, 1 drivers
v00000195fc5f8c40_0 .net "B", 0 0, v00000195fc5f8560_0;  alias, 1 drivers
v00000195fc5f8ba0_0 .net "o_Y", 0 0, L_00000195fc57c4d0;  alias, 1 drivers
S_00000195fc5592d0 .scope module, "Add" "Adder" 3 367, 3 55 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /INPUT 32 "Imm_in";
    .port_info 2 /OUTPUT 32 "Sum";
v00000195fc5f9500_0 .net "Imm_in", 31 0, v00000195fc5f9e60_0;  alias, 1 drivers
v00000195fc5f9460_0 .net "PC_in", 31 0, v00000195fc5f9b40_0;  alias, 1 drivers
v00000195fc5f9640_0 .net "Sum", 31 0, L_00000195fc5fb620;  alias, 1 drivers
L_00000195fc5fb620 .arith/sum 32, v00000195fc5f9b40_0, v00000195fc5f9e60_0;
S_00000195fc559460 .scope module, "Control" "Control" 3 371, 3 95 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_Instruction";
    .port_info 1 /OUTPUT 1 "o_Branch";
    .port_info 2 /OUTPUT 1 "o_MemRead";
    .port_info 3 /OUTPUT 1 "o_MemtoReg";
    .port_info 4 /OUTPUT 2 "o_ALUOp";
    .port_info 5 /OUTPUT 1 "o_MemWrite";
    .port_info 6 /OUTPUT 1 "o_ALUSrc";
    .port_info 7 /OUTPUT 1 "o_RegWrite";
v00000195fc5f90a0_0 .net "i_Instruction", 6 0, L_00000195fc5fca20;  1 drivers
v00000195fc5f8880_0 .var "o_ALUOp", 1 0;
v00000195fc5f8600_0 .var "o_ALUSrc", 0 0;
v00000195fc5f86a0_0 .var "o_Branch", 0 0;
v00000195fc5f93c0_0 .var "o_MemRead", 0 0;
v00000195fc5f82e0_0 .var "o_MemWrite", 0 0;
v00000195fc5f9140_0 .var "o_MemtoReg", 0 0;
v00000195fc5f8380_0 .var "o_RegWrite", 0 0;
E_00000195fc594f00 .event anyedge, v00000195fc5f90a0_0;
S_00000195fc57ef20 .scope module, "DM" "Data_Memory" 3 377, 3 285 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_MemWrite";
    .port_info 1 /INPUT 1 "i_MemRead";
    .port_info 2 /INPUT 5 "i_Address";
    .port_info 3 /INPUT 32 "i_WriteData";
    .port_info 4 /OUTPUT 32 "o_ReadData";
    .port_info 5 /INPUT 1 "clk";
v00000195fc5f84c0_0 .net "clk", 0 0, v00000195fc5fc0c0_0;  alias, 1 drivers
v00000195fc5f9d20_0 .net "i_Address", 4 0, L_00000195fc659440;  1 drivers
v00000195fc5f87e0_0 .net "i_MemRead", 0 0, v00000195fc5f93c0_0;  alias, 1 drivers
v00000195fc5f8ce0_0 .net "i_MemWrite", 0 0, v00000195fc5f82e0_0;  alias, 1 drivers
v00000195fc5f8d80_0 .net "i_WriteData", 31 0, L_00000195fc57bb30;  alias, 1 drivers
v00000195fc5f8920 .array "memory", 31 0, 31 0;
v00000195fc5f89c0_0 .var "o_ReadData", 31 0;
E_00000195fc5947c0 .event posedge, v00000195fc5f84c0_0;
v00000195fc5f8920_0 .array/port v00000195fc5f8920, 0;
v00000195fc5f8920_1 .array/port v00000195fc5f8920, 1;
E_00000195fc594800/0 .event anyedge, v00000195fc5f93c0_0, v00000195fc5f9d20_0, v00000195fc5f8920_0, v00000195fc5f8920_1;
v00000195fc5f8920_2 .array/port v00000195fc5f8920, 2;
v00000195fc5f8920_3 .array/port v00000195fc5f8920, 3;
v00000195fc5f8920_4 .array/port v00000195fc5f8920, 4;
v00000195fc5f8920_5 .array/port v00000195fc5f8920, 5;
E_00000195fc594800/1 .event anyedge, v00000195fc5f8920_2, v00000195fc5f8920_3, v00000195fc5f8920_4, v00000195fc5f8920_5;
v00000195fc5f8920_6 .array/port v00000195fc5f8920, 6;
v00000195fc5f8920_7 .array/port v00000195fc5f8920, 7;
v00000195fc5f8920_8 .array/port v00000195fc5f8920, 8;
v00000195fc5f8920_9 .array/port v00000195fc5f8920, 9;
E_00000195fc594800/2 .event anyedge, v00000195fc5f8920_6, v00000195fc5f8920_7, v00000195fc5f8920_8, v00000195fc5f8920_9;
v00000195fc5f8920_10 .array/port v00000195fc5f8920, 10;
v00000195fc5f8920_11 .array/port v00000195fc5f8920, 11;
v00000195fc5f8920_12 .array/port v00000195fc5f8920, 12;
v00000195fc5f8920_13 .array/port v00000195fc5f8920, 13;
E_00000195fc594800/3 .event anyedge, v00000195fc5f8920_10, v00000195fc5f8920_11, v00000195fc5f8920_12, v00000195fc5f8920_13;
v00000195fc5f8920_14 .array/port v00000195fc5f8920, 14;
v00000195fc5f8920_15 .array/port v00000195fc5f8920, 15;
v00000195fc5f8920_16 .array/port v00000195fc5f8920, 16;
v00000195fc5f8920_17 .array/port v00000195fc5f8920, 17;
E_00000195fc594800/4 .event anyedge, v00000195fc5f8920_14, v00000195fc5f8920_15, v00000195fc5f8920_16, v00000195fc5f8920_17;
v00000195fc5f8920_18 .array/port v00000195fc5f8920, 18;
v00000195fc5f8920_19 .array/port v00000195fc5f8920, 19;
v00000195fc5f8920_20 .array/port v00000195fc5f8920, 20;
v00000195fc5f8920_21 .array/port v00000195fc5f8920, 21;
E_00000195fc594800/5 .event anyedge, v00000195fc5f8920_18, v00000195fc5f8920_19, v00000195fc5f8920_20, v00000195fc5f8920_21;
v00000195fc5f8920_22 .array/port v00000195fc5f8920, 22;
v00000195fc5f8920_23 .array/port v00000195fc5f8920, 23;
v00000195fc5f8920_24 .array/port v00000195fc5f8920, 24;
v00000195fc5f8920_25 .array/port v00000195fc5f8920, 25;
E_00000195fc594800/6 .event anyedge, v00000195fc5f8920_22, v00000195fc5f8920_23, v00000195fc5f8920_24, v00000195fc5f8920_25;
v00000195fc5f8920_26 .array/port v00000195fc5f8920, 26;
v00000195fc5f8920_27 .array/port v00000195fc5f8920, 27;
v00000195fc5f8920_28 .array/port v00000195fc5f8920, 28;
v00000195fc5f8920_29 .array/port v00000195fc5f8920, 29;
E_00000195fc594800/7 .event anyedge, v00000195fc5f8920_26, v00000195fc5f8920_27, v00000195fc5f8920_28, v00000195fc5f8920_29;
v00000195fc5f8920_30 .array/port v00000195fc5f8920, 30;
v00000195fc5f8920_31 .array/port v00000195fc5f8920, 31;
E_00000195fc594800/8 .event anyedge, v00000195fc5f8920_30, v00000195fc5f8920_31;
E_00000195fc594800 .event/or E_00000195fc594800/0, E_00000195fc594800/1, E_00000195fc594800/2, E_00000195fc594800/3, E_00000195fc594800/4, E_00000195fc594800/5, E_00000195fc594800/6, E_00000195fc594800/7, E_00000195fc594800/8;
S_00000195fc57f1c0 .scope module, "IM" "Instruction_Memory" 3 370, 3 78 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "PC_in";
    .port_info 3 /OUTPUT 32 "Instruction_out";
v00000195fc5f8a60_0 .var "Instruction_out", 31 0;
v00000195fc5f9820 .array "Memory", 0 31, 31 0;
v00000195fc5f8100_0 .net "PC_in", 4 0, L_00000195fc5fb4e0;  1 drivers
v00000195fc5f8420_0 .net "clk", 0 0, v00000195fc5fc0c0_0;  alias, 1 drivers
v00000195fc5f8b00_0 .net "reset", 0 0, v00000195fc5fb6c0_0;  alias, 1 drivers
E_00000195fc595140 .event posedge, v00000195fc5f8b00_0, v00000195fc5f84c0_0;
S_00000195fc556940 .scope module, "ImmGen" "ImmediateGenerator" 3 372, 3 174 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_Instruction";
    .port_info 1 /OUTPUT 32 "o_Immediate";
v00000195fc5f8f60_0 .net "i_Instruction", 31 0, v00000195fc5f8a60_0;  alias, 1 drivers
v00000195fc5f9e60_0 .var "o_Immediate", 31 0;
E_00000195fc594a00 .event anyedge, v00000195fc5f8a60_0;
S_00000195fc556ad0 .scope module, "Mux1" "mux" 3 369, 3 70 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v00000195fc5f8e20_0 .net "A", 31 0, L_00000195fc5fb9e0;  alias, 1 drivers
v00000195fc5f9be0_0 .net "B", 31 0, L_00000195fc5fb620;  alias, 1 drivers
v00000195fc5f8ec0_0 .net "Y", 31 0, L_00000195fc5fb3a0;  alias, 1 drivers
v00000195fc5f9000_0 .net "sel", 0 0, L_00000195fc57c4d0;  alias, 1 drivers
L_00000195fc5fb3a0 .functor MUXZ 32, L_00000195fc5fb9e0, L_00000195fc5fb620, L_00000195fc57c4d0, C4<>;
S_00000195fc556c60 .scope module, "Mux2" "mux" 3 374, 3 70 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v00000195fc5f95a0_0 .net "A", 31 0, L_00000195fc57bb30;  alias, 1 drivers
v00000195fc5f96e0_0 .net "B", 31 0, v00000195fc5f9e60_0;  alias, 1 drivers
v00000195fc5f9280_0 .net "Y", 31 0, L_00000195fc659da0;  alias, 1 drivers
v00000195fc5f98c0_0 .net "sel", 0 0, v00000195fc5f8600_0;  alias, 1 drivers
L_00000195fc659da0 .functor MUXZ 32, L_00000195fc57bb30, v00000195fc5f9e60_0, v00000195fc5f8600_0, C4<>;
S_00000195fc50e170 .scope module, "Mux3" "mux" 3 378, 3 70 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v00000195fc5f9320_0 .net "A", 31 0, v00000195fc5f91e0_0;  alias, 1 drivers
v00000195fc5f9780_0 .net "B", 31 0, v00000195fc5f89c0_0;  alias, 1 drivers
v00000195fc5f9960_0 .net "Y", 31 0, L_00000195fc658360;  alias, 1 drivers
v00000195fc5f9a00_0 .net "sel", 0 0, v00000195fc5f9140_0;  alias, 1 drivers
L_00000195fc658360 .functor MUXZ 32, v00000195fc5f91e0_0, v00000195fc5f89c0_0, v00000195fc5f9140_0, C4<>;
S_00000195fc50e300 .scope module, "PC" "Program_counter" 3 365, 3 33 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v00000195fc5f9aa0_0 .net "PC_in", 31 0, L_00000195fc5fb3a0;  alias, 1 drivers
v00000195fc5f9b40_0 .var "PC_out", 31 0;
v00000195fc5f9c80_0 .net "clk", 0 0, v00000195fc5fc0c0_0;  alias, 1 drivers
v00000195fc5f9dc0_0 .net "reset", 0 0, v00000195fc5fb6c0_0;  alias, 1 drivers
S_00000195fc5fa390 .scope module, "PC4" "PC_Plus_4" 3 366, 3 47 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /OUTPUT 32 "PC_out";
v00000195fc5f9f00_0 .net "PC_in", 31 0, v00000195fc5f9b40_0;  alias, 1 drivers
v00000195fc5f8060_0 .net "PC_out", 31 0, L_00000195fc5fb9e0;  alias, 1 drivers
L_00000195fc610088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000195fc5f81a0_0 .net/2u *"_ivl_0", 31 0, L_00000195fc610088;  1 drivers
L_00000195fc5fb9e0 .arith/sum 32, v00000195fc5f9b40_0, L_00000195fc610088;
S_00000195fc5fa070 .scope module, "Reg" "Register" 3 373, 3 319 0, S_00000195fc583df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "i_RS1";
    .port_info 3 /INPUT 5 "i_RS2";
    .port_info 4 /INPUT 5 "i_RD1";
    .port_info 5 /INPUT 32 "i_WriteData";
    .port_info 6 /INPUT 1 "i_RegWrite";
    .port_info 7 /OUTPUT 32 "o_ReadData1";
    .port_info 8 /OUTPUT 32 "o_ReadData2";
L_00000195fc57b970 .functor BUFZ 32, L_00000195fc5fb580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195fc57bb30 .functor BUFZ 32, L_00000195fc5fbee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000195fc5fc660 .array "Reg_Memory", 31 0, 31 0;
v00000195fc5fba80_0 .net *"_ivl_0", 31 0, L_00000195fc5fb580;  1 drivers
v00000195fc5fbda0_0 .net *"_ivl_10", 6 0, L_00000195fc658fe0;  1 drivers
L_00000195fc610118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000195fc5fc200_0 .net *"_ivl_13", 1 0, L_00000195fc610118;  1 drivers
v00000195fc5fc020_0 .net *"_ivl_2", 6 0, L_00000195fc5fc480;  1 drivers
L_00000195fc6100d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000195fc5fc5c0_0 .net *"_ivl_5", 1 0, L_00000195fc6100d0;  1 drivers
v00000195fc5fc8e0_0 .net *"_ivl_8", 31 0, L_00000195fc5fbee0;  1 drivers
v00000195fc5fc160_0 .net "clk", 0 0, v00000195fc5fc0c0_0;  alias, 1 drivers
v00000195fc5fc520_0 .net "i_RD1", 4 0, L_00000195fc659d00;  1 drivers
v00000195fc5fb760_0 .net "i_RS1", 4 0, L_00000195fc659260;  1 drivers
v00000195fc5fcde0_0 .net "i_RS2", 4 0, L_00000195fc6598a0;  1 drivers
v00000195fc5fc7a0_0 .net "i_RegWrite", 0 0, v00000195fc5f8380_0;  alias, 1 drivers
v00000195fc5fc700_0 .net "i_WriteData", 31 0, L_00000195fc658360;  alias, 1 drivers
v00000195fc5fbbc0_0 .net "o_ReadData1", 31 0, L_00000195fc57b970;  alias, 1 drivers
v00000195fc5fcca0_0 .net "o_ReadData2", 31 0, L_00000195fc57bb30;  alias, 1 drivers
v00000195fc5fc2a0_0 .net "reset", 0 0, v00000195fc5fb6c0_0;  alias, 1 drivers
L_00000195fc5fb580 .array/port v00000195fc5fc660, L_00000195fc5fc480;
L_00000195fc5fc480 .concat [ 5 2 0 0], L_00000195fc659260, L_00000195fc6100d0;
L_00000195fc5fbee0 .array/port v00000195fc5fc660, L_00000195fc658fe0;
L_00000195fc658fe0 .concat [ 5 2 0 0], L_00000195fc6598a0, L_00000195fc610118;
    .scope S_00000195fc50e300;
T_0 ;
    %wait E_00000195fc595140;
    %load/vec4 v00000195fc5f9dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000195fc5f9aa0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v00000195fc5f9b40_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000195fc57f1c0;
T_1 ;
    %vpi_call 3 87 "$readmemh", "instructions.mem", v00000195fc5f9820 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000195fc57f1c0;
T_2 ;
    %wait E_00000195fc595140;
    %load/vec4 v00000195fc5f8b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v00000195fc5f8100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000195fc5f9820, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v00000195fc5f8a60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000195fc559460;
T_3 ;
    %wait E_00000195fc594f00;
    %load/vec4 v00000195fc5f90a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f86a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f93c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f9140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195fc5f8880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f82e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f8600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f8380_0, 0, 1;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f86a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f93c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f9140_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000195fc5f8880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f82e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f8600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f8380_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f86a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f93c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f9140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195fc5f8880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f82e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f8600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f8380_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f86a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f93c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f9140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195fc5f8880_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f82e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f8600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f8380_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f86a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f93c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f9140_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000195fc5f8880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f82e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f8600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f8380_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f86a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f93c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f9140_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000195fc5f8880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f82e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f8600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5f8380_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000195fc556940;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195fc5f9e60_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_00000195fc556940;
T_5 ;
    %wait E_00000195fc594a00;
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195fc5f9e60_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000195fc5f9e60_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000195fc5f9e60_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000195fc5f9e60_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000195fc5f8f60_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000195fc5f9e60_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000195fc5fa070;
T_6 ;
    %vpi_call 3 334 "$readmemh", "register.mem", v00000195fc5fc660 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000195fc5fa070;
T_7 ;
    %wait E_00000195fc595140;
    %load/vec4 v00000195fc5fc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000195fc5fc7a0_0;
    %load/vec4 v00000195fc5fc520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000195fc5fc700_0;
    %load/vec4 v00000195fc5fc520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195fc5fc660, 0, 4;
T_7.2 ;
T_7.1 ;
    %vpi_call 3 350 "$writememh", "register.mem", v00000195fc5fc660 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_00000195fc583f80;
T_8 ;
    %wait E_00000195fc595240;
    %load/vec4 v00000195fc58ea70_0;
    %load/vec4 v00000195fc58e6b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000195fc58f330_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.3 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.4 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.5 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.6 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.14 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.15 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.16 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.23 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.24 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.25 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.29 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.33 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000195fc58ef70_0, 0, 4;
    %jmp T_8.35;
T_8.35 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000195fc584110;
T_9 ;
    %wait E_00000195fc594740;
    %load/vec4 v00000195fc58ec50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v00000195fc58e7f0_0;
    %load/vec4 v00000195fc58e930_0;
    %and;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v00000195fc58e7f0_0;
    %load/vec4 v00000195fc58e930_0;
    %or;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v00000195fc58e7f0_0;
    %load/vec4 v00000195fc58e930_0;
    %add;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v00000195fc58e7f0_0;
    %ix/getv 4, v00000195fc58e930_0;
    %shiftl 4;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v00000195fc58e7f0_0;
    %ix/getv 4, v00000195fc58e930_0;
    %shiftr 4;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v00000195fc58e7f0_0;
    %load/vec4 v00000195fc58e930_0;
    %sub;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v00000195fc58e7f0_0;
    %ix/getv 4, v00000195fc58e930_0;
    %shiftr/s 4;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v00000195fc58e7f0_0;
    %load/vec4 v00000195fc58e930_0;
    %xor;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v00000195fc58e7f0_0;
    %load/vec4 v00000195fc58e930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v00000195fc58e7f0_0;
    %load/vec4 v00000195fc58e930_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195fc5f91e0_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %load/vec4 v00000195fc5f91e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.17, 8;
T_9.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.17, 8;
 ; End of false expr.
    %blend;
T_9.17;
    %store/vec4 v00000195fc5f8560_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000195fc57ef20;
T_10 ;
    %vpi_call 3 297 "$readmemh", "DataMemory.mem", v00000195fc5f8920, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000195fc57ef20;
T_11 ;
    %wait E_00000195fc594800;
    %load/vec4 v00000195fc5f87e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000195fc5f9d20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000195fc5f8920, 4;
    %store/vec4 v00000195fc5f89c0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195fc5f89c0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000195fc57ef20;
T_12 ;
    %wait E_00000195fc5947c0;
    %load/vec4 v00000195fc5f8ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000195fc5f8d80_0;
    %load/vec4 v00000195fc5f9d20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195fc5f8920, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000195fc59d370;
T_13 ;
    %delay 10000, 0;
    %load/vec4 v00000195fc5fc0c0_0;
    %inv;
    %store/vec4 v00000195fc5fc0c0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000195fc59d370;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5fc0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195fc5fb6c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195fc5fb6c0_0, 0, 1;
    %delay 600000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000195fc59d370;
T_15 ;
    %vpi_call 2 36 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000195fc59d370 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "top.v";
