# AND Gate

This folder contains AND gate implementations using different Verilog modeling styles:
- Gate-level
- Dataflow
- Behavioral
- Structural
