{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 15:14:47 2020 " "Info: Processing started: Fri Feb 28 15:14:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "LDR4 " "Info: Assuming node \"LDR4\" is an undefined clock" {  } { { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 992 -48 120 1008 "LDR4" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 1112 1480 1648 1128 "CLOCK" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR2 " "Info: Assuming node \"LDDR2\" is an undefined clock" {  } { { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 592 1128 1296 608 "LDDR2" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR1 " "Info: Assuming node \"LDDR1\" is an undefined clock" {  } { { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 680 -24 144 696 "LDDR1" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDR5 " "Info: Assuming node \"LDR5\" is an undefined clock" {  } { { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 1064 1480 1648 1080 "LDR5" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst37 " "Info: Detected gated clock \"inst37\" as buffer" {  } { { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 1056 1136 1200 1104 "inst37" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst34 " "Info: Detected gated clock \"inst34\" as buffer" {  } { { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 672 160 224 720 "inst34" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst36 " "Info: Detected gated clock \"inst36\" as buffer" {  } { { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 784 1288 1336 848 "inst36" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst38 " "Info: Detected gated clock \"inst38\" as buffer" {  } { { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 984 200 264 1032 "inst38" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDR4 " "Info: No valid register-to-register data paths exist for clock \"LDR4\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK " "Info: No valid register-to-register data paths exist for clock \"CLOCK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDDR2 " "Info: No valid register-to-register data paths exist for clock \"LDDR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDDR1 " "Info: No valid register-to-register data paths exist for clock \"LDDR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDR5 " "Info: No valid register-to-register data paths exist for clock \"LDR5\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74374:inst4\|16 L3 LDR4 1.684 ns register " "Info: tsu for register \"74374:inst4\|16\" (data pin = \"L3\", clock pin = \"LDR4\") is 1.684 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.290 ns + Longest pin register " "Info: + Longest pin to register delay is 6.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L3 1 PIN PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B12; Fanout = 1; PIN Node = 'L3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L3 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { -120 184 360 -104 "L3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns L3~0 2 COMB IOC_X35_Y51_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X35_Y51_N1; Fanout = 4; COMB Node = 'L3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { L3 L3~0 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { -120 184 360 -104 "L3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.074 ns) + CELL(0.366 ns) 6.290 ns 74374:inst4\|16 3 REG LCFF_X34_Y49_N17 1 " "Info: 3: + IC(5.074 ns) + CELL(0.366 ns) = 6.290 ns; Loc. = LCFF_X34_Y49_N17; Fanout = 1; REG Node = '74374:inst4\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { L3~0 74374:inst4|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.216 ns ( 19.33 % ) " "Info: Total cell delay = 1.216 ns ( 19.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.074 ns ( 80.67 % ) " "Info: Total interconnect delay = 5.074 ns ( 80.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.290 ns" { L3 L3~0 74374:inst4|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.290 ns" { L3 {} L3~0 {} 74374:inst4|16 {} } { 0.000ns 0.000ns 5.074ns } { 0.000ns 0.850ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDR4 destination 4.570 ns - Shortest register " "Info: - Shortest clock path from clock \"LDR4\" to destination register is 4.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns LDR4 1 CLK PIN_AJ15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AJ15; Fanout = 1; CLK Node = 'LDR4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDR4 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 992 -48 120 1008 "LDR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.150 ns) 1.959 ns inst38 2 COMB LCCOMB_X48_Y1_N4 1 " "Info: 2: + IC(0.969 ns) + CELL(0.150 ns) = 1.959 ns; Loc. = LCCOMB_X48_Y1_N4; Fanout = 1; COMB Node = 'inst38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { LDR4 inst38 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 984 200 264 1032 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 2.785 ns inst38~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 2.785 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'inst38~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { inst38 inst38~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 984 200 264 1032 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 4.570 ns 74374:inst4\|16 4 REG LCFF_X34_Y49_N17 1 " "Info: 4: + IC(1.248 ns) + CELL(0.537 ns) = 4.570 ns; Loc. = LCFF_X34_Y49_N17; Fanout = 1; REG Node = '74374:inst4\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { inst38~clkctrl 74374:inst4|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 33.41 % ) " "Info: Total cell delay = 1.527 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.043 ns ( 66.59 % ) " "Info: Total interconnect delay = 3.043 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { LDR4 inst38 inst38~clkctrl 74374:inst4|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.570 ns" { LDR4 {} LDR4~combout {} inst38 {} inst38~clkctrl {} 74374:inst4|16 {} } { 0.000ns 0.000ns 0.969ns 0.826ns 1.248ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.290 ns" { L3 L3~0 74374:inst4|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.290 ns" { L3 {} L3~0 {} 74374:inst4|16 {} } { 0.000ns 0.000ns 5.074ns } { 0.000ns 0.850ns 0.366ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { LDR4 inst38 inst38~clkctrl 74374:inst4|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.570 ns" { LDR4 {} LDR4~combout {} inst38 {} inst38~clkctrl {} 74374:inst4|16 {} } { 0.000ns 0.000ns 0.969ns 0.826ns 1.248ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK L6 74273:inst3\|19 14.993 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"L6\" through register \"74273:inst3\|19\" is 14.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 4.833 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 4.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CLOCK 1 CLK PIN_AH16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AH16; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 1112 1480 1648 1128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.150 ns) 2.225 ns inst36 2 COMB LCCOMB_X48_Y1_N10 1 " "Info: 2: + IC(1.235 ns) + CELL(0.150 ns) = 2.225 ns; Loc. = LCCOMB_X48_Y1_N10; Fanout = 1; COMB Node = 'inst36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { CLOCK inst36 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 784 1288 1336 848 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.000 ns) 3.050 ns inst36~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(0.825 ns) + CELL(0.000 ns) = 3.050 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 784 1288 1336 848 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 4.833 ns 74273:inst3\|19 4 REG LCFF_X33_Y49_N29 2 " "Info: 4: + IC(1.246 ns) + CELL(0.537 ns) = 4.833 ns; Loc. = LCFF_X33_Y49_N29; Fanout = 2; REG Node = '74273:inst3\|19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { inst36~clkctrl 74273:inst3|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 31.60 % ) " "Info: Total cell delay = 1.527 ns ( 31.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.306 ns ( 68.40 % ) " "Info: Total interconnect delay = 3.306 ns ( 68.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { CLOCK inst36 inst36~clkctrl 74273:inst3|19 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { CLOCK {} CLOCK~combout {} inst36 {} inst36~clkctrl {} 74273:inst3|19 {} } { 0.000ns 0.000ns 1.235ns 0.825ns 1.246ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.910 ns + Longest register pin " "Info: + Longest register to pin delay is 9.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst3\|19 1 REG LCFF_X33_Y49_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y49_N29; Fanout = 2; REG Node = '74273:inst3\|19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst3|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.393 ns) 1.118 ns 74181:inst\|46~0 2 COMB LCCOMB_X33_Y49_N18 3 " "Info: 2: + IC(0.725 ns) + CELL(0.393 ns) = 1.118 ns; Loc. = LCCOMB_X33_Y49_N18; Fanout = 3; COMB Node = '74181:inst\|46~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { 74273:inst3|19 74181:inst|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.275 ns) 2.087 ns 74181:inst\|75~0 3 COMB LCCOMB_X33_Y49_N2 1 " "Info: 3: + IC(0.694 ns) + CELL(0.275 ns) = 2.087 ns; Loc. = LCCOMB_X33_Y49_N2; Fanout = 1; COMB Node = '74181:inst\|75~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { 74181:inst|46~0 74181:inst|75~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 2.758 ns 74181:inst\|75~1 4 COMB LCCOMB_X33_Y49_N4 4 " "Info: 4: + IC(0.251 ns) + CELL(0.420 ns) = 2.758 ns; Loc. = LCCOMB_X33_Y49_N4; Fanout = 4; COMB Node = '74181:inst\|75~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { 74181:inst|75~0 74181:inst|75~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.150 ns) 3.616 ns 74181:inst1\|75~0 5 COMB LCCOMB_X31_Y49_N2 1 " "Info: 5: + IC(0.708 ns) + CELL(0.150 ns) = 3.616 ns; Loc. = LCCOMB_X31_Y49_N2; Fanout = 1; COMB Node = '74181:inst1\|75~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { 74181:inst|75~1 74181:inst1|75~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.393 ns) 4.269 ns 74181:inst1\|75~1 6 COMB LCCOMB_X31_Y49_N20 1 " "Info: 6: + IC(0.260 ns) + CELL(0.393 ns) = 4.269 ns; Loc. = LCCOMB_X31_Y49_N20; Fanout = 1; COMB Node = '74181:inst1\|75~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { 74181:inst1|75~0 74181:inst1|75~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.808 ns 74181:inst1\|75~2 7 COMB LCCOMB_X31_Y49_N30 2 " "Info: 7: + IC(0.264 ns) + CELL(0.275 ns) = 4.808 ns; Loc. = LCCOMB_X31_Y49_N30; Fanout = 2; COMB Node = '74181:inst1\|75~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { 74181:inst1|75~1 74181:inst1|75~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 5.487 ns 74244:inst7\|27~0 8 COMB LCCOMB_X31_Y49_N12 1 " "Info: 8: + IC(0.259 ns) + CELL(0.420 ns) = 5.487 ns; Loc. = LCCOMB_X31_Y49_N12; Fanout = 1; COMB Node = '74244:inst7\|27~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { 74181:inst1|75~2 74244:inst7|27~0 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.419 ns) 6.340 ns 74244:inst6\|27~2 9 COMB LCCOMB_X30_Y49_N24 1 " "Info: 9: + IC(0.434 ns) + CELL(0.419 ns) = 6.340 ns; Loc. = LCCOMB_X30_Y49_N24; Fanout = 1; COMB Node = '74244:inst6\|27~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { 74244:inst7|27~0 74244:inst6|27~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(2.758 ns) 9.910 ns L6 10 PIN PIN_G13 0 " "Info: 10: + IC(0.812 ns) + CELL(2.758 ns) = 9.910 ns; Loc. = PIN_G13; Fanout = 0; PIN Node = 'L6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { 74244:inst6|27~2 L6 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { -48 184 360 -32 "L6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.503 ns ( 55.53 % ) " "Info: Total cell delay = 5.503 ns ( 55.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.407 ns ( 44.47 % ) " "Info: Total interconnect delay = 4.407 ns ( 44.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.910 ns" { 74273:inst3|19 74181:inst|46~0 74181:inst|75~0 74181:inst|75~1 74181:inst1|75~0 74181:inst1|75~1 74181:inst1|75~2 74244:inst7|27~0 74244:inst6|27~2 L6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.910 ns" { 74273:inst3|19 {} 74181:inst|46~0 {} 74181:inst|75~0 {} 74181:inst|75~1 {} 74181:inst1|75~0 {} 74181:inst1|75~1 {} 74181:inst1|75~2 {} 74244:inst7|27~0 {} 74244:inst6|27~2 {} L6 {} } { 0.000ns 0.725ns 0.694ns 0.251ns 0.708ns 0.260ns 0.264ns 0.259ns 0.434ns 0.812ns } { 0.000ns 0.393ns 0.275ns 0.420ns 0.150ns 0.393ns 0.275ns 0.420ns 0.419ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { CLOCK inst36 inst36~clkctrl 74273:inst3|19 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { CLOCK {} CLOCK~combout {} inst36 {} inst36~clkctrl {} 74273:inst3|19 {} } { 0.000ns 0.000ns 1.235ns 0.825ns 1.246ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.910 ns" { 74273:inst3|19 74181:inst|46~0 74181:inst|75~0 74181:inst|75~1 74181:inst1|75~0 74181:inst1|75~1 74181:inst1|75~2 74244:inst7|27~0 74244:inst6|27~2 L6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.910 ns" { 74273:inst3|19 {} 74181:inst|46~0 {} 74181:inst|75~0 {} 74181:inst|75~1 {} 74181:inst1|75~0 {} 74181:inst1|75~1 {} 74181:inst1|75~2 {} 74244:inst7|27~0 {} 74244:inst6|27~2 {} L6 {} } { 0.000ns 0.725ns 0.694ns 0.251ns 0.708ns 0.260ns 0.264ns 0.259ns 0.434ns 0.812ns } { 0.000ns 0.393ns 0.275ns 0.420ns 0.150ns 0.393ns 0.275ns 0.420ns 0.419ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S2 L6 15.125 ns Longest " "Info: Longest tpd from source pin \"S2\" to destination pin \"L6\" is 15.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S2 1 PIN PIN_H13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_H13; Fanout = 8; PIN Node = 'S2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 360 1208 1376 376 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.095 ns) + CELL(0.438 ns) 6.333 ns 74181:inst\|46~0 2 COMB LCCOMB_X33_Y49_N18 3 " "Info: 2: + IC(5.095 ns) + CELL(0.438 ns) = 6.333 ns; Loc. = LCCOMB_X33_Y49_N18; Fanout = 3; COMB Node = '74181:inst\|46~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { S2 74181:inst|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.275 ns) 7.302 ns 74181:inst\|75~0 3 COMB LCCOMB_X33_Y49_N2 1 " "Info: 3: + IC(0.694 ns) + CELL(0.275 ns) = 7.302 ns; Loc. = LCCOMB_X33_Y49_N2; Fanout = 1; COMB Node = '74181:inst\|75~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { 74181:inst|46~0 74181:inst|75~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 7.973 ns 74181:inst\|75~1 4 COMB LCCOMB_X33_Y49_N4 4 " "Info: 4: + IC(0.251 ns) + CELL(0.420 ns) = 7.973 ns; Loc. = LCCOMB_X33_Y49_N4; Fanout = 4; COMB Node = '74181:inst\|75~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { 74181:inst|75~0 74181:inst|75~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.150 ns) 8.831 ns 74181:inst1\|75~0 5 COMB LCCOMB_X31_Y49_N2 1 " "Info: 5: + IC(0.708 ns) + CELL(0.150 ns) = 8.831 ns; Loc. = LCCOMB_X31_Y49_N2; Fanout = 1; COMB Node = '74181:inst1\|75~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { 74181:inst|75~1 74181:inst1|75~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.393 ns) 9.484 ns 74181:inst1\|75~1 6 COMB LCCOMB_X31_Y49_N20 1 " "Info: 6: + IC(0.260 ns) + CELL(0.393 ns) = 9.484 ns; Loc. = LCCOMB_X31_Y49_N20; Fanout = 1; COMB Node = '74181:inst1\|75~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { 74181:inst1|75~0 74181:inst1|75~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 10.023 ns 74181:inst1\|75~2 7 COMB LCCOMB_X31_Y49_N30 2 " "Info: 7: + IC(0.264 ns) + CELL(0.275 ns) = 10.023 ns; Loc. = LCCOMB_X31_Y49_N30; Fanout = 2; COMB Node = '74181:inst1\|75~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { 74181:inst1|75~1 74181:inst1|75~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 10.702 ns 74244:inst7\|27~0 8 COMB LCCOMB_X31_Y49_N12 1 " "Info: 8: + IC(0.259 ns) + CELL(0.420 ns) = 10.702 ns; Loc. = LCCOMB_X31_Y49_N12; Fanout = 1; COMB Node = '74244:inst7\|27~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { 74181:inst1|75~2 74244:inst7|27~0 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.419 ns) 11.555 ns 74244:inst6\|27~2 9 COMB LCCOMB_X30_Y49_N24 1 " "Info: 9: + IC(0.434 ns) + CELL(0.419 ns) = 11.555 ns; Loc. = LCCOMB_X30_Y49_N24; Fanout = 1; COMB Node = '74244:inst6\|27~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { 74244:inst7|27~0 74244:inst6|27~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(2.758 ns) 15.125 ns L6 10 PIN PIN_G13 0 " "Info: 10: + IC(0.812 ns) + CELL(2.758 ns) = 15.125 ns; Loc. = PIN_G13; Fanout = 0; PIN Node = 'L6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { 74244:inst6|27~2 L6 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { -48 184 360 -32 "L6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.348 ns ( 41.97 % ) " "Info: Total cell delay = 6.348 ns ( 41.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.777 ns ( 58.03 % ) " "Info: Total interconnect delay = 8.777 ns ( 58.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.125 ns" { S2 74181:inst|46~0 74181:inst|75~0 74181:inst|75~1 74181:inst1|75~0 74181:inst1|75~1 74181:inst1|75~2 74244:inst7|27~0 74244:inst6|27~2 L6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.125 ns" { S2 {} S2~combout {} 74181:inst|46~0 {} 74181:inst|75~0 {} 74181:inst|75~1 {} 74181:inst1|75~0 {} 74181:inst1|75~1 {} 74181:inst1|75~2 {} 74244:inst7|27~0 {} 74244:inst6|27~2 {} L6 {} } { 0.000ns 0.000ns 5.095ns 0.694ns 0.251ns 0.708ns 0.260ns 0.264ns 0.259ns 0.434ns 0.812ns } { 0.000ns 0.800ns 0.438ns 0.275ns 0.420ns 0.150ns 0.393ns 0.275ns 0.420ns 0.419ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74374:inst5\|14 L1 LDR5 -0.561 ns register " "Info: th for register \"74374:inst5\|14\" (data pin = \"L1\", clock pin = \"LDR5\") is -0.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDR5 destination 5.051 ns + Longest register " "Info: + Longest clock path from clock \"LDR5\" to destination register is 5.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns LDR5 1 CLK PIN_AH13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AH13; Fanout = 1; CLK Node = 'LDR5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDR5 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 1064 1480 1648 1080 "LDR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.271 ns) 2.333 ns inst37 2 COMB LCCOMB_X48_Y1_N12 1 " "Info: 2: + IC(1.212 ns) + CELL(0.271 ns) = 2.333 ns; Loc. = LCCOMB_X48_Y1_N12; Fanout = 1; COMB Node = 'inst37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { LDR5 inst37 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 1056 1136 1200 1104 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.000 ns) 3.266 ns inst37~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(0.933 ns) + CELL(0.000 ns) = 3.266 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { 1056 1136 1200 1104 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 5.051 ns 74374:inst5\|14 4 REG LCFF_X34_Y49_N9 1 " "Info: 4: + IC(1.248 ns) + CELL(0.537 ns) = 5.051 ns; Loc. = LCFF_X34_Y49_N9; Fanout = 1; REG Node = '74374:inst5\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { inst37~clkctrl 74374:inst5|14 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 32.83 % ) " "Info: Total cell delay = 1.658 ns ( 32.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.393 ns ( 67.17 % ) " "Info: Total interconnect delay = 3.393 ns ( 67.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.051 ns" { LDR5 inst37 inst37~clkctrl 74374:inst5|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.051 ns" { LDR5 {} LDR5~combout {} inst37 {} inst37~clkctrl {} 74374:inst5|14 {} } { 0.000ns 0.000ns 1.212ns 0.933ns 1.248ns } { 0.000ns 0.850ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.878 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L1 1 PIN PIN_F13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F13; Fanout = 1; PIN Node = 'L1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L1 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { -168 184 360 -152 "L1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns L1~0 2 COMB IOC_X33_Y51_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X33_Y51_N1; Fanout = 4; COMB Node = 'L1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { L1 L1~0 } "NODE_NAME" } } { "alu.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/2.运算器/图/alu.bdf" { { -168 184 360 -152 "L1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.825 ns) + CELL(0.149 ns) 5.794 ns 74374:inst5\|14~feeder 3 COMB LCCOMB_X34_Y49_N8 1 " "Info: 3: + IC(4.825 ns) + CELL(0.149 ns) = 5.794 ns; Loc. = LCCOMB_X34_Y49_N8; Fanout = 1; COMB Node = '74374:inst5\|14~feeder'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { L1~0 74374:inst5|14~feeder } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.878 ns 74374:inst5\|14 4 REG LCFF_X34_Y49_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 5.878 ns; Loc. = LCFF_X34_Y49_N9; Fanout = 1; REG Node = '74374:inst5\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74374:inst5|14~feeder 74374:inst5|14 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.053 ns ( 17.91 % ) " "Info: Total cell delay = 1.053 ns ( 17.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.825 ns ( 82.09 % ) " "Info: Total interconnect delay = 4.825 ns ( 82.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { L1 L1~0 74374:inst5|14~feeder 74374:inst5|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.878 ns" { L1 {} L1~0 {} 74374:inst5|14~feeder {} 74374:inst5|14 {} } { 0.000ns 0.000ns 4.825ns 0.000ns } { 0.000ns 0.820ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.051 ns" { LDR5 inst37 inst37~clkctrl 74374:inst5|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.051 ns" { LDR5 {} LDR5~combout {} inst37 {} inst37~clkctrl {} 74374:inst5|14 {} } { 0.000ns 0.000ns 1.212ns 0.933ns 1.248ns } { 0.000ns 0.850ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { L1 L1~0 74374:inst5|14~feeder 74374:inst5|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.878 ns" { L1 {} L1~0 {} 74374:inst5|14~feeder {} 74374:inst5|14 {} } { 0.000ns 0.000ns 4.825ns 0.000ns } { 0.000ns 0.820ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 15:14:47 2020 " "Info: Processing ended: Fri Feb 28 15:14:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
