<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: XCVR_PKT_RAM Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">XCVR_PKT_RAM Register Masks<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_d_c___peripheral___access___layer.html">ADC Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_n_t___peripheral___access___layer.html">ANT Peripheral Access Layer</a> &raquo; <a class="el" href="group___b_t_l_e___r_f___peripheral___access___layer.html">BTLE_RF Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_p___peripheral___access___layer.html">CMP Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_t___peripheral___access___layer.html">CMT Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_a_c___peripheral___access___layer.html">DAC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_c_d_c___peripheral___access___layer.html">DCDC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a_m_u_x___peripheral___access___layer.html">DMAMUX Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_g_p_i_o___peripheral___access___layer.html">FGPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_t_f_a___peripheral___access___layer.html">FTFA Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_e_n_f_s_k___peripheral___access___layer.html">GENFSK Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_p_i_o___peripheral___access___layer.html">GPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_c___peripheral___access___layer.html">I2C Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_l_w_u___peripheral___access___layer.html">LLWU Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_p_t_m_r___peripheral___access___layer.html">LPTMR Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html">LPUART Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_t_c___peripheral___access___layer.html">LTC Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_g___peripheral___access___layer.html">MCG Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_m___peripheral___access___layer.html">MCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_t_b___peripheral___access___layer.html">MTB Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_t_b_d_w_t___peripheral___access___layer.html">MTBDWT Peripheral Access Layer</a> &raquo; <a class="el" href="group___n_v___peripheral___access___layer.html">NV Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_i_t___peripheral___access___layer.html">PIT Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_m_c___peripheral___access___layer.html">PMC Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_o_r_t___peripheral___access___layer.html">PORT Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_c_m___peripheral___access___layer.html">RCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_f_s_y_s___peripheral___access___layer.html">RFSYS Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_o_m___peripheral___access___layer.html">ROM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_s_i_m___peripheral___access___layer.html">RSIM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_t_c___peripheral___access___layer.html">RTC Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_i_m___peripheral___access___layer.html">SIM Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_m_c___peripheral___access___layer.html">SMC Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i___peripheral___access___layer.html">SPI Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_p_m___peripheral___access___layer.html">TPM Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_r_n_g___peripheral___access___layer.html">TRNG Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_s_i___peripheral___access___layer.html">TSI Peripheral Access Layer</a> &raquo; <a class="el" href="group___v_r_e_f___peripheral___access___layer.html">VREF Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___a_n_a_l_o_g___peripheral___access___layer.html">XCVR_ANALOG Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___c_t_r_l___peripheral___access___layer.html">XCVR_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___p_h_y___peripheral___access___layer.html">XCVR_PHY Peripheral Access Layer</a> &raquo; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___peripheral___access___layer.html">XCVR_PKT_RAM Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga576ee3b0f091002ae91539bdd056e48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga576ee3b0f091002ae91539bdd056e48e">XCVR_PKT_RAM_BASE</a>&#160;&#160;&#160;(0x4005C700u)</td></tr>
<tr class="separator:ga576ee3b0f091002ae91539bdd056e48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d27347d6f5395d9e4f5201a37a87571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5d27347d6f5395d9e4f5201a37a87571">XCVR_PKT_RAM</a>&#160;&#160;&#160;((<a class="el" href="struct_x_c_v_r___p_k_t___r_a_m___type.html">XCVR_PKT_RAM_Type</a> *)<a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga576ee3b0f091002ae91539bdd056e48e">XCVR_PKT_RAM_BASE</a>)</td></tr>
<tr class="separator:ga5d27347d6f5395d9e4f5201a37a87571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5135439af5cc882326b190e0306c4cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5135439af5cc882326b190e0306c4cbe">XCVR_PKT_RAM_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga576ee3b0f091002ae91539bdd056e48e">XCVR_PKT_RAM_BASE</a> }</td></tr>
<tr class="separator:ga5135439af5cc882326b190e0306c4cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3196184da4cbe59cb3303e7cc96270a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga3196184da4cbe59cb3303e7cc96270a5">XCVR_PKT_RAM_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5d27347d6f5395d9e4f5201a37a87571">XCVR_PKT_RAM</a> }</td></tr>
<tr class="separator:ga3196184da4cbe59cb3303e7cc96270a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PACKET_RAM_0 - Shared Packet RAM for multiple Link Layer usage.</h2></td></tr>
<tr class="memitem:ga1236d86361ce9d7f65de2e2236ebbbb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga1236d86361ce9d7f65de2e2236ebbbb7">XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga1236d86361ce9d7f65de2e2236ebbbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c79f300feabce07457e81e6ed2f1d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga3c79f300feabce07457e81e6ed2f1d64">XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3c79f300feabce07457e81e6ed2f1d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4d45f994837ff0de3af2aee7a90938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga7f4d45f994837ff0de3af2aee7a90938">XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(x)) &lt;&lt; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga3c79f300feabce07457e81e6ed2f1d64">XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_SHIFT</a>)) &amp; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga1236d86361ce9d7f65de2e2236ebbbb7">XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_MASK</a>)</td></tr>
<tr class="separator:ga7f4d45f994837ff0de3af2aee7a90938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ad60a4bfb9143e6604b2ad852f789c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga80ad60a4bfb9143e6604b2ad852f789c">XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_MASK</a>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="separator:ga80ad60a4bfb9143e6604b2ad852f789c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c503d838fa1e961e1b1f6311b9f1b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga9c503d838fa1e961e1b1f6311b9f1b8b">XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9c503d838fa1e961e1b1f6311b9f1b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff7422d7da8c7244eab6db134a314ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga4ff7422d7da8c7244eab6db134a314ff">XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(x)) &lt;&lt; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga9c503d838fa1e961e1b1f6311b9f1b8b">XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_SHIFT</a>)) &amp; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga80ad60a4bfb9143e6604b2ad852f789c">XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_MASK</a>)</td></tr>
<tr class="separator:ga4ff7422d7da8c7244eab6db134a314ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae911d6c11b075953bb6c6794c8466797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#gae911d6c11b075953bb6c6794c8466797">XCVR_PKT_RAM_PACKET_RAM_0_COUNT</a>&#160;&#160;&#160;(544U)</td></tr>
<tr class="separator:gae911d6c11b075953bb6c6794c8466797"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PACKET_RAM_1 - Shared Packet RAM for multiple Link Layer usage.</h2></td></tr>
<tr class="memitem:ga5c848f8463b7823cb0bbeb037ed3722e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5c848f8463b7823cb0bbeb037ed3722e">XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga5c848f8463b7823cb0bbeb037ed3722e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064ae765981460be29ae8fe77cbd1195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga064ae765981460be29ae8fe77cbd1195">XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga064ae765981460be29ae8fe77cbd1195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09ea0d263a6f8c2e9b2e9b358857872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#gae09ea0d263a6f8c2e9b2e9b358857872">XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(x)) &lt;&lt; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga064ae765981460be29ae8fe77cbd1195">XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_SHIFT</a>)) &amp; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5c848f8463b7823cb0bbeb037ed3722e">XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_MASK</a>)</td></tr>
<tr class="separator:gae09ea0d263a6f8c2e9b2e9b358857872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0772d1b66c0aa9f630722baf87e6f4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga0772d1b66c0aa9f630722baf87e6f4c7">XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_MASK</a>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="separator:ga0772d1b66c0aa9f630722baf87e6f4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695d1912a4f822494db59669f573c6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga695d1912a4f822494db59669f573c6ab">XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga695d1912a4f822494db59669f573c6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bf46180633559b606705a5011e8266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga47bf46180633559b606705a5011e8266">XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE</a>(x)&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(x)) &lt;&lt; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga695d1912a4f822494db59669f573c6ab">XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_SHIFT</a>)) &amp; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga0772d1b66c0aa9f630722baf87e6f4c7">XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_MASK</a>)</td></tr>
<tr class="separator:ga47bf46180633559b606705a5011e8266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6349595fb3bc57b008733b831d902183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga6349595fb3bc57b008733b831d902183">XCVR_PKT_RAM_PACKET_RAM_1_COUNT</a>&#160;&#160;&#160;(544U)</td></tr>
<tr class="separator:ga6349595fb3bc57b008733b831d902183"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga5d27347d6f5395d9e4f5201a37a87571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d27347d6f5395d9e4f5201a37a87571">&#9670;&nbsp;</a></span>XCVR_PKT_RAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM&#160;&#160;&#160;((<a class="el" href="struct_x_c_v_r___p_k_t___r_a_m___type.html">XCVR_PKT_RAM_Type</a> *)<a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga576ee3b0f091002ae91539bdd056e48e">XCVR_PKT_RAM_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral XCVR_PKT_RAM base pointer </p>

</div>
</div>
<a id="ga576ee3b0f091002ae91539bdd056e48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga576ee3b0f091002ae91539bdd056e48e">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_BASE&#160;&#160;&#160;(0x4005C700u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral XCVR_PKT_RAM base address </p>

</div>
</div>
<a id="ga5135439af5cc882326b190e0306c4cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5135439af5cc882326b190e0306c4cbe">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga576ee3b0f091002ae91539bdd056e48e">XCVR_PKT_RAM_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of XCVR_PKT_RAM peripheral base addresses </p>

</div>
</div>
<a id="ga3196184da4cbe59cb3303e7cc96270a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3196184da4cbe59cb3303e7cc96270a5">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5d27347d6f5395d9e4f5201a37a87571">XCVR_PKT_RAM</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of XCVR_PKT_RAM peripheral base pointers </p>

</div>
</div>
<a id="gae911d6c11b075953bb6c6794c8466797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae911d6c11b075953bb6c6794c8466797">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_0_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_0_COUNT&#160;&#160;&#160;(544U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f4d45f994837ff0de3af2aee7a90938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f4d45f994837ff0de3af2aee7a90938">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(x)) &lt;&lt; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga3c79f300feabce07457e81e6ed2f1d64">XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_SHIFT</a>)) &amp; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga1236d86361ce9d7f65de2e2236ebbbb7">XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1236d86361ce9d7f65de2e2236ebbbb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1236d86361ce9d7f65de2e2236ebbbb7">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c79f300feabce07457e81e6ed2f1d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c79f300feabce07457e81e6ed2f1d64">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ff7422d7da8c7244eab6db134a314ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ff7422d7da8c7244eab6db134a314ff">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(x)) &lt;&lt; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga9c503d838fa1e961e1b1f6311b9f1b8b">XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_SHIFT</a>)) &amp; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga80ad60a4bfb9143e6604b2ad852f789c">XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80ad60a4bfb9143e6604b2ad852f789c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80ad60a4bfb9143e6604b2ad852f789c">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_MASK&#160;&#160;&#160;(0xFF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c503d838fa1e961e1b1f6311b9f1b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c503d838fa1e961e1b1f6311b9f1b8b">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6349595fb3bc57b008733b831d902183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6349595fb3bc57b008733b831d902183">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_1_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_1_COUNT&#160;&#160;&#160;(544U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae09ea0d263a6f8c2e9b2e9b358857872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae09ea0d263a6f8c2e9b2e9b358857872">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(x)) &lt;&lt; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga064ae765981460be29ae8fe77cbd1195">XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_SHIFT</a>)) &amp; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5c848f8463b7823cb0bbeb037ed3722e">XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c848f8463b7823cb0bbeb037ed3722e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c848f8463b7823cb0bbeb037ed3722e">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga064ae765981460be29ae8fe77cbd1195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064ae765981460be29ae8fe77cbd1195">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga47bf46180633559b606705a5011e8266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47bf46180633559b606705a5011e8266">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(((<a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(x)) &lt;&lt; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga695d1912a4f822494db59669f573c6ab">XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_SHIFT</a>)) &amp; <a class="el" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga0772d1b66c0aa9f630722baf87e6f4c7">XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0772d1b66c0aa9f630722baf87e6f4c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0772d1b66c0aa9f630722baf87e6f4c7">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_MASK&#160;&#160;&#160;(0xFF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga695d1912a4f822494db59669f573c6ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695d1912a4f822494db59669f573c6ab">&#9670;&nbsp;</a></span>XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:07 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
