[INFO] 실행 중: /mnt/c/For_english_only_directories/LaygoWebConsole/laygo_web_console/jeyun/temp_code/jeyunp_nand_temp.py
[DEBUG] 현재실행경로: 
/mnt/c/For_english_only_directories/LaygoWebConsole/laygo_web_console/jeyun/testbed
USERNAME: jeyunp
FILENAME: nand
RUNDIR: /mnt/c/For_english_only_directories/LaygoWebConsole/laygo_web_console/jeyun/testbed
Load templates
webconsole mode
/templates/test_logic_templates.yaml
{'test_logic': {'dummy': {'bbox': [[0, 0], [0, 0]], 'cellname': 'dummy', 'libname': 'test_logic'}, 'inv_2x': {'bbox': [[0, 0], [820, 2000]], 'cellname': 'inv_2x', 'libname': 'test_logic', 'masks': {'Metal2': [[[410, 790], [205, 790]], [[410, 1210], [205, 1210]], [[0, 0], [820, 0]], [[0, 2000], [820, 2000]]], 'Metal3': [[[205, 790], [205, 1210]], [[410, 490], [410, 1510]]]}, 'pins': {'I': {'layer': ['Metal3', 'pin'], 'name': 'I', 'netname': 'I', 'termname': None, 'xy': [[165, 790], [245, 1210]]}, 'O': {'layer': ['Metal3', 'pin'], 'name': 'O', 'netname': 'O', 'termname': None, 'xy': [[370, 490], [450, 1510]]}, 'VDD:': {'layer': ['Metal2', 'pin'], 'name': 'VDD:', 'netname': 'VDD:', 'termname': None, 'xy': [[0, 1880], [820, 2120]]}, 'VSS:': {'layer': ['Metal2', 'pin'], 'name': 'VSS:', 'netname': 'VSS:', 'termname': None, 'xy': [[0, -120], [820, 120]]}}, 'subblocks': {'MN0': {'cellname': 'myvcell_MN0', 'libname': 'gpdk045_microtemplates_dense', 'name': 'MN0', 'pins': {'D': {'netname': None, 'termName': 'D'}, 'G': {'netname': None, 'termName': 'G'}, 'RAIL': {'netname': None, 'termName': 'RAIL'}}, 'size': [820, 1000], 'transform': 'R0', 'xy': [0, 0]}, 'MP0': {'cellname': 'myvcell_MP0', 'libname': 'gpdk045_microtemplates_dense', 'name': 'MP0', 'pins': {'D': {'netname': None, 'termName': 'D'}, 'G': {'netname': None, 'termName': 'G'}, 'RAIL': {'netname': None, 'termName': 'RAIL'}}, 'size': [820, 1000], 'transform': 'MX', 'xy': [0, 2000]}}}, 'inv_4x': {'bbox': [[0, 0], [1230, 2000]], 'cellname': 'inv_4x', 'libname': 'test_logic', 'masks': {'Metal2': [[[615, 790], [205, 790]], [[615, 1210], [205, 1210]], [[0, 0], [1230, 0]], [[0, 2000], [1230, 2000]]], 'Metal3': [[[205, 790], [205, 1210]], [[820, 490], [820, 1510]]]}, 'pins': {'I': {'layer': ['Metal3', 'pin'], 'name': 'I', 'netname': 'I', 'termname': None, 'xy': [[165, 790], [245, 1210]]}, 'O': {'layer': ['Metal3', 'pin'], 'name': 'O', 'netname': 'O', 'termname': None, 'xy': [[780, 490], [860, 1510]]}, 'VDD:': {'layer': ['Metal2', 'pin'], 'name': 'VDD:', 'netname': 'VDD:', 'termname': None, 'xy': [[0, 1880], [1230, 2120]]}, 'VSS:': {'layer': ['Metal2', 'pin'], 'name': 'VSS:', 'netname': 'VSS:', 'termname': None, 'xy': [[0, -120], [1230, 120]]}}, 'subblocks': {'MN0': {'cellname': 'myvcell_MN0', 'libname': 'gpdk045_microtemplates_dense', 'name': 'MN0', 'pins': {'D': {'netname': None, 'termName': 'D'}, 'G': {'netname': None, 'termName': 'G'}, 'RAIL': {'netname': None, 'termName': 'RAIL'}}, 'size': [1230, 1000], 'transform': 'R0', 'xy': [0, 0]}, 'MP0': {'cellname': 'myvcell_MP0', 'libname': 'gpdk045_microtemplates_dense', 'name': 'MP0', 'pins': {'D': {'netname': None, 'termName': 'D'}, 'G': {'netname': None, 'termName': 'G'}, 'RAIL': {'netname': None, 'termName': 'RAIL'}}, 'size': [1230, 1000], 'transform': 'MX', 'xy': [0, 2000]}}}, 'inv_6x': {'bbox': [[0, 0], [1640, 2000]], 'cellname': 'inv_6x', 'libname': 'test_logic', 'masks': {'Metal2': [[[820, 790], [205, 790]], [[820, 1210], [205, 1210]], [[0, 0], [1640, 0]], [[0, 2000], [1640, 2000]]], 'Metal3': [[[205, 790], [205, 1210]], [[1230, 490], [1230, 1510]]]}, 'pins': {'I': {'layer': ['Metal3', 'pin'], 'name': 'I', 'netname': 'I', 'termname': None, 'xy': [[165, 790], [245, 1210]]}, 'O': {'layer': ['Metal3', 'pin'], 'name': 'O', 'netname': 'O', 'termname': None, 'xy': [[1190, 490], [1270, 1510]]}, 'VDD:': {'layer': ['Metal2', 'pin'], 'name': 'VDD:', 'netname': 'VDD:', 'termname': None, 'xy': [[0, 1880], [1640, 2120]]}, 'VSS:': {'layer': ['Metal2', 'pin'], 'name': 'VSS:', 'netname': 'VSS:', 'termname': None, 'xy': [[0, -120], [1640, 120]]}}, 'subblocks': {'MN0': {'cellname': 'myvcell_MN0', 'libname': 'gpdk045_microtemplates_dense', 'name': 'MN0', 'pins': {'D': {'netname': None, 'termName': 'D'}, 'G': {'netname': None, 'termName': 'G'}, 'RAIL': {'netname': None, 'termName': 'RAIL'}}, 'size': [1640, 1000], 'transform': 'R0', 'xy': [0, 0]}, 'MP0': {'cellname': 'myvcell_MP0', 'libname': 'gpdk045_microtemplates_dense', 'name': 'MP0', 'pins': {'D': {'netname': None, 'termName': 'D'}, 'G': {'netname': None, 'termName': 'G'}, 'RAIL': {'netname': None, 'termName': 'RAIL'}}, 'size': [1640, 1000], 'transform': 'MX', 'xy': [0, 2000]}}}, 'inv_8x': {'bbox': [[0, 0], [2050, 2000]], 'cellname': 'inv_8x', 'libname': 'test_logic', 'masks': {'Metal2': [[[1025, 790], [205, 790]], [[1025, 1210], [205, 1210]], [[0, 0], [2050, 0]], [[0, 2000], [2050, 2000]]], 'Metal3': [[[205, 790], [205, 1210]], [[1640, 490], [1640, 1510]]]}, 'pins': {'I': {'layer': ['Metal3', 'pin'], 'name': 'I', 'netname': 'I', 'termname': None, 'xy': [[165, 790], [245, 1210]]}, 'O': {'layer': ['Metal3', 'pin'], 'name': 'O', 'netname': 'O', 'termname': None, 'xy': [[1600, 490], [1680, 1510]]}, 'VDD:': {'layer': ['Metal2', 'pin'], 'name': 'VDD:', 'netname': 'VDD:', 'termname': None, 'xy': [[0, 1880], [2050, 2120]]}, 'VSS:': {'layer': ['Metal2', 'pin'], 'name': 'VSS:', 'netname': 'VSS:', 'termname': None, 'xy': [[0, -120], [2050, 120]]}}, 'subblocks': {'MN0': {'cellname': 'myvcell_MN0', 'libname': 'gpdk045_microtemplates_dense', 'name': 'MN0', 'pins': {'D': {'netname': None, 'termName': 'D'}, 'G': {'netname': None, 'termName': 'G'}, 'RAIL': {'netname': None, 'termName': 'RAIL'}}, 'size': [2050, 1000], 'transform': 'R0', 'xy': [0, 0]}, 'MP0': {'cellname': 'myvcell_MP0', 'libname': 'gpdk045_microtemplates_dense', 'name': 'MP0', 'pins': {'D': {'netname': None, 'termName': 'D'}, 'G': {'netname': None, 'termName': 'G'}, 'RAIL': {'netname': None, 'termName': 'RAIL'}}, 'size': [2050, 1000], 'transform': 'MX', 'xy': [0, 2000]}}}}}
Load grids
--------------------
Creating nand_2x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_4x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_8x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_16x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_rtrackswap_2x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_rtrackswap_4x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_rtrackswap_8x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_rtrackswap_16x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_prtrackswap_2x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_prtrackswap_4x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_prtrackswap_8x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_prtrackswap_16x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_nrtrackswap_2x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_nrtrackswap_4x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_nrtrackswap_8x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_layvar_nrtrackswap_16x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_ltap_2x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_ltap_4x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_ltap_8x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
--------------------
Creating nand_ltap_16x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

webconsole mode
