// Seed: 77051140
`define pp_7 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  assign id_3 = 1;
  assign id_3 = id_5;
endmodule
