Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s example -debug all 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/example_BUS_A_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_BUS_A_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/AESL_axi_slave_BUS_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_BUS_A_s_axi
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_axi_slave_BUS_A
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example
