#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 13 18:27:34 2019
# Process ID: 13188
# Current directory: C:/james/fpga_projects/rfsoc_controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4848 C:\james\fpga_projects\rfsoc_controller\rfsoc_controller.xpr
# Log file: C:/james/fpga_projects/rfsoc_controller/vivado.log
# Journal file: C:/james/fpga_projects/rfsoc_controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.xpr
update_compile_order -fileset sources_1
reset_run synth_lo_effort
launch_runs impl_lo_effort -to_step write_bitstream -jobs 4
wait_on_run impl_lo_effort
open_bd_design {C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/rfsoc_adc_data_capture/rfsoc_adc_data_capture.bd}
update_module_reference rfsoc_adc_data_capture_adc_controller_0_0
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/s_axis_0] [get_bd_intf_pins axis_register_slice_0/M_AXIS]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_1_M_AXIS]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_3_M_AXIS]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_2_M_AXIS]
startgroup
set_property -dict [list CONFIG.IS_ACLK_ASYNC {0}] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.IS_ACLK_ASYNC {0}] [get_bd_cells axis_data_fifo_1]
endgroup
startgroup
set_property -dict [list CONFIG.IS_ACLK_ASYNC {0}] [get_bd_cells axis_data_fifo_3]
endgroup
startgroup
set_property -dict [list CONFIG.IS_ACLK_ASYNC {0}] [get_bd_cells axis_data_fifo_2]
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins adc_controller_0/s_axis_1]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_1/M_AXIS] [get_bd_intf_pins adc_controller_0/s_axis_2]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_3/M_AXIS] [get_bd_intf_pins adc_controller_0/s_axis_3]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_2/M_AXIS] [get_bd_intf_pins adc_controller_0/s_axis_4]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_9
endgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_9]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.FIFO_DEPTH {16} CONFIG.IS_ACLK_ASYNC {1}] [get_bd_cells axis_data_fifo_9]
copy_bd_objs /  [get_bd_cells {axis_data_fifo_9}]
set_property location {3 796 805} [get_bd_cells axis_data_fifo_10]
copy_bd_objs /  [get_bd_cells {axis_data_fifo_9}]
copy_bd_objs /  [get_bd_cells {axis_data_fifo_9}]
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_4] [get_bd_intf_pins axis_data_fifo_12/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_5] [get_bd_intf_pins axis_data_fifo_11/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_6] [get_bd_intf_pins axis_data_fifo_9/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_7] [get_bd_intf_pins axis_data_fifo_10/S_AXIS]
connect_bd_net [get_bd_ports rf_clk] [get_bd_pins axis_data_fifo_10/s_axis_aclk]
connect_bd_net [get_bd_ports rf_clk] [get_bd_pins axis_data_fifo_9/s_axis_aclk]
connect_bd_net [get_bd_ports rf_clk] [get_bd_pins axis_data_fifo_11/s_axis_aclk]
connect_bd_net [get_bd_ports rf_clk] [get_bd_pins axis_data_fifo_12/s_axis_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_12/s_axis_aresetn] [get_bd_pins axis_data_fifo_11/s_axis_aresetn]
undo
connect_bd_net [get_bd_ports rf_reset] [get_bd_pins axis_data_fifo_12/s_axis_aresetn]
connect_bd_net [get_bd_ports rf_reset] [get_bd_pins axis_data_fifo_11/s_axis_aresetn]
connect_bd_net [get_bd_ports rf_reset] [get_bd_pins axis_data_fifo_9/s_axis_aresetn]
connect_bd_net [get_bd_ports rf_reset] [get_bd_pins axis_data_fifo_10/s_axis_aresetn]
connect_bd_net [get_bd_ports microblaze_clk] [get_bd_pins axis_data_fifo_10/m_axis_aclk]
connect_bd_net [get_bd_ports microblaze_clk] [get_bd_pins axis_data_fifo_9/m_axis_aclk]
connect_bd_net [get_bd_ports microblaze_clk] [get_bd_pins axis_data_fifo_11/m_axis_aclk]
connect_bd_net [get_bd_ports microblaze_clk] [get_bd_pins axis_data_fifo_12/m_axis_aclk]
connect_bd_intf_net [get_bd_intf_ports M_AXIS_0] [get_bd_intf_pins axis_data_fifo_12/M_AXIS]
connect_bd_intf_net [get_bd_intf_ports M_AXIS_1] [get_bd_intf_pins axis_data_fifo_11/M_AXIS]
connect_bd_intf_net [get_bd_intf_ports M_AXIS_3] [get_bd_intf_pins axis_data_fifo_9/M_AXIS]
connect_bd_intf_net [get_bd_intf_ports M_AXIS_2] [get_bd_intf_pins axis_data_fifo_10/M_AXIS]
regenerate_bd_layout
save_bd_design
update_module_reference rfsoc_adc_data_capture_adc_controller_0_0
update_module_reference rfsoc_adc_data_capture_adc_controller_0_0
update_module_reference rfsoc_adc_data_capture_adc_controller_0_0
delete_bd_objs [get_bd_intf_nets adc_controller_0_m_axis_0] [get_bd_intf_nets axis_data_fifo_5_M_AXIS] [get_bd_cells axis_data_fifo_5]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells axis_data_fifo_0]
delete_bd_objs [get_bd_intf_nets adc_controller_0_m_axis_3] [get_bd_intf_nets axis_data_fifo_8_M_AXIS] [get_bd_cells axis_data_fifo_8]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_3_M_AXIS] [get_bd_cells axis_data_fifo_3]
delete_bd_objs [get_bd_intf_nets adc_controller_0_m_axis_1] [get_bd_intf_nets axis_data_fifo_6_M_AXIS] [get_bd_cells axis_data_fifo_6]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_1_M_AXIS] [get_bd_cells axis_data_fifo_1]
delete_bd_objs [get_bd_intf_nets adc_controller_0_m_axis_4]
delete_bd_objs [get_bd_intf_nets adc_controller_0_m_axis_2]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_7_M_AXIS] [get_bd_cells axis_data_fifo_7]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_2_M_AXIS] [get_bd_cells axis_data_fifo_2]
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_1] [get_bd_intf_pins axis_data_fifo_11/S_AXIS]
undo
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_1] [get_bd_intf_pins axis_data_fifo_12/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_2] [get_bd_intf_pins axis_data_fifo_11/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_3] [get_bd_intf_pins axis_data_fifo_10/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_4] [get_bd_intf_pins axis_data_fifo_9/S_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {3 845 333} [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {16} CONFIG.FIFO_DEPTH {32768}] [get_bd_cells axis_data_fifo_0]
set_property location {2 788 312} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins adc_controller_0/s_axis_1]
connect_bd_intf_net [get_bd_intf_pins adc_controller_0/m_axis_0] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_net [get_bd_ports rf_clk] [get_bd_pins axis_data_fifo_0/s_axis_aclk]
connect_bd_net [get_bd_ports rf_reset] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {axis_data_fifo_0}]
set_property location {1 205 -33} [get_bd_cells axis_data_fifo_1]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_1/M_AXIS] [get_bd_intf_pins adc_controller_0/s_axis_1]
connect_bd_net [get_bd_ports rf_reset] [get_bd_pins axis_data_fifo_1/s_axis_aresetn]
connect_bd_net [get_bd_ports rf_clk] [get_bd_pins axis_data_fifo_1/s_axis_aclk]
save_bd_design
regenerate_bd_layout
validate_bd_design
update_module_reference rfsoc_adc_data_capture_adc_controller_0_0
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_register_slice_0_M_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_data_fifo_1_M_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {adc_controller_0_m_axis_0}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {adc_controller_0_m_axis_1}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axis_register_slice_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/rf_clk" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets adc_controller_0_m_axis_1] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/rf_clk" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets adc_controller_0_m_axis_0] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/rf_clk" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_data_fifo_1_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/rf_clk" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_0]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/s_axis_0]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/s_axis_1]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_1]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_2]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_3]
save_bd_design
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_4]
validate_bd_design
save_bd_design
ipx::package_project -root_dir C:/james/fpga_projects/adc_ip -vendor xilinx.com -library user -taxonomy /UserIP -module rfsoc_adc_data_capture -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
update_ip_catalog -rebuild -repo_path c:/james/fpga_projects/adc_ip
ipx::unload_core c:/james/fpga_projects/adc_ip/component.xml
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells axis_data_fifo_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {190.5} CONFIG.C_DATA_DEPTH {16384}] [get_bd_cells system_ila_0]
endgroup
save_bd_design
ipx::package_project -root_dir C:/james/fpga_projects/adc_ip -vendor xilinx.com -library user -taxonomy /UserIP -module rfsoc_adc_data_capture -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
update_ip_catalog -rebuild -repo_path c:/james/fpga_projects/adc_ip
set_property core_revision 3 [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
update_ip_catalog -rebuild -repo_path c:/james/fpga_projects/adc_ip
ipx::unload_core c:/james/fpga_projects/adc_ip/component.xml
open_bd_design {C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/top_level.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {top_level_rfsoc_data_pipeline_3_0 top_level_rfsoc_data_pipeline_15_0 top_level_rfsoc_data_pipeline_12_0 top_level_rfsoc_adc_data_captu_0_0 top_level_rfsoc_data_pipeline_4_0 top_level_rfsoc_data_pipeline_11_0 top_level_rfsoc_data_pipeline_8_0 top_level_rfsoc_data_pipeline_9_0 top_level_rfsoc_data_pipeline_10_0 top_level_rfsoc_data_pipeline_14_0 top_level_rfsoc_data_pipeline_13_0 top_level_rfsoc_data_pipeline_7_0 top_level_rfsoc_data_pipeline_5_0 top_level_rfsoc_data_pipeline_6_0 top_level_rfsoc_data_pipeline_2_0 top_level_rfsoc_data_pipeline_0_0 top_level_rfsoc_data_pipeline_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {top_level_rfsoc_data_pipeline_3_0 top_level_rfsoc_data_pipeline_15_0 top_level_rfsoc_data_pipeline_12_0 top_level_rfsoc_adc_data_captu_0_0 top_level_rfsoc_data_pipeline_4_0 top_level_rfsoc_data_pipeline_11_0 top_level_rfsoc_data_pipeline_8_0 top_level_rfsoc_data_pipeline_9_0 top_level_rfsoc_data_pipeline_10_0 top_level_rfsoc_data_pipeline_14_0 top_level_rfsoc_data_pipeline_13_0 top_level_rfsoc_data_pipeline_7_0 top_level_rfsoc_data_pipeline_5_0 top_level_rfsoc_data_pipeline_6_0 top_level_rfsoc_data_pipeline_2_0 top_level_rfsoc_data_pipeline_0_0 top_level_rfsoc_data_pipeline_1_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
open_bd_design {C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/rfsoc_data_pipeline/rfsoc_data_pipeline.bd}
ipx::package_project -root_dir C:/james/fpga_projects/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module rfsoc_data_pipeline -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:rfsoc_data_pipeline:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:rfsoc_data_pipeline:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:rfsoc_data_pipeline:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:rfsoc_data_pipeline:1.0]
update_ip_catalog -rebuild -repo_path c:/james/fpga_projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip [get_ips  {top_level_rfsoc_data_pipeline_14_0 top_level_rfsoc_data_pipeline_2_0 top_level_rfsoc_data_pipeline_15_0 top_level_rfsoc_data_pipeline_12_0 top_level_rfsoc_data_pipeline_4_0 top_level_rfsoc_data_pipeline_13_0 top_level_rfsoc_data_pipeline_9_0 top_level_rfsoc_data_pipeline_7_0 top_level_rfsoc_data_pipeline_0_0 top_level_rfsoc_data_pipeline_1_0 top_level_rfsoc_data_pipeline_11_0 top_level_rfsoc_data_pipeline_5_0 top_level_rfsoc_data_pipeline_3_0 top_level_rfsoc_data_pipeline_8_0 top_level_rfsoc_data_pipeline_6_0 top_level_rfsoc_data_pipeline_10_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {top_level_rfsoc_data_pipeline_14_0 top_level_rfsoc_data_pipeline_2_0 top_level_rfsoc_data_pipeline_15_0 top_level_rfsoc_data_pipeline_12_0 top_level_rfsoc_data_pipeline_4_0 top_level_rfsoc_data_pipeline_13_0 top_level_rfsoc_data_pipeline_9_0 top_level_rfsoc_data_pipeline_7_0 top_level_rfsoc_data_pipeline_0_0 top_level_rfsoc_data_pipeline_1_0 top_level_rfsoc_data_pipeline_11_0 top_level_rfsoc_data_pipeline_5_0 top_level_rfsoc_data_pipeline_3_0 top_level_rfsoc_data_pipeline_8_0 top_level_rfsoc_data_pipeline_6_0 top_level_rfsoc_data_pipeline_10_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_lo_effort
launch_runs impl_lo_effort -to_step write_bitstream -jobs 4
wait_on_run impl_lo_effort
current_bd_design [get_bd_designs rfsoc_adc_data_capture]
ipx::package_project -root_dir C:/james/fpga_projects/adc_ip -vendor xilinx.com -library user -taxonomy /UserIP -module rfsoc_adc_data_capture -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
update_ip_catalog -rebuild -repo_path c:/james/fpga_projects/adc_ip
update_module_reference rfsoc_adc_data_capture_adc_controller_0_0
ipx::package_project -root_dir C:/james/fpga_projects/adc_ip -vendor xilinx.com -library user -taxonomy /UserIP -module rfsoc_adc_data_capture -import_files -force
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/s_axis_0]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/s_axis_1]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_0]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_1]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_2]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_3]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins /adc_controller_0/m_axis_4]
save_bd_design
validate_bd_design
ipx::package_project -root_dir C:/james/fpga_projects/adc_ip -vendor xilinx.com -library user -taxonomy /UserIP -module rfsoc_adc_data_capture -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:rfsoc_adc_data_capture:1.0]
update_ip_catalog -rebuild -repo_path c:/james/fpga_projects/adc_ip
ipx::current_core c:/james/fpga_projects/ip_repo/component.xml
ipx::current_core c:/james/fpga_projects/adc_ip/component.xml
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:rfsoc_adc_data_capture:1.0 [get_ips  top_level_rfsoc_adc_data_captu_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips top_level_rfsoc_adc_data_captu_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_lo_effort
launch_runs impl_lo_effort -to_step write_bitstream -jobs 4
wait_on_run impl_lo_effort
launch_sdk -workspace C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk -hwspec C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.sdk/top_level_wrapper.hdf
