(edif root
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2019 11 6 9 45 49)
      (author "Lattice Semiconductor Corp.")
      (program "EDIF Writer"(version "lse"))
    )
  )
  (external Primitives
    (edifLevel 0)
    (technology (numberDefinition))
    (cell pmi_ram_dp_1
      (cellType generic)
      (view (rename INTERFACE_c "INTERFACE")
        (viewType netlist)
        (interface
          (port (array (rename Data "Data[0:0]") 1) (direction INPUT))
          (port (array (rename WrAddress "WrAddress[0:0]") 1) (direction INPUT))
          (port (array (rename RdAddress "RdAddress[0:0]") 1) (direction INPUT))
          (port (array (rename Q "Q[0:0]") 1) (direction OUTPUT))
          (port WrClock (direction INPUT))
          (port RdClock (direction INPUT))
          (port WrClockEn (direction INPUT))
          (port RdClockEn (direction INPUT))
          (port WE (direction INPUT))
          (port Reset (direction INPUT))
        )
        (property module_type (string "pmi_ram_dp"))
        (property pmi_family (string "XO2"))
        (property pmi_init_file_format (string "binary"))
        (property pmi_init_file (string "none"))
        (property pmi_optimization (string "speed"))
        (property pmi_resetmode (string "async"))
        (property pmi_gsr (string "disable"))
        (property pmi_regmode (string "reg"))
        (property pmi_rd_data_width (integer 1))
        (property pmi_rd_addr_width (integer 1))
        (property pmi_rd_addr_depth (integer 2))
        (property pmi_wr_data_width (integer 1))
        (property pmi_wr_addr_width (integer 1))
        (property pmi_wr_addr_depth (integer 2))
      )
    )
    (cell VERIFIC_GND
      (cellType generic)
      (view (rename INTERFACE_c "INTERFACE")
        (viewType netlist)
        (interface
          (port o (direction OUTPUT))
        )
      )
    )
    (cell VERIFIC_PWR
      (cellType generic)
      (view (rename INTERFACE_c "INTERFACE")
        (viewType netlist)
        (interface
          (port o (direction OUTPUT))
        )
      )
    )
  )
  (library work
    (edifLevel 0)
    (technology (numberDefinition))
    (cell c421
      (cellType generic)
      (view v1
        (viewType netlist)
        (interface
          (port (rename utop_reveal_coretop_instance_clk_0__N_keep "\top_reveal_coretop_instance/clk[0]_N_keep") (direction INPUT))
          (port (array (rename utop_reveal_coretop_instance_top_la0_inst_0_trig_u_tu_out "\top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_out[0:0]") 1) (direction INPUT))
          (port (rename utop_reveal_coretop_instance_top_la0_inst_0_te_prog_din_0_ "\top_reveal_coretop_instance/top_la0_inst_0/te_prog_din[0]") (direction INPUT))
          (port (array (rename utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_tt_wr_addr_cntr "\top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0:0]") 1) (direction INPUT))
          (port (array (rename utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_tt_out "\top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_out[0:0]") 1) (direction OUTPUT))
          (port (rename utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_tt_prog_active "\top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active") (direction INPUT))
        )
        (contents
          (instance (rename utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112 "\top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg112112")
            (viewRef INTERFACE_c (cellRef pmi_ram_dp_1 (libraryref Primitives)))
            (property module_type (string "pmi_ram_dp"))
            (property pmi_family (string "XO2"))
            (property pmi_init_file_format (string "binary"))
            (property pmi_init_file (string "none"))
            (property pmi_optimization (string "speed"))
            (property pmi_resetmode (string "async"))
            (property pmi_gsr (string "disable"))
            (property pmi_regmode (string "reg"))
            (property pmi_rd_data_width (integer 1))
            (property pmi_rd_addr_width (integer 1))
            (property pmi_rd_addr_depth (integer 2))
            (property pmi_wr_data_width (integer 1))
            (property pmi_wr_addr_width (integer 1))
            (property pmi_wr_addr_depth (integer 2))
            (property lattice_noprune (string "1"))
            (property dont_touch (string "1"))
            (property lst_pmi_flow (string "1"))
          )
          (instance i1
            (viewRef INTERFACE_c (cellRef VERIFIC_GND (libraryref Primitives)))
          )
          (instance i2
            (viewRef INTERFACE_c (cellRef VERIFIC_PWR (libraryref Primitives)))
          )
          (net gnd
            (joined
              (portRef o (instanceRef i1))
              (portRef Reset (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
            )
          )
          (net pwr
            (joined
              (portRef o (instanceRef i2))
              (portRef WrClockEn (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
              (portRef RdClockEn (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
            )
          )
          (net (rename utop_reveal_coretop_instance_clk_0__N_keep "\top_reveal_coretop_instance/clk[0]_N_keep")
            (joined
              (portRef utop_reveal_coretop_instance_clk_0__N_keep)
              (portRef WrClock (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
              (portRef RdClock (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
            )
          )
          (net (rename utop_reveal_coretop_instance_top_la0_inst_0_trig_u_tu_out_0_ "\top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_out[0]")
            (joined
              (portRef (member utop_reveal_coretop_instance_top_la0_inst_0_trig_u_tu_out 0))
              (portRef (member RdAddress 0) (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
            )
          )
          (net (rename utop_reveal_coretop_instance_top_la0_inst_0_te_prog_din_0_ "\top_reveal_coretop_instance/top_la0_inst_0/te_prog_din[0]")
            (joined
              (portRef utop_reveal_coretop_instance_top_la0_inst_0_te_prog_din_0_)
              (portRef (member Data 0) (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
            )
          )
          (net (rename utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_tt_wr_addr_cntr_0_ "\top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]")
            (joined
              (portRef (member utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_tt_wr_addr_cntr 0))
              (portRef (member WrAddress 0) (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
            )
          )
          (net (rename utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_tt_out_0_ "\top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_out[0]")
            (joined
              (portRef (member utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_tt_out 0))
              (portRef (member Q 0) (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
            )
          )
          (net (rename utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_tt_prog_active "\top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active")
            (joined
              (portRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_tt_prog_active)
              (portRef WE (instanceRef utop_reveal_coretop_instance_top_la0_inst_0_trig_u_te_0_pmi_ram_dpXO2binarynonespeedasyncdisablereg112112))
            )
          )
        )
      )
    )
  )
  (design v1
    (cellRef c421 (libraryref work))
  )
)
