// Seed: 3937403289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_2 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = id_0;
  if (1) logic id_3 = -1 == "" - -1;
  assign id_1 = -1;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  tri1 id_4 = -1;
endmodule
