// Seed: 3019208521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_16(
      .id_0(id_14 + id_3),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(~(id_5)),
      .id_6(1),
      .id_7(1'b0),
      .id_8(1'h0)
  );
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    inout tri0 id_4,
    input wor id_5,
    output tri1 id_6,
    output supply1 id_7,
    input uwire id_8,
    input wire id_9,
    output tri id_10,
    output tri id_11,
    input wand id_12,
    input wire id_13,
    input tri1 id_14,
    output tri0 id_15,
    input wire id_16,
    input tri id_17,
    input uwire id_18,
    input wor id_19,
    input wor id_20
);
  wire id_22;
  nand (
      id_0,
      id_4,
      id_3,
      id_12,
      id_16,
      id_2,
      id_17,
      id_14,
      id_19,
      id_1,
      id_5,
      id_22,
      id_13,
      id_9,
      id_18,
      id_20
  );
  module_0(
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
  assign id_7 = {id_18, id_17};
endmodule
