<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1199</delay>
			<module_name>DFT_compute_gen_busy_r_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>12.6540</total_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<loop>
		<thread>computation</thread>
		<id>22</id>
		<cycle>
			<cycle_id>92</cycle_id>
			<start_cycle>0</start_cycle>
			<extra_cycle/>
		</cycle>
	</loop>
	<cycle>
		<cycle_id>93</cycle_id>
		<start_cycle>0</start_cycle>
		<empty/>
	</cycle>
	<message>
		<code_num>513</code_num>
		<severity>WARNING</severity>
		<message_text>Pipelining forces multiple assignments to i_real.m_busy_req_0 to be concurrent. The first assignment is at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h line 1595 (in get_start())
	called from line 1455 (in get())
	called from ../DFT_compute.cpp line 74 (in m_busy_req_0())
	called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h line 1689 (in i_real())
	called from ../DFT_compute.h line 18
and the second assignment is at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h line 1620 (in get_end())
	called from line 1478 (in get())
	called from ../DFT_compute.cpp line 74 (in m_busy_req_0())
	called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h line 1689 (in i_real())
	called from ../DFT_compute.h line 18.
The first assignment occurs in stage 0 cycle 0 and the second assignment in stage 1 cycle 0.</message_text>
		<phase>rtl</phase>
		<order>10</order>
	</message>
	<loop>
		<thread>computation</thread>
		<id>22</id>
		<cycle>
			<cycle_id>94</cycle_id>
			<start_cycle>0</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>95</cycle_id>
			<start_cycle>1</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>96</cycle_id>
			<start_cycle>2</start_cycle>
			<empty/>
		</cycle>
	</loop>
	<reg_ops>
		<thread>computation</thread>
		<source_loc>
			<id>14297</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>sched_op</loc_map_kind>
			<opcode>17025</opcode>
			<sub_loc>14197</sub_loc>
		</source_loc>
		<reg_op>
			<id>14629</id>
			<source_loc>14297</source_loc>
			<name>btemp_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>22,23,81,82,86</livein>
			<liveout>all</liveout>
			<reg_deffed>24</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14630</id>
			<source_loc>14297</source_loc>
			<name>condvar_004</name>
			<datatype W="8">sc_uint</datatype>
			<livein>22,23,81,82,86</livein>
			<liveout>all</liveout>
			<reg_deffed>37</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14631</id>
			<source_loc>14297</source_loc>
			<name>condvar_004</name>
			<datatype W="8">sc_uint</datatype>
			<livein>22,23,81,82,86</livein>
			<liveout>all</liveout>
			<reg_deffed>86</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14632</id>
			<source_loc>14297</source_loc>
			<name>condvar_004</name>
			<datatype W="8">sc_uint</datatype>
			<livein>22,23,81,82,86</livein>
			<liveout>all</liveout>
			<reg_deffed>91</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<source_loc>
			<id>14298</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>sched_op</loc_map_kind>
			<opcode>17026</opcode>
			<sub_loc>14203</sub_loc>
		</source_loc>
		<reg_op>
			<id>14634</id>
			<source_loc>14298</source_loc>
			<name>btemp_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>22,23,81,82</livein>
			<liveout>all</liveout>
			<reg_deffed>24</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14635</id>
			<source_loc>14298</source_loc>
			<name>ucom2</name>
			<datatype W="23">sc_uint</datatype>
			<livein>22,23,81,82</livein>
			<liveout>all</liveout>
			<reg_deffed>37</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14636</id>
			<source_loc>14298</source_loc>
			<name>ucom2</name>
			<datatype W="23">sc_uint</datatype>
			<livein>22,23,81,82</livein>
			<liveout>all</liveout>
			<reg_deffed>86</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14637</id>
			<source_loc>14298</source_loc>
			<name>ucom2</name>
			<datatype W="23">sc_uint</datatype>
			<livein>22,23,81,82</livein>
			<liveout>all</liveout>
			<reg_deffed>91</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14639</id>
			<source_loc>14049</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>5</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14640</id>
			<source_loc>14059</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>6</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>computation</name>
		<resource>
			<latency>0</latency>
			<delay>4.4931</delay>
			<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_cos_i</label>
			<unit_area>9915.5000</unit_area>
			<comb_area>9915.5000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9915.5000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>4.6987</delay>
			<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_sin_i</label>
			<unit_area>9828.4000</unit_area>
			<comb_area>9828.4000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9828.4000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>9</latency>
			<setup_time>0.1299</setup_time>
			<delay>0.1153</delay>
			<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<unit_area>3989.4000</unit_area>
			<comb_area>2287.6000</comb_area>
			<seq_area>1701.8000</seq_area>
			<reg_bits>256</reg_bits>
			<total_area>3989.4000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>2.2593</delay>
			<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_mul_i</label>
			<unit_area>3810.2000</unit_area>
			<comb_area>3810.2000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3810.2000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>4.6675</delay>
			<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_add_i</label>
			<unit_area>1716.8000</unit_area>
			<comb_area>1716.8000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1716.8000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>3.4413</delay>
			<module_name>DFT_compute_int_to_cynw_cm_float_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>1246.2480</unit_area>
			<comb_area>1246.2480</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1246.2480</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Mux_23_2_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>55.0620</unit_area>
			<comb_area>55.0620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.0620</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8080</delay>
			<module_name>DFT_compute_Add_8Ux8U_8U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>39.3300</unit_area>
			<comb_area>39.3300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>39.3300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2296</delay>
			<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>33.8580</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3419</delay>
			<module_name>DFT_compute_LessThan_8Ux8U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>30.0960</unit_area>
			<comb_area>30.0960</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>30.0960</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4989</delay>
			<module_name>DFT_compute_Add_8Ux1U_8U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>28.7280</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Mux_8_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>19.1520</unit_area>
			<comb_area>19.1520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>19.1520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3538</delay>
			<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2853</delay>
			<module_name>DFT_compute_LessThanEQ_4Sx3S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;=</label>
			<unit_area>13.3380</unit_area>
			<comb_area>13.3380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.3380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1534</delay>
			<module_name>DFT_compute_LeftShift_2Sx2U_5S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;&lt;</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.2860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2362</delay>
			<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>10.2600</unit_area>
			<comb_area>10.2600</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.2600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>DFT_compute_Add_2Ux1U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>7.5240</unit_area>
			<comb_area>7.5240</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_NotEQ_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!=</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>339</reg_bits>
		<reg_count>42</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>339</count>
			<total_area>1855.0080</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1454.8281</mux_area>
		<control_area>0.0000</control_area>
		<total_area>34087.2481</total_area>
		<comb_area>30524.4401</comb_area>
		<seq_area>3550.8080</seq_area>
		<total_bits>595</total_bits>
		<state_count>46</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>11</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>3</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>178.5240</total_area>
		<comb_area>3.4200</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>computation</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>11</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>12</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<state_reg>
				<name>cycle2_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>3</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>96</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>wire_cycle1_state17</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>2</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>95</cycle_id>
				</value>
			</state_reg>
			<value>
				<encoded>4</encoded>
				<cycle_id>21</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>22</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>23</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>24</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>29</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>30</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>31</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>32</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>36</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>37</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>54</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>55</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>56</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>57</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>58</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>59</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>60</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>61</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>62</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>77</cycle_id>
			</value>
			<value>
				<encoded>27</encoded>
				<cycle_id>79</cycle_id>
			</value>
			<value>
				<encoded>28</encoded>
				<cycle_id>80</cycle_id>
			</value>
			<value>
				<encoded>29</encoded>
				<cycle_id>81</cycle_id>
			</value>
			<value>
				<encoded>30</encoded>
				<cycle_id>82</cycle_id>
			</value>
			<value>
				<encoded>31</encoded>
				<cycle_id>83</cycle_id>
			</value>
			<value>
				<encoded>32</encoded>
				<cycle_id>84</cycle_id>
			</value>
			<value>
				<encoded>33</encoded>
				<cycle_id>85</cycle_id>
			</value>
			<value>
				<encoded>34</encoded>
				<cycle_id>86</cycle_id>
			</value>
			<value>
				<encoded>35</encoded>
				<cycle_id>91</cycle_id>
			</value>
			<value>
				<encoded>36</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>37</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>38</encoded>
				<cycle_id>6</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl5</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl17</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl6</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl18</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl4</survivor>
		<absorbed>gs_ctrl8</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl13</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl21</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl10</survivor>
		<absorbed>gs_ctrl14</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl10</survivor>
		<absorbed>gs_ctrl22</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl11</survivor>
		<absorbed>gs_ctrl15</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl12</survivor>
		<absorbed>gs_ctrl16</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl25</survivor>
		<absorbed>gs_ctrl26</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl30</survivor>
		<absorbed>gs_ctrl31</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl30</survivor>
		<absorbed>gs_ctrl32</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl30</survivor>
		<absorbed>gs_ctrl34</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl30</survivor>
		<absorbed>gs_ctrl35</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl36</survivor>
		<absorbed>gs_ctrl37</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl36</survivor>
		<absorbed>gs_ctrl38</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl39</survivor>
		<absorbed>gs_ctrl40</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl39</survivor>
		<absorbed>gs_ctrl41</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>temp_imag.exp</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_exp</name>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<source_loc>32916</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.exp</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_exp</name>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<source_loc>32919</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_imag.man</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_man</name>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<source_loc>32915</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.man</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_man</name>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<source_loc>32918</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_imag.sign</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_sign</name>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<source_loc>32917</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.sign</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_sign</name>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<source_loc>32920</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>4.4931</delay>
		<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_cos_i</label>
		<unit_area>9915.5000</unit_area>
		<comb_area>9915.5000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9915.5000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>4.6987</delay>
		<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_sin_i</label>
		<unit_area>9828.4000</unit_area>
		<comb_area>9828.4000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9828.4000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>9</latency>
		<setup_time>0.1299</setup_time>
		<delay>0.1153</delay>
		<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<unit_area>3989.4000</unit_area>
		<comb_area>2287.6000</comb_area>
		<seq_area>1701.8000</seq_area>
		<reg_bits>256</reg_bits>
		<total_area>3989.4000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>2.2593</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>3810.2000</unit_area>
		<comb_area>3810.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3810.2000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>4.6675</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_add_i</label>
		<unit_area>1716.8000</unit_area>
		<comb_area>1716.8000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1716.8000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>3.4413</delay>
		<module_name>DFT_compute_int_to_cynw_cm_float_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>1246.2480</unit_area>
		<comb_area>1246.2480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1246.2480</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Mux_23_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>55.0620</unit_area>
		<comb_area>55.0620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>55.0620</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8080</delay>
		<module_name>DFT_compute_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>39.3300</unit_area>
		<comb_area>39.3300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>39.3300</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2296</delay>
		<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>33.8580</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3419</delay>
		<module_name>DFT_compute_LessThan_8Ux8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>30.0960</unit_area>
		<comb_area>30.0960</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>30.0960</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4989</delay>
		<module_name>DFT_compute_Add_8Ux1U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>28.7280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Mux_8_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>19.1520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3538</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.0220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2853</delay>
		<module_name>DFT_compute_LessThanEQ_4Sx3S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;=</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1199</delay>
		<module_name>DFT_compute_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.6540</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1534</delay>
		<module_name>DFT_compute_LeftShift_2Sx2U_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;&lt;</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.2860</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2362</delay>
		<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>10.2600</unit_area>
		<comb_area>10.2600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.2600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DFT_compute_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DFT_compute_Add_2Ux1U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>7.5240</unit_area>
		<comb_area>7.5240</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>7.5240</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DFT_compute_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>422</reg_bits>
	<reg_count>66</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>422</count>
		<total_area>3257.2080</total_area>
		<unit_area>7.7185</unit_area>
		<comb_area>0.2237</comb_area>
		<seq_area>7.4948</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>1925.4644</mux_area>
	<control_area>772.5299</control_area>
	<total_area>36785.6243</total_area>
	<comb_area>31921.0083</comb_area>
	<seq_area>4864.6160</seq_area>
	<total_bits>678</total_bits>
	<state_count>80</state_count>
	<netlist>
		<module_name>DFT_compute</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>962</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>963</source_loc>
		</port>
		<source_loc>
			<id>13304</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>967,13294</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_real_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>13304</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>14687</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8772,968,13238,13275,13321</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>14687</source_loc>
		</port>
		<source_loc>
			<id>11358</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4945,7214,777</sub_loc>
		</source_loc>
		<source_loc>
			<id>12344</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11358,23834</sub_loc>
		</source_loc>
		<source_loc>
			<id>14674</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12344,32872,13809,14543</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14674</source_loc>
		</port>
		<source_loc>
			<id>11356</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4945,7214,781</sub_loc>
		</source_loc>
		<source_loc>
			<id>12342</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11356,23831</sub_loc>
		</source_loc>
		<source_loc>
			<id>14678</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12342,32871,13808,14542</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14678</source_loc>
		</port>
		<source_loc>
			<id>11354</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4945,7214,782</sub_loc>
		</source_loc>
		<source_loc>
			<id>12340</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11354,23828</sub_loc>
		</source_loc>
		<source_loc>
			<id>14682</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12340,32870,13807,14541</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14682</source_loc>
		</port>
		<source_loc>
			<id>13379</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>970,13373</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_dft_real_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>13379</source_loc>
		</port>
		<source_loc>
			<id>14703</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15989,971,13355</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>14703</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>14164</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32869,14045</sub_loc>
		</source_loc>
		<source_loc>
			<id>14201</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14164,14202,14203,14205,14206,14634,14635,14636,14637</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14201</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</port>
		<source_loc>
			<id>14163</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32868,14043</sub_loc>
		</source_loc>
		<source_loc>
			<id>14195</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14163,14196,14197,14198,14199,14200,14629,14630,14631,14632</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14195</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>14162</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32867,14041</sub_loc>
		</source_loc>
		<source_loc>
			<id>14207</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14162,14208,14209,14210</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14207</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</port>
		<source_loc>
			<id>13450</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>973,13442</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_dft_imag_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>13450</source_loc>
		</port>
		<source_loc>
			<id>14713</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15059,974,13426</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>14713</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>14168</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32866,14055</sub_loc>
		</source_loc>
		<source_loc>
			<id>14179</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14168,14180,14181,14182,14183</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14179</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</port>
		<source_loc>
			<id>14167</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32865,14053</sub_loc>
		</source_loc>
		<source_loc>
			<id>14173</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14167,14174,14175,14177,14178</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14173</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>14166</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32864,14051</sub_loc>
		</source_loc>
		<source_loc>
			<id>14185</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14166,14186,14187,14188,14189</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14185</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</port>
		<source_loc>
			<id>13264</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33204,13261,13263</sub_loc>
		</source_loc>
		<source_loc>
			<id>13266</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13264,13267,13268,13414</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>13266</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>13417</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33187,13416,13424,13415</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13417</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13427</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33188,13423,13454,13456</sub_loc>
		</source_loc>
		<source_loc>
			<id>13457</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13427,13458,13459</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>13457</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13425</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13255</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33180,13252,13254</sub_loc>
		</source_loc>
		<source_loc>
			<id>13257</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13255,13258,13259,13342</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>13257</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>13346</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33163,13345,13353,13343</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13346</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13360</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33164,13352,13385,13387</sub_loc>
		</source_loc>
		<source_loc>
			<id>13388</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13360,13391,13392</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>13388</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13354</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_4_47_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14619</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_4_45_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14538</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_44_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14537</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_4_46_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14539</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_N_Muxb_1_2_3_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13239</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14685</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33816,33142,13234,13235,13240,13248,13249,13278</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>14685</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<source_loc>
			<id>5418</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>8358</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5418</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8358</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>32989</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5420</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>8360</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5420</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8360</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5419</id>
			<loc_kind>DECL</loc_kind>
			<label>new_busy</label>
			<file_id>3</file_id>
			<line>1769</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>8359</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5419</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gnew_busy</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8359</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13305</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32990,13300,14534,14617</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_data_is_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>13305</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>5002</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>sreg_2</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>14248</source_loc>
			<area>37.6200</area>
			<comb_area>0.0000</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_5</module_name>
		</signal>
		<source_loc>
			<id>11920</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>35064,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11921</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11920</sub_loc>
		</source_loc>
		<source_loc>
			<id>11926</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>35092,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11927</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11926</sub_loc>
		</source_loc>
		<source_loc>
			<id>11930</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>35092,4921,3708,4395,4688</sub_loc>
		</source_loc>
		<source_loc>
			<id>12192</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11921,11927,11930</sub_loc>
		</source_loc>
		<signal>
			<name>u_4086</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>12192</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11908</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>35008,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11909</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11908</sub_loc>
		</source_loc>
		<source_loc>
			<id>11914</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>35036,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11915</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11914</sub_loc>
		</source_loc>
		<source_loc>
			<id>12204</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11909,11915,11921,11927,11930</sub_loc>
		</source_loc>
		<signal>
			<name>u_4085</name>
			<datatype W="3">sc_int</datatype>
			<source_loc>12204</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11884</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34896,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11885</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11884</sub_loc>
		</source_loc>
		<source_loc>
			<id>11890</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34924,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11891</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11890</sub_loc>
		</source_loc>
		<source_loc>
			<id>11896</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34952,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11897</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11896</sub_loc>
		</source_loc>
		<source_loc>
			<id>11902</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34980,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11903</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11902</sub_loc>
		</source_loc>
		<source_loc>
			<id>12212</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11885,11891,11897,11903,11909,11915,11921,11927,11930</sub_loc>
		</source_loc>
		<signal>
			<name>u_4084</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>12212</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_cizManp1_i3</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>22877</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11836</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34672,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11837</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11836</sub_loc>
		</source_loc>
		<source_loc>
			<id>11842</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34700,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11843</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11842</sub_loc>
		</source_loc>
		<source_loc>
			<id>11848</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34728,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11849</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11848</sub_loc>
		</source_loc>
		<source_loc>
			<id>11854</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34756,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11855</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11854</sub_loc>
		</source_loc>
		<source_loc>
			<id>11860</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34784,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11861</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11860</sub_loc>
		</source_loc>
		<source_loc>
			<id>11866</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34812,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11867</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11866</sub_loc>
		</source_loc>
		<source_loc>
			<id>11872</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34840,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11873</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11872</sub_loc>
		</source_loc>
		<source_loc>
			<id>11878</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34868,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11879</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11878</sub_loc>
		</source_loc>
		<source_loc>
			<id>12226</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11837,11843,11849,11855,11861,11867,11873,11879,11885,11891,11897,11903,11909,11915,11921,11927,11930</sub_loc>
		</source_loc>
		<signal>
			<name>u_4083</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>12226</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12193</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33328,23119</sub_loc>
		</source_loc>
		<signal>
			<name>u_4082</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12193</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_cil_i3</name>
			<datatype W="6">sc_int</datatype>
			<source_loc>22883</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22878</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_amtmp020</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23092</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSign_i3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22874</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3</name>
			<datatype W="6">sc_int</datatype>
			<source_loc>22882</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_amtmp021</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23165</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>22894</source_loc>
			<async/>
		</signal>
		<signal>
			<name>vld_1</name>
			<datatype W="1">sc_uint</datatype>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>rdy_0</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>vld_0</name>
			<datatype W="1">sc_uint</datatype>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>rdy_1</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>13306</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32989,13301,13803,13279</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>13306</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_in2</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>25165</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14662</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32503,14248</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_82</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14662</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12442</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11371,27344</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_32_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12442</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl42</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_29_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>26600</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl39</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>sreg_1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14216</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>gs_ctrl36</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>14317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14285,14286</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_4</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>14317</source_loc>
			<area>233.2440</area>
			<comb_area>0.0000</comb_area>
			<seq_area>233.2440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_31</module_name>
		</signal>
		<signal>
			<name>gs_ctrl33</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_29_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13946</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13996</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl30</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<source_loc>
			<id>14668</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32186,32252,14251</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_83</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14668</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_8Ux1U_8U_4_22_in2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>32505</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl29</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl28</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<source_loc>
			<id>11338</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4921,3580,777</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>11338</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11339</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4921,3580,781</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>11339</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11340</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4921,3580,782</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11340</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_in1</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>24232</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_LeftShift_2Sx2U_5S_4_18_out1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>14248</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_LeftShift_2Sx2U_5S_4_18_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>25168</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl27</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>12346</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4956,31655</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>12346</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>31665</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>14590</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13814,14528,14547</sub_loc>
		</source_loc>
		<source_loc>
			<id>14599</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14590,14600</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stall_reg_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14599</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<source_loc>
			<id>14591</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13813,14529,14548</sub_loc>
		</source_loc>
		<source_loc>
			<id>14597</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14591,14598</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stall_reg_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14597</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<source_loc>
			<id>13302</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32995,13276,13806,14536,14616,14620</sub_loc>
		</source_loc>
		<source_loc>
			<id>14623</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13302,14624,14625</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<source_loc>14623</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>14592</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13812,14530,14549</sub_loc>
		</source_loc>
		<source_loc>
			<id>14601</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14592,14602</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stall_reg_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14601</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl24</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>DFT_compute_N_Muxb_1_2_3_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13816</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl12</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl11</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_N_Mux_8_2_1_4_14_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>13818</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_N_Mux_23_2_2_4_15_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>13820</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<source_loc>
			<id>14664</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32502,32253,14271,14273,14272</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_91</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14664</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<source_loc>
			<id>14670</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32187,14267</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Add_8Ux1U_8U_4_22_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14670</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_86</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14257</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_85</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14255</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_84</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14253</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>sreg_3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14275</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14243</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>14066</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_2Ux1U_3U_4_20_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>14118</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>14235</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux3U_4U_4_27_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>14231</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14656</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32804,31705,32506,31643,14236,14239,14234,14235,14237,14238</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_80_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>14656</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<source_loc>
			<id>14300</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14229,14230,14231</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_79_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>14300</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<signal>
			<name>cycle2_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4937</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>14316</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14281,14282,14283</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_95</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14316</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>en_2</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>s_reg_104</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14227</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_103</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14225</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_102</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14223</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>14299</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14218,14220</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_101</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14299</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>13380</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33091,13377,13386,14048,13374</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13380</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13451</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33107,13445,13455,14058,13443</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13451</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13466</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33119,13465,14056,13464</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13466</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13265</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32962,13262,13413,13463,13780,14057</sub_loc>
		</source_loc>
		<source_loc>
			<id>14190</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13265,14192,14194</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>14190</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>13401</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33103,13400,14046,13399</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13401</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13256</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32959,13253,13339,13398,13779,14047</sub_loc>
		</source_loc>
		<source_loc>
			<id>14211</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13256,14213,14214</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>14211</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>14596</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13778,14535,14618</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stalling</name>
			<datatype W="1">bool</datatype>
			<source_loc>14596</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>drain</name>
			<datatype W="1">bool</datatype>
			<source_loc>4937</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>en_0</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>cycle1_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4937</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>en_1</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>13245</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32954,13237,13277,13777,13802,13805</sub_loc>
		</source_loc>
		<source_loc>
			<id>14169</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13245,14170,14171,14172</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>14169</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>s_reg_89</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14267</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14269</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_90</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14269</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_8Ux8U_8U_4_40_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14273</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14030</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13873</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>13860</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>5002</source_loc>
			<state_reg/>
			<area>53.3520</area>
			<comb_area>8.2080</comb_area>
			<seq_area>45.1440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_6</module_name>
		</signal>
		<source_loc>
			<id>14165</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13804,14049,14059,14639,14640</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14165</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>32486</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>32486</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>32486</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12460</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11371,27654</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12460</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12459</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11370,27747</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12459</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12458</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11369,27751</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12458</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14015</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_25_x</name>
			<datatype W="37">sc_uint</datatype>
			<source_loc>13905</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>25039</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>25044</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>25049</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12379</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11392,25499</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12379</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12378</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11391,25503</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12378</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12377</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11390,25507</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12377</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>25525</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14102</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>32352</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>32352</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>32352</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12427</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11380,26995</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12427</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12426</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11379,26999</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12426</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12425</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11378,27003</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12425</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13974</source_loc>
		</signal>
		<source_loc>
			<id>12394</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11331,26142</sub_loc>
		</source_loc>
		<source_loc>
			<id>12388</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11331,26018</sub_loc>
		</source_loc>
		<source_loc>
			<id>14491</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>124</opcode>
			<sub_loc>4929</sub_loc>
		</source_loc>
		<source_loc>
			<id>14492</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>sched_op</loc_map_kind>
			<opcode>124</opcode>
			<sub_loc>14491</sub_loc>
		</source_loc>
		<source_loc>
			<id>14748</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12394,12388,14492,14243,14245,14242,14244</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_81</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14748</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>12393</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11330,26146</sub_loc>
		</source_loc>
		<source_loc>
			<id>12387</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11330,26022</sub_loc>
		</source_loc>
		<source_loc>
			<id>14750</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12393,12387,14263</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_87</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14750</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<source_loc>
			<id>12392</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11329,26150</sub_loc>
		</source_loc>
		<source_loc>
			<id>12386</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11329,26026</sub_loc>
		</source_loc>
		<source_loc>
			<id>14752</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12392,12386,14265</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_88</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14752</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_26_x</name>
			<datatype W="37">sc_uint</datatype>
			<source_loc>13909</source_loc>
		</signal>
		<source_loc>
			<id>12270</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33716,28413,33712,28456,28658</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_exp_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12270</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32685</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14177</source_loc>
		</signal>
		<source_loc>
			<id>12271</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33716,28416,33712,28459,28661</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_man_DIN</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12271</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32685</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14182</source_loc>
		</signal>
		<source_loc>
			<id>12269</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33716,28410,33712,28453,28655</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_sign_DIN</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12269</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32685</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14188</source_loc>
		</signal>
		<source_loc>
			<id>12273</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33735,28793,33731,28836,29038</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_exp_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12273</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32798</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14042</source_loc>
		</signal>
		<source_loc>
			<id>12274</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33735,28796,33731,28839,29041</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_man_DIN</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12274</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32798</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14044</source_loc>
		</signal>
		<source_loc>
			<id>12272</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33735,28790,33731,28833,29035</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_sign_DIN</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12272</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31667</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32798</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14040</source_loc>
		</signal>
		<source_loc>
			<id>14406</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13794,13817,14208,13838,13839,13844,14209,13983,13988,14005,14009,14040,14063</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<name>temp_real_sign</name>
			<instance_name>temp_real_sign</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_sign_DIN</port_conn>
			<port_conn>CE,temp_real_sign_CE</port_conn>
			<port_conn>RW,temp_real_sign_RW</port_conn>
			<port_conn>in1,temp_real_sign_in1</port_conn>
			<port_conn>out1,temp_real_sign_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14406</source_loc>
		</module_inst>
		<source_loc>
			<id>14405</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13792,13796,13821,14202,13842,13843,13846,14205,13981,13990,14003,14011,14044,14065</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<name>temp_real_man</name>
			<instance_name>temp_real_man</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_man_DIN</port_conn>
			<port_conn>CE,temp_real_man_CE</port_conn>
			<port_conn>RW,temp_real_man_RW</port_conn>
			<port_conn>in1,temp_real_man_in1</port_conn>
			<port_conn>out1,temp_real_man_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14405</source_loc>
		</module_inst>
		<source_loc>
			<id>14404</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13793,13795,13819,14196,13840,13841,13845,14198,13982,13989,14004,14010,14042,14064</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<name>temp_real_exp</name>
			<instance_name>temp_real_exp</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_exp_DIN</port_conn>
			<port_conn>CE,temp_real_exp_CE</port_conn>
			<port_conn>RW,temp_real_exp_RW</port_conn>
			<port_conn>in1,temp_real_exp_in1</port_conn>
			<port_conn>out1,temp_real_exp_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14404</source_loc>
		</module_inst>
		<source_loc>
			<id>14403</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13789,14186,13850,13851,13857,14187,13995,13998,14014,14016,14188,14060</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<name>temp_imag_sign</name>
			<instance_name>temp_imag_sign</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_sign_DIN</port_conn>
			<port_conn>CE,temp_imag_sign_CE</port_conn>
			<port_conn>RW,temp_imag_sign_RW</port_conn>
			<port_conn>in1,temp_imag_sign_in1</port_conn>
			<port_conn>out1,temp_imag_sign_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14403</source_loc>
		</module_inst>
		<source_loc>
			<id>14402</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13787,13791,14180,13854,13856,13859,14181,13991,14002,14012,14022,14182,14062</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<name>temp_imag_man</name>
			<instance_name>temp_imag_man</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_man_DIN</port_conn>
			<port_conn>CE,temp_imag_man_CE</port_conn>
			<port_conn>RW,temp_imag_man_RW</port_conn>
			<port_conn>in1,temp_imag_man_in1</port_conn>
			<port_conn>out1,temp_imag_man_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14402</source_loc>
		</module_inst>
		<source_loc>
			<id>14401</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13788,13790,14174,13852,13853,13858,14175,13992,13999,14013,14017,14177,14061</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<name>temp_imag_exp</name>
			<instance_name>temp_imag_exp</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_exp_DIN</port_conn>
			<port_conn>CE,temp_imag_exp_CE</port_conn>
			<port_conn>RW,temp_imag_exp_RW</port_conn>
			<port_conn>in1,temp_imag_exp_in1</port_conn>
			<port_conn>out1,temp_imag_exp_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14401</source_loc>
		</module_inst>
		<source_loc>
			<id>14397</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13909</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_26</name>
			<instance_name>DFT_compute_cynw_cm_float_sin_E8_M23_0_26</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,s_reg_81</port_conn>
			<port_conn>a_exp,s_reg_87</port_conn>
			<port_conn>a_man,s_reg_88</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_sin_E8_M23_0_26_x</port_conn>
			<source_loc>14397</source_loc>
		</module_inst>
		<source_loc>
			<id>14388</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13941,14218,14220,13974</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</name>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x</port_conn>
			<source_loc>14388</source_loc>
		</module_inst>
		<source_loc>
			<id>14387</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13877,14102</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21</name>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21</instance_name>
			<thread>computation</thread>
			<port_conn>clk,i_clk</port_conn>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_man</port_conn>
			<port_conn>accept,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x</port_conn>
			<source_loc>14387</source_loc>
		</module_inst>
		<source_loc>
			<id>14386</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13905</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_25</name>
			<instance_name>DFT_compute_cynw_cm_float_cos_E8_M23_0_25</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,s_reg_81</port_conn>
			<port_conn>a_exp,s_reg_87</port_conn>
			<port_conn>a_man,s_reg_88</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_cos_E8_M23_0_25_x</port_conn>
			<source_loc>14386</source_loc>
		</module_inst>
		<source_loc>
			<id>14371</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13915,13947,13975,13985,13997,14006,14015</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</name>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</port_conn>
			<source_loc>14371</source_loc>
		</module_inst>
		<source_loc>
			<id>4019</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>17</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>12305</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>963,4019</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_dft_imag_data_sign</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_sign</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_data_exp</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_exp</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_data_man</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_man</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_sign</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_real_data_sign</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_exp</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>26.9763</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_real_data_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_19_out1</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_8Ux8U_8U_4_40_out1</name>
					</rhs>
					<lsb>3</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>s_reg_90</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_man</name>
			<clock>i_clk</clock>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_real_data_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_19_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>s_reg_90</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5886</controller_delay>
			<lhs>
				<name>i_real_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>en_0</name>
				<name>drain</name>
				<name>s_reg_81</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stalling</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>i_real_m_stalling</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl0</name>
				<name>en_1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2316</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_drain</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4458</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>drain</name>
			</lhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_101</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x</name>
			</rhs>
			<lhs>
				<name>s_reg_101</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_102</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_102</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_103</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_103</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_104</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_104</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_79_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_3bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>13.7187</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.7314</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_79_slice</name>
			</lhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<value>0</value>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
							</rhs>
							<lsb>0</lsb>
							<msb>0</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
							</rhs>
							<lsb>1</lsb>
							<msb>1</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
							</rhs>
							<lsb>2</lsb>
							<msb>2</msb>
						</bit_select>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>en_0</name>
				<name>drain</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_81</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_80_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_3bx6i2c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>20.2688</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.7314</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_80_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_2Ux1U_3U_4_20_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>en_0</name>
				<name>drain</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>s_reg_90</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_81</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.2262</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.7314</controller_delay>
			<rhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_81</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>3</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>en_0</name>
				<name>drain</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_81</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_84</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_84</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_85</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_85</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_86</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_86</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_87</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>21.7315</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_87</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_88</name>
			<clock>i_clk</clock>
			<module_name>mux_23bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>62.4782</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_88</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_89</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>DFT_compute_Add_8Ux1U_8U_4_22_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_89</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_90</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_90</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_91</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_91</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Add_8Ux8U_8U_4_40_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_89</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_95</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>4.1502</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4458</controller_delay>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<lhs>
				<name>s_reg_95</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_26_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_in1</name>
			<async/>
			<module_name>mux_3bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>21.1901</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_79_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_91</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_DIN</name>
			<async/>
			<module_name>mux_23bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>118.0204</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_DIN</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Mux_23_2_2_4_15_out1</name>
			</rhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_man</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4883</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>s_reg_90</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4688</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_in1</name>
			<async/>
			<module_name>mux_3bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>21.1901</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_79_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_91</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_DIN</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Mux_8_2_1_4_14_out1</name>
			</rhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_exp</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4883</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>s_reg_90</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4688</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_in1</name>
			<async/>
			<module_name>mux_3bx7i1c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>24.9272</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2611</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_79_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_91</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_DIN</name>
			<async/>
			<module_name>mux_23bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>92.7650</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_man</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3455</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl11</name>
				<name>en_2</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>o_dft_real_data_exp</name>
				<name>s_reg_90</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl12</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_in1</name>
			<async/>
			<module_name>mux_3bx7i1c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>24.9272</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2611</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_79_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_91</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_DIN</name>
			<async/>
			<module_name>mux_8bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>33.9702</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_exp</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3455</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl11</name>
				<name>en_2</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>o_dft_real_data_exp</name>
				<name>s_reg_90</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl12</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_in1</name>
			<async/>
			<module_name>mux_3bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>21.1901</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_79_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_91</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_DIN</name>
			<async/>
			<module_name>mux_1bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>6.6490</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_DIN</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Muxb_1_2_3_4_13_out1</name>
			</rhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4883</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl19</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>s_reg_90</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4688</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl20</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_in1</name>
			<async/>
			<module_name>mux_3bx7i1c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>24.9272</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2611</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_79_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_91</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_DIN</name>
			<async/>
			<module_name>mux_1bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.2262</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_sign</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3455</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl23</name>
				<name>en_2</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>o_dft_real_data_exp</name>
				<name>s_reg_90</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl24</name>
				<name>s_reg_81</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux1U_4U_4_12</name>
			<dissolved_from>DFT_compute_Add_3Ux1U_4U_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4950</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Muxb_1_2_3_4_13</name>
			<dissolved_from>DFT_compute_N_Muxb_1_2_3_4_13</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_stall_reg_sign</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Muxb_1_2_3_4_13_out1</name>
			</lhs>
			<rhs>
				<name>i_real_data_sign</name>
			</rhs>
			<cond>
				<name>i_real_m_stall_reg_full</name>
			</cond>
			<source_loc>40659</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Mux_8_2_1_4_14</name>
			<dissolved_from>DFT_compute_N_Mux_8_2_1_4_14</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_stall_reg_exp</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Mux_8_2_1_4_14_out1</name>
			</lhs>
			<rhs>
				<name>i_real_data_exp</name>
			</rhs>
			<cond>
				<name>i_real_m_stall_reg_full</name>
			</cond>
			<source_loc>40420</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Mux_23_2_2_4_15</name>
			<dissolved_from>DFT_compute_N_Mux_23_2_2_4_15</dissolved_from>
			<async/>
			<mux_area>55.0620</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_stall_reg_man</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Mux_23_2_2_4_15_out1</name>
			</lhs>
			<rhs>
				<name>i_real_data_man</name>
			</rhs>
			<cond>
				<name>i_real_m_stall_reg_full</name>
			</cond>
			<source_loc>40421</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LessThan_3Ux4U_1U_4_16_in2</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<value>0</value>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
							</rhs>
							<lsb>0</lsb>
							<msb>0</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
							</rhs>
							<lsb>1</lsb>
							<msb>1</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
							</rhs>
							<lsb>2</lsb>
							<msb>2</msb>
						</bit_select>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16</name>
			<dissolved_from>DFT_compute_LessThan_3Ux4U_1U_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>24014</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux1U_4U_4_17</name>
			<dissolved_from>DFT_compute_Add_3Ux1U_4U_4_17</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4950</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LeftShift_2Sx2U_5S_4_18_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_80_slice</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_LeftShift_2Sx2U_5S_4_18_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl27</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LeftShift_2Sx2U_5S_4_18</name>
			<dissolved_from>DFT_compute_LeftShift_2Sx2U_5S_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_LeftShift_2Sx2U_5S_4_18_in1</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DFT_compute_LeftShift_2Sx2U_5S_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25169</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_int_to_cynw_cm_float_4_19_in1</name>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_in1</name>
			</lhs>
			<rhs>
				<name>DFT_compute_LeftShift_2Sx2U_5S_4_18_out1</name>
			</rhs>
		</assign>
		<source_loc>
			<id>12262</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33336,22970,33332,23013,23215</sub_loc>
		</source_loc>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p13</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_sign</name>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_exp</name>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_man</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12262</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_2Ux1U_3U_4_20</name>
			<dissolved_from>DFT_compute_Add_2Ux1U_3U_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_80_slice</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_2Ux1U_3U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>24129</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_sign</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_sign</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_exp</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_exp</name>
			</lhs>
			<rhs>
				<value>129</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_man</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_man</name>
			</lhs>
			<rhs>
				<value>4788187</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_sign</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_sign</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_exp</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_exp</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_man</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_man</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2632</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl28</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>s_reg_90</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Add_8Ux1U_8U_4_22_in2</name>
			<async/>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>21.7315</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_89</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_8Ux1U_8U_4_22_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl29</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_8Ux1U_8U_4_22</name>
			<dissolved_from>DFT_compute_Add_8Ux1U_8U_4_22</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_8Ux1U_8U_4_22_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_8Ux1U_8U_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>27788</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LessThan_8Ux8U_1U_4_23</name>
			<dissolved_from>DFT_compute_LessThan_8Ux8U_1U_4_23</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_83</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_8Ux1U_8U_4_22_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25935</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign</name>
			<async/>
			<module_name>mux_1bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>8.0724</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_101</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp</name>
			<async/>
			<module_name>mux_8bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>52.4708</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_101</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man</name>
			<async/>
			<module_name>mux_23bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>143.2853</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_101</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign</name>
			<async/>
			<module_name>mux_1bx7i0c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>9.8478</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_29_out1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_32_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_102</name>
			</rhs>
			<rhs>
				<name>s_reg_95</name>
			</rhs>
			<rhs>
				<name>s_reg_84</name>
			</rhs>
			<cond>
				<name>gs_ctrl33</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp</name>
			<async/>
			<module_name>mux_8bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>54.7521</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_101</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_103</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_85</name>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man</name>
			<async/>
			<module_name>mux_23bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>149.5151</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_101</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_104</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_86</name>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux3U_4U_4_27</name>
			<dissolved_from>DFT_compute_Add_3Ux3U_4U_4_27</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_83</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_91</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux3U_4U_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4950</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign</name>
			<async/>
			<module_name>mux_1bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.5746</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign</name>
			</lhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_sign</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<cond>
				<name>gs_ctrl36</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp</name>
			<async/>
			<module_name>mux_8bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>36.2349</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp</name>
			</lhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_exp</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_exp</name>
			</rhs>
			<cond>
				<name>gs_ctrl36</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man</name>
			<async/>
			<module_name>mux_23bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>98.9493</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man</name>
			</lhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_man</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_man</name>
			</rhs>
			<cond>
				<name>gs_ctrl36</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_sign</name>
			<async/>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_sign</name>
			</lhs>
			<rhs>
				<name>s_reg_95</name>
			</rhs>
			<cond>
				<name>gs_ctrl39</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_exp</name>
			<async/>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl39</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_man</name>
			<async/>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl39</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_Not_1U_1U_4_29_in1</name>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_29_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_101</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_29</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_29</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_29_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>26630</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Not_1U_1U_4_32_in1</name>
			<async/>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_95</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_32_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_102</name>
			</rhs>
			<cond>
				<name>gs_ctrl42</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_32</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_32</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_32_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>26630</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_8Ux8U_8U_4_40</name>
			<dissolved_from>DFT_compute_Add_8Ux8U_8U_4_40</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_82</name>
			</rhs>
			<rhs>
				<name>s_reg_91</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_8Ux8U_8U_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>27785</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_LessThanEQ_4Sx3S_1U_4_42_in2</name>
			<lhs>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42</name>
			<dissolved_from>DFT_compute_LessThanEQ_4Sx3S_1U_4_42</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25165</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux1U_4U_4_43</name>
			<dissolved_from>DFT_compute_Add_3Ux1U_4U_4_43</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_80_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4950</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_rdy_1</name>
			<async/>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>rdy_1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_gen_busy_r_1_2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>cycle1_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_vld_0</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>vld_0</name>
			</lhs>
			<rhs>
				<name>rdy_1</name>
				<name>vld_0</name>
				<name>en_0</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_rdy_0</name>
			<async/>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>rdy_1</name>
			</rhs>
			<rhs>
				<name>vld_0</name>
			</rhs>
			<lhs>
				<name>rdy_0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_en_0</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2316</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>en_0</name>
			</lhs>
			<rhs>
				<name>rdy_0</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_en_1</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2316</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>en_1</name>
			</lhs>
			<rhs>
				<name>rdy_1</name>
				<name>vld_0</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_vld_1</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>vld_1</name>
			</lhs>
			<rhs>
				<name>en_1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_en_2</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2316</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>en_2</name>
			</lhs>
			<rhs>
				<name>vld_1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_cycle1_state</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5172</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>cycle1_state</name>
			</lhs>
			<rhs>
				<name>drain</name>
			</rhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_0</name>
				<name>en_1</name>
				<name>cycle1_state</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_cycle2_state</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>cycle2_state</name>
			</lhs>
			<rhs>
				<name>cycle1_state</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p12</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_amtmp021</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_man</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_in1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>computation</thread>
		</thread>
		<source_loc>
			<id>12261</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33336,22967,33332,23010,23212</sub_loc>
		</source_loc>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p11</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>158</value>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_exp</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_amtmp021</name>
			</rhs>
			<rhs>
				<value>127</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_in1</name>
			</cond>
			<source_loc>12261</source_loc>
			<thread>computation</thread>
		</thread>
		<source_loc>
			<id>12260</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33336,22964,33332,23007,23209</sub_loc>
		</source_loc>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p10</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSign_i3</name>
			</rhs>
			<rhs>
				<value>-2147483648</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_in1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_sign</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12260</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p9</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cil_i3</name>
			</rhs>
			<rhs>
				<value>-2</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cil_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_amtmp020</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cil_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_amtmp020</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_amtmp021</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23165</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p8</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>u_4082</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23130</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p4</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>31</value>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3</name>
			</lhs>
			<rhs>
				<value>30</value>
			</rhs>
			<rhs>
				<value>29</value>
			</rhs>
			<rhs>
				<value>28</value>
			</rhs>
			<rhs>
				<value>27</value>
			</rhs>
			<rhs>
				<value>26</value>
			</rhs>
			<rhs>
				<value>25</value>
			</rhs>
			<rhs>
				<value>24</value>
			</rhs>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<value>22</value>
			</rhs>
			<rhs>
				<value>21</value>
			</rhs>
			<rhs>
				<value>20</value>
			</rhs>
			<rhs>
				<value>19</value>
			</rhs>
			<rhs>
				<value>18</value>
			</rhs>
			<rhs>
				<value>8</value>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
					</rhs>
					<lsb>17</lsb>
					<msb>17</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>u_4083</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			</cond>
			<source_loc>23062</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p2</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_19_in1</name>
					</rhs>
					<lsb>8</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSign_i3</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23017</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p5</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cil_i3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3</name>
			</cond>
			<source_loc>23076</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p3</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			</lhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSign_i3</name>
			</cond>
			<source_loc>23024</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p7</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_amtmp020</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23092</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_19_p6</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cil_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3</name>
			</rhs>
			<rhs>
				<value>-2</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizManp1_i3</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23078</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4082</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_19_cizManp1_i3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>u_4082</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3</name>
			</rhs>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizManp1_i3</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_amtmp020</name>
			</cond>
			<source_loc>12193</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4083</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>15</value>
			</rhs>
			<lhs>
				<name>u_4083</name>
			</lhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>12</value>
			</rhs>
			<rhs>
				<value>11</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>4</value>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
					</rhs>
					<lsb>9</lsb>
					<msb>9</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>u_4084</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			</cond>
			<source_loc>12226</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4084</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<lhs>
				<name>u_4084</name>
			</lhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<name>u_4085</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			</cond>
			<source_loc>12212</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4085</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<lhs>
				<name>u_4085</name>
			</lhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>u_4086</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			</cond>
			<source_loc>12204</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4086</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>u_4086</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3</name>
			</cond>
			<source_loc>12192</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_1</name>
			<clock>i_clk</clock>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_25_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_1</name>
			</lhs>
			<rhs>
				<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_25_x</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_exp</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_2</name>
			<clock>i_clk</clock>
			<controller_delay>0.3893</controller_delay>
			<rhs>
				<name>DFT_compute_LeftShift_2Sx2U_5S_4_18_out1</name>
			</rhs>
			<lhs>
				<name>sreg_2</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_LeftShift_2Sx2U_5S_4_18_out1</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>s_reg_90</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_3</name>
			<clock>i_clk</clock>
			<controller_delay>0.4458</controller_delay>
			<rhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
			</rhs>
			<lhs>
				<name>sreg_3</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_89</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_4</name>
			<clock>i_clk</clock>
			<module_name>mux_31bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>96.2397</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_26_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_4</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_exp</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>12305</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_6bx10i9c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>54.7189</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.5172</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>17</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>36</value>
			</rhs>
			<rhs>
				<value>27</value>
			</rhs>
			<rhs>
				<value>35</value>
			</rhs>
			<rhs>
				<value>26</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>en_2</name>
				<name>s_reg_95</name>
				<name>cycle2_state</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_17_out1</name>
				<name>DFT_compute_LeftShift_2Sx2U_5S_4_18_out1</name>
				<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1</name>
				<name>o_dft_real_data_exp</name>
				<name>s_reg_90</name>
				<name>s_reg_89</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_23_out1</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_43_out1</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx8i8c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>22.1921</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl11</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl11</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl12</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl12</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl24</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl24</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl27</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl27</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl28</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl28</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl29</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl29</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl30</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl30</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl33</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl33</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl36</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl36</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl39</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl39</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl42</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl42</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_i_real_busy</name>
			<lhs>
				<name>i_real_busy</name>
			</lhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_i_real_m_data_is_valid</name>
			<lhs>
				<name>i_real_m_data_is_valid</name>
			</lhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p10</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_busy</name>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
				<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18293</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p9</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18292</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p8</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18280</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p7</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_busy</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18260</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p6</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<rhs>
				<name>i_real_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_real_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18249</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_real_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Muxb_1_2_3_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>18019</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Muxb_1_2_3_4_1</name>
			<dissolved_from>DFT_compute_N_Muxb_1_2_3_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Muxb_1_2_3_4_1_out1</name>
			</lhs>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<cond>
				<name>i_real_m_busy_req_0</name>
			</cond>
			<source_loc>40659</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stall_reg_sign</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>i_real_data_sign</name>
			</rhs>
			<lhs>
				<name>i_real_m_stall_reg_sign</name>
			</lhs>
			<cond>
				<name>DFT_compute_And_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>17535</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stall_reg_exp</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>i_real_data_exp</name>
			</rhs>
			<lhs>
				<name>i_real_m_stall_reg_exp</name>
			</lhs>
			<cond>
				<name>DFT_compute_And_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>17535</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stall_reg_man</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>i_real_data_man</name>
			</rhs>
			<lhs>
				<name>i_real_m_stall_reg_man</name>
			</lhs>
			<cond>
				<name>DFT_compute_And_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>17535</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_44</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_44</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stall_reg_full</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>26630</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_4_45</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_4_45</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stalling</name>
			</rhs>
			<rhs>
				<name>i_real_m_data_is_valid</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17657</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_4_46</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_4_46</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_44_out1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_4_45_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17657</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stall_reg_full</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_real_m_stall_reg_full</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_4_47_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>17197</source_loc>
			<thread>gen_do_stall_reg_full</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_4_47</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_4_47</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stalling</name>
			</rhs>
			<rhs>
				<name>i_real_m_data_is_valid</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_4_47_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17657</source_loc>
			<thread>gen_do_stall_reg_full</thread>
		</thread>
		<assign>
			<name>drive_o_dft_real_vld</name>
			<lhs>
				<name>o_dft_real_vld</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DFT_compute_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16182</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_real_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>16036</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_1_6</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_vld</name>
			</rhs>
			<rhs>
				<name>o_dft_real_busy</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17657</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DFT_compute_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15900</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_real_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>15767</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_1_7</name>
			<dissolved_from>DFT_compute_Not_1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>26630</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_o_dft_imag_vld</name>
			<lhs>
				<name>o_dft_imag_vld</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Or_1Ux1U_1U_4_9</name>
			<dissolved_from>DFT_compute_Or_1Ux1U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16182</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_imag_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>15408</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_1_10</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_1_10</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_vld</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_busy</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17657</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8</name>
			<dissolved_from>DFT_compute_Xor_1Ux1U_1U_1_8</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15900</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_imag_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>14776</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_1_11</name>
			<dissolved_from>DFT_compute_Not_1U_1U_1_11</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>26630</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<assign>
			<name>drive_s_reg_82</name>
			<lhs>
				<name>s_reg_82</name>
			</lhs>
			<rhs>
				<name>sreg_2</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_s_reg_83</name>
			<lhs>
				<name>s_reg_83</name>
			</lhs>
			<rhs>
				<name>sreg_2</name>
			</rhs>
		</assign>
		<source_loc>
			<id>13418</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13415</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8</name>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			<source_loc>13418</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DFT_compute_Xor_1Ux1U_1U_1_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14319</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14238,14118</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_2Ux1U_3U_4</module_name>
			<name>DFT_compute_Add_2Ux1U_3U_4_20</name>
			<instance_name>DFT_compute_Add_2Ux1U_3U_4_20</instance_name>
			<source_loc>14319</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_2Ux1U_3U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13467</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13464</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<name>DFT_compute_Not_1U_1U_1_11</name>
			<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			<source_loc>13467</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_1_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13452</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13443</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<name>DFT_compute_And_1Ux1U_1U_1_10</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			<source_loc>13452</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_1_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13429</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13425</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<name>DFT_compute_Or_1Ux1U_1U_4_9</name>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			<source_loc>13429</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DFT_compute_Or_1Ux1U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13402</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13399</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<name>DFT_compute_Not_1U_1U_1_7</name>
			<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			<source_loc>13402</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13381</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13374</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<name>DFT_compute_And_1Ux1U_1U_1_6</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			<source_loc>13381</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13363</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13354</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<name>DFT_compute_Or_1Ux1U_1U_4_5</name>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>13363</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DFT_compute_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13347</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13343</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>13347</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DFT_compute_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13307</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13279</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_gen_busy_r_1</module_name>
			<name>DFT_compute_gen_busy_r_1_2</name>
			<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			<source_loc>13307</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p10</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p9</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p8</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p7</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14324</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14235</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux1U_4U_4_12</name>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_12</instance_name>
			<source_loc>14324</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux1U_4U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14327</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13860</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux1U_4U_4_17</name>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_17</instance_name>
			<source_loc>14327</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux1U_4U_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14330</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14066</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux1U_4U_4_43</name>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_43</instance_name>
			<source_loc>14330</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux1U_4U_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14333</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14231</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux3U_4U_4_27</name>
			<instance_name>DFT_compute_Add_3Ux3U_4U_4_27</instance_name>
			<source_loc>14333</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux3U_4U_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14336</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14267</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_8Ux1U_8U_4</module_name>
			<name>DFT_compute_Add_8Ux1U_8U_4_22</name>
			<instance_name>DFT_compute_Add_8Ux1U_8U_4_22</instance_name>
			<source_loc>14336</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_8Ux1U_8U_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14339</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14273</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_8Ux8U_8U_4</module_name>
			<name>DFT_compute_Add_8Ux8U_8U_4_40</name>
			<instance_name>DFT_compute_Add_8Ux8U_8U_4_40</instance_name>
			<source_loc>14339</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_8Ux8U_8U_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14342</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14248</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LeftShift_2Sx2U_5S_4</module_name>
			<name>DFT_compute_LeftShift_2Sx2U_5S_4_18</name>
			<instance_name>DFT_compute_LeftShift_2Sx2U_5S_4_18</instance_name>
			<source_loc>14342</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LeftShift_2Sx2U_5S_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14345</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14030</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LessThanEQ_4Sx3S_1U_4</module_name>
			<name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42</name>
			<instance_name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42</instance_name>
			<source_loc>14345</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LessThanEQ_4Sx3S_1U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14348</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14243</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16</name>
			<instance_name>DFT_compute_LessThan_3Ux4U_1U_4_16</instance_name>
			<source_loc>14348</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LessThan_3Ux4U_1U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14351</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14269</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LessThan_8Ux8U_1U_4</module_name>
			<name>DFT_compute_LessThan_8Ux8U_1U_4_23</name>
			<instance_name>DFT_compute_LessThan_8Ux8U_1U_4_23</instance_name>
			<source_loc>14351</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LessThan_8Ux8U_1U_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14354</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13820</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Mux_23_2_2_4</module_name>
			<name>DFT_compute_N_Mux_23_2_2_4_15</name>
			<instance_name>DFT_compute_N_Mux_23_2_2_4_15</instance_name>
			<source_loc>14354</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_N_Mux_23_2_2_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14357</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13818</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Mux_8_2_1_4</module_name>
			<name>DFT_compute_N_Mux_8_2_1_4_14</name>
			<instance_name>DFT_compute_N_Mux_8_2_1_4_14</instance_name>
			<source_loc>14357</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_N_Mux_8_2_1_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14360</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13816</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<name>DFT_compute_N_Muxb_1_2_3_4_13</name>
			<instance_name>DFT_compute_N_Muxb_1_2_3_4_13</instance_name>
			<source_loc>14360</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_N_Muxb_1_2_3_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14363</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13946</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_29</name>
			<instance_name>DFT_compute_Not_1U_1U_4_29</instance_name>
			<source_loc>14363</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14366</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13984,13996</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_32</name>
			<instance_name>DFT_compute_Not_1U_1U_4_32</instance_name>
			<source_loc>14366</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14398</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13873</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_int_to_cynw_cm_float_4</module_name>
			<name>DFT_compute_int_to_cynw_cm_float_4_19</name>
			<instance_name>DFT_compute_int_to_cynw_cm_float_4_19</instance_name>
			<source_loc>14398</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p13</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p12</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p11</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p10</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p9</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p8</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p4</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p2</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p5</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p3</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p7</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_19_p6</dissolved_to>
			<dissolved_to>mux_4082</dissolved_to>
			<dissolved_to>mux_4083</dissolved_to>
			<dissolved_to>mux_4084</dissolved_to>
			<dissolved_to>mux_4085</dissolved_to>
			<dissolved_to>mux_4086</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13250</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13239</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<name>DFT_compute_N_Muxb_1_2_3_4_1</name>
			<instance_name>DFT_compute_N_Muxb_1_2_3_4_1</instance_name>
			<source_loc>13250</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>DFT_compute_N_Muxb_1_2_3_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14603</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14538</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<name>DFT_compute_And_1Ux1U_1U_4_45</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_45</instance_name>
			<source_loc>14603</source_loc>
			<thread>gen_do_stall_reg</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14606</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14539</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<name>DFT_compute_And_1Ux1U_1U_4_46</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_46</instance_name>
			<source_loc>14606</source_loc>
			<thread>gen_do_stall_reg</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14626</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14619</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<name>DFT_compute_And_1Ux1U_1U_4_47</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_47</instance_name>
			<source_loc>14626</source_loc>
			<thread>gen_do_stall_reg_full</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14609</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14537</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_44</name>
			<instance_name>DFT_compute_Not_1U_1U_4_44</instance_name>
			<source_loc>14609</source_loc>
			<thread>gen_do_stall_reg</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_44</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 10 warnings, area=36785, bits=678</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>513</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>608</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>495</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>333</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>366</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>48</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>307</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>307</count>
		</message_count>
		<message_count>
			<code_num>416</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>109</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>76</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>106</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>85</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1161</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>27</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>54</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>67</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>57</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>2871</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>18</count>
		</message_count>
	</message_counts>
	<end_time>Sun Apr 24 14:27:47 2022</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>3</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>23</real_time>
			<cpu_time>22</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>8</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>3</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>12</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>2</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>56</real_time>
			<cpu_time>32</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>56</real_time>
			<cpu_time>40</cpu_time>
		</phase>
	</timers>
	<footprint>512880</footprint>
	<subprocess_footprint>768756</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
