Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 23 01:24:49 2025
| Host         : DESKTOP-38G0AHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_xadc_temp_timing_summary_routed.rpt -pb top_xadc_temp_timing_summary_routed.pb -rpx top_xadc_temp_timing_summary_routed.rpx -warn_on_violation
| Design       : top_xadc_temp
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.346        0.000                      0                  259        0.129        0.000                      0                  259        3.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             2.346        0.000                      0                  243        0.129        0.000                      0                  243        3.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  5.634        0.000                      0                   16        0.591        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 mult_result_reg__11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_c_clamped_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.872ns (35.975%)  route 3.332ns (64.025%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns = ( 13.533 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          2.047     6.120    clk_125mhz_IBUF_BUFG
    DSP48_X3Y50          DSP48E1                                      r  mult_result_reg__11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     6.554 f  mult_result_reg__11/P[14]
                         net (fo=7, routed)           0.811     7.365    mult_result_reg__11_n_91
    SLICE_X94Y128        LUT1 (Prop_lut1_I0_O)        0.124     7.489 r  temp_c_clamped[6]_i_14/O
                         net (fo=1, routed)           0.000     7.489    temp_c_clamped[6]_i_14_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.022 r  temp_c_clamped_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.022    temp_c_clamped_reg[6]_i_9_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.345 r  temp_c_clamped_reg[6]_i_6/O[1]
                         net (fo=1, routed)           1.148     9.493    temp_c_clamped2[6]
    SLICE_X95Y129        LUT6 (Prop_lut6_I1_O)        0.306     9.799 r  temp_c_clamped[6]_i_5/O
                         net (fo=7, routed)           0.849    10.648    temp_c_clamped1
    SLICE_X95Y128        LUT3 (Prop_lut3_I2_O)        0.152    10.800 r  temp_c_clamped[1]_i_1/O
                         net (fo=1, routed)           0.524    11.324    temp_c_clamped[1]_i_1_n_0
    SLICE_X95Y127        FDRE                                         r  temp_c_clamped_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.768    13.533    clk_125mhz_IBUF_BUFG
    SLICE_X95Y127        FDRE                                         r  temp_c_clamped_reg[1]/C
                         clock pessimism              0.441    13.974    
                         clock uncertainty           -0.035    13.938    
    SLICE_X95Y127        FDRE (Setup_fdre_C_D)       -0.269    13.669    temp_c_clamped_reg[1]
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 mult_result_reg__11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_c_clamped_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.844ns (41.978%)  route 2.549ns (58.022%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 13.535 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          2.047     6.120    clk_125mhz_IBUF_BUFG
    DSP48_X3Y50          DSP48E1                                      r  mult_result_reg__11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     6.554 f  mult_result_reg__11/P[14]
                         net (fo=7, routed)           0.811     7.365    mult_result_reg__11_n_91
    SLICE_X94Y128        LUT1 (Prop_lut1_I0_O)        0.124     7.489 r  temp_c_clamped[6]_i_14/O
                         net (fo=1, routed)           0.000     7.489    temp_c_clamped[6]_i_14_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.022 r  temp_c_clamped_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.022    temp_c_clamped_reg[6]_i_9_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.345 f  temp_c_clamped_reg[6]_i_6/O[1]
                         net (fo=1, routed)           1.148     9.493    temp_c_clamped2[6]
    SLICE_X95Y129        LUT6 (Prop_lut6_I1_O)        0.306     9.799 f  temp_c_clamped[6]_i_5/O
                         net (fo=7, routed)           0.590    10.389    temp_c_clamped1
    SLICE_X95Y128        LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  temp_c_clamped[2]_i_1/O
                         net (fo=1, routed)           0.000    10.513    temp_c_clamped[2]_i_1_n_0
    SLICE_X95Y128        FDRE                                         r  temp_c_clamped_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.770    13.535    clk_125mhz_IBUF_BUFG
    SLICE_X95Y128        FDRE                                         r  temp_c_clamped_reg[2]/C
                         clock pessimism              0.441    13.976    
                         clock uncertainty           -0.035    13.940    
    SLICE_X95Y128        FDRE (Setup_fdre_C_D)        0.031    13.971    temp_c_clamped_reg[2]
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sample_accum_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.991ns (26.847%)  route 2.700ns (73.153%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.896     5.970    clk_125mhz_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.419     6.389 r  sample_count_reg[1]/Q
                         net (fo=6, routed)           0.900     7.288    sample_count_reg_n_0_[1]
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.587 f  sample_count[6]_i_2/O
                         net (fo=2, routed)           0.182     7.769    sample_count[6]_i_2_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  sample_count[7]_i_2/O
                         net (fo=3, routed)           0.506     8.399    sample_count[7]_i_2_n_0
    SLICE_X83Y127        LUT4 (Prop_lut4_I0_O)        0.149     8.548 r  mult_result_i_1/O
                         net (fo=36, routed)          1.113     9.661    mult_result_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  sample_accum_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.703    13.468    clk_125mhz_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  sample_accum_reg[4]/C
                         clock pessimism              0.441    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X84Y124        FDRE (Setup_fdre_C_R)       -0.637    13.236    sample_accum_reg[4]
  -------------------------------------------------------------------
                         required time                         13.236    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sample_accum_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.991ns (26.847%)  route 2.700ns (73.153%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.896     5.970    clk_125mhz_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.419     6.389 r  sample_count_reg[1]/Q
                         net (fo=6, routed)           0.900     7.288    sample_count_reg_n_0_[1]
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.587 f  sample_count[6]_i_2/O
                         net (fo=2, routed)           0.182     7.769    sample_count[6]_i_2_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  sample_count[7]_i_2/O
                         net (fo=3, routed)           0.506     8.399    sample_count[7]_i_2_n_0
    SLICE_X83Y127        LUT4 (Prop_lut4_I0_O)        0.149     8.548 r  mult_result_i_1/O
                         net (fo=36, routed)          1.113     9.661    mult_result_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  sample_accum_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.703    13.468    clk_125mhz_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  sample_accum_reg[5]/C
                         clock pessimism              0.441    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X84Y124        FDRE (Setup_fdre_C_R)       -0.637    13.236    sample_accum_reg[5]
  -------------------------------------------------------------------
                         required time                         13.236    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sample_accum_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.991ns (26.847%)  route 2.700ns (73.153%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.896     5.970    clk_125mhz_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.419     6.389 r  sample_count_reg[1]/Q
                         net (fo=6, routed)           0.900     7.288    sample_count_reg_n_0_[1]
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.587 f  sample_count[6]_i_2/O
                         net (fo=2, routed)           0.182     7.769    sample_count[6]_i_2_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  sample_count[7]_i_2/O
                         net (fo=3, routed)           0.506     8.399    sample_count[7]_i_2_n_0
    SLICE_X83Y127        LUT4 (Prop_lut4_I0_O)        0.149     8.548 r  mult_result_i_1/O
                         net (fo=36, routed)          1.113     9.661    mult_result_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  sample_accum_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.703    13.468    clk_125mhz_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  sample_accum_reg[6]/C
                         clock pessimism              0.441    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X84Y124        FDRE (Setup_fdre_C_R)       -0.637    13.236    sample_accum_reg[6]
  -------------------------------------------------------------------
                         required time                         13.236    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 sample_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sample_accum_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.991ns (26.847%)  route 2.700ns (73.153%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.896     5.970    clk_125mhz_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  sample_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.419     6.389 r  sample_count_reg[1]/Q
                         net (fo=6, routed)           0.900     7.288    sample_count_reg_n_0_[1]
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.587 f  sample_count[6]_i_2/O
                         net (fo=2, routed)           0.182     7.769    sample_count[6]_i_2_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  sample_count[7]_i_2/O
                         net (fo=3, routed)           0.506     8.399    sample_count[7]_i_2_n_0
    SLICE_X83Y127        LUT4 (Prop_lut4_I0_O)        0.149     8.548 r  mult_result_i_1/O
                         net (fo=36, routed)          1.113     9.661    mult_result_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  sample_accum_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.703    13.468    clk_125mhz_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  sample_accum_reg[7]/C
                         clock pessimism              0.441    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X84Y124        FDRE (Setup_fdre_C_R)       -0.637    13.236    sample_accum_reg[7]
  -------------------------------------------------------------------
                         required time                         13.236    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 mult_result_reg__11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_c_clamped_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.844ns (43.391%)  route 2.406ns (56.609%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 13.535 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          2.047     6.120    clk_125mhz_IBUF_BUFG
    DSP48_X3Y50          DSP48E1                                      r  mult_result_reg__11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     6.554 f  mult_result_reg__11/P[14]
                         net (fo=7, routed)           0.811     7.365    mult_result_reg__11_n_91
    SLICE_X94Y128        LUT1 (Prop_lut1_I0_O)        0.124     7.489 r  temp_c_clamped[6]_i_14/O
                         net (fo=1, routed)           0.000     7.489    temp_c_clamped[6]_i_14_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.022 r  temp_c_clamped_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.022    temp_c_clamped_reg[6]_i_9_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.345 f  temp_c_clamped_reg[6]_i_6/O[1]
                         net (fo=1, routed)           1.148     9.493    temp_c_clamped2[6]
    SLICE_X95Y129        LUT6 (Prop_lut6_I1_O)        0.306     9.799 f  temp_c_clamped[6]_i_5/O
                         net (fo=7, routed)           0.447    10.246    temp_c_clamped1
    SLICE_X95Y128        LUT6 (Prop_lut6_I5_O)        0.124    10.370 r  temp_c_clamped[3]_i_1/O
                         net (fo=1, routed)           0.000    10.370    temp_c_clamped[3]_i_1_n_0
    SLICE_X95Y128        FDRE                                         r  temp_c_clamped_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.770    13.535    clk_125mhz_IBUF_BUFG
    SLICE_X95Y128        FDRE                                         r  temp_c_clamped_reg[3]/C
                         clock pessimism              0.441    13.976    
                         clock uncertainty           -0.035    13.940    
    SLICE_X95Y128        FDRE (Setup_fdre_C_D)        0.031    13.971    temp_c_clamped_reg[3]
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 mult_result_reg__11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_c_clamped_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.844ns (43.596%)  route 2.386ns (56.404%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 13.536 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          2.047     6.120    clk_125mhz_IBUF_BUFG
    DSP48_X3Y50          DSP48E1                                      r  mult_result_reg__11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     6.554 f  mult_result_reg__11/P[14]
                         net (fo=7, routed)           0.811     7.365    mult_result_reg__11_n_91
    SLICE_X94Y128        LUT1 (Prop_lut1_I0_O)        0.124     7.489 r  temp_c_clamped[6]_i_14/O
                         net (fo=1, routed)           0.000     7.489    temp_c_clamped[6]_i_14_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.022 r  temp_c_clamped_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.022    temp_c_clamped_reg[6]_i_9_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.345 r  temp_c_clamped_reg[6]_i_6/O[1]
                         net (fo=1, routed)           1.148     9.493    temp_c_clamped2[6]
    SLICE_X95Y129        LUT6 (Prop_lut6_I1_O)        0.306     9.799 r  temp_c_clamped[6]_i_5/O
                         net (fo=7, routed)           0.427    10.226    temp_c_clamped1
    SLICE_X95Y129        LUT3 (Prop_lut3_I2_O)        0.124    10.350 r  temp_c_clamped[5]_i_1/O
                         net (fo=1, routed)           0.000    10.350    temp_c_clamped[5]_i_1_n_0
    SLICE_X95Y129        FDRE                                         r  temp_c_clamped_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.771    13.536    clk_125mhz_IBUF_BUFG
    SLICE_X95Y129        FDRE                                         r  temp_c_clamped_reg[5]/C
                         clock pessimism              0.441    13.977    
                         clock uncertainty           -0.035    13.941    
    SLICE_X95Y129        FDRE (Setup_fdre_C_D)        0.029    13.970    temp_c_clamped_reg[5]
  -------------------------------------------------------------------
                         required time                         13.970    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 mult_result_reg__11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_c_clamped_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.844ns (43.138%)  route 2.431ns (56.862%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 13.535 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          2.047     6.120    clk_125mhz_IBUF_BUFG
    DSP48_X3Y50          DSP48E1                                      r  mult_result_reg__11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     6.554 f  mult_result_reg__11/P[14]
                         net (fo=7, routed)           0.811     7.365    mult_result_reg__11_n_91
    SLICE_X94Y128        LUT1 (Prop_lut1_I0_O)        0.124     7.489 r  temp_c_clamped[6]_i_14/O
                         net (fo=1, routed)           0.000     7.489    temp_c_clamped[6]_i_14_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.022 r  temp_c_clamped_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.022    temp_c_clamped_reg[6]_i_9_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.345 f  temp_c_clamped_reg[6]_i_6/O[1]
                         net (fo=1, routed)           1.148     9.493    temp_c_clamped2[6]
    SLICE_X95Y129        LUT6 (Prop_lut6_I1_O)        0.306     9.799 f  temp_c_clamped[6]_i_5/O
                         net (fo=7, routed)           0.472    10.271    temp_c_clamped1
    SLICE_X96Y128        LUT4 (Prop_lut4_I3_O)        0.124    10.395 r  temp_c_clamped[4]_i_1/O
                         net (fo=1, routed)           0.000    10.395    temp_c_clamped[4]_i_1_n_0
    SLICE_X96Y128        FDRE                                         r  temp_c_clamped_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.770    13.535    clk_125mhz_IBUF_BUFG
    SLICE_X96Y128        FDRE                                         r  temp_c_clamped_reg[4]/C
                         clock pessimism              0.441    13.976    
                         clock uncertainty           -0.035    13.940    
    SLICE_X96Y128        FDRE (Setup_fdre_C_D)        0.077    14.017    temp_c_clamped_reg[4]
  -------------------------------------------------------------------
                         required time                         14.017    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 mult_result_reg__11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_c_clamped_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.838ns (43.516%)  route 2.386ns (56.484%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 13.536 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          2.047     6.120    clk_125mhz_IBUF_BUFG
    DSP48_X3Y50          DSP48E1                                      r  mult_result_reg__11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     6.554 f  mult_result_reg__11/P[14]
                         net (fo=7, routed)           0.811     7.365    mult_result_reg__11_n_91
    SLICE_X94Y128        LUT1 (Prop_lut1_I0_O)        0.124     7.489 r  temp_c_clamped[6]_i_14/O
                         net (fo=1, routed)           0.000     7.489    temp_c_clamped[6]_i_14_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.022 r  temp_c_clamped_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.022    temp_c_clamped_reg[6]_i_9_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.345 r  temp_c_clamped_reg[6]_i_6/O[1]
                         net (fo=1, routed)           1.148     9.493    temp_c_clamped2[6]
    SLICE_X95Y129        LUT6 (Prop_lut6_I1_O)        0.306     9.799 r  temp_c_clamped[6]_i_5/O
                         net (fo=7, routed)           0.427    10.226    temp_c_clamped1
    SLICE_X95Y129        LUT4 (Prop_lut4_I3_O)        0.118    10.344 r  temp_c_clamped[6]_i_2/O
                         net (fo=1, routed)           0.000    10.344    temp_c_clamped[6]_i_2_n_0
    SLICE_X95Y129        FDRE                                         r  temp_c_clamped_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.771    13.536    clk_125mhz_IBUF_BUFG
    SLICE_X95Y129        FDRE                                         r  temp_c_clamped_reg[6]/C
                         clock pessimism              0.441    13.977    
                         clock uncertainty           -0.035    13.941    
    SLICE_X95Y129        FDRE (Setup_fdre_C_D)        0.075    14.016    temp_c_clamped_reg[6]
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  3.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sample_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sample_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.655     1.742    clk_125mhz_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  sample_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  sample_count_reg[3]/Q
                         net (fo=5, routed)           0.077     1.960    sample_count_reg_n_0_[3]
    SLICE_X82Y127        LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  sample_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.005    sample_count[5]
    SLICE_X82Y127        FDRE                                         r  sample_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.925     2.267    clk_125mhz_IBUF_BUFG
    SLICE_X82Y127        FDRE                                         r  sample_count_reg[5]/C
                         clock pessimism             -0.513     1.755    
    SLICE_X82Y127        FDRE (Hold_fdre_C_D)         0.121     1.876    sample_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 temp_c_clamped_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.211%)  route 0.139ns (42.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.679     1.766    clk_125mhz_IBUF_BUFG
    SLICE_X95Y128        FDRE                                         r  temp_c_clamped_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y128        FDRE (Prop_fdre_C_Q)         0.141     1.907 r  temp_c_clamped_reg[3]/Q
                         net (fo=6, routed)           0.139     2.046    temp_c_clamped[3]
    SLICE_X96Y127        LUT6 (Prop_lut6_I5_O)        0.045     2.091 r  tens[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    tens[0]_i_1_n_0
    SLICE_X96Y127        FDRE                                         r  tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.950     2.292    clk_125mhz_IBUF_BUFG
    SLICE_X96Y127        FDRE                                         r  tens_reg[0]/C
                         clock pessimism             -0.514     1.779    
    SLICE_X96Y127        FDRE (Hold_fdre_C_D)         0.121     1.900    tens_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 temp_c_clamped_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.861%)  route 0.141ns (43.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.679     1.766    clk_125mhz_IBUF_BUFG
    SLICE_X95Y128        FDRE                                         r  temp_c_clamped_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y128        FDRE (Prop_fdre_C_Q)         0.141     1.907 r  temp_c_clamped_reg[3]/Q
                         net (fo=6, routed)           0.141     2.048    temp_c_clamped[3]
    SLICE_X96Y127        LUT6 (Prop_lut6_I5_O)        0.045     2.093 r  ones[1]_i_1/O
                         net (fo=1, routed)           0.000     2.093    ones[1]_i_1_n_0
    SLICE_X96Y127        FDRE                                         r  ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.950     2.292    clk_125mhz_IBUF_BUFG
    SLICE_X96Y127        FDRE                                         r  ones_reg[1]/C
                         clock pessimism             -0.514     1.779    
    SLICE_X96Y127        FDRE (Hold_fdre_C_D)         0.120     1.899    ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 temp_c_clamped_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.680     1.767    clk_125mhz_IBUF_BUFG
    SLICE_X96Y129        FDRE                                         r  temp_c_clamped_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y129        FDRE (Prop_fdre_C_Q)         0.164     1.931 r  temp_c_clamped_reg[0]/Q
                         net (fo=1, routed)           0.116     2.047    temp_c_clamped[0]
    SLICE_X97Y127        FDRE                                         r  ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.950     2.292    clk_125mhz_IBUF_BUFG
    SLICE_X97Y127        FDRE                                         r  ones_reg[0]/C
                         clock pessimism             -0.514     1.779    
    SLICE_X97Y127        FDRE (Hold_fdre_C_D)         0.070     1.849    ones_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 temp_c_clamped_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.029%)  route 0.165ns (46.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.679     1.766    clk_125mhz_IBUF_BUFG
    SLICE_X95Y127        FDRE                                         r  temp_c_clamped_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDRE (Prop_fdre_C_Q)         0.141     1.907 r  temp_c_clamped_reg[1]/Q
                         net (fo=4, routed)           0.165     2.071    temp_c_clamped[1]
    SLICE_X96Y126        LUT6 (Prop_lut6_I1_O)        0.045     2.116 r  ones[2]_i_1/O
                         net (fo=1, routed)           0.000     2.116    ones[2]_i_1_n_0
    SLICE_X96Y126        FDRE                                         r  ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.948     2.290    clk_125mhz_IBUF_BUFG
    SLICE_X96Y126        FDRE                                         r  ones_reg[2]/C
                         clock pessimism             -0.514     1.777    
    SLICE_X96Y126        FDRE (Hold_fdre_C_D)         0.120     1.897    ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_result_reg__11/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.615%)  route 0.310ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 r  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.310     2.236    rst
    DSP48_X3Y50          DSP48E1                                      r  mult_result_reg__11/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.037     2.379    clk_125mhz_IBUF_BUFG
    DSP48_X3Y50          DSP48E1                                      r  mult_result_reg__11/CLK
                         clock pessimism             -0.494     1.885    
    DSP48_X3Y50          DSP48E1 (Hold_dsp48e1_CLK_RSTM)
                                                      0.124     2.009    mult_result_reg__11
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sample_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sample_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.738%)  route 0.102ns (29.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.655     1.742    clk_125mhz_IBUF_BUFG
    SLICE_X82Y127        FDRE                                         r  sample_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.148     1.890 r  sample_count_reg[2]/Q
                         net (fo=6, routed)           0.102     1.991    sample_count_reg_n_0_[2]
    SLICE_X82Y127        LUT6 (Prop_lut6_I3_O)        0.098     2.089 r  sample_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.089    sample_count[6]
    SLICE_X82Y127        FDRE                                         r  sample_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.925     2.267    clk_125mhz_IBUF_BUFG
    SLICE_X82Y127        FDRE                                         r  sample_count_reg[6]/C
                         clock pessimism             -0.526     1.742    
    SLICE_X82Y127        FDRE (Hold_fdre_C_D)         0.120     1.862    sample_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rst_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rst_sync_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.680     1.767    clk_125mhz_IBUF_BUFG
    SLICE_X94Y129        FDPE                                         r  rst_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y129        FDPE (Prop_fdpe_C_Q)         0.164     1.931 r  rst_sync_reg[0]/Q
                         net (fo=1, routed)           0.163     2.094    rst_sync_reg_n_0_[0]
    SLICE_X94Y129        FDPE                                         r  rst_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.952     2.294    clk_125mhz_IBUF_BUFG
    SLICE_X94Y129        FDPE                                         r  rst_sync_reg[1]/C
                         clock pessimism             -0.528     1.767    
    SLICE_X94Y129        FDPE (Hold_fdpe_C_D)         0.090     1.857    rst_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 temp_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sample_accum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.522%)  route 0.133ns (34.478%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.653     1.740    clk_125mhz_IBUF_BUFG
    SLICE_X80Y123        FDRE                                         r  temp_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.141     1.881 r  temp_sample_reg[2]/Q
                         net (fo=3, routed)           0.133     2.013    temp_sample[2]
    SLICE_X84Y123        LUT2 (Prop_lut2_I0_O)        0.045     2.058 r  sample_accum[0]_i_3/O
                         net (fo=1, routed)           0.000     2.058    sample_accum[0]_i_3_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.124 r  sample_accum_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.124    sample_accum_reg[0]_i_1_n_5
    SLICE_X84Y123        FDRE                                         r  sample_accum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.923     2.265    clk_125mhz_IBUF_BUFG
    SLICE_X84Y123        FDRE                                         r  sample_accum_reg[2]/C
                         clock pessimism             -0.494     1.772    
    SLICE_X84Y123        FDRE (Hold_fdre_C_D)         0.105     1.877    sample_accum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sample_accum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_result_reg__7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.249ns (67.320%)  route 0.121ns (32.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.653     1.740    clk_125mhz_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  sample_accum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDRE (Prop_fdre_C_Q)         0.141     1.881 r  sample_accum_reg[15]/Q
                         net (fo=2, routed)           0.121     2.001    sample_accum_reg__0[15]
    SLICE_X85Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.109 r  mult_result_reg__7_i_1/O[3]
                         net (fo=1, routed)           0.000     2.109    p_1_in[3]
    SLICE_X85Y126        FDRE                                         r  mult_result_reg__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.923     2.265    clk_125mhz_IBUF_BUFG
    SLICE_X85Y126        FDRE                                         r  mult_result_reg__7/C
                         clock pessimism             -0.513     1.753    
    SLICE_X85Y126        FDRE (Hold_fdre_C_D)         0.105     1.858    mult_result_reg__7
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         8.000       4.000      XADC_X0Y0       u_xadc/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_125mhz_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X3Y50     mult_result_reg__11/CLK
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X85Y128   mult_result_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X85Y128   mult_result_reg__0/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X85Y128   mult_result_reg__1/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X85Y126   mult_result_reg__10/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X85Y128   mult_result_reg__2/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X85Y127   mult_result_reg__3/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X85Y127   mult_result_reg__4/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y126   mult_result_reg__10/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y126   mult_result_reg__10/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__2/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__1/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y126   mult_result_reg__10/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y126   mult_result_reg__10/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__2/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X85Y128   mult_result_reg__2/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.518ns (26.476%)  route 1.438ns (73.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns = ( 13.533 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.438     7.985    u_pmodssd/Q[0]
    SLICE_X96Y122        FDCE                                         f  u_pmodssd/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.768    13.533    u_pmodssd/CLK
    SLICE_X96Y122        FDCE                                         r  u_pmodssd/refresh_counter_reg[0]/C
                         clock pessimism              0.441    13.974    
                         clock uncertainty           -0.035    13.938    
    SLICE_X96Y122        FDCE (Recov_fdce_C_CLR)     -0.319    13.619    u_pmodssd/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.619    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.518ns (26.476%)  route 1.438ns (73.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns = ( 13.533 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.438     7.985    u_pmodssd/Q[0]
    SLICE_X96Y122        FDCE                                         f  u_pmodssd/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.768    13.533    u_pmodssd/CLK
    SLICE_X96Y122        FDCE                                         r  u_pmodssd/refresh_counter_reg[1]/C
                         clock pessimism              0.441    13.974    
                         clock uncertainty           -0.035    13.938    
    SLICE_X96Y122        FDCE (Recov_fdce_C_CLR)     -0.319    13.619    u_pmodssd/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.619    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.518ns (26.476%)  route 1.438ns (73.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns = ( 13.533 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.438     7.985    u_pmodssd/Q[0]
    SLICE_X96Y122        FDCE                                         f  u_pmodssd/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.768    13.533    u_pmodssd/CLK
    SLICE_X96Y122        FDCE                                         r  u_pmodssd/refresh_counter_reg[2]/C
                         clock pessimism              0.441    13.974    
                         clock uncertainty           -0.035    13.938    
    SLICE_X96Y122        FDCE (Recov_fdce_C_CLR)     -0.319    13.619    u_pmodssd/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.619    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.518ns (26.476%)  route 1.438ns (73.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns = ( 13.533 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.438     7.985    u_pmodssd/Q[0]
    SLICE_X96Y122        FDCE                                         f  u_pmodssd/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.768    13.533    u_pmodssd/CLK
    SLICE_X96Y122        FDCE                                         r  u_pmodssd/refresh_counter_reg[3]/C
                         clock pessimism              0.441    13.974    
                         clock uncertainty           -0.035    13.938    
    SLICE_X96Y122        FDCE (Recov_fdce_C_CLR)     -0.319    13.619    u_pmodssd/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.619    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.518ns (28.531%)  route 1.298ns (71.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 13.532 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.298     7.844    u_pmodssd/Q[0]
    SLICE_X96Y123        FDCE                                         f  u_pmodssd/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.767    13.532    u_pmodssd/CLK
    SLICE_X96Y123        FDCE                                         r  u_pmodssd/refresh_counter_reg[4]/C
                         clock pessimism              0.441    13.973    
                         clock uncertainty           -0.035    13.937    
    SLICE_X96Y123        FDCE (Recov_fdce_C_CLR)     -0.319    13.618    u_pmodssd/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.518ns (28.531%)  route 1.298ns (71.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 13.532 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.298     7.844    u_pmodssd/Q[0]
    SLICE_X96Y123        FDCE                                         f  u_pmodssd/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.767    13.532    u_pmodssd/CLK
    SLICE_X96Y123        FDCE                                         r  u_pmodssd/refresh_counter_reg[5]/C
                         clock pessimism              0.441    13.973    
                         clock uncertainty           -0.035    13.937    
    SLICE_X96Y123        FDCE (Recov_fdce_C_CLR)     -0.319    13.618    u_pmodssd/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.518ns (28.531%)  route 1.298ns (71.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 13.532 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.298     7.844    u_pmodssd/Q[0]
    SLICE_X96Y123        FDCE                                         f  u_pmodssd/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.767    13.532    u_pmodssd/CLK
    SLICE_X96Y123        FDCE                                         r  u_pmodssd/refresh_counter_reg[6]/C
                         clock pessimism              0.441    13.973    
                         clock uncertainty           -0.035    13.937    
    SLICE_X96Y123        FDCE (Recov_fdce_C_CLR)     -0.319    13.618    u_pmodssd/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.518ns (28.531%)  route 1.298ns (71.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 13.532 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.298     7.844    u_pmodssd/Q[0]
    SLICE_X96Y123        FDCE                                         f  u_pmodssd/refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.767    13.532    u_pmodssd/CLK
    SLICE_X96Y123        FDCE                                         r  u_pmodssd/refresh_counter_reg[7]/C
                         clock pessimism              0.441    13.973    
                         clock uncertainty           -0.035    13.937    
    SLICE_X96Y123        FDCE (Recov_fdce_C_CLR)     -0.319    13.618    u_pmodssd/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.518ns (31.114%)  route 1.147ns (68.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.530ns = ( 13.530 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.147     7.693    u_pmodssd/Q[0]
    SLICE_X96Y124        FDCE                                         f  u_pmodssd/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.765    13.530    u_pmodssd/CLK
    SLICE_X96Y124        FDCE                                         r  u_pmodssd/refresh_counter_reg[10]/C
                         clock pessimism              0.441    13.971    
                         clock uncertainty           -0.035    13.935    
    SLICE_X96Y124        FDCE (Recov_fdce_C_CLR)     -0.319    13.616    u_pmodssd/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.518ns (31.114%)  route 1.147ns (68.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.530ns = ( 13.530 - 8.000 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.955     6.029    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.547 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          1.147     7.693    u_pmodssd/Q[0]
    SLICE_X96Y124        FDCE                                         f  u_pmodssd/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.765    13.530    u_pmodssd/CLK
    SLICE_X96Y124        FDCE                                         r  u_pmodssd/refresh_counter_reg[11]/C
                         clock pessimism              0.441    13.971    
                         clock uncertainty           -0.035    13.935    
    SLICE_X96Y124        FDCE (Recov_fdce_C_CLR)     -0.319    13.616    u_pmodssd/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  5.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.164ns (29.459%)  route 0.393ns (70.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.393     2.319    u_pmodssd/Q[0]
    SLICE_X96Y125        FDCE                                         f  u_pmodssd/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.947     2.289    u_pmodssd/CLK
    SLICE_X96Y125        FDCE                                         r  u_pmodssd/refresh_counter_reg[12]/C
                         clock pessimism             -0.494     1.796    
    SLICE_X96Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.729    u_pmodssd/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.164ns (29.459%)  route 0.393ns (70.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.393     2.319    u_pmodssd/Q[0]
    SLICE_X96Y125        FDCE                                         f  u_pmodssd/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.947     2.289    u_pmodssd/CLK
    SLICE_X96Y125        FDCE                                         r  u_pmodssd/refresh_counter_reg[13]/C
                         clock pessimism             -0.494     1.796    
    SLICE_X96Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.729    u_pmodssd/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.164ns (29.459%)  route 0.393ns (70.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.393     2.319    u_pmodssd/Q[0]
    SLICE_X96Y125        FDCE                                         f  u_pmodssd/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.947     2.289    u_pmodssd/CLK
    SLICE_X96Y125        FDCE                                         r  u_pmodssd/refresh_counter_reg[14]/C
                         clock pessimism             -0.494     1.796    
    SLICE_X96Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.729    u_pmodssd/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.164ns (29.459%)  route 0.393ns (70.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.393     2.319    u_pmodssd/Q[0]
    SLICE_X96Y125        FDCE                                         f  u_pmodssd/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.947     2.289    u_pmodssd/CLK
    SLICE_X96Y125        FDCE                                         r  u_pmodssd/refresh_counter_reg[15]/C
                         clock pessimism             -0.494     1.796    
    SLICE_X96Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.729    u_pmodssd/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.276%)  route 0.485ns (74.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.485     2.411    u_pmodssd/Q[0]
    SLICE_X96Y124        FDCE                                         f  u_pmodssd/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.947     2.289    u_pmodssd/CLK
    SLICE_X96Y124        FDCE                                         r  u_pmodssd/refresh_counter_reg[10]/C
                         clock pessimism             -0.494     1.796    
    SLICE_X96Y124        FDCE (Remov_fdce_C_CLR)     -0.067     1.729    u_pmodssd/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.276%)  route 0.485ns (74.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.485     2.411    u_pmodssd/Q[0]
    SLICE_X96Y124        FDCE                                         f  u_pmodssd/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.947     2.289    u_pmodssd/CLK
    SLICE_X96Y124        FDCE                                         r  u_pmodssd/refresh_counter_reg[11]/C
                         clock pessimism             -0.494     1.796    
    SLICE_X96Y124        FDCE (Remov_fdce_C_CLR)     -0.067     1.729    u_pmodssd/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.276%)  route 0.485ns (74.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.485     2.411    u_pmodssd/Q[0]
    SLICE_X96Y124        FDCE                                         f  u_pmodssd/refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.947     2.289    u_pmodssd/CLK
    SLICE_X96Y124        FDCE                                         r  u_pmodssd/refresh_counter_reg[8]/C
                         clock pessimism             -0.494     1.796    
    SLICE_X96Y124        FDCE (Remov_fdce_C_CLR)     -0.067     1.729    u_pmodssd/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.276%)  route 0.485ns (74.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.485     2.411    u_pmodssd/Q[0]
    SLICE_X96Y124        FDCE                                         f  u_pmodssd/refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.947     2.289    u_pmodssd/CLK
    SLICE_X96Y124        FDCE                                         r  u_pmodssd/refresh_counter_reg[9]/C
                         clock pessimism             -0.494     1.796    
    SLICE_X96Y124        FDCE (Remov_fdce_C_CLR)     -0.067     1.729    u_pmodssd/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.164ns (23.015%)  route 0.549ns (76.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.549     2.475    u_pmodssd/Q[0]
    SLICE_X96Y123        FDCE                                         f  u_pmodssd/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.948     2.290    u_pmodssd/CLK
    SLICE_X96Y123        FDCE                                         r  u_pmodssd/refresh_counter_reg[4]/C
                         clock pessimism             -0.494     1.797    
    SLICE_X96Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.730    u_pmodssd/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 rst_sync_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pmodssd/refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.164ns (23.015%)  route 0.549ns (76.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDPE (Prop_fdpe_C_Q)         0.164     1.927 f  rst_sync_reg[3]/Q
                         net (fo=54, routed)          0.549     2.475    u_pmodssd/Q[0]
    SLICE_X96Y123        FDCE                                         f  u_pmodssd/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.948     2.290    u_pmodssd/CLK
    SLICE_X96Y123        FDCE                                         r  u_pmodssd/refresh_counter_reg[5]/C
                         clock pessimism             -0.494     1.797    
    SLICE_X96Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.730    u_pmodssd/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.746    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.538ns  (logic 4.569ns (43.362%)  route 5.968ns (56.638%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.958     6.032    clk_125mhz_IBUF_BUFG
    SLICE_X96Y126        FDRE                                         r  ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.518     6.550 f  ones_reg[2]/Q
                         net (fo=5, routed)           0.985     7.535    u_pmodssd/temp_bcd[2]
    SLICE_X97Y127        LUT3 (Prop_lut3_I2_O)        0.152     7.687 f  u_pmodssd/ja_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.756     8.443    u_pmodssd/ja_OBUF[3]_inst_i_2_n_0
    SLICE_X97Y126        LUT6 (Prop_lut6_I0_O)        0.326     8.769 r  u_pmodssd/ja_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.227    12.996    ja_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    16.569 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.569    ja[1]
    Y19                                                               r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.515ns  (logic 4.514ns (42.928%)  route 6.001ns (57.072%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.959     6.033    clk_125mhz_IBUF_BUFG
    SLICE_X96Y127        FDRE                                         r  tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y127        FDRE (Prop_fdre_C_Q)         0.518     6.551 f  tens_reg[1]/Q
                         net (fo=2, routed)           0.857     7.408    u_pmodssd/temp_bcd[5]
    SLICE_X97Y127        LUT3 (Prop_lut3_I0_O)        0.124     7.532 f  u_pmodssd/ja_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.875     8.406    u_pmodssd/ja_OBUF[3]_inst_i_3_n_0
    SLICE_X96Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.530 r  u_pmodssd/ja_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.853     9.383    u_pmodssd/ja_OBUF[2]_inst_i_2_n_0
    SLICE_X96Y126        LUT6 (Prop_lut6_I0_O)        0.124     9.507 r  u_pmodssd/ja_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.417    12.924    ja_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    16.548 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.548    ja[2]
    Y16                                                               r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.341ns  (logic 4.545ns (43.950%)  route 5.796ns (56.050%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.959     6.033    clk_125mhz_IBUF_BUFG
    SLICE_X96Y127        FDRE                                         r  tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y127        FDRE (Prop_fdre_C_Q)         0.518     6.551 f  tens_reg[1]/Q
                         net (fo=2, routed)           0.857     7.408    u_pmodssd/temp_bcd[5]
    SLICE_X97Y127        LUT3 (Prop_lut3_I0_O)        0.124     7.532 f  u_pmodssd/ja_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.875     8.406    u_pmodssd/ja_OBUF[3]_inst_i_3_n_0
    SLICE_X96Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.530 r  u_pmodssd/ja_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.477     9.007    u_pmodssd/ja_OBUF[2]_inst_i_2_n_0
    SLICE_X96Y126        LUT6 (Prop_lut6_I0_O)        0.124     9.131 r  u_pmodssd/jb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.588    12.719    jb_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    16.374 r  jb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.374    jb[0]
    W14                                                               r  jb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.243ns  (logic 4.469ns (43.635%)  route 5.773ns (56.365%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.959     6.033    clk_125mhz_IBUF_BUFG
    SLICE_X96Y127        FDRE                                         r  tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y127        FDRE (Prop_fdre_C_Q)         0.518     6.551 r  tens_reg[1]/Q
                         net (fo=2, routed)           0.857     7.408    u_pmodssd/temp_bcd[5]
    SLICE_X97Y127        LUT3 (Prop_lut3_I0_O)        0.124     7.532 r  u_pmodssd/ja_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.677     8.208    u_pmodssd/ja_OBUF[3]_inst_i_3_n_0
    SLICE_X97Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.332 r  u_pmodssd/ja_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.151     8.483    u_pmodssd/ja_OBUF[0]_inst_i_2_n_0
    SLICE_X97Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  u_pmodssd/ja_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.089    12.696    ja_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.579    16.276 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.276    ja[0]
    Y18                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.906ns  (logic 4.640ns (46.836%)  route 5.266ns (53.164%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.958     6.032    clk_125mhz_IBUF_BUFG
    SLICE_X96Y126        FDRE                                         r  ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.518     6.550 r  ones_reg[2]/Q
                         net (fo=5, routed)           0.985     7.535    u_pmodssd/temp_bcd[2]
    SLICE_X97Y127        LUT3 (Prop_lut3_I2_O)        0.152     7.687 r  u_pmodssd/ja_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.673     8.360    u_pmodssd/ja_OBUF[3]_inst_i_2_n_0
    SLICE_X97Y126        LUT6 (Prop_lut6_I0_O)        0.326     8.686 r  u_pmodssd/jb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.608    12.294    jb_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    15.938 r  jb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.938    jb[1]
    Y14                                                               r  jb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.627ns  (logic 4.618ns (47.965%)  route 5.009ns (52.035%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.958     6.032    clk_125mhz_IBUF_BUFG
    SLICE_X96Y126        FDRE                                         r  ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.518     6.550 r  ones_reg[2]/Q
                         net (fo=5, routed)           0.985     7.535    u_pmodssd/temp_bcd[2]
    SLICE_X97Y127        LUT3 (Prop_lut3_I2_O)        0.152     7.687 r  u_pmodssd/ja_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.588     8.275    u_pmodssd/ja_OBUF[3]_inst_i_2_n_0
    SLICE_X97Y126        LUT6 (Prop_lut6_I3_O)        0.326     8.601 r  u_pmodssd/ja_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.436    12.037    ja_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    15.659 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.659    ja[3]
    Y17                                                               r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.391ns  (logic 4.601ns (48.987%)  route 4.791ns (51.013%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.958     6.032    clk_125mhz_IBUF_BUFG
    SLICE_X96Y126        FDRE                                         r  ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.518     6.550 r  ones_reg[2]/Q
                         net (fo=5, routed)           0.985     7.535    u_pmodssd/temp_bcd[2]
    SLICE_X97Y127        LUT3 (Prop_lut3_I2_O)        0.152     7.687 r  u_pmodssd/ja_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.668     8.355    u_pmodssd/ja_OBUF[3]_inst_i_2_n_0
    SLICE_X97Y126        LUT6 (Prop_lut6_I3_O)        0.326     8.681 r  u_pmodssd/jb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.138    11.819    jb_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605    15.423 r  jb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.423    jb[2]
    T11                                                               r  jb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_filtered_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 4.013ns (51.249%)  route 3.818ns (48.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.895     5.969    clk_125mhz_IBUF_BUFG
    SLICE_X85Y123        FDRE                                         r  temp_filtered_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.456     6.425 r  temp_filtered_reg[9]/Q
                         net (fo=1, routed)           3.818    10.242    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    13.800 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.800    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_filtered_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 3.986ns (53.205%)  route 3.506ns (46.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.895     5.969    clk_125mhz_IBUF_BUFG
    SLICE_X85Y123        FDRE                                         r  temp_filtered_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.456     6.425 r  temp_filtered_reg[8]/Q
                         net (fo=1, routed)           3.506     9.930    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.460 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.460    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pmodssd/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.291ns  (logic 4.116ns (56.457%)  route 3.175ns (43.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.956     6.030    u_pmodssd/CLK
    SLICE_X96Y125        FDCE                                         r  u_pmodssd/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125        FDCE (Prop_fdce_C_Q)         0.518     6.548 r  u_pmodssd/refresh_counter_reg[15]/Q
                         net (fo=14, routed)          3.175     9.722    jb_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.598    13.320 r  jb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.320    jb[3]
    T10                                                               r  jb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_filtered_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.437ns (57.788%)  route 1.050ns (42.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.655     1.742    clk_125mhz_IBUF_BUFG
    SLICE_X86Y127        FDRE                                         r  temp_filtered_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  temp_filtered_reg[10]/Q
                         net (fo=1, routed)           1.050     2.955    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.228 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.228    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_filtered_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.422ns (56.248%)  route 1.106ns (43.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.653     1.740    clk_125mhz_IBUF_BUFG
    SLICE_X85Y123        FDRE                                         r  temp_filtered_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141     1.881 r  temp_filtered_reg[11]/Q
                         net (fo=1, routed)           1.106     2.987    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.268 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.268    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pmodssd/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.462ns (57.939%)  route 1.062ns (42.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    u_pmodssd/CLK
    SLICE_X96Y125        FDCE                                         r  u_pmodssd/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125        FDCE (Prop_fdce_C_Q)         0.164     1.927 r  u_pmodssd/refresh_counter_reg[15]/Q
                         net (fo=14, routed)          1.062     2.988    jb_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.298     4.286 r  jb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.286    jb[3]
    T10                                                               r  jb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_filtered_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.372ns (52.630%)  route 1.235ns (47.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.653     1.740    clk_125mhz_IBUF_BUFG
    SLICE_X85Y123        FDRE                                         r  temp_filtered_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141     1.881 r  temp_filtered_reg[8]/Q
                         net (fo=1, routed)           1.235     3.115    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.346 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.346    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.491ns (56.046%)  route 1.169ns (43.954%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.677     1.764    clk_125mhz_IBUF_BUFG
    SLICE_X95Y126        FDRE                                         r  ones_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y126        FDRE (Prop_fdre_C_Q)         0.141     1.905 r  ones_reg[3]/Q
                         net (fo=6, routed)           0.144     2.049    u_pmodssd/temp_bcd[3]
    SLICE_X97Y126        LUT6 (Prop_lut6_I0_O)        0.045     2.094 r  u_pmodssd/jb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.025     3.119    jb_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     4.423 r  jb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.423    jb[2]
    T11                                                               r  jb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_filtered_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.399ns (50.989%)  route 1.345ns (49.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.653     1.740    clk_125mhz_IBUF_BUFG
    SLICE_X85Y123        FDRE                                         r  temp_filtered_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141     1.881 r  temp_filtered_reg[9]/Q
                         net (fo=1, routed)           1.345     3.225    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.483 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.483    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.533ns (53.623%)  route 1.326ns (46.377%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.677     1.764    clk_125mhz_IBUF_BUFG
    SLICE_X96Y126        FDRE                                         r  ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164     1.928 r  ones_reg[2]/Q
                         net (fo=5, routed)           0.175     2.103    u_pmodssd/temp_bcd[2]
    SLICE_X96Y126        LUT6 (Prop_lut6_I3_O)        0.045     2.148 r  u_pmodssd/ja_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.151     3.298    ja_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     4.622 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.622    ja[2]
    Y16                                                               r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.508ns (52.199%)  route 1.381ns (47.801%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.677     1.764    clk_125mhz_IBUF_BUFG
    SLICE_X95Y126        FDRE                                         r  ones_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y126        FDRE (Prop_fdre_C_Q)         0.141     1.905 r  ones_reg[3]/Q
                         net (fo=6, routed)           0.227     2.132    u_pmodssd/temp_bcd[3]
    SLICE_X97Y126        LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  u_pmodssd/ja_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.153     3.330    ja_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         1.322     4.652 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.652    ja[3]
    Y17                                                               r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.529ns (52.736%)  route 1.371ns (47.264%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.677     1.764    clk_125mhz_IBUF_BUFG
    SLICE_X95Y126        FDRE                                         r  ones_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y126        FDRE (Prop_fdre_C_Q)         0.141     1.905 r  ones_reg[3]/Q
                         net (fo=6, routed)           0.141     2.046    u_pmodssd/temp_bcd[3]
    SLICE_X97Y126        LUT6 (Prop_lut6_I3_O)        0.045     2.091 r  u_pmodssd/jb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.229     3.320    jb_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     4.664 r  jb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.664    jb[1]
    Y14                                                               r  jb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pmodssd/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.564ns (52.343%)  route 1.424ns (47.657%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.676     1.763    u_pmodssd/CLK
    SLICE_X96Y125        FDCE                                         r  u_pmodssd/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125        FDCE (Prop_fdce_C_Q)         0.164     1.927 r  u_pmodssd/refresh_counter_reg[15]/Q
                         net (fo=14, routed)          0.200     2.126    u_pmodssd/jb_OBUF[3]
    SLICE_X96Y126        LUT6 (Prop_lut6_I2_O)        0.045     2.171 r  u_pmodssd/jb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.224     3.395    jb_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     4.750 r  jb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.750    jb[0]
    W14                                                               r  jb[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            rst_sync_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.463ns (38.116%)  route 2.376ns (61.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_reset_IBUF_inst/O
                         net (fo=4, routed)           2.376     3.839    btn_reset_IBUF
    SLICE_X94Y128        FDPE                                         f  rst_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.770     5.535    clk_125mhz_IBUF_BUFG
    SLICE_X94Y128        FDPE                                         r  rst_sync_reg[2]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            rst_sync_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.830ns  (logic 1.463ns (38.205%)  route 2.367ns (61.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_reset_IBUF_inst/O
                         net (fo=4, routed)           2.367     3.830    btn_reset_IBUF
    SLICE_X90Y126        FDPE                                         f  rst_sync_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.764     5.529    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            rst_sync_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.463ns  (logic 1.463ns (42.262%)  route 1.999ns (57.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_reset_IBUF_inst/O
                         net (fo=4, routed)           1.999     3.463    btn_reset_IBUF
    SLICE_X94Y129        FDPE                                         f  rst_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.771     5.536    clk_125mhz_IBUF_BUFG
    SLICE_X94Y129        FDPE                                         r  rst_sync_reg[0]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            rst_sync_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.463ns  (logic 1.463ns (42.262%)  route 1.999ns (57.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_reset_IBUF_inst/O
                         net (fo=4, routed)           1.999     3.463    btn_reset_IBUF
    SLICE_X94Y129        FDPE                                         f  rst_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.771     5.536    clk_125mhz_IBUF_BUFG
    SLICE_X94Y129        FDPE                                         r  rst_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            rst_sync_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.231ns (21.024%)  route 0.869ns (78.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_reset_IBUF_inst/O
                         net (fo=4, routed)           0.869     1.101    btn_reset_IBUF
    SLICE_X94Y129        FDPE                                         f  rst_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.952     2.294    clk_125mhz_IBUF_BUFG
    SLICE_X94Y129        FDPE                                         r  rst_sync_reg[0]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            rst_sync_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.231ns (21.024%)  route 0.869ns (78.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_reset_IBUF_inst/O
                         net (fo=4, routed)           0.869     1.101    btn_reset_IBUF
    SLICE_X94Y129        FDPE                                         f  rst_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.952     2.294    clk_125mhz_IBUF_BUFG
    SLICE_X94Y129        FDPE                                         r  rst_sync_reg[1]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            rst_sync_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.231ns (18.977%)  route 0.988ns (81.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_reset_IBUF_inst/O
                         net (fo=4, routed)           0.988     1.219    btn_reset_IBUF
    SLICE_X94Y128        FDPE                                         f  rst_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.951     2.293    clk_125mhz_IBUF_BUFG
    SLICE_X94Y128        FDPE                                         r  rst_sync_reg[2]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            rst_sync_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.231ns (18.761%)  route 1.002ns (81.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_reset_IBUF_inst/O
                         net (fo=4, routed)           1.002     1.233    btn_reset_IBUF
    SLICE_X90Y126        FDPE                                         f  rst_sync_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.947     2.289    clk_125mhz_IBUF_BUFG
    SLICE_X90Y126        FDPE                                         r  rst_sync_reg[3]/C





