Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 62428be122ac4f75a6942345dd8eb08b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModule_TB_behav xil_defaultlib.TopModule_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [C:/Users/smdsbz/Projects/WasherController/WasherController.srcs/sources_1/new/ElevatorEmulator.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelaySignalNS(n_sec=12,__half_se...
Compiling module xil_defaultlib.MotorSimulator(__half_sec_scale=...
Compiling module xil_defaultlib.ClockSignal1S(__half_sec_scale=4...
Compiling module xil_defaultlib.BinaryToBCDConverter
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.DisplayInterfaceDriver_default
Compiling module xil_defaultlib.DelaySignalNS(n_sec=5,__half_sec...
Compiling module xil_defaultlib.ElevatorFSM(__half_sec_scale=24)
Compiling module xil_defaultlib.ElevatorFiles
Compiling module xil_defaultlib.ElevatorEmulator(__half_sec_scal...
Compiling module xil_defaultlib.TopModule_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModule_TB_behav
