{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1710882265084 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "); pcie_example_top.v(226) " "Verilog HDL info at pcie_example_top.v(226): );" {  } { { "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" "" { Text "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" 226 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1710882267621 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" " ^ pcie_example_top.v(226) " "Verilog HDL info at pcie_example_top.v(226):  ^" {  } { { "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" "" { Text "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" 226 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1710882267621 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ") pcie_example_top.v(226) " "Verilog HDL syntax error at pcie_example_top.v(226) near text )" {  } { { "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" "" { Text "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" 226 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1710882267621 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(0) " "Verilog HDL warning at altera_avalon_st_pipeline_base.v(0): overwriting previous definition of altera_avalon_st_pipeline_base module" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_avalon_st_pipeline_base.v" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_avalon_st_pipeline_base.v" 0 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710882269050 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(0) " "Verilog HDL info at altera_avalon_st_pipeline_base.v(0): previous definition of module altera_avalon_st_pipeline_base is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_avalon_st_pipeline_base.v" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_avalon_st_pipeline_base.v" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710882269050 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(0) " "Verilog HDL warning at altera_merlin_address_alignment.sv(0): module altera_merlin_address_alignment is previously defined, ignoring this definition" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_address_alignment.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_address_alignment.sv" 0 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 0 0 "Design Software" 0 -1 1710882269104 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(0) " "Verilog HDL info at altera_merlin_address_alignment.sv(0): previous definition of module altera_merlin_address_alignment is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_address_alignment.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_address_alignment.sv" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710882269104 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(0) " "Verilog HDL warning at altera_merlin_arbitrator.sv(0): module altera_merlin_arbitrator is previously defined, ignoring this definition" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_arbitrator.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_arbitrator.sv" 0 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 0 0 "Design Software" 0 -1 1710882269109 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(0) " "Verilog HDL info at altera_merlin_arbitrator.sv(0): previous definition of module altera_merlin_arbitrator is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710882269109 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(0) " "Verilog HDL info at altera_merlin_arbitrator.sv(0): previous definition of module altera_merlin_arb_adder is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710882269109 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(0) " "Verilog HDL warning at altera_merlin_burst_uncompressor.sv(0): module altera_merlin_burst_uncompressor is previously defined, ignoring this definition" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_burst_uncompressor.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_burst_uncompressor.sv" 0 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 0 0 "Design Software" 0 -1 1710882269114 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(0) " "Verilog HDL info at altera_merlin_burst_uncompressor.sv(0): previous definition of module altera_merlin_burst_uncompressor is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_uncompressor.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_uncompressor.sv" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710882269114 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1710882269562 ""}
