// Seed: 1377147963
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  assign id_1 = id_2[1];
  logic id_4 = id_1;
endmodule
