ARM GAS  /tmp/ccPlR3Ob.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"mainLoop.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._write,"ax",%progbits
  18              		.align	1
  19              		.global	_write
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	_write:
  27              	.LVL0:
  28              	.LFB133:
  29              		.file 1 "Core/Src/mainLoop.c"
   1:Core/Src/mainLoop.c **** #include "mainLoop.h"
   2:Core/Src/mainLoop.c **** 
   3:Core/Src/mainLoop.c **** #include <stdio.h>
   4:Core/Src/mainLoop.c **** //#include "arm_math.h"
   5:Core/Src/mainLoop.c **** #include "ad9520_function.h"
   6:Core/Src/mainLoop.c **** #include "main.h"
   7:Core/Src/mainLoop.c **** #include "math.h"
   8:Core/Src/mainLoop.c **** #include "max5307.h"
   9:Core/Src/mainLoop.c **** extern UART_HandleTypeDef huart2;
  10:Core/Src/mainLoop.c **** extern DAC_HandleTypeDef hdac;
  11:Core/Src/mainLoop.c **** extern TIM_HandleTypeDef htim4;
  12:Core/Src/mainLoop.c **** extern TIM_HandleTypeDef htim1;
  13:Core/Src/mainLoop.c **** extern TIM_HandleTypeDef htim5;  // Áî®Êù•ÂÅö1sÁöÑÂÆöÊó∂Âô®
  14:Core/Src/mainLoop.c **** extern ADC_HandleTypeDef hadc1;
  15:Core/Src/mainLoop.c **** extern ADC_HandleTypeDef hadc2;
  16:Core/Src/mainLoop.c **** // floating point support in printf isn't enabled by default. To enable, add -u
  17:Core/Src/mainLoop.c **** // _printf_float to your LDFLAGS.
  18:Core/Src/mainLoop.c **** // for ubuntu arm-none-eabi-gcc compile
  19:Core/Src/mainLoop.c **** int _write(int fd, char *ptr, int len) {
  30              		.loc 1 19 40 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 19 40 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
ARM GAS  /tmp/ccPlR3Ob.s 			page 2


  40 0002 1446     		mov	r4, r2
  20:Core/Src/mainLoop.c ****   HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
  41              		.loc 1 20 3 is_stmt 1 view .LVU2
  42 0004 4FF0FF33 		mov	r3, #-1
  43 0008 92B2     		uxth	r2, r2
  44              	.LVL1:
  45              		.loc 1 20 3 is_stmt 0 view .LVU3
  46 000a 0248     		ldr	r0, .L3
  47              	.LVL2:
  48              		.loc 1 20 3 view .LVU4
  49 000c FFF7FEFF 		bl	HAL_UART_Transmit
  50              	.LVL3:
  21:Core/Src/mainLoop.c ****   return len;
  51              		.loc 1 21 3 is_stmt 1 view .LVU5
  22:Core/Src/mainLoop.c **** }
  52              		.loc 1 22 1 is_stmt 0 view .LVU6
  53 0010 2046     		mov	r0, r4
  54 0012 10BD     		pop	{r4, pc}
  55              	.LVL4:
  56              	.L4:
  57              		.loc 1 22 1 view .LVU7
  58              		.align	2
  59              	.L3:
  60 0014 00000000 		.word	huart2
  61              		.cfi_endproc
  62              	.LFE133:
  64              		.section	.text.transform_capNum_to_xNum,"ax",%progbits
  65              		.align	1
  66              		.global	transform_capNum_to_xNum
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  70              		.fpu fpv4-sp-d16
  72              	transform_capNum_to_xNum:
  73              	.LVL5:
  74              	.LFB134:
  23:Core/Src/mainLoop.c **** 
  24:Core/Src/mainLoop.c **** // for windows keil compile
  25:Core/Src/mainLoop.c **** //  int fputc(int ch, FILE *f)
  26:Core/Src/mainLoop.c **** //  {
  27:Core/Src/mainLoop.c **** //    /* Your implementation of fputc(). */
  28:Core/Src/mainLoop.c **** //  	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
  29:Core/Src/mainLoop.c **** //    return ch;
  30:Core/Src/mainLoop.c **** //  }
  31:Core/Src/mainLoop.c **** 
  32:Core/Src/mainLoop.c **** #define CAPNUM 100
  33:Core/Src/mainLoop.c **** uint32_t chanl1_capNum[CAPNUM];
  34:Core/Src/mainLoop.c **** uint32_t chanl2_capNum[CAPNUM];
  35:Core/Src/mainLoop.c **** int32_t chanl1_xNum[CAPNUM];
  36:Core/Src/mainLoop.c **** int32_t chanl2_xNum[CAPNUM];
  37:Core/Src/mainLoop.c **** float chanl1_capNum_f[CAPNUM];
  38:Core/Src/mainLoop.c **** float chanl2_capNum_f[CAPNUM];
  39:Core/Src/mainLoop.c **** int32_t chanl1_completed = 0;
  40:Core/Src/mainLoop.c **** int32_t chanl2_completed = 0;
  41:Core/Src/mainLoop.c **** float average_xNum1 = 0, average_xNum2 = 0;
  42:Core/Src/mainLoop.c **** int32_t chanl1_midx = 0, chanl2_midx = 0;  // ‰øùÂ≠òÂæ™ÁéØDMAÈòüÂàóÁöÑ‰∏≠Èó¥ÂèòÈáè
  43:Core/Src/mainLoop.c **** // tim4 dma
ARM GAS  /tmp/ccPlR3Ob.s 			page 3


  44:Core/Src/mainLoop.c **** // ÊñπÂºèÔºåËé∑ÂæóÊï∞ÊçÆÂàÜ‰∏∫‰∏§ÈÉ®ÂàÜÔºåÂàÜ‰∏∫ÂâçÂêé‰∏§‰∏™halfwordÔºåÊØè‰∏™halfwordÈÉΩ‰ª£Ë°®‰∏Ä‰∏
  45:Core/Src/mainLoop.c **** //  ËøôÊÆµ‰ª£Á†ÅÊòØÁî®Êù•Â§ÑÁêÜËøô‰∏§‰∏™halfwordÁöÑ
  46:Core/Src/mainLoop.c **** // ËæìÂÖ•ÂèÇÊï∞ canNum‰∏∫‰∏§‰∏™halfwordÁöÑÁªÑÂêàÊï∞ÔºåÊúâ‰∏ä‰∏™‰∏äÂçáÊ≤øÊó∂Èó¥,
  47:Core/Src/mainLoop.c **** // Áî±‰∫éÁ¨¨‰∏Ä‰∏™Êï∞ÈÄöÂ∏∏ÊòØÈîôËØØÁöÑÔºåÊâÄ‰ª•‰ªéÁ¨¨‰∫å‰∏™Êï∞ÂºÄÂßã
  48:Core/Src/mainLoop.c **** void transform_capNum_to_xNum(uint32_t *capNum, int32_t *xNum,
  49:Core/Src/mainLoop.c ****                               int32_t capNum_len) {
  75              		.loc 1 49 51 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
  80              		.loc 1 49 51 is_stmt 0 view .LVU9
  81 0000 30B4     		push	{r4, r5}
  82              	.LCFI1:
  83              		.cfi_def_cfa_offset 8
  84              		.cfi_offset 4, -8
  85              		.cfi_offset 5, -4
  50:Core/Src/mainLoop.c ****   int32_t i;
  86              		.loc 1 50 3 is_stmt 1 view .LVU10
  51:Core/Src/mainLoop.c ****   for (i = 0; i < capNum_len / 2; i++) {
  87              		.loc 1 51 3 view .LVU11
  88              	.LVL6:
  89              		.loc 1 51 10 is_stmt 0 view .LVU12
  90 0002 0023     		movs	r3, #0
  91              	.LVL7:
  92              	.L6:
  93              		.loc 1 51 15 is_stmt 1 discriminator 1 view .LVU13
  94              		.loc 1 51 30 is_stmt 0 discriminator 1 view .LVU14
  95 0004 02EBD274 		add	r4, r2, r2, lsr #31
  96              		.loc 1 51 3 discriminator 1 view .LVU15
  97 0008 B3EB640F 		cmp	r3, r4, asr #1
  98 000c 0BDA     		bge	.L9
  52:Core/Src/mainLoop.c ****     xNum[i * 2] = capNum[i] & 0xffff;
  99              		.loc 1 52 5 is_stmt 1 discriminator 3 view .LVU16
 100              		.loc 1 52 9 is_stmt 0 discriminator 3 view .LVU17
 101 000e DC00     		lsls	r4, r3, #3
 102              		.loc 1 52 29 discriminator 3 view .LVU18
 103 0010 30F82350 		ldrh	r5, [r0, r3, lsl #2]
 104              		.loc 1 52 17 discriminator 3 view .LVU19
 105 0014 41F83350 		str	r5, [r1, r3, lsl #3]
  53:Core/Src/mainLoop.c ****     xNum[i * 2 + 1] = capNum[i] >> 16;
 106              		.loc 1 53 5 is_stmt 1 discriminator 3 view .LVU20
 107              		.loc 1 53 29 is_stmt 0 discriminator 3 view .LVU21
 108 0018 50F82350 		ldr	r5, [r0, r3, lsl #2]
 109              		.loc 1 53 9 discriminator 3 view .LVU22
 110 001c 0434     		adds	r4, r4, #4
 111              		.loc 1 53 33 discriminator 3 view .LVU23
 112 001e 2D0C     		lsrs	r5, r5, #16
 113              		.loc 1 53 21 discriminator 3 view .LVU24
 114 0020 0D51     		str	r5, [r1, r4]
  51:Core/Src/mainLoop.c ****   for (i = 0; i < capNum_len / 2; i++) {
 115              		.loc 1 51 35 is_stmt 1 discriminator 3 view .LVU25
  51:Core/Src/mainLoop.c ****   for (i = 0; i < capNum_len / 2; i++) {
 116              		.loc 1 51 36 is_stmt 0 discriminator 3 view .LVU26
 117 0022 0133     		adds	r3, r3, #1
 118              	.LVL8:
  51:Core/Src/mainLoop.c ****   for (i = 0; i < capNum_len / 2; i++) {
ARM GAS  /tmp/ccPlR3Ob.s 			page 4


 119              		.loc 1 51 36 discriminator 3 view .LVU27
 120 0024 EEE7     		b	.L6
 121              	.L9:
  54:Core/Src/mainLoop.c ****   }
  55:Core/Src/mainLoop.c **** }
 122              		.loc 1 55 1 view .LVU28
 123 0026 30BC     		pop	{r4, r5}
 124              	.LCFI2:
 125              		.cfi_restore 5
 126              		.cfi_restore 4
 127              		.cfi_def_cfa_offset 0
 128 0028 7047     		bx	lr
 129              		.cfi_endproc
 130              	.LFE134:
 132              		.section	.text.cal_average_xNum,"ax",%progbits
 133              		.align	1
 134              		.global	cal_average_xNum
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 138              		.fpu fpv4-sp-d16
 140              	cal_average_xNum:
 141              	.LVL9:
 142              	.LFB135:
  56:Core/Src/mainLoop.c **** 
  57:Core/Src/mainLoop.c **** // ËÆ°ÁÆóÂπ≥ÂùáxNumÔºå
  58:Core/Src/mainLoop.c **** // cal_average_xNum(chanl1_xNum, CAPNUM);
  59:Core/Src/mainLoop.c **** int32_t cal_average_xNum(int32_t *xNum, int32_t capNum_len) {
 143              		.loc 1 59 61 is_stmt 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 148              		.loc 1 59 61 is_stmt 0 view .LVU30
 149 0000 70B4     		push	{r4, r5, r6}
 150              	.LCFI3:
 151              		.cfi_def_cfa_offset 12
 152              		.cfi_offset 4, -12
 153              		.cfi_offset 5, -8
 154              		.cfi_offset 6, -4
  60:Core/Src/mainLoop.c ****   int32_t i, sum = 0;
 155              		.loc 1 60 3 is_stmt 1 view .LVU31
 156              	.LVL10:
  61:Core/Src/mainLoop.c ****   for (i = 0; i < capNum_len - 1; i++) {
 157              		.loc 1 61 3 view .LVU32
  60:Core/Src/mainLoop.c ****   int32_t i, sum = 0;
 158              		.loc 1 60 14 is_stmt 0 view .LVU33
 159 0002 0025     		movs	r5, #0
 160              		.loc 1 61 10 view .LVU34
 161 0004 2B46     		mov	r3, r5
 162              	.LVL11:
 163              	.L11:
 164              		.loc 1 61 15 is_stmt 1 discriminator 1 view .LVU35
 165              		.loc 1 61 30 is_stmt 0 discriminator 1 view .LVU36
 166 0006 4A1E     		subs	r2, r1, #1
 167              		.loc 1 61 3 discriminator 1 view .LVU37
 168 0008 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccPlR3Ob.s 			page 5


 169 000a 0ADD     		ble	.L14
  62:Core/Src/mainLoop.c ****     xNum[i] = xNum[i + 1] - xNum[i];
 170              		.loc 1 62 5 is_stmt 1 discriminator 3 view .LVU38
 171              		.loc 1 62 19 is_stmt 0 discriminator 3 view .LVU39
 172 000c 5C1C     		adds	r4, r3, #1
 173 000e 50F82420 		ldr	r2, [r0, r4, lsl #2]
 174              		.loc 1 62 33 discriminator 3 view .LVU40
 175 0012 50F82360 		ldr	r6, [r0, r3, lsl #2]
 176              		.loc 1 62 27 discriminator 3 view .LVU41
 177 0016 921B     		subs	r2, r2, r6
 178              		.loc 1 62 13 discriminator 3 view .LVU42
 179 0018 40F82320 		str	r2, [r0, r3, lsl #2]
  63:Core/Src/mainLoop.c ****     sum += xNum[i];
 180              		.loc 1 63 5 is_stmt 1 discriminator 3 view .LVU43
 181              		.loc 1 63 9 is_stmt 0 discriminator 3 view .LVU44
 182 001c 1544     		add	r5, r5, r2
 183              	.LVL12:
  61:Core/Src/mainLoop.c ****   for (i = 0; i < capNum_len - 1; i++) {
 184              		.loc 1 61 35 is_stmt 1 discriminator 3 view .LVU45
  61:Core/Src/mainLoop.c ****   for (i = 0; i < capNum_len - 1; i++) {
 185              		.loc 1 61 36 is_stmt 0 discriminator 3 view .LVU46
 186 001e 2346     		mov	r3, r4
 187              	.LVL13:
  61:Core/Src/mainLoop.c ****   for (i = 0; i < capNum_len - 1; i++) {
 188              		.loc 1 61 36 discriminator 3 view .LVU47
 189 0020 F1E7     		b	.L11
 190              	.L14:
  64:Core/Src/mainLoop.c ****   }
  65:Core/Src/mainLoop.c ****   return sum / (capNum_len - 1);
 191              		.loc 1 65 3 is_stmt 1 view .LVU48
  66:Core/Src/mainLoop.c **** }
 192              		.loc 1 66 1 is_stmt 0 view .LVU49
 193 0022 95FBF2F0 		sdiv	r0, r5, r2
 194              	.LVL14:
 195              		.loc 1 66 1 view .LVU50
 196 0026 70BC     		pop	{r4, r5, r6}
 197              	.LCFI4:
 198              		.cfi_restore 6
 199              		.cfi_restore 5
 200              		.cfi_restore 4
 201              		.cfi_def_cfa_offset 0
 202              	.LVL15:
 203              		.loc 1 66 1 view .LVU51
 204 0028 7047     		bx	lr
 205              		.cfi_endproc
 206              	.LFE135:
 208              		.section	.text.enable_tim4_capture_Iterrupt,"ax",%progbits
 209              		.align	1
 210              		.global	enable_tim4_capture_Iterrupt
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	enable_tim4_capture_Iterrupt:
 217              	.LFB136:
  67:Core/Src/mainLoop.c **** 
  68:Core/Src/mainLoop.c **** void enable_tim4_capture_Iterrupt(void) {
ARM GAS  /tmp/ccPlR3Ob.s 			page 6


 218              		.loc 1 68 41 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222 0000 08B5     		push	{r3, lr}
 223              	.LCFI5:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 3, -8
 226              		.cfi_offset 14, -4
  69:Core/Src/mainLoop.c ****   // HAL_TIM_Base_Start_IT(&htim4);
  70:Core/Src/mainLoop.c ****   // HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
  71:Core/Src/mainLoop.c ****   // HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
  72:Core/Src/mainLoop.c ****   // HAL_TIM_IC_Start_DMA(&htim4, TIM_CHANNEL_1, (uint32_t*)chanl1_capNum,
  73:Core/Src/mainLoop.c ****   // CAPNUM+4);
  74:Core/Src/mainLoop.c **** 
  75:Core/Src/mainLoop.c ****   // HAL_TIM_IC_Start_DMA(&htim4, TIM_CHANNEL_2, (uint32_t*)chanl2_capNum,
  76:Core/Src/mainLoop.c ****   // CAPNUM); HAL_TIM_IC_Start_DMA(&htim1, TIM_CHANNEL_4,
  77:Core/Src/mainLoop.c ****   // (uint32_t*)chanl1_capNum, CAPNUM);
  78:Core/Src/mainLoop.c ****   HAL_TIM_Base_Start_IT(&htim5);
 227              		.loc 1 78 3 view .LVU53
 228 0002 0548     		ldr	r0, .L17
 229 0004 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 230              	.LVL16:
  79:Core/Src/mainLoop.c ****   HAL_TIM_Base_Start_IT(&htim4);
 231              		.loc 1 79 3 view .LVU54
 232 0008 0448     		ldr	r0, .L17+4
 233 000a FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 234              	.LVL17:
  80:Core/Src/mainLoop.c ****   HAL_TIM_Base_Start_IT(&htim1);
 235              		.loc 1 80 3 view .LVU55
 236 000e 0448     		ldr	r0, .L17+8
 237 0010 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 238              	.LVL18:
  81:Core/Src/mainLoop.c **** }
 239              		.loc 1 81 1 is_stmt 0 view .LVU56
 240 0014 08BD     		pop	{r3, pc}
 241              	.L18:
 242 0016 00BF     		.align	2
 243              	.L17:
 244 0018 00000000 		.word	htim5
 245 001c 00000000 		.word	htim4
 246 0020 00000000 		.word	htim1
 247              		.cfi_endproc
 248              	.LFE136:
 250              		.global	__aeabi_i2d
 251              		.global	__aeabi_dmul
 252              		.global	__aeabi_dadd
 253              		.section	.text.generateSinWave,"ax",%progbits
 254              		.align	1
 255              		.global	generateSinWave
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu fpv4-sp-d16
 261              	generateSinWave:
 262              	.LVL19:
 263              	.LFB137:
ARM GAS  /tmp/ccPlR3Ob.s 			page 7


  82:Core/Src/mainLoop.c **** 
  83:Core/Src/mainLoop.c **** uint32_t i = 0;
  84:Core/Src/mainLoop.c **** float f = 3.14;
  85:Core/Src/mainLoop.c **** // int32_t chanl1_capNum = 0;
  86:Core/Src/mainLoop.c **** // int32_t chanl2_capNum = 0;
  87:Core/Src/mainLoop.c **** int32_t fre_dif = 0;
  88:Core/Src/mainLoop.c **** int32_t xx, yy, complete_sign;
  89:Core/Src/mainLoop.c **** int32_t xx_cnt, yy_cnt;
  90:Core/Src/mainLoop.c **** uint8_t buf[4];
  91:Core/Src/mainLoop.c **** float v_dianya;
  92:Core/Src/mainLoop.c **** uint32_t dacV;
  93:Core/Src/mainLoop.c **** double tmp;
  94:Core/Src/mainLoop.c **** #define NS 128
  95:Core/Src/mainLoop.c **** uint32_t Wave_LUT[NS] = {
  96:Core/Src/mainLoop.c ****     2048, 2149, 2250, 2350, 2450, 2549, 2646, 2742, 2837, 2929, 3020, 3108,
  97:Core/Src/mainLoop.c ****     3193, 3275, 3355, 3431, 3504, 3574, 3639, 3701, 3759, 3812, 3861, 3906,
  98:Core/Src/mainLoop.c ****     3946, 3982, 4013, 4039, 4060, 4076, 4087, 4094, 4095, 4091, 4082, 4069,
  99:Core/Src/mainLoop.c ****     4050, 4026, 3998, 3965, 3927, 3884, 3837, 3786, 3730, 3671, 3607, 3539,
 100:Core/Src/mainLoop.c ****     3468, 3394, 3316, 3235, 3151, 3064, 2975, 2883, 2790, 2695, 2598, 2500,
 101:Core/Src/mainLoop.c ****     2400, 2300, 2199, 2098, 1997, 1896, 1795, 1695, 1595, 1497, 1400, 1305,
 102:Core/Src/mainLoop.c ****     1212, 1120, 1031, 944,  860,  779,  701,  627,  556,  488,  424,  365,
 103:Core/Src/mainLoop.c ****     309,  258,  211,  168,  130,  97,   69,   45,   26,   13,   4,    0,
 104:Core/Src/mainLoop.c ****     1,    8,    19,   35,   56,   82,   113,  149,  189,  234,  283,  336,
 105:Core/Src/mainLoop.c ****     394,  456,  521,  591,  664,  740,  820,  902,  987,  1075, 1166, 1258,
 106:Core/Src/mainLoop.c ****     1353, 1449, 1546, 1645, 1745, 1845, 1946, 2047};
 107:Core/Src/mainLoop.c **** #define PI 3.14159265
 108:Core/Src/mainLoop.c **** #define AMPLITUDE 2048.0  // Ê≠£Âº¶Ê≥¢ÂπÖÂ∫¶
 109:Core/Src/mainLoop.c **** #define FREQUENCY 100.0   // Ê≠£Âº¶Ê≥¢È¢ëÁéáÔºàHzÔºâ
 110:Core/Src/mainLoop.c **** #define SAMPLE_RATE 4096  // ÈááÊ†∑ÁéáÔºàÊØèÁßíÈááÊ†∑Ê¨°Êï∞Ôºâ
 111:Core/Src/mainLoop.c **** 
 112:Core/Src/mainLoop.c **** void generateSinWave(int32_t i) {
 264              		.loc 1 112 33 is_stmt 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		.loc 1 112 33 is_stmt 0 view .LVU58
 269 0000 08B5     		push	{r3, lr}
 270              	.LCFI6:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 3, -8
 273              		.cfi_offset 14, -4
 113:Core/Src/mainLoop.c ****   double omega = 2.0 * PI * FREQUENCY / SAMPLE_RATE;
 274              		.loc 1 113 3 is_stmt 1 view .LVU59
 275              	.LVL20:
 114:Core/Src/mainLoop.c ****   tmp = AMPLITUDE * sin(omega * i) + AMPLITUDE;
 276              		.loc 1 114 3 view .LVU60
 277              		.loc 1 114 21 is_stmt 0 view .LVU61
 278 0002 FFF7FEFF 		bl	__aeabi_i2d
 279              	.LVL21:
 280              		.loc 1 114 21 view .LVU62
 281 0006 0EA3     		adr	r3, .L21+8
 282 0008 D3E90023 		ldrd	r2, [r3]
 283 000c FFF7FEFF 		bl	__aeabi_dmul
 284              	.LVL22:
 285 0010 41EC100B 		vmov	d0, r0, r1
 286 0014 FFF7FEFF 		bl	sin
 287              	.LVL23:
ARM GAS  /tmp/ccPlR3Ob.s 			page 8


 288 0018 51EC100B 		vmov	r0, r1, d0
 289              		.loc 1 114 19 view .LVU63
 290 001c 0022     		movs	r2, #0
 291 001e 064B     		ldr	r3, .L21
 292 0020 FFF7FEFF 		bl	__aeabi_dmul
 293              	.LVL24:
 294              		.loc 1 114 36 view .LVU64
 295 0024 0022     		movs	r2, #0
 296 0026 044B     		ldr	r3, .L21
 297 0028 FFF7FEFF 		bl	__aeabi_dadd
 298              	.LVL25:
 299              		.loc 1 114 7 view .LVU65
 300 002c 034B     		ldr	r3, .L21+4
 301 002e C3E90001 		strd	r0, [r3]
 115:Core/Src/mainLoop.c **** }
 302              		.loc 1 115 1 view .LVU66
 303 0032 08BD     		pop	{r3, pc}
 304              	.L22:
 305 0034 AFF30080 		.align	3
 306              	.L21:
 307 0038 0000A040 		.word	1084227584
 308 003c 00000000 		.word	tmp
 309 0040 5CE67459 		.word	1500833372
 310 0044 8CA2C33F 		.word	1069785740
 311              		.cfi_endproc
 312              	.LFE137:
 314              		.global	__aeabi_f2d
 315              		.global	__aeabi_ddiv
 316              		.global	__aeabi_d2uiz
 317              		.section	.text.mainLoop,"ax",%progbits
 318              		.align	1
 319              		.global	mainLoop
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 323              		.fpu fpv4-sp-d16
 325              	mainLoop:
 326              	.LFB138:
 116:Core/Src/mainLoop.c **** void mainLoop(void) {
 327              		.loc 1 116 21 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 332              	.LCFI7:
 333              		.cfi_def_cfa_offset 24
 334              		.cfi_offset 3, -24
 335              		.cfi_offset 4, -20
 336              		.cfi_offset 5, -16
 337              		.cfi_offset 6, -12
 338              		.cfi_offset 7, -8
 339              		.cfi_offset 14, -4
 117:Core/Src/mainLoop.c ****   uint32_t dacN = 0;  //,dacV=0;
 340              		.loc 1 117 3 view .LVU68
 341              	.LVL26:
 118:Core/Src/mainLoop.c **** 
 119:Core/Src/mainLoop.c ****   int32_t dacSign = 1;
ARM GAS  /tmp/ccPlR3Ob.s 			page 9


 342              		.loc 1 119 3 view .LVU69
 120:Core/Src/mainLoop.c ****   init_max5307();
 343              		.loc 1 120 3 view .LVU70
 344 0002 FFF7FEFF 		bl	init_max5307
 345              	.LVL27:
 121:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch8, 2048, max_outenable);
 346              		.loc 1 121 3 view .LVU71
 347 0006 0122     		movs	r2, #1
 348 0008 4FF40061 		mov	r1, #2048
 349 000c 0920     		movs	r0, #9
 350 000e FFF7FEFF 		bl	max5307_w_chanel
 351              	.LVL28:
 122:Core/Src/mainLoop.c ****   //	while(1){
 123:Core/Src/mainLoop.c ****   //	    HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 124:Core/Src/mainLoop.c ****   //   //HAL_Delay(3);
 125:Core/Src/mainLoop.c ****   //    HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 126:Core/Src/mainLoop.c ****   //   // HAL_Delay(300);
 127:Core/Src/mainLoop.c ****   //	HAL_GPIO_TogglePin(LED5_GPIO_Port, LED5_Pin);
 128:Core/Src/mainLoop.c ****   //	//HAL_Delay(300);
 129:Core/Src/mainLoop.c ****   //		//void max5307_w_chanel(uint32_t chanel, uint32_t val);
 130:Core/Src/mainLoop.c ****   //
 131:Core/Src/mainLoop.c ****   //		//max5307_w_chanel(0x02,dacN);
 132:Core/Src/mainLoop.c ****   //		generateSinWave(dacN%SAMPLE_RATE);
 133:Core/Src/mainLoop.c ****   //		max5307_w_chanel(max_ch1,round(tmp),max_outenable);
 134:Core/Src/mainLoop.c ****   //		max5307_w_chanel(DACP_1K,round(tmp),max_outenable);
 135:Core/Src/mainLoop.c ****   //		//max5307_loadpin();
 136:Core/Src/mainLoop.c ****   //		//max5307_w_chanel(0x0e,0x2f);
 137:Core/Src/mainLoop.c ****   ////		if(dacN>=0xfff){
 138:Core/Src/mainLoop.c ****   ////			dacSign = -1;
 139:Core/Src/mainLoop.c ****   ////		}else if(dacN==0){
 140:Core/Src/mainLoop.c ****   ////			dacSign = 1;
 141:Core/Src/mainLoop.c ****   ////		}
 142:Core/Src/mainLoop.c ****   //		dacN = dacN + dacSign;
 143:Core/Src/mainLoop.c **** 
 144:Core/Src/mainLoop.c ****   ////		tmp = (dacN%4096) * 3.14 /4096;
 145:Core/Src/mainLoop.c ****   ////		tmp = sin(tmp);
 146:Core/Src/mainLoop.c ****   ////		dacV = 4096*tmp;
 147:Core/Src/mainLoop.c ****   //	}
 148:Core/Src/mainLoop.c ****   int32_t xx_bak = 0;
 352              		.loc 1 148 3 view .LVU72
 149:Core/Src/mainLoop.c ****   int32_t yy_bak = 0;
 353              		.loc 1 149 3 view .LVU73
 150:Core/Src/mainLoop.c ****   // init_ad9520_spiport();
 151:Core/Src/mainLoop.c ****   complete_sign = 0;
 354              		.loc 1 151 3 view .LVU74
 355              		.loc 1 151 17 is_stmt 0 view .LVU75
 356 0012 0024     		movs	r4, #0
 357 0014 504B     		ldr	r3, .L31+8
 358 0016 1C60     		str	r4, [r3]
 152:Core/Src/mainLoop.c ****   xx = 0;
 359              		.loc 1 152 3 is_stmt 1 view .LVU76
 360              		.loc 1 152 6 is_stmt 0 view .LVU77
 361 0018 504B     		ldr	r3, .L31+12
 362 001a 1C60     		str	r4, [r3]
 153:Core/Src/mainLoop.c ****   yy = 0;
 363              		.loc 1 153 3 is_stmt 1 view .LVU78
 364              		.loc 1 153 6 is_stmt 0 view .LVU79
ARM GAS  /tmp/ccPlR3Ob.s 			page 10


 365 001c 504B     		ldr	r3, .L31+16
 366 001e 1C60     		str	r4, [r3]
 154:Core/Src/mainLoop.c ****   fre_dif = 0;
 367              		.loc 1 154 3 is_stmt 1 view .LVU80
 368              		.loc 1 154 11 is_stmt 0 view .LVU81
 369 0020 504D     		ldr	r5, .L31+20
 370 0022 2C60     		str	r4, [r5]
 155:Core/Src/mainLoop.c ****   xx_cnt = 0;
 371              		.loc 1 155 3 is_stmt 1 view .LVU82
 372              		.loc 1 155 10 is_stmt 0 view .LVU83
 373 0024 504B     		ldr	r3, .L31+24
 374 0026 1C60     		str	r4, [r3]
 156:Core/Src/mainLoop.c ****   yy_cnt = 0;
 375              		.loc 1 156 3 is_stmt 1 view .LVU84
 376              		.loc 1 156 10 is_stmt 0 view .LVU85
 377 0028 504B     		ldr	r3, .L31+28
 378 002a 1C60     		str	r4, [r3]
 157:Core/Src/mainLoop.c ****   v_dianya = 1.65;
 379              		.loc 1 157 3 is_stmt 1 view .LVU86
 380              		.loc 1 157 12 is_stmt 0 view .LVU87
 381 002c 504F     		ldr	r7, .L31+32
 382 002e 514B     		ldr	r3, .L31+36
 383 0030 3B60     		str	r3, [r7]	@ float
 158:Core/Src/mainLoop.c ****   HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 384              		.loc 1 158 3 is_stmt 1 view .LVU88
 385 0032 514E     		ldr	r6, .L31+40
 386 0034 2146     		mov	r1, r4
 387 0036 3046     		mov	r0, r6
 388 0038 FFF7FEFF 		bl	HAL_DAC_Start
 389              	.LVL29:
 159:Core/Src/mainLoop.c ****   // HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 160:Core/Src/mainLoop.c ****   HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 390              		.loc 1 160 3 view .LVU89
 161:Core/Src/mainLoop.c ****                    (uint32_t)((v_dianya / 3.3) * 4096));
 391              		.loc 1 161 41 is_stmt 0 view .LVU90
 392 003c 3868     		ldr	r0, [r7]	@ float
 393 003e FFF7FEFF 		bl	__aeabi_f2d
 394              	.LVL30:
 395 0042 43A3     		adr	r3, .L31
 396 0044 D3E90023 		ldrd	r2, [r3]
 397 0048 FFF7FEFF 		bl	__aeabi_ddiv
 398              	.LVL31:
 399              		.loc 1 161 48 view .LVU91
 400 004c 0022     		movs	r2, #0
 401 004e 4B4B     		ldr	r3, .L31+44
 402 0050 FFF7FEFF 		bl	__aeabi_dmul
 403              	.LVL32:
 160:Core/Src/mainLoop.c ****                    (uint32_t)((v_dianya / 3.3) * 4096));
 404              		.loc 1 160 3 view .LVU92
 405 0054 FFF7FEFF 		bl	__aeabi_d2uiz
 406              	.LVL33:
 407 0058 0346     		mov	r3, r0
 408 005a 2246     		mov	r2, r4
 409 005c 2146     		mov	r1, r4
 410 005e 3046     		mov	r0, r6
 411 0060 FFF7FEFF 		bl	HAL_DAC_SetValue
 412              	.LVL34:
ARM GAS  /tmp/ccPlR3Ob.s 			page 11


 162:Core/Src/mainLoop.c ****   // HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t
 163:Core/Src/mainLoop.c ****   // Size)
 164:Core/Src/mainLoop.c ****   HAL_UART_Receive_IT(&huart2, (uint8_t *)(buf), 1);
 413              		.loc 1 164 3 is_stmt 1 view .LVU93
 414 0064 0122     		movs	r2, #1
 415 0066 4649     		ldr	r1, .L31+48
 416 0068 4648     		ldr	r0, .L31+52
 417 006a FFF7FEFF 		bl	HAL_UART_Receive_IT
 418              	.LVL35:
 165:Core/Src/mainLoop.c ****   init_ad9520();
 419              		.loc 1 165 3 view .LVU94
 420 006e FFF7FEFF 		bl	init_ad9520
 421              	.LVL36:
 166:Core/Src/mainLoop.c ****   enable_tim4_capture_Iterrupt();
 422              		.loc 1 166 3 view .LVU95
 423 0072 FFF7FEFF 		bl	enable_tim4_capture_Iterrupt
 424              	.LVL37:
 167:Core/Src/mainLoop.c ****   while (1) {
 425              		.loc 1 167 3 view .LVU96
 168:Core/Src/mainLoop.c ****     // do{
 169:Core/Src/mainLoop.c **** 
 170:Core/Src/mainLoop.c ****     // }while(0);
 171:Core/Src/mainLoop.c **** 
 172:Core/Src/mainLoop.c ****     i++;
 426              		.loc 1 172 5 view .LVU97
 427              		.loc 1 172 6 is_stmt 0 view .LVU98
 428 0076 444A     		ldr	r2, .L31+56
 429 0078 1368     		ldr	r3, [r2]
 430 007a 0133     		adds	r3, r3, #1
 431 007c 1360     		str	r3, [r2]
 173:Core/Src/mainLoop.c **** 
 174:Core/Src/mainLoop.c ****     // HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t
 175:Core/Src/mainLoop.c ****     // Alignment, uint32_t Data)
 176:Core/Src/mainLoop.c **** 
 177:Core/Src/mainLoop.c ****     // HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, i++);
 178:Core/Src/mainLoop.c ****     // init_ad9520();
 179:Core/Src/mainLoop.c ****     // set_ad9520_device();
 180:Core/Src/mainLoop.c ****     // HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 181:Core/Src/mainLoop.c ****     HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 432              		.loc 1 181 5 is_stmt 1 view .LVU99
 433 007e 434E     		ldr	r6, .L31+60
 434 0080 4FF40061 		mov	r1, #2048
 435 0084 3046     		mov	r0, r6
 436 0086 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 437              	.LVL38:
 182:Core/Src/mainLoop.c ****     HAL_Delay(3);
 438              		.loc 1 182 5 view .LVU100
 439 008a 0320     		movs	r0, #3
 440 008c FFF7FEFF 		bl	HAL_Delay
 441              	.LVL39:
 183:Core/Src/mainLoop.c ****     HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 442              		.loc 1 183 5 view .LVU101
 443 0090 4FF48051 		mov	r1, #4096
 444 0094 3046     		mov	r0, r6
 445 0096 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 446              	.LVL40:
 184:Core/Src/mainLoop.c ****     HAL_Delay(300);
ARM GAS  /tmp/ccPlR3Ob.s 			page 12


 447              		.loc 1 184 5 view .LVU102
 448 009a 4FF49670 		mov	r0, #300
 449 009e FFF7FEFF 		bl	HAL_Delay
 450              	.LVL41:
 185:Core/Src/mainLoop.c ****     check_ad9520_status();
 451              		.loc 1 185 5 view .LVU103
 452 00a2 FFF7FEFF 		bl	check_ad9520_status
 453              	.LVL42:
 186:Core/Src/mainLoop.c ****     // printf("hello world %ld:float %f\n",i,f*i);
 187:Core/Src/mainLoop.c ****     fre_dif = chanl1_capNum - chanl2_capNum;
 454              		.loc 1 187 5 view .LVU104
 455              		.loc 1 187 29 is_stmt 0 view .LVU105
 456 00a6 3A4B     		ldr	r3, .L31+64
 457 00a8 3A4A     		ldr	r2, .L31+68
 458 00aa 9B1A     		subs	r3, r3, r2
 459 00ac 9B10     		asrs	r3, r3, #2
 460              		.loc 1 187 13 view .LVU106
 461 00ae 2B60     		str	r3, [r5]
 462 00b0 1FE0     		b	.L27
 463              	.LVL43:
 464              	.L29:
 188:Core/Src/mainLoop.c **** 
 189:Core/Src/mainLoop.c ****     while (1) {
 190:Core/Src/mainLoop.c ****       // if(chanl1_completed==1 ){
 191:Core/Src/mainLoop.c ****       //   chanl1_completed=0;
 192:Core/Src/mainLoop.c ****       //   transform_capNum_to_xNum((uint32_t *)(&chanl1_capNum[2]),
 193:Core/Src/mainLoop.c ****       //   chanl1_xNum, CAPNUM); average_xNum1 =
 194:Core/Src/mainLoop.c ****       //   (float)cal_average_xNum(chanl1_xNum, CAPNUM);
 195:Core/Src/mainLoop.c ****       //   //HAL_TIM_IC_Start_DMA(&htim4, TIM_CHANNEL_1,
 196:Core/Src/mainLoop.c ****       //   (uint32_t*)chanl1_capNum, CAPNUM);
 197:Core/Src/mainLoop.c **** 
 198:Core/Src/mainLoop.c ****       //   break;
 199:Core/Src/mainLoop.c ****       // }else if(chanl2_completed==1){
 200:Core/Src/mainLoop.c ****       //   chanl2_completed=0;
 201:Core/Src/mainLoop.c ****       //   //HAL_TIM_IC_Start_DMA(&htim4, TIM_CHANNEL_2,
 202:Core/Src/mainLoop.c ****       //   (uint32_t*)chanl2_capNum, CAPNUM); break;
 203:Core/Src/mainLoop.c ****       // }
 204:Core/Src/mainLoop.c ****       generateSinWave(dacN % SAMPLE_RATE);
 205:Core/Src/mainLoop.c ****       max5307_w_chanel(max_ch1, round(tmp), max_outenable);
 206:Core/Src/mainLoop.c ****       max5307_w_chanel(DACP_1, round(tmp), max_outenable);
 207:Core/Src/mainLoop.c ****       dacN = dacN + dacSign;
 208:Core/Src/mainLoop.c ****       if (v_dianya > 1) {
 209:Core/Src/mainLoop.c ****         v_dianya = 0;
 210:Core/Src/mainLoop.c ****       } else {
 211:Core/Src/mainLoop.c ****         v_dianya = 3.3;
 465              		.loc 1 211 9 is_stmt 1 view .LVU107
 466              		.loc 1 211 18 is_stmt 0 view .LVU108
 467 00b2 2F4B     		ldr	r3, .L31+32
 468 00b4 384A     		ldr	r2, .L31+72
 469 00b6 1A60     		str	r2, [r3]	@ float
 470              	.L26:
 212:Core/Src/mainLoop.c ****       }
 213:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 471              		.loc 1 213 7 is_stmt 1 view .LVU109
 214:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 472              		.loc 1 214 45 is_stmt 0 view .LVU110
 473 00b8 2D4B     		ldr	r3, .L31+32
ARM GAS  /tmp/ccPlR3Ob.s 			page 13


 474 00ba 1868     		ldr	r0, [r3]	@ float
 475 00bc FFF7FEFF 		bl	__aeabi_f2d
 476              	.LVL44:
 477 00c0 23A3     		adr	r3, .L31
 478 00c2 D3E90023 		ldrd	r2, [r3]
 479 00c6 FFF7FEFF 		bl	__aeabi_ddiv
 480              	.LVL45:
 481              		.loc 1 214 52 view .LVU111
 482 00ca 0022     		movs	r2, #0
 483 00cc 2B4B     		ldr	r3, .L31+44
 484 00ce FFF7FEFF 		bl	__aeabi_dmul
 485              	.LVL46:
 213:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 486              		.loc 1 213 7 view .LVU112
 487 00d2 FFF7FEFF 		bl	__aeabi_d2uiz
 488              	.LVL47:
 489 00d6 0346     		mov	r3, r0
 490 00d8 0022     		movs	r2, #0
 491 00da 1146     		mov	r1, r2
 492 00dc 2648     		ldr	r0, .L31+40
 493 00de FFF7FEFF 		bl	HAL_DAC_SetValue
 494              	.LVL48:
 215:Core/Src/mainLoop.c ****       HAL_Delay(100);
 495              		.loc 1 215 7 is_stmt 1 view .LVU113
 496 00e2 6420     		movs	r0, #100
 497 00e4 FFF7FEFF 		bl	HAL_Delay
 498              	.LVL49:
 216:Core/Src/mainLoop.c ****       HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 499              		.loc 1 216 7 view .LVU114
 500 00e8 4FF48051 		mov	r1, #4096
 501 00ec 2748     		ldr	r0, .L31+60
 502 00ee FFF7FEFF 		bl	HAL_GPIO_TogglePin
 503              	.LVL50:
 189:Core/Src/mainLoop.c ****       // if(chanl1_completed==1 ){
 504              		.loc 1 189 11 view .LVU115
 505              	.L27:
 189:Core/Src/mainLoop.c ****       // if(chanl1_completed==1 ){
 506              		.loc 1 189 5 view .LVU116
 204:Core/Src/mainLoop.c ****       max5307_w_chanel(max_ch1, round(tmp), max_outenable);
 507              		.loc 1 204 7 view .LVU117
 508 00f2 C4F30B00 		ubfx	r0, r4, #0, #12
 509 00f6 FFF7FEFF 		bl	generateSinWave
 510              	.LVL51:
 205:Core/Src/mainLoop.c ****       max5307_w_chanel(DACP_1, round(tmp), max_outenable);
 511              		.loc 1 205 7 view .LVU118
 205:Core/Src/mainLoop.c ****       max5307_w_chanel(DACP_1, round(tmp), max_outenable);
 512              		.loc 1 205 33 is_stmt 0 view .LVU119
 513 00fa 284D     		ldr	r5, .L31+76
 514 00fc 95ED000B 		vldr.64	d0, [r5]
 515 0100 FFF7FEFF 		bl	round
 516              	.LVL52:
 517 0104 51EC100B 		vmov	r0, r1, d0
 205:Core/Src/mainLoop.c ****       max5307_w_chanel(DACP_1, round(tmp), max_outenable);
 518              		.loc 1 205 7 view .LVU120
 519 0108 FFF7FEFF 		bl	__aeabi_d2uiz
 520              	.LVL53:
 521 010c 0146     		mov	r1, r0
ARM GAS  /tmp/ccPlR3Ob.s 			page 14


 522 010e 0122     		movs	r2, #1
 523 0110 0220     		movs	r0, #2
 524 0112 FFF7FEFF 		bl	max5307_w_chanel
 525              	.LVL54:
 206:Core/Src/mainLoop.c ****       dacN = dacN + dacSign;
 526              		.loc 1 206 7 is_stmt 1 view .LVU121
 206:Core/Src/mainLoop.c ****       dacN = dacN + dacSign;
 527              		.loc 1 206 32 is_stmt 0 view .LVU122
 528 0116 95ED000B 		vldr.64	d0, [r5]
 529 011a FFF7FEFF 		bl	round
 530              	.LVL55:
 531 011e 51EC100B 		vmov	r0, r1, d0
 206:Core/Src/mainLoop.c ****       dacN = dacN + dacSign;
 532              		.loc 1 206 7 view .LVU123
 533 0122 FFF7FEFF 		bl	__aeabi_d2uiz
 534              	.LVL56:
 535 0126 0146     		mov	r1, r0
 536 0128 0122     		movs	r2, #1
 537 012a 0620     		movs	r0, #6
 538 012c FFF7FEFF 		bl	max5307_w_chanel
 539              	.LVL57:
 207:Core/Src/mainLoop.c ****       if (v_dianya > 1) {
 540              		.loc 1 207 7 is_stmt 1 view .LVU124
 207:Core/Src/mainLoop.c ****       if (v_dianya > 1) {
 541              		.loc 1 207 12 is_stmt 0 view .LVU125
 542 0130 0134     		adds	r4, r4, #1
 543              	.LVL58:
 208:Core/Src/mainLoop.c ****         v_dianya = 0;
 544              		.loc 1 208 7 is_stmt 1 view .LVU126
 208:Core/Src/mainLoop.c ****         v_dianya = 0;
 545              		.loc 1 208 20 is_stmt 0 view .LVU127
 546 0132 0F4B     		ldr	r3, .L31+32
 547 0134 93ED007A 		vldr.32	s14, [r3]
 208:Core/Src/mainLoop.c ****         v_dianya = 0;
 548              		.loc 1 208 10 view .LVU128
 549 0138 F7EE007A 		vmov.f32	s15, #1.0e+0
 550 013c B4EEE77A 		vcmpe.f32	s14, s15
 551 0140 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 552 0144 B5DD     		ble	.L29
 209:Core/Src/mainLoop.c ****       } else {
 553              		.loc 1 209 9 is_stmt 1 view .LVU129
 209:Core/Src/mainLoop.c ****       } else {
 554              		.loc 1 209 18 is_stmt 0 view .LVU130
 555 0146 0022     		movs	r2, #0
 556 0148 1A60     		str	r2, [r3]	@ float
 557 014a B5E7     		b	.L26
 558              	.L32:
 559 014c AFF30080 		.align	3
 560              	.L31:
 561 0150 66666666 		.word	1717986918
 562 0154 66660A40 		.word	1074423398
 563 0158 00000000 		.word	complete_sign
 564 015c 00000000 		.word	xx
 565 0160 00000000 		.word	yy
 566 0164 00000000 		.word	.LANCHOR0
 567 0168 00000000 		.word	xx_cnt
 568 016c 00000000 		.word	yy_cnt
ARM GAS  /tmp/ccPlR3Ob.s 			page 15


 569 0170 00000000 		.word	v_dianya
 570 0174 3333D33F 		.word	1070805811
 571 0178 00000000 		.word	hdac
 572 017c 0000B040 		.word	1085276160
 573 0180 00000000 		.word	buf
 574 0184 00000000 		.word	huart2
 575 0188 00000000 		.word	.LANCHOR1
 576 018c 00080240 		.word	1073874944
 577 0190 00000000 		.word	chanl1_capNum
 578 0194 00000000 		.word	chanl2_capNum
 579 0198 33335340 		.word	1079194419
 580 019c 00000000 		.word	tmp
 581              		.cfi_endproc
 582              	.LFE138:
 584              		.section	.text.HAL_TIM_IC_CaptureCallback,"ax",%progbits
 585              		.align	1
 586              		.global	HAL_TIM_IC_CaptureCallback
 587              		.syntax unified
 588              		.thumb
 589              		.thumb_func
 590              		.fpu fpv4-sp-d16
 592              	HAL_TIM_IC_CaptureCallback:
 593              	.LVL59:
 594              	.LFB139:
 217:Core/Src/mainLoop.c ****       // check_ad9520_status();
 218:Core/Src/mainLoop.c ****     }
 219:Core/Src/mainLoop.c **** 
 220:Core/Src/mainLoop.c ****     while (complete_sign == 0) {
 221:Core/Src/mainLoop.c ****       HAL_Delay(3);
 222:Core/Src/mainLoop.c ****     };
 223:Core/Src/mainLoop.c ****     complete_sign = 0;
 224:Core/Src/mainLoop.c ****     // fre_dif=chanl1_midx - chanl2_midx;
 225:Core/Src/mainLoop.c ****     // printf("%ld = %ld - %ld \n",fre_dif,xx,yy);
 226:Core/Src/mainLoop.c ****     // printf("cha1=%ld,cha2=%ld\n",xx-xx_bak,yy-yy_bak);
 227:Core/Src/mainLoop.c ****     xx_bak = xx;
 228:Core/Src/mainLoop.c ****     yy_bak = yy;
 229:Core/Src/mainLoop.c **** 
 230:Core/Src/mainLoop.c ****     HAL_Delay(2);
 231:Core/Src/mainLoop.c ****   }
 232:Core/Src/mainLoop.c **** }
 233:Core/Src/mainLoop.c **** 
 234:Core/Src/mainLoop.c **** void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 595              		.loc 1 234 58 is_stmt 1 view -0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 0
 598              		@ frame_needed = 0, uses_anonymous_args = 0
 599              		@ link register save eliminated.
 235:Core/Src/mainLoop.c ****   if (htim->Instance == TIM4) {
 600              		.loc 1 235 3 view .LVU132
 601              		.loc 1 235 11 is_stmt 0 view .LVU133
 602 0000 0368     		ldr	r3, [r0]
 603              		.loc 1 235 6 view .LVU134
 604 0002 104A     		ldr	r2, .L40
 605 0004 9342     		cmp	r3, r2
 606 0006 03D0     		beq	.L37
 236:Core/Src/mainLoop.c ****     if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 237:Core/Src/mainLoop.c ****       // chanl1_capNum++;
ARM GAS  /tmp/ccPlR3Ob.s 			page 16


 238:Core/Src/mainLoop.c ****       // chanl2_capNum = TIM4->CCR1;
 239:Core/Src/mainLoop.c ****       // xx = TIM4->CCR1;
 240:Core/Src/mainLoop.c ****       // for(i=1;i<CAPNUM;i++){
 241:Core/Src/mainLoop.c ****       //   chanl1_capNum[i-1]=chanl1_capNum[i]-chanl1_capNum[i-1];
 242:Core/Src/mainLoop.c ****       // }
 243:Core/Src/mainLoop.c ****       // yy = TIM4->CCR2;
 244:Core/Src/mainLoop.c ****       // chanl1_completed=1;
 245:Core/Src/mainLoop.c ****       chanl1_midx = chanl1_capNum[CAPNUM / 2 - 2] & 0xffff;
 246:Core/Src/mainLoop.c ****       // chanl2_midx = TIM4->CCR2;
 247:Core/Src/mainLoop.c ****       // htim->Channel &= ~HAL_TIM_ACTIVE_CHANNEL_1;
 248:Core/Src/mainLoop.c ****     }
 249:Core/Src/mainLoop.c ****     if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 250:Core/Src/mainLoop.c ****       // chanl2_capNum++;
 251:Core/Src/mainLoop.c ****       chanl2_midx = chanl2_capNum[CAPNUM / 2 - 2] & 0xffff;
 252:Core/Src/mainLoop.c ****       // htim->Channel &= ~HAL_TIM_ACTIVE_CHANNEL_2;
 253:Core/Src/mainLoop.c ****     }
 254:Core/Src/mainLoop.c ****   } else if (htim->Instance == TIM1) {
 607              		.loc 1 254 10 is_stmt 1 view .LVU135
 608              		.loc 1 254 13 is_stmt 0 view .LVU136
 609 0008 0F4A     		ldr	r2, .L40+4
 610 000a 9342     		cmp	r3, r2
 611 000c 11D0     		beq	.L38
 612              	.L33:
 255:Core/Src/mainLoop.c ****     if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 256:Core/Src/mainLoop.c ****       // chanl2_capNum++;
 257:Core/Src/mainLoop.c ****       chanl1_midx = chanl1_capNum[CAPNUM / 2 - 2] & 0xffff;
 258:Core/Src/mainLoop.c ****       // htim->Channel &= ~HAL_TIM_ACTIVE_CHANNEL_2;
 259:Core/Src/mainLoop.c ****     }
 260:Core/Src/mainLoop.c ****   }
 261:Core/Src/mainLoop.c **** }
 613              		.loc 1 261 1 view .LVU137
 614 000e 7047     		bx	lr
 615              	.L37:
 236:Core/Src/mainLoop.c ****     if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 616              		.loc 1 236 5 is_stmt 1 view .LVU138
 236:Core/Src/mainLoop.c ****     if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 617              		.loc 1 236 13 is_stmt 0 view .LVU139
 618 0010 037F     		ldrb	r3, [r0, #28]	@ zero_extendqisi2
 236:Core/Src/mainLoop.c ****     if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 619              		.loc 1 236 8 view .LVU140
 620 0012 012B     		cmp	r3, #1
 621 0014 07D0     		beq	.L39
 622              	.L35:
 249:Core/Src/mainLoop.c ****       // chanl2_capNum++;
 623              		.loc 1 249 5 is_stmt 1 view .LVU141
 249:Core/Src/mainLoop.c ****       // chanl2_capNum++;
 624              		.loc 1 249 8 is_stmt 0 view .LVU142
 625 0016 022B     		cmp	r3, #2
 626 0018 F9D1     		bne	.L33
 251:Core/Src/mainLoop.c ****       // htim->Channel &= ~HAL_TIM_ACTIVE_CHANNEL_2;
 627              		.loc 1 251 7 is_stmt 1 view .LVU143
 251:Core/Src/mainLoop.c ****       // htim->Channel &= ~HAL_TIM_ACTIVE_CHANNEL_2;
 628              		.loc 1 251 51 is_stmt 0 view .LVU144
 629 001a 0C4B     		ldr	r3, .L40+8
 630 001c B3F8C020 		ldrh	r2, [r3, #192]
 251:Core/Src/mainLoop.c ****       // htim->Channel &= ~HAL_TIM_ACTIVE_CHANNEL_2;
 631              		.loc 1 251 19 view .LVU145
ARM GAS  /tmp/ccPlR3Ob.s 			page 17


 632 0020 0B4B     		ldr	r3, .L40+12
 633 0022 1A60     		str	r2, [r3]
 634 0024 7047     		bx	lr
 635              	.L39:
 245:Core/Src/mainLoop.c ****       // chanl2_midx = TIM4->CCR2;
 636              		.loc 1 245 7 is_stmt 1 view .LVU146
 245:Core/Src/mainLoop.c ****       // chanl2_midx = TIM4->CCR2;
 637              		.loc 1 245 51 is_stmt 0 view .LVU147
 638 0026 0B4A     		ldr	r2, .L40+16
 639 0028 B2F8C010 		ldrh	r1, [r2, #192]
 245:Core/Src/mainLoop.c ****       // chanl2_midx = TIM4->CCR2;
 640              		.loc 1 245 19 view .LVU148
 641 002c 0A4A     		ldr	r2, .L40+20
 642 002e 1160     		str	r1, [r2]
 643 0030 F1E7     		b	.L35
 644              	.L38:
 255:Core/Src/mainLoop.c ****       // chanl2_capNum++;
 645              		.loc 1 255 5 is_stmt 1 view .LVU149
 255:Core/Src/mainLoop.c ****       // chanl2_capNum++;
 646              		.loc 1 255 13 is_stmt 0 view .LVU150
 647 0032 037F     		ldrb	r3, [r0, #28]	@ zero_extendqisi2
 255:Core/Src/mainLoop.c ****       // chanl2_capNum++;
 648              		.loc 1 255 8 view .LVU151
 649 0034 082B     		cmp	r3, #8
 650 0036 EAD1     		bne	.L33
 257:Core/Src/mainLoop.c ****       // htim->Channel &= ~HAL_TIM_ACTIVE_CHANNEL_2;
 651              		.loc 1 257 7 is_stmt 1 view .LVU152
 257:Core/Src/mainLoop.c ****       // htim->Channel &= ~HAL_TIM_ACTIVE_CHANNEL_2;
 652              		.loc 1 257 51 is_stmt 0 view .LVU153
 653 0038 064B     		ldr	r3, .L40+16
 654 003a B3F8C020 		ldrh	r2, [r3, #192]
 257:Core/Src/mainLoop.c ****       // htim->Channel &= ~HAL_TIM_ACTIVE_CHANNEL_2;
 655              		.loc 1 257 19 view .LVU154
 656 003e 064B     		ldr	r3, .L40+20
 657 0040 1A60     		str	r2, [r3]
 658              		.loc 1 261 1 view .LVU155
 659 0042 E4E7     		b	.L33
 660              	.L41:
 661              		.align	2
 662              	.L40:
 663 0044 00080040 		.word	1073743872
 664 0048 00000140 		.word	1073807360
 665 004c 00000000 		.word	chanl2_capNum
 666 0050 00000000 		.word	.LANCHOR3
 667 0054 00000000 		.word	chanl1_capNum
 668 0058 00000000 		.word	.LANCHOR2
 669              		.cfi_endproc
 670              	.LFE139:
 672              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 673              		.align	1
 674              		.global	HAL_TIM_PeriodElapsedCallback
 675              		.syntax unified
 676              		.thumb
 677              		.thumb_func
 678              		.fpu fpv4-sp-d16
 680              	HAL_TIM_PeriodElapsedCallback:
 681              	.LVL60:
ARM GAS  /tmp/ccPlR3Ob.s 			page 18


 682              	.LFB140:
 262:Core/Src/mainLoop.c **** 
 263:Core/Src/mainLoop.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 683              		.loc 1 263 61 is_stmt 1 view -0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 0
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 687              		.loc 1 263 61 is_stmt 0 view .LVU157
 688 0000 08B5     		push	{r3, lr}
 689              	.LCFI8:
 690              		.cfi_def_cfa_offset 8
 691              		.cfi_offset 3, -8
 692              		.cfi_offset 14, -4
 264:Core/Src/mainLoop.c ****   // htim4.Init.Period = 65535; 1ms ÂÆöÊó∂
 265:Core/Src/mainLoop.c ****   //  if(htim == &htim4){
 266:Core/Src/mainLoop.c ****   //    HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 267:Core/Src/mainLoop.c ****   //    xx= HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 268:Core/Src/mainLoop.c **** 
 269:Core/Src/mainLoop.c ****   //   yy = TIM4->CCR2;
 270:Core/Src/mainLoop.c ****   //   //TIM4->CCR1=0;
 271:Core/Src/mainLoop.c ****   //   //TIM4->CCR2=0;
 272:Core/Src/mainLoop.c ****   //   fre_dif = xx - yy;
 273:Core/Src/mainLoop.c ****   // }
 274:Core/Src/mainLoop.c ****   if (htim == &htim5) {
 693              		.loc 1 274 3 is_stmt 1 view .LVU158
 694              		.loc 1 274 6 is_stmt 0 view .LVU159
 695 0002 0C4B     		ldr	r3, .L46
 696 0004 8342     		cmp	r3, r0
 697 0006 00D0     		beq	.L45
 698              	.LVL61:
 699              	.L42:
 275:Core/Src/mainLoop.c ****     xx = TIM4->CNT;
 276:Core/Src/mainLoop.c ****     // yy = TIM4->CCR2;
 277:Core/Src/mainLoop.c ****     yy = TIM1->CNT;
 278:Core/Src/mainLoop.c ****     fre_dif = xx - yy;
 279:Core/Src/mainLoop.c ****     complete_sign = 1;
 280:Core/Src/mainLoop.c ****     HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 281:Core/Src/mainLoop.c ****   }
 282:Core/Src/mainLoop.c ****   // if(htim == &htim1){
 283:Core/Src/mainLoop.c ****   //   xx_cnt++;
 284:Core/Src/mainLoop.c ****   // }
 285:Core/Src/mainLoop.c ****   // if(htim == &htim4){
 286:Core/Src/mainLoop.c ****   //   yy_cnt++;
 287:Core/Src/mainLoop.c ****   // }
 288:Core/Src/mainLoop.c **** }
 700              		.loc 1 288 1 view .LVU160
 701 0008 08BD     		pop	{r3, pc}
 702              	.LVL62:
 703              	.L45:
 275:Core/Src/mainLoop.c ****     xx = TIM4->CNT;
 704              		.loc 1 275 5 is_stmt 1 view .LVU161
 275:Core/Src/mainLoop.c ****     xx = TIM4->CNT;
 705              		.loc 1 275 14 is_stmt 0 view .LVU162
 706 000a 0B4B     		ldr	r3, .L46+4
 707 000c 5B6A     		ldr	r3, [r3, #36]
 275:Core/Src/mainLoop.c ****     xx = TIM4->CNT;
 708              		.loc 1 275 8 view .LVU163
ARM GAS  /tmp/ccPlR3Ob.s 			page 19


 709 000e 0B4A     		ldr	r2, .L46+8
 710 0010 1360     		str	r3, [r2]
 277:Core/Src/mainLoop.c ****     fre_dif = xx - yy;
 711              		.loc 1 277 5 is_stmt 1 view .LVU164
 277:Core/Src/mainLoop.c ****     fre_dif = xx - yy;
 712              		.loc 1 277 14 is_stmt 0 view .LVU165
 713 0012 0B4A     		ldr	r2, .L46+12
 714 0014 526A     		ldr	r2, [r2, #36]
 277:Core/Src/mainLoop.c ****     fre_dif = xx - yy;
 715              		.loc 1 277 8 view .LVU166
 716 0016 0B49     		ldr	r1, .L46+16
 717 0018 0A60     		str	r2, [r1]
 278:Core/Src/mainLoop.c ****     complete_sign = 1;
 718              		.loc 1 278 5 is_stmt 1 view .LVU167
 278:Core/Src/mainLoop.c ****     complete_sign = 1;
 719              		.loc 1 278 18 is_stmt 0 view .LVU168
 720 001a 9B1A     		subs	r3, r3, r2
 278:Core/Src/mainLoop.c ****     complete_sign = 1;
 721              		.loc 1 278 13 view .LVU169
 722 001c 0A4A     		ldr	r2, .L46+20
 723 001e 1360     		str	r3, [r2]
 279:Core/Src/mainLoop.c ****     HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 724              		.loc 1 279 5 is_stmt 1 view .LVU170
 279:Core/Src/mainLoop.c ****     HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 725              		.loc 1 279 19 is_stmt 0 view .LVU171
 726 0020 0A4B     		ldr	r3, .L46+24
 727 0022 0122     		movs	r2, #1
 728 0024 1A60     		str	r2, [r3]
 280:Core/Src/mainLoop.c ****   }
 729              		.loc 1 280 5 is_stmt 1 view .LVU172
 730 0026 4FF40061 		mov	r1, #2048
 731 002a 0948     		ldr	r0, .L46+28
 732              	.LVL63:
 280:Core/Src/mainLoop.c ****   }
 733              		.loc 1 280 5 is_stmt 0 view .LVU173
 734 002c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 735              	.LVL64:
 736              		.loc 1 288 1 view .LVU174
 737 0030 EAE7     		b	.L42
 738              	.L47:
 739 0032 00BF     		.align	2
 740              	.L46:
 741 0034 00000000 		.word	htim5
 742 0038 00080040 		.word	1073743872
 743 003c 00000000 		.word	xx
 744 0040 00000140 		.word	1073807360
 745 0044 00000000 		.word	yy
 746 0048 00000000 		.word	.LANCHOR0
 747 004c 00000000 		.word	complete_sign
 748 0050 00080240 		.word	1073874944
 749              		.cfi_endproc
 750              	.LFE140:
 752              		.global	__aeabi_d2f
 753              		.global	__aeabi_dsub
 754              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 755              		.align	1
 756              		.global	HAL_UART_RxCpltCallback
ARM GAS  /tmp/ccPlR3Ob.s 			page 20


 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 760              		.fpu fpv4-sp-d16
 762              	HAL_UART_RxCpltCallback:
 763              	.LVL65:
 764              	.LFB141:
 289:Core/Src/mainLoop.c **** 
 290:Core/Src/mainLoop.c **** // void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin)
 291:Core/Src/mainLoop.c **** // {
 292:Core/Src/mainLoop.c **** // 	if(GPIO_Pin == capture_sig_it_Pin){
 293:Core/Src/mainLoop.c **** // 	   //This block will be triggered after pin activated.
 294:Core/Src/mainLoop.c **** //      chanl2_capNum++;
 295:Core/Src/mainLoop.c **** // 	}
 296:Core/Src/mainLoop.c **** // }
 297:Core/Src/mainLoop.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 765              		.loc 1 297 57 is_stmt 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 298:Core/Src/mainLoop.c ****   if (huart == &huart2) {
 769              		.loc 1 298 3 view .LVU176
 770              		.loc 1 298 6 is_stmt 0 view .LVU177
 771 0000 514B     		ldr	r3, .L63+24
 772 0002 8342     		cmp	r3, r0
 773 0004 00D0     		beq	.L58
 774 0006 7047     		bx	lr
 775              	.L58:
 297:Core/Src/mainLoop.c ****   if (huart == &huart2) {
 776              		.loc 1 297 57 view .LVU178
 777 0008 10B5     		push	{r4, lr}
 778              	.LCFI9:
 779              		.cfi_def_cfa_offset 8
 780              		.cfi_offset 4, -8
 781              		.cfi_offset 14, -4
 299:Core/Src/mainLoop.c ****     // xx++;
 300:Core/Src/mainLoop.c ****     // uint8_t tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 301:Core/Src/mainLoop.c ****     if (buf[0] == 'u') {
 782              		.loc 1 301 5 is_stmt 1 view .LVU179
 783              		.loc 1 301 12 is_stmt 0 view .LVU180
 784 000a 504B     		ldr	r3, .L63+28
 785 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 786              		.loc 1 301 8 view .LVU181
 787 000e 752B     		cmp	r3, #117
 788 0010 0BD0     		beq	.L59
 302:Core/Src/mainLoop.c ****       // HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 303:Core/Src/mainLoop.c ****       v_dianya += 0.1;
 304:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 305:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 306:Core/Src/mainLoop.c ****     } else if (buf[0] == 'd') {
 789              		.loc 1 306 12 is_stmt 1 view .LVU182
 790              		.loc 1 306 15 is_stmt 0 view .LVU183
 791 0012 642B     		cmp	r3, #100
 792 0014 29D0     		beq	.L60
 307:Core/Src/mainLoop.c ****       // HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 308:Core/Src/mainLoop.c ****       v_dianya -= 0.1;
 309:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
ARM GAS  /tmp/ccPlR3Ob.s 			page 21


 310:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 311:Core/Src/mainLoop.c ****     } else if (buf[0] == 'r') {
 793              		.loc 1 311 12 is_stmt 1 view .LVU184
 794              		.loc 1 311 15 is_stmt 0 view .LVU185
 795 0016 722B     		cmp	r3, #114
 796 0018 47D0     		beq	.L61
 312:Core/Src/mainLoop.c ****       v_dianya += 0.01;
 313:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 314:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 315:Core/Src/mainLoop.c ****     } else if (buf[0] == 'x') {
 797              		.loc 1 315 12 is_stmt 1 view .LVU186
 798              		.loc 1 315 15 is_stmt 0 view .LVU187
 799 001a 782B     		cmp	r3, #120
 800 001c 65D0     		beq	.L62
 801              	.LVL66:
 802              	.L51:
 316:Core/Src/mainLoop.c ****       v_dianya -= 0.01;
 317:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 318:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 319:Core/Src/mainLoop.c ****     }
 320:Core/Src/mainLoop.c ****     HAL_UART_Receive_IT(&huart2, (uint8_t *)(buf), 1);
 803              		.loc 1 320 5 is_stmt 1 view .LVU188
 804 001e 0122     		movs	r2, #1
 805 0020 4A49     		ldr	r1, .L63+28
 806 0022 4948     		ldr	r0, .L63+24
 807 0024 FFF7FEFF 		bl	HAL_UART_Receive_IT
 808              	.LVL67:
 321:Core/Src/mainLoop.c ****   }
 322:Core/Src/mainLoop.c **** }
 809              		.loc 1 322 1 is_stmt 0 view .LVU189
 810 0028 10BD     		pop	{r4, pc}
 811              	.LVL68:
 812              	.L59:
 303:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 813              		.loc 1 303 7 is_stmt 1 view .LVU190
 303:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 814              		.loc 1 303 16 is_stmt 0 view .LVU191
 815 002a 494C     		ldr	r4, .L63+32
 816 002c 2068     		ldr	r0, [r4]	@ float
 817              	.LVL69:
 303:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 818              		.loc 1 303 16 view .LVU192
 819 002e FFF7FEFF 		bl	__aeabi_f2d
 820              	.LVL70:
 821 0032 3FA3     		adr	r3, .L63
 822 0034 D3E90023 		ldrd	r2, [r3]
 823 0038 FFF7FEFF 		bl	__aeabi_dadd
 824              	.LVL71:
 825 003c FFF7FEFF 		bl	__aeabi_d2f
 826              	.LVL72:
 827 0040 2060     		str	r0, [r4]	@ float
 304:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 828              		.loc 1 304 7 is_stmt 1 view .LVU193
 305:Core/Src/mainLoop.c ****     } else if (buf[0] == 'd') {
 829              		.loc 1 305 45 is_stmt 0 view .LVU194
 830 0042 FFF7FEFF 		bl	__aeabi_f2d
 831              	.LVL73:
ARM GAS  /tmp/ccPlR3Ob.s 			page 22


 832 0046 3CA3     		adr	r3, .L63+8
 833 0048 D3E90023 		ldrd	r2, [r3]
 834 004c FFF7FEFF 		bl	__aeabi_ddiv
 835              	.LVL74:
 305:Core/Src/mainLoop.c ****     } else if (buf[0] == 'd') {
 836              		.loc 1 305 52 view .LVU195
 837 0050 0022     		movs	r2, #0
 838 0052 404B     		ldr	r3, .L63+36
 839 0054 FFF7FEFF 		bl	__aeabi_dmul
 840              	.LVL75:
 304:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 841              		.loc 1 304 7 view .LVU196
 842 0058 FFF7FEFF 		bl	__aeabi_d2uiz
 843              	.LVL76:
 844 005c 0346     		mov	r3, r0
 845 005e 0022     		movs	r2, #0
 846 0060 1146     		mov	r1, r2
 847 0062 3D48     		ldr	r0, .L63+40
 848 0064 FFF7FEFF 		bl	HAL_DAC_SetValue
 849              	.LVL77:
 850 0068 D9E7     		b	.L51
 851              	.LVL78:
 852              	.L60:
 308:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 853              		.loc 1 308 7 is_stmt 1 view .LVU197
 308:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 854              		.loc 1 308 16 is_stmt 0 view .LVU198
 855 006a 394C     		ldr	r4, .L63+32
 856 006c 2068     		ldr	r0, [r4]	@ float
 857              	.LVL79:
 308:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 858              		.loc 1 308 16 view .LVU199
 859 006e FFF7FEFF 		bl	__aeabi_f2d
 860              	.LVL80:
 861 0072 2FA3     		adr	r3, .L63
 862 0074 D3E90023 		ldrd	r2, [r3]
 863 0078 FFF7FEFF 		bl	__aeabi_dsub
 864              	.LVL81:
 865 007c FFF7FEFF 		bl	__aeabi_d2f
 866              	.LVL82:
 867 0080 2060     		str	r0, [r4]	@ float
 309:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 868              		.loc 1 309 7 is_stmt 1 view .LVU200
 310:Core/Src/mainLoop.c ****     } else if (buf[0] == 'r') {
 869              		.loc 1 310 45 is_stmt 0 view .LVU201
 870 0082 FFF7FEFF 		bl	__aeabi_f2d
 871              	.LVL83:
 872 0086 2CA3     		adr	r3, .L63+8
 873 0088 D3E90023 		ldrd	r2, [r3]
 874 008c FFF7FEFF 		bl	__aeabi_ddiv
 875              	.LVL84:
 310:Core/Src/mainLoop.c ****     } else if (buf[0] == 'r') {
 876              		.loc 1 310 52 view .LVU202
 877 0090 0022     		movs	r2, #0
 878 0092 304B     		ldr	r3, .L63+36
 879 0094 FFF7FEFF 		bl	__aeabi_dmul
 880              	.LVL85:
ARM GAS  /tmp/ccPlR3Ob.s 			page 23


 309:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 881              		.loc 1 309 7 view .LVU203
 882 0098 FFF7FEFF 		bl	__aeabi_d2uiz
 883              	.LVL86:
 884 009c 0346     		mov	r3, r0
 885 009e 0022     		movs	r2, #0
 886 00a0 1146     		mov	r1, r2
 887 00a2 2D48     		ldr	r0, .L63+40
 888 00a4 FFF7FEFF 		bl	HAL_DAC_SetValue
 889              	.LVL87:
 890 00a8 B9E7     		b	.L51
 891              	.LVL88:
 892              	.L61:
 312:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 893              		.loc 1 312 7 is_stmt 1 view .LVU204
 312:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 894              		.loc 1 312 16 is_stmt 0 view .LVU205
 895 00aa 294C     		ldr	r4, .L63+32
 896 00ac 2068     		ldr	r0, [r4]	@ float
 897              	.LVL89:
 312:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 898              		.loc 1 312 16 view .LVU206
 899 00ae FFF7FEFF 		bl	__aeabi_f2d
 900              	.LVL90:
 901 00b2 23A3     		adr	r3, .L63+16
 902 00b4 D3E90023 		ldrd	r2, [r3]
 903 00b8 FFF7FEFF 		bl	__aeabi_dadd
 904              	.LVL91:
 905 00bc FFF7FEFF 		bl	__aeabi_d2f
 906              	.LVL92:
 907 00c0 2060     		str	r0, [r4]	@ float
 313:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 908              		.loc 1 313 7 is_stmt 1 view .LVU207
 314:Core/Src/mainLoop.c ****     } else if (buf[0] == 'x') {
 909              		.loc 1 314 45 is_stmt 0 view .LVU208
 910 00c2 FFF7FEFF 		bl	__aeabi_f2d
 911              	.LVL93:
 912 00c6 1CA3     		adr	r3, .L63+8
 913 00c8 D3E90023 		ldrd	r2, [r3]
 914 00cc FFF7FEFF 		bl	__aeabi_ddiv
 915              	.LVL94:
 314:Core/Src/mainLoop.c ****     } else if (buf[0] == 'x') {
 916              		.loc 1 314 52 view .LVU209
 917 00d0 0022     		movs	r2, #0
 918 00d2 204B     		ldr	r3, .L63+36
 919 00d4 FFF7FEFF 		bl	__aeabi_dmul
 920              	.LVL95:
 313:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 921              		.loc 1 313 7 view .LVU210
 922 00d8 FFF7FEFF 		bl	__aeabi_d2uiz
 923              	.LVL96:
 924 00dc 0346     		mov	r3, r0
 925 00de 0022     		movs	r2, #0
 926 00e0 1146     		mov	r1, r2
 927 00e2 1D48     		ldr	r0, .L63+40
 928 00e4 FFF7FEFF 		bl	HAL_DAC_SetValue
 929              	.LVL97:
ARM GAS  /tmp/ccPlR3Ob.s 			page 24


 930 00e8 99E7     		b	.L51
 931              	.LVL98:
 932              	.L62:
 316:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 933              		.loc 1 316 7 is_stmt 1 view .LVU211
 316:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 934              		.loc 1 316 16 is_stmt 0 view .LVU212
 935 00ea 194C     		ldr	r4, .L63+32
 936 00ec 2068     		ldr	r0, [r4]	@ float
 937              	.LVL99:
 316:Core/Src/mainLoop.c ****       HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 938              		.loc 1 316 16 view .LVU213
 939 00ee FFF7FEFF 		bl	__aeabi_f2d
 940              	.LVL100:
 941 00f2 13A3     		adr	r3, .L63+16
 942 00f4 D3E90023 		ldrd	r2, [r3]
 943 00f8 FFF7FEFF 		bl	__aeabi_dsub
 944              	.LVL101:
 945 00fc FFF7FEFF 		bl	__aeabi_d2f
 946              	.LVL102:
 947 0100 2060     		str	r0, [r4]	@ float
 317:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 948              		.loc 1 317 7 is_stmt 1 view .LVU214
 318:Core/Src/mainLoop.c ****     }
 949              		.loc 1 318 45 is_stmt 0 view .LVU215
 950 0102 FFF7FEFF 		bl	__aeabi_f2d
 951              	.LVL103:
 952 0106 0CA3     		adr	r3, .L63+8
 953 0108 D3E90023 		ldrd	r2, [r3]
 954 010c FFF7FEFF 		bl	__aeabi_ddiv
 955              	.LVL104:
 318:Core/Src/mainLoop.c ****     }
 956              		.loc 1 318 52 view .LVU216
 957 0110 0022     		movs	r2, #0
 958 0112 104B     		ldr	r3, .L63+36
 959 0114 FFF7FEFF 		bl	__aeabi_dmul
 960              	.LVL105:
 317:Core/Src/mainLoop.c ****                        (uint32_t)((v_dianya / 3.3) * 4096));
 961              		.loc 1 317 7 view .LVU217
 962 0118 FFF7FEFF 		bl	__aeabi_d2uiz
 963              	.LVL106:
 964 011c 0346     		mov	r3, r0
 965 011e 0022     		movs	r2, #0
 966 0120 1146     		mov	r1, r2
 967 0122 0D48     		ldr	r0, .L63+40
 968 0124 FFF7FEFF 		bl	HAL_DAC_SetValue
 969              	.LVL107:
 970 0128 79E7     		b	.L51
 971              	.L64:
 972 012a 00BFAFF3 		.align	3
 972      0080
 973              	.L63:
 974 0130 9A999999 		.word	2576980378
 975 0134 9999B93F 		.word	1069128089
 976 0138 66666666 		.word	1717986918
 977 013c 66660A40 		.word	1074423398
 978 0140 7B14AE47 		.word	1202590843
ARM GAS  /tmp/ccPlR3Ob.s 			page 25


 979 0144 E17A843F 		.word	1065646817
 980 0148 00000000 		.word	huart2
 981 014c 00000000 		.word	buf
 982 0150 00000000 		.word	v_dianya
 983 0154 0000B040 		.word	1085276160
 984 0158 00000000 		.word	hdac
 985              		.cfi_endproc
 986              	.LFE141:
 988              		.section	.text.set_dac_initVal,"ax",%progbits
 989              		.align	1
 990              		.global	set_dac_initVal
 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 994              		.fpu fpv4-sp-d16
 996              	set_dac_initVal:
 997              	.LVL108:
 998              	.LFB142:
 323:Core/Src/mainLoop.c **** 
 324:Core/Src/mainLoop.c **** void set_dac_initVal(uint32_t *val) {
 999              		.loc 1 324 37 is_stmt 1 view -0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
 1002              		@ frame_needed = 0, uses_anonymous_args = 0
 1003              		.loc 1 324 37 is_stmt 0 view .LVU219
 1004 0000 10B5     		push	{r4, lr}
 1005              	.LCFI10:
 1006              		.cfi_def_cfa_offset 8
 1007              		.cfi_offset 4, -8
 1008              		.cfi_offset 14, -4
 1009 0002 0446     		mov	r4, r0
 325:Core/Src/mainLoop.c ****   // set all dac val
 326:Core/Src/mainLoop.c **** 
 327:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch1, *(val + 0), max_outdisable);
 1010              		.loc 1 327 3 is_stmt 1 view .LVU220
 1011 0004 0222     		movs	r2, #2
 1012 0006 0168     		ldr	r1, [r0]
 1013 0008 1046     		mov	r0, r2
 1014              	.LVL109:
 1015              		.loc 1 327 3 is_stmt 0 view .LVU221
 1016 000a FFF7FEFF 		bl	max5307_w_chanel
 1017              	.LVL110:
 328:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch2, *(val + 1), max_outdisable);
 1018              		.loc 1 328 3 is_stmt 1 view .LVU222
 1019 000e 0222     		movs	r2, #2
 1020 0010 6168     		ldr	r1, [r4, #4]
 1021 0012 0320     		movs	r0, #3
 1022 0014 FFF7FEFF 		bl	max5307_w_chanel
 1023              	.LVL111:
 329:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch3, *(val + 2), max_outdisable);
 1024              		.loc 1 329 3 view .LVU223
 1025 0018 0222     		movs	r2, #2
 1026 001a A168     		ldr	r1, [r4, #8]
 1027 001c 0420     		movs	r0, #4
 1028 001e FFF7FEFF 		bl	max5307_w_chanel
 1029              	.LVL112:
 330:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch4, *(val + 3), max_outdisable);
ARM GAS  /tmp/ccPlR3Ob.s 			page 26


 1030              		.loc 1 330 3 view .LVU224
 1031 0022 0222     		movs	r2, #2
 1032 0024 E168     		ldr	r1, [r4, #12]
 1033 0026 0520     		movs	r0, #5
 1034 0028 FFF7FEFF 		bl	max5307_w_chanel
 1035              	.LVL113:
 331:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch5, *(val + 4), max_outdisable);
 1036              		.loc 1 331 3 view .LVU225
 1037 002c 0222     		movs	r2, #2
 1038 002e 2169     		ldr	r1, [r4, #16]
 1039 0030 0620     		movs	r0, #6
 1040 0032 FFF7FEFF 		bl	max5307_w_chanel
 1041              	.LVL114:
 332:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch6, *(val + 5), max_outdisable);
 1042              		.loc 1 332 3 view .LVU226
 1043 0036 0222     		movs	r2, #2
 1044 0038 6169     		ldr	r1, [r4, #20]
 1045 003a 0720     		movs	r0, #7
 1046 003c FFF7FEFF 		bl	max5307_w_chanel
 1047              	.LVL115:
 333:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch7, *(val + 6), max_outdisable);
 1048              		.loc 1 333 3 view .LVU227
 1049 0040 0222     		movs	r2, #2
 1050 0042 A169     		ldr	r1, [r4, #24]
 1051 0044 0820     		movs	r0, #8
 1052 0046 FFF7FEFF 		bl	max5307_w_chanel
 1053              	.LVL116:
 334:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch8, *(val + 7), max_outdisable);
 1054              		.loc 1 334 3 view .LVU228
 1055 004a 0222     		movs	r2, #2
 1056 004c E169     		ldr	r1, [r4, #28]
 1057 004e 0920     		movs	r0, #9
 1058 0050 FFF7FEFF 		bl	max5307_w_chanel
 1059              	.LVL117:
 335:Core/Src/mainLoop.c **** 
 336:Core/Src/mainLoop.c ****   max5307_loadpin();
 1060              		.loc 1 336 3 view .LVU229
 1061 0054 FFF7FEFF 		bl	max5307_loadpin
 1062              	.LVL118:
 337:Core/Src/mainLoop.c **** }
 1063              		.loc 1 337 1 is_stmt 0 view .LVU230
 1064 0058 10BD     		pop	{r4, pc}
 1065              		.loc 1 337 1 view .LVU231
 1066              		.cfi_endproc
 1067              	.LFE142:
 1069              		.section	.text.cal_k_value_cp,"ax",%progbits
 1070              		.align	1
 1071              		.global	cal_k_value_cp
 1072              		.syntax unified
 1073              		.thumb
 1074              		.thumb_func
 1075              		.fpu fpv4-sp-d16
 1077              	cal_k_value_cp:
 1078              	.LFB143:
 338:Core/Src/mainLoop.c **** #define ADC_BUF_SIZE 4000  // 200=1ms
 339:Core/Src/mainLoop.c **** #define ADC_TIMES_N (ADC_BUF_SIZE * 2)
 340:Core/Src/mainLoop.c **** uint32_t value_adc1[ADC_BUF_SIZE], value_adc2[ADC_BUF_SIZE];
ARM GAS  /tmp/ccPlR3Ob.s 			page 27


 341:Core/Src/mainLoop.c **** #define CP_TIMES_N (ADC_TIMES_N)
 342:Core/Src/mainLoop.c **** int32_t value_cp[CP_TIMES_N];
 343:Core/Src/mainLoop.c **** 
 344:Core/Src/mainLoop.c **** int32_t cal_k_value_cp(void) {  // cal k
 1079              		.loc 1 344 30 is_stmt 1 view -0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 0, uses_anonymous_args = 0
 1083              		@ link register save eliminated.
 1084 0000 10B4     		push	{r4}
 1085              	.LCFI11:
 1086              		.cfi_def_cfa_offset 4
 1087              		.cfi_offset 4, -4
 345:Core/Src/mainLoop.c ****   int32_t kUp = 0, kDown = 0;
 1088              		.loc 1 345 3 view .LVU233
 1089              	.LVL119:
 346:Core/Src/mainLoop.c ****   int32_t i = 0;
 1090              		.loc 1 346 3 view .LVU234
 347:Core/Src/mainLoop.c ****   for (i = 1; i < CP_TIMES_N; i++) {
 1091              		.loc 1 347 3 view .LVU235
 1092              		.loc 1 347 10 is_stmt 0 view .LVU236
 1093 0002 0123     		movs	r3, #1
 1094              	.LVL120:
 1095              	.L68:
 1096              		.loc 1 347 15 is_stmt 1 discriminator 1 view .LVU237
 1097              		.loc 1 347 3 is_stmt 0 discriminator 1 view .LVU238
 1098 0004 B3F5FA5F 		cmp	r3, #8000
 1099 0008 0ADA     		bge	.L75
 348:Core/Src/mainLoop.c ****     value_cp[i - 1] = value_cp[i] - value_cp[i - 1];
 1100              		.loc 1 348 5 is_stmt 1 discriminator 3 view .LVU239
 1101              		.loc 1 348 31 is_stmt 0 discriminator 3 view .LVU240
 1102 000a 144A     		ldr	r2, .L77
 1103 000c 52F82310 		ldr	r1, [r2, r3, lsl #2]
 1104              		.loc 1 348 48 discriminator 3 view .LVU241
 1105 0010 581E     		subs	r0, r3, #1
 1106              		.loc 1 348 45 discriminator 3 view .LVU242
 1107 0012 52F82040 		ldr	r4, [r2, r0, lsl #2]
 1108              		.loc 1 348 35 discriminator 3 view .LVU243
 1109 0016 091B     		subs	r1, r1, r4
 1110              		.loc 1 348 21 discriminator 3 view .LVU244
 1111 0018 42F82010 		str	r1, [r2, r0, lsl #2]
 347:Core/Src/mainLoop.c ****   for (i = 1; i < CP_TIMES_N; i++) {
 1112              		.loc 1 347 31 is_stmt 1 discriminator 3 view .LVU245
 347:Core/Src/mainLoop.c ****   for (i = 1; i < CP_TIMES_N; i++) {
 1113              		.loc 1 347 32 is_stmt 0 discriminator 3 view .LVU246
 1114 001c 0133     		adds	r3, r3, #1
 1115              	.LVL121:
 347:Core/Src/mainLoop.c ****   for (i = 1; i < CP_TIMES_N; i++) {
 1116              		.loc 1 347 32 discriminator 3 view .LVU247
 1117 001e F1E7     		b	.L68
 1118              	.L75:
 349:Core/Src/mainLoop.c ****   }
 350:Core/Src/mainLoop.c ****   value_cp[CP_TIMES_N - 1] = 0;
 1119              		.loc 1 350 3 is_stmt 1 view .LVU248
 1120              		.loc 1 350 28 is_stmt 0 view .LVU249
 1121 0020 0020     		movs	r0, #0
 1122 0022 0E4A     		ldr	r2, .L77
ARM GAS  /tmp/ccPlR3Ob.s 			page 28


 1123 0024 47F6FC43 		movw	r3, #31996
 1124              	.LVL122:
 1125              		.loc 1 350 28 view .LVU250
 1126 0028 D050     		str	r0, [r2, r3]
 351:Core/Src/mainLoop.c **** 
 352:Core/Src/mainLoop.c ****   for (i = 0; i < CP_TIMES_N; i++) {
 1127              		.loc 1 352 3 is_stmt 1 view .LVU251
 1128              	.LVL123:
 1129              		.loc 1 352 10 is_stmt 0 view .LVU252
 1130 002a 0346     		mov	r3, r0
 345:Core/Src/mainLoop.c ****   int32_t i = 0;
 1131              		.loc 1 345 20 view .LVU253
 1132 002c 0446     		mov	r4, r0
 1133              		.loc 1 352 3 view .LVU254
 1134 002e 01E0     		b	.L70
 1135              	.LVL124:
 1136              	.L72:
 1137              	.LBB2:
 353:Core/Src/mainLoop.c ****     if (abs(value_cp[i]) >= 5) {
 354:Core/Src/mainLoop.c ****       if (value_cp[i] > 0) {
 355:Core/Src/mainLoop.c ****         kUp += 1;
 356:Core/Src/mainLoop.c ****       } else {
 357:Core/Src/mainLoop.c ****         kDown += 1;
 1138              		.loc 1 357 9 is_stmt 1 view .LVU255
 1139              		.loc 1 357 15 is_stmt 0 view .LVU256
 1140 0030 0134     		adds	r4, r4, #1
 1141              	.LVL125:
 1142              	.L71:
 1143              		.loc 1 357 15 view .LVU257
 1144              	.LBE2:
 352:Core/Src/mainLoop.c ****     if (abs(value_cp[i]) >= 5) {
 1145              		.loc 1 352 31 is_stmt 1 discriminator 2 view .LVU258
 352:Core/Src/mainLoop.c ****     if (abs(value_cp[i]) >= 5) {
 1146              		.loc 1 352 32 is_stmt 0 discriminator 2 view .LVU259
 1147 0032 0133     		adds	r3, r3, #1
 1148              	.LVL126:
 1149              	.L70:
 352:Core/Src/mainLoop.c ****     if (abs(value_cp[i]) >= 5) {
 1150              		.loc 1 352 15 is_stmt 1 discriminator 1 view .LVU260
 352:Core/Src/mainLoop.c ****     if (abs(value_cp[i]) >= 5) {
 1151              		.loc 1 352 3 is_stmt 0 discriminator 1 view .LVU261
 1152 0034 B3F5FA5F 		cmp	r3, #8000
 1153 0038 0CDA     		bge	.L76
 353:Core/Src/mainLoop.c ****     if (abs(value_cp[i]) >= 5) {
 1154              		.loc 1 353 5 is_stmt 1 view .LVU262
 1155              	.LBB3:
 353:Core/Src/mainLoop.c ****     if (abs(value_cp[i]) >= 5) {
 1156              		.loc 1 353 21 is_stmt 0 view .LVU263
 1157 003a 084A     		ldr	r2, .L77
 1158 003c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 353:Core/Src/mainLoop.c ****     if (abs(value_cp[i]) >= 5) {
 1159              		.loc 1 353 9 view .LVU264
 1160 0040 82EAE271 		eor	r1, r2, r2, asr #31
 1161 0044 A1EBE271 		sub	r1, r1, r2, asr #31
 353:Core/Src/mainLoop.c ****     if (abs(value_cp[i]) >= 5) {
 1162              		.loc 1 353 8 view .LVU265
 1163 0048 0429     		cmp	r1, #4
ARM GAS  /tmp/ccPlR3Ob.s 			page 29


 1164 004a F2DD     		ble	.L71
 354:Core/Src/mainLoop.c ****         kUp += 1;
 1165              		.loc 1 354 7 is_stmt 1 view .LVU266
 354:Core/Src/mainLoop.c ****         kUp += 1;
 1166              		.loc 1 354 10 is_stmt 0 view .LVU267
 1167 004c 002A     		cmp	r2, #0
 1168 004e EFDD     		ble	.L72
 355:Core/Src/mainLoop.c ****       } else {
 1169              		.loc 1 355 9 is_stmt 1 view .LVU268
 355:Core/Src/mainLoop.c ****       } else {
 1170              		.loc 1 355 13 is_stmt 0 view .LVU269
 1171 0050 0130     		adds	r0, r0, #1
 1172              	.LVL127:
 355:Core/Src/mainLoop.c ****       } else {
 1173              		.loc 1 355 13 view .LVU270
 1174 0052 EEE7     		b	.L71
 1175              	.L76:
 355:Core/Src/mainLoop.c ****       } else {
 1176              		.loc 1 355 13 view .LVU271
 1177              	.LBE3:
 358:Core/Src/mainLoop.c ****       }
 359:Core/Src/mainLoop.c ****     }
 360:Core/Src/mainLoop.c ****   }
 361:Core/Src/mainLoop.c ****   return (kDown - kUp);
 1178              		.loc 1 361 3 is_stmt 1 view .LVU272
 362:Core/Src/mainLoop.c **** }
 1179              		.loc 1 362 1 is_stmt 0 view .LVU273
 1180 0054 201A     		subs	r0, r4, r0
 1181              	.LVL128:
 1182              		.loc 1 362 1 view .LVU274
 1183 0056 5DF8044B 		ldr	r4, [sp], #4
 1184              	.LCFI12:
 1185              		.cfi_restore 4
 1186              		.cfi_def_cfa_offset 0
 1187              	.LVL129:
 1188              		.loc 1 362 1 view .LVU275
 1189 005a 7047     		bx	lr
 1190              	.L78:
 1191              		.align	2
 1192              	.L77:
 1193 005c 00000000 		.word	value_cp
 1194              		.cfi_endproc
 1195              	.LFE143:
 1197              		.section	.text.cal_value_cp,"ax",%progbits
 1198              		.align	1
 1199              		.global	cal_value_cp
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1203              		.fpu fpv4-sp-d16
 1205              	cal_value_cp:
 1206              	.LFB144:
 363:Core/Src/mainLoop.c **** 
 364:Core/Src/mainLoop.c **** int32_t cal_value_cp(void) {
 1207              		.loc 1 364 28 is_stmt 1 view -0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccPlR3Ob.s 			page 30


 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 1211 0000 08B5     		push	{r3, lr}
 1212              	.LCFI13:
 1213              		.cfi_def_cfa_offset 8
 1214              		.cfi_offset 3, -8
 1215              		.cfi_offset 14, -4
 365:Core/Src/mainLoop.c ****   int32_t i = 0;
 1216              		.loc 1 365 3 view .LVU277
 1217              	.LVL130:
 366:Core/Src/mainLoop.c ****   int32_t tmp1, tmp2, tmp3, tmp4, allSum = 0;
 1218              		.loc 1 366 3 view .LVU278
 367:Core/Src/mainLoop.c ****   for (i = 0; i < CP_TIMES_N; i++) {
 1219              		.loc 1 367 3 view .LVU279
 1220              		.loc 1 367 10 is_stmt 0 view .LVU280
 1221 0002 0023     		movs	r3, #0
 1222              	.LVL131:
 1223              	.L80:
 1224              		.loc 1 367 15 is_stmt 1 discriminator 1 view .LVU281
 1225              		.loc 1 367 3 is_stmt 0 discriminator 1 view .LVU282
 1226 0004 B3F5FA5F 		cmp	r3, #8000
 1227 0008 0CDA     		bge	.L83
 368:Core/Src/mainLoop.c ****     tmp1 = (int32_t)(value_adc1[i / 2 + 0] & 0x0fff);
 1228              		.loc 1 368 5 is_stmt 1 discriminator 3 view .LVU283
 1229              		.loc 1 368 39 is_stmt 0 discriminator 3 view .LVU284
 1230 000a 03EBD372 		add	r2, r3, r3, lsr #31
 1231 000e 5210     		asrs	r2, r2, #1
 1232              		.loc 1 368 32 discriminator 3 view .LVU285
 1233 0010 0649     		ldr	r1, .L84
 1234 0012 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1235              		.loc 1 368 10 discriminator 3 view .LVU286
 1236 0016 C2F30B02 		ubfx	r2, r2, #0, #12
 1237              	.LVL132:
 369:Core/Src/mainLoop.c ****     // tmp2 = (int32_t)((value_adc1[i/2+0] >> 16)&(0x0fff));
 370:Core/Src/mainLoop.c ****     // tmp3 = (int32_t)(value_adc1[i*2+1] & 0xfff);
 371:Core/Src/mainLoop.c ****     // tmp4 = (int32_t)((value_adc1[i*2+1] >> 16)&(0x0fff));
 372:Core/Src/mainLoop.c ****     // value_cp[i] = (tmp1+tmp2)/2 + (tmp3+tmp4)/2;
 373:Core/Src/mainLoop.c ****     value_cp[i] = tmp1;
 1238              		.loc 1 373 5 is_stmt 1 discriminator 3 view .LVU287
 1239              		.loc 1 373 17 is_stmt 0 discriminator 3 view .LVU288
 1240 001a 0549     		ldr	r1, .L84+4
 1241 001c 41F82320 		str	r2, [r1, r3, lsl #2]
 374:Core/Src/mainLoop.c ****     allSum += value_cp[i];
 1242              		.loc 1 374 5 is_stmt 1 discriminator 3 view .LVU289
 367:Core/Src/mainLoop.c ****     tmp1 = (int32_t)(value_adc1[i / 2 + 0] & 0x0fff);
 1243              		.loc 1 367 31 discriminator 3 view .LVU290
 367:Core/Src/mainLoop.c ****     tmp1 = (int32_t)(value_adc1[i / 2 + 0] & 0x0fff);
 1244              		.loc 1 367 32 is_stmt 0 discriminator 3 view .LVU291
 1245 0020 0133     		adds	r3, r3, #1
 1246              	.LVL133:
 367:Core/Src/mainLoop.c ****     tmp1 = (int32_t)(value_adc1[i / 2 + 0] & 0x0fff);
 1247              		.loc 1 367 32 discriminator 3 view .LVU292
 1248 0022 EFE7     		b	.L80
 1249              	.LVL134:
 1250              	.L83:
 375:Core/Src/mainLoop.c ****   }
 376:Core/Src/mainLoop.c ****   return cal_k_value_cp();
 1251              		.loc 1 376 3 is_stmt 1 view .LVU293
ARM GAS  /tmp/ccPlR3Ob.s 			page 31


 1252              		.loc 1 376 10 is_stmt 0 view .LVU294
 1253 0024 FFF7FEFF 		bl	cal_k_value_cp
 1254              	.LVL135:
 377:Core/Src/mainLoop.c ****   // return (allSum/CP_TIMES_N)-2048;
 378:Core/Src/mainLoop.c **** }
 1255              		.loc 1 378 1 view .LVU295
 1256 0028 08BD     		pop	{r3, pc}
 1257              	.L85:
 1258 002a 00BF     		.align	2
 1259              	.L84:
 1260 002c 00000000 		.word	value_adc1
 1261 0030 00000000 		.word	value_cp
 1262              		.cfi_endproc
 1263              	.LFE144:
 1265              		.section	.text.cal_cp_output_dac,"ax",%progbits
 1266              		.align	1
 1267              		.global	cal_cp_output_dac
 1268              		.syntax unified
 1269              		.thumb
 1270              		.thumb_func
 1271              		.fpu fpv4-sp-d16
 1273              	cal_cp_output_dac:
 1274              	.LVL136:
 1275              	.LFB145:
 379:Core/Src/mainLoop.c **** 
 380:Core/Src/mainLoop.c **** // 1Hz 10
 381:Core/Src/mainLoop.c **** // adcsumarray_size=2,1,1kÊî∂ÊïõÂæàÂø´Ôºå
 382:Core/Src/mainLoop.c **** #define ADCSUMARRAY_SIZE (2)
 383:Core/Src/mainLoop.c **** // #define ADCSUMARRAY_SIZE (300)
 384:Core/Src/mainLoop.c **** int32_t adcSumArray[ADCSUMARRAY_SIZE];
 385:Core/Src/mainLoop.c **** int32_t pidP = 0, pidI = 0, pidD = 0;
 386:Core/Src/mainLoop.c **** float_t dletDac = 0;
 387:Core/Src/mainLoop.c **** 
 388:Core/Src/mainLoop.c **** // 1hz
 389:Core/Src/mainLoop.c **** // #define kP (-0.005)
 390:Core/Src/mainLoop.c **** // #define kI (+0.001)
 391:Core/Src/mainLoop.c **** // #define kD (0.005)
 392:Core/Src/mainLoop.c **** // void cal_cp_output_dac(struct adc_buf_t* adc_buf, uint32_t *dacP, uint32_t
 393:Core/Src/mainLoop.c **** // *dacN){ 	int32_t i=0; 	int32_t N=ADC_BUF_T_SIZE*2; 	int32_t
 394:Core/Src/mainLoop.c **** // allSum=0; 	uint32_t
 395:Core/Src/mainLoop.c **** // tmpUint32=0; 	for(i=0; i<N; i++){ 		allSum += (int32_t)
 396:Core/Src/mainLoop.c **** //((adc_buf->buf[i/2]&0x0fff));
 397:Core/Src/mainLoop.c **** //	}
 398:Core/Src/mainLoop.c **** //	allSum = allSum/N - TARGET_CPV;
 399:Core/Src/mainLoop.c **** //
 400:Core/Src/mainLoop.c **** //	for(i=0; i<ADCSUMARRAY_SIZE-1; i++){
 401:Core/Src/mainLoop.c **** //		adcSumArray[i] = adcSumArray[i+1];
 402:Core/Src/mainLoop.c **** //	}
 403:Core/Src/mainLoop.c **** //	adcSumArray[ADCSUMARRAY_SIZE-1] = allSum;
 404:Core/Src/mainLoop.c **** //
 405:Core/Src/mainLoop.c **** //	//pid
 406:Core/Src/mainLoop.c **** //	pidP = adcSumArray[ADCSUMARRAY_SIZE-1];
 407:Core/Src/mainLoop.c **** //	pidI = 0;
 408:Core/Src/mainLoop.c **** //	for(i=0; i<ADCSUMARRAY_SIZE; i++){
 409:Core/Src/mainLoop.c **** //		pidI += adcSumArray[i];
 410:Core/Src/mainLoop.c **** //	}
 411:Core/Src/mainLoop.c **** //	pidI = pidI/ADCSUMARRAY_SIZE;
ARM GAS  /tmp/ccPlR3Ob.s 			page 32


 412:Core/Src/mainLoop.c **** //	pidD = adcSumArray[ADCSUMARRAY_SIZE-1] -
 413:Core/Src/mainLoop.c **** // adcSumArray[ADCSUMARRAY_SIZE-2]; 	dletDac = kP*((float_t)pidP) +
 414:Core/Src/mainLoop.c **** // kI*((float_t)pidI) + kD*((float_t)pidD); 	tmpUint32 = abs((int32_t)
 415:Core/Src/mainLoop.c **** // (dletDac));
 416:Core/Src/mainLoop.c **** //	(*dacP) += (int32_t) (dletDac);
 417:Core/Src/mainLoop.c **** //	(*dacN) -= (int32_t) (dletDac);
 418:Core/Src/mainLoop.c **** //	max5307_w_chanel(DACP_1,  (*dacP)>>12,      max_outenable);
 419:Core/Src/mainLoop.c **** //	max5307_w_chanel(DACP_1K, ((*dacP)&0xfff),  max_outenable);
 420:Core/Src/mainLoop.c **** //	max5307_w_chanel(DACN_1,  (*dacN)>>12,      max_outenable);
 421:Core/Src/mainLoop.c **** //	max5307_w_chanel(DACN_1K, ((*dacN)&0xfff),  max_outenable);
 422:Core/Src/mainLoop.c **** //
 423:Core/Src/mainLoop.c **** //	//clear buf
 424:Core/Src/mainLoop.c **** //	for(i=0; i<ADC_BUF_T_SIZE; i++){
 425:Core/Src/mainLoop.c **** //		adc_buf->buf[i]=0;
 426:Core/Src/mainLoop.c **** //	}
 427:Core/Src/mainLoop.c **** // }
 428:Core/Src/mainLoop.c **** // for test before 20231206
 429:Core/Src/mainLoop.c **** // #define kP (-0.0005)
 430:Core/Src/mainLoop.c **** // #define kI (+0.051)
 431:Core/Src/mainLoop.c **** // #define kD ( 0.00005)
 432:Core/Src/mainLoop.c **** 
 433:Core/Src/mainLoop.c **** // get jubuzhengdang, jiezhi
 434:Core/Src/mainLoop.c **** // #define kP (-0.0005)
 435:Core/Src/mainLoop.c **** // #define kI (+0.0051)
 436:Core/Src/mainLoop.c **** // #define kD (1.1275)
 437:Core/Src/mainLoop.c **** 
 438:Core/Src/mainLoop.c **** // for test 20231206 this is almost ok
 439:Core/Src/mainLoop.c **** #define kP (-0.0005)
 440:Core/Src/mainLoop.c **** #define kI (+0.0051)
 441:Core/Src/mainLoop.c **** #define kD (1.1275)
 442:Core/Src/mainLoop.c **** 
 443:Core/Src/mainLoop.c **** // #define kP (-0.0002)
 444:Core/Src/mainLoop.c **** // #define kI (+0.0031)
 445:Core/Src/mainLoop.c **** // #define kD (0.5275)
 446:Core/Src/mainLoop.c **** // #define TARGET_CPV  (2748)
 447:Core/Src/mainLoop.c **** #define TARGET_CPV (3096)
 448:Core/Src/mainLoop.c **** void cal_cp_output_dac(struct adc_buf_t *adc_buf, uint32_t *dacP,
 449:Core/Src/mainLoop.c ****                        uint32_t *dacN) {
 1276              		.loc 1 449 40 is_stmt 1 view -0
 1277              		.cfi_startproc
 1278              		@ args = 0, pretend = 0, frame = 0
 1279              		@ frame_needed = 0, uses_anonymous_args = 0
 1280              		.loc 1 449 40 is_stmt 0 view .LVU297
 1281 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1282              	.LCFI14:
 1283              		.cfi_def_cfa_offset 32
 1284              		.cfi_offset 4, -32
 1285              		.cfi_offset 5, -28
 1286              		.cfi_offset 6, -24
 1287              		.cfi_offset 7, -20
 1288              		.cfi_offset 8, -16
 1289              		.cfi_offset 9, -12
 1290              		.cfi_offset 10, -8
 1291              		.cfi_offset 14, -4
 1292 0004 0446     		mov	r4, r0
 1293 0006 0E46     		mov	r6, r1
 1294 0008 1546     		mov	r5, r2
ARM GAS  /tmp/ccPlR3Ob.s 			page 33


 450:Core/Src/mainLoop.c ****   int32_t i = 0;
 1295              		.loc 1 450 3 is_stmt 1 view .LVU298
 1296              	.LVL137:
 451:Core/Src/mainLoop.c ****   int32_t N = ADC_BUF_T_SIZE * 2;
 1297              		.loc 1 451 3 view .LVU299
 452:Core/Src/mainLoop.c ****   int32_t allSum = 0;
 1298              		.loc 1 452 3 view .LVU300
 453:Core/Src/mainLoop.c ****   uint32_t tmpUint32 = 0;
 1299              		.loc 1 453 3 view .LVU301
 454:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1300              		.loc 1 454 3 view .LVU302
 452:Core/Src/mainLoop.c ****   int32_t allSum = 0;
 1301              		.loc 1 452 11 is_stmt 0 view .LVU303
 1302 000a 0023     		movs	r3, #0
 1303              		.loc 1 454 10 view .LVU304
 1304 000c 1A46     		mov	r2, r3
 1305              	.LVL138:
 1306              		.loc 1 454 3 view .LVU305
 1307 000e 09E0     		b	.L87
 1308              	.LVL139:
 1309              	.L88:
 455:Core/Src/mainLoop.c ****     allSum += (int32_t)((adc_buf->buf[i / 2] & 0x0fff));
 1310              		.loc 1 455 5 is_stmt 1 discriminator 3 view .LVU306
 1311              		.loc 1 455 41 is_stmt 0 discriminator 3 view .LVU307
 1312 0010 02EBD271 		add	r1, r2, r2, lsr #31
 1313 0014 4910     		asrs	r1, r1, #1
 1314              		.loc 1 455 38 discriminator 3 view .LVU308
 1315 0016 04EB8101 		add	r1, r4, r1, lsl #2
 1316 001a 4968     		ldr	r1, [r1, #4]
 1317              		.loc 1 455 15 discriminator 3 view .LVU309
 1318 001c C1F30B01 		ubfx	r1, r1, #0, #12
 1319              		.loc 1 455 12 discriminator 3 view .LVU310
 1320 0020 0B44     		add	r3, r3, r1
 1321              	.LVL140:
 454:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1322              		.loc 1 454 22 is_stmt 1 discriminator 3 view .LVU311
 454:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1323              		.loc 1 454 23 is_stmt 0 discriminator 3 view .LVU312
 1324 0022 0132     		adds	r2, r2, #1
 1325              	.LVL141:
 1326              	.L87:
 454:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1327              		.loc 1 454 15 is_stmt 1 discriminator 1 view .LVU313
 454:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1328              		.loc 1 454 3 is_stmt 0 discriminator 1 view .LVU314
 1329 0024 C72A     		cmp	r2, #199
 1330 0026 F3DD     		ble	.L88
 456:Core/Src/mainLoop.c ****   }
 457:Core/Src/mainLoop.c ****   allSum = allSum / N - TARGET_CPV;
 1331              		.loc 1 457 3 is_stmt 1 view .LVU315
 1332              		.loc 1 457 19 is_stmt 0 view .LVU316
 1333 0028 574A     		ldr	r2, .L97+24
 1334              	.LVL142:
 1335              		.loc 1 457 19 view .LVU317
 1336 002a 82FB0312 		smull	r1, r2, r2, r3
 1337 002e D817     		asrs	r0, r3, #31
 1338              	.LVL143:
ARM GAS  /tmp/ccPlR3Ob.s 			page 34


 1339              		.loc 1 457 19 view .LVU318
 1340 0030 C0EBA210 		rsb	r0, r0, r2, asr #6
 1341              		.loc 1 457 10 view .LVU319
 1342 0034 A0F61840 		subw	r0, r0, #3096
 1343              	.LVL144:
 458:Core/Src/mainLoop.c **** 
 459:Core/Src/mainLoop.c ****   for (i = 0; i < ADCSUMARRAY_SIZE - 1; i++) {
 1344              		.loc 1 459 3 is_stmt 1 view .LVU320
 1345              		.loc 1 459 10 is_stmt 0 view .LVU321
 1346 0038 0023     		movs	r3, #0
 1347              	.LVL145:
 1348              	.L89:
 1349              		.loc 1 459 15 is_stmt 1 discriminator 1 view .LVU322
 1350              		.loc 1 459 3 is_stmt 0 discriminator 1 view .LVU323
 1351 003a 002B     		cmp	r3, #0
 1352 003c 07DD     		ble	.L90
 460:Core/Src/mainLoop.c ****     adcSumArray[i] = adcSumArray[i + 1];
 461:Core/Src/mainLoop.c ****   }
 462:Core/Src/mainLoop.c ****   adcSumArray[ADCSUMARRAY_SIZE - 1] = allSum;
 1353              		.loc 1 462 3 is_stmt 1 view .LVU324
 1354              		.loc 1 462 37 is_stmt 0 view .LVU325
 1355 003e 534B     		ldr	r3, .L97+28
 1356              	.LVL146:
 1357              		.loc 1 462 37 view .LVU326
 1358 0040 5860     		str	r0, [r3, #4]
 463:Core/Src/mainLoop.c **** 
 464:Core/Src/mainLoop.c ****   // pid
 465:Core/Src/mainLoop.c ****   pidP = adcSumArray[ADCSUMARRAY_SIZE - 1];
 1359              		.loc 1 465 3 is_stmt 1 view .LVU327
 1360              		.loc 1 465 8 is_stmt 0 view .LVU328
 1361 0042 534B     		ldr	r3, .L97+32
 1362 0044 1860     		str	r0, [r3]
 466:Core/Src/mainLoop.c ****   pidI = 0;
 1363              		.loc 1 466 3 is_stmt 1 view .LVU329
 1364              		.loc 1 466 8 is_stmt 0 view .LVU330
 1365 0046 0023     		movs	r3, #0
 1366 0048 524A     		ldr	r2, .L97+36
 1367 004a 1360     		str	r3, [r2]
 467:Core/Src/mainLoop.c ****   for (i = 0; i < ADCSUMARRAY_SIZE; i++) {
 1368              		.loc 1 467 3 is_stmt 1 view .LVU331
 1369              	.LVL147:
 1370              		.loc 1 467 3 is_stmt 0 view .LVU332
 1371 004c 0FE0     		b	.L91
 1372              	.LVL148:
 1373              	.L90:
 460:Core/Src/mainLoop.c ****   }
 1374              		.loc 1 460 5 is_stmt 1 discriminator 3 view .LVU333
 460:Core/Src/mainLoop.c ****   }
 1375              		.loc 1 460 36 is_stmt 0 discriminator 3 view .LVU334
 1376 004e 5A1C     		adds	r2, r3, #1
 460:Core/Src/mainLoop.c ****   }
 1377              		.loc 1 460 33 discriminator 3 view .LVU335
 1378 0050 4E49     		ldr	r1, .L97+28
 1379 0052 51F82270 		ldr	r7, [r1, r2, lsl #2]
 460:Core/Src/mainLoop.c ****   }
 1380              		.loc 1 460 20 discriminator 3 view .LVU336
 1381 0056 41F82370 		str	r7, [r1, r3, lsl #2]
ARM GAS  /tmp/ccPlR3Ob.s 			page 35


 459:Core/Src/mainLoop.c ****     adcSumArray[i] = adcSumArray[i + 1];
 1382              		.loc 1 459 41 is_stmt 1 discriminator 3 view .LVU337
 1383              	.LVL149:
 459:Core/Src/mainLoop.c ****     adcSumArray[i] = adcSumArray[i + 1];
 1384              		.loc 1 459 42 is_stmt 0 discriminator 3 view .LVU338
 1385 005a 1346     		mov	r3, r2
 1386 005c EDE7     		b	.L89
 1387              	.LVL150:
 1388              	.L92:
 468:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1389              		.loc 1 468 5 is_stmt 1 discriminator 3 view .LVU339
 1390              		.loc 1 468 24 is_stmt 0 discriminator 3 view .LVU340
 1391 005e 4B4A     		ldr	r2, .L97+28
 1392 0060 52F82370 		ldr	r7, [r2, r3, lsl #2]
 1393              		.loc 1 468 10 discriminator 3 view .LVU341
 1394 0064 4B49     		ldr	r1, .L97+36
 1395 0066 0A68     		ldr	r2, [r1]
 1396 0068 3A44     		add	r2, r2, r7
 1397 006a 0A60     		str	r2, [r1]
 467:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1398              		.loc 1 467 37 is_stmt 1 discriminator 3 view .LVU342
 467:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1399              		.loc 1 467 38 is_stmt 0 discriminator 3 view .LVU343
 1400 006c 0133     		adds	r3, r3, #1
 1401              	.LVL151:
 1402              	.L91:
 467:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1403              		.loc 1 467 15 is_stmt 1 discriminator 1 view .LVU344
 467:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1404              		.loc 1 467 3 is_stmt 0 discriminator 1 view .LVU345
 1405 006e 012B     		cmp	r3, #1
 1406 0070 F5DD     		ble	.L92
 469:Core/Src/mainLoop.c ****   }
 470:Core/Src/mainLoop.c ****   pidI = pidI / ADCSUMARRAY_SIZE;
 1407              		.loc 1 470 3 is_stmt 1 view .LVU346
 1408              		.loc 1 470 15 is_stmt 0 view .LVU347
 1409 0072 484A     		ldr	r2, .L97+36
 1410 0074 1368     		ldr	r3, [r2]
 1411              	.LVL152:
 1412              		.loc 1 470 15 view .LVU348
 1413 0076 03EBD373 		add	r3, r3, r3, lsr #31
 1414 007a 5F10     		asrs	r7, r3, #1
 1415              		.loc 1 470 8 view .LVU349
 1416 007c 1760     		str	r7, [r2]
 471:Core/Src/mainLoop.c ****   pidD = adcSumArray[ADCSUMARRAY_SIZE - 1] - adcSumArray[ADCSUMARRAY_SIZE - 2];
 1417              		.loc 1 471 3 is_stmt 1 view .LVU350
 1418              		.loc 1 471 57 is_stmt 0 view .LVU351
 1419 007e 434B     		ldr	r3, .L97+28
 1420 0080 1B68     		ldr	r3, [r3]
 1421              		.loc 1 471 44 view .LVU352
 1422 0082 A0EB030A 		sub	r10, r0, r3
 1423              		.loc 1 471 8 view .LVU353
 1424 0086 444B     		ldr	r3, .L97+40
 1425 0088 C3F800A0 		str	r10, [r3]
 472:Core/Src/mainLoop.c ****   dletDac = kP * ((float_t)pidP) + kI * ((float_t)pidI) + kD * ((float_t)pidD);
 1426              		.loc 1 472 3 is_stmt 1 view .LVU354
 1427              		.loc 1 472 19 is_stmt 0 view .LVU355
ARM GAS  /tmp/ccPlR3Ob.s 			page 36


 1428 008c 07EE900A 		vmov	s15, r0	@ int
 1429 0090 F8EEE77A 		vcvt.f32.s32	s15, s15
 1430 0094 17EE900A 		vmov	r0, s15
 1431              	.LVL153:
 1432              		.loc 1 472 19 view .LVU356
 1433 0098 FFF7FEFF 		bl	__aeabi_f2d
 1434              	.LVL154:
 1435              		.loc 1 472 16 view .LVU357
 1436 009c 34A3     		adr	r3, .L97
 1437 009e D3E90023 		ldrd	r2, [r3]
 1438 00a2 FFF7FEFF 		bl	__aeabi_dmul
 1439              	.LVL155:
 1440 00a6 8046     		mov	r8, r0
 1441 00a8 8946     		mov	r9, r1
 1442              		.loc 1 472 42 view .LVU358
 1443 00aa 07EE907A 		vmov	s15, r7	@ int
 1444 00ae F8EEE77A 		vcvt.f32.s32	s15, s15
 1445 00b2 17EE900A 		vmov	r0, s15
 1446 00b6 FFF7FEFF 		bl	__aeabi_f2d
 1447              	.LVL156:
 1448              		.loc 1 472 39 view .LVU359
 1449 00ba 2FA3     		adr	r3, .L97+8
 1450 00bc D3E90023 		ldrd	r2, [r3]
 1451 00c0 FFF7FEFF 		bl	__aeabi_dmul
 1452              	.LVL157:
 1453 00c4 0246     		mov	r2, r0
 1454 00c6 0B46     		mov	r3, r1
 1455              		.loc 1 472 34 view .LVU360
 1456 00c8 4046     		mov	r0, r8
 1457 00ca 4946     		mov	r1, r9
 1458 00cc FFF7FEFF 		bl	__aeabi_dadd
 1459              	.LVL158:
 1460 00d0 8046     		mov	r8, r0
 1461 00d2 8946     		mov	r9, r1
 1462              		.loc 1 472 65 view .LVU361
 1463 00d4 07EE90AA 		vmov	s15, r10	@ int
 1464 00d8 F8EEE77A 		vcvt.f32.s32	s15, s15
 1465 00dc 17EE900A 		vmov	r0, s15
 1466 00e0 FFF7FEFF 		bl	__aeabi_f2d
 1467              	.LVL159:
 1468              		.loc 1 472 62 view .LVU362
 1469 00e4 26A3     		adr	r3, .L97+16
 1470 00e6 D3E90023 		ldrd	r2, [r3]
 1471 00ea FFF7FEFF 		bl	__aeabi_dmul
 1472              	.LVL160:
 1473 00ee 0246     		mov	r2, r0
 1474 00f0 0B46     		mov	r3, r1
 1475              		.loc 1 472 57 view .LVU363
 1476 00f2 4046     		mov	r0, r8
 1477 00f4 4946     		mov	r1, r9
 1478 00f6 FFF7FEFF 		bl	__aeabi_dadd
 1479              	.LVL161:
 1480 00fa FFF7FEFF 		bl	__aeabi_d2f
 1481              	.LVL162:
 1482 00fe 07EE900A 		vmov	s15, r0
 1483              		.loc 1 472 11 view .LVU364
 1484 0102 264A     		ldr	r2, .L97+44
ARM GAS  /tmp/ccPlR3Ob.s 			page 37


 1485 0104 1060     		str	r0, [r2]	@ float
 473:Core/Src/mainLoop.c ****   tmpUint32 = abs((int32_t)(dletDac));
 1486              		.loc 1 473 3 is_stmt 1 view .LVU365
 1487              		.loc 1 473 19 is_stmt 0 view .LVU366
 1488 0106 FDEEE77A 		vcvt.s32.f32	s15, s15
 1489              	.LVL163:
 474:Core/Src/mainLoop.c ****   (*dacP) += (int32_t)(dletDac);
 1490              		.loc 1 474 3 is_stmt 1 view .LVU367
 1491              		.loc 1 474 11 is_stmt 0 view .LVU368
 1492 010a 3368     		ldr	r3, [r6]
 1493 010c 17EE901A 		vmov	r1, s15	@ int
 1494 0110 0B44     		add	r3, r3, r1
 1495 0112 3360     		str	r3, [r6]
 475:Core/Src/mainLoop.c ****   (*dacN) -= (int32_t)(dletDac);
 1496              		.loc 1 475 3 is_stmt 1 view .LVU369
 1497              		.loc 1 475 14 is_stmt 0 view .LVU370
 1498 0114 D2ED007A 		vldr.32	s15, [r2]
 1499              	.LVL164:
 1500              		.loc 1 475 14 view .LVU371
 1501 0118 FDEEE77A 		vcvt.s32.f32	s15, s15
 1502              		.loc 1 475 11 view .LVU372
 1503 011c 2B68     		ldr	r3, [r5]
 1504 011e 17EE902A 		vmov	r2, s15	@ int
 1505 0122 9B1A     		subs	r3, r3, r2
 1506 0124 2B60     		str	r3, [r5]
 476:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1, (*dacP) >> 12, max_outenable);
 1507              		.loc 1 476 3 is_stmt 1 view .LVU373
 1508              		.loc 1 476 29 is_stmt 0 view .LVU374
 1509 0126 3168     		ldr	r1, [r6]
 1510              	.LVL165:
 1511              		.loc 1 476 3 view .LVU375
 1512 0128 0122     		movs	r2, #1
 1513 012a 090B     		lsrs	r1, r1, #12
 1514 012c 0620     		movs	r0, #6
 1515              	.LVL166:
 1516              		.loc 1 476 3 view .LVU376
 1517 012e FFF7FEFF 		bl	max5307_w_chanel
 1518              	.LVL167:
 477:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1K, ((*dacP) & 0xfff), max_outenable);
 1519              		.loc 1 477 3 is_stmt 1 view .LVU377
 1520              		.loc 1 477 31 is_stmt 0 view .LVU378
 1521 0132 3168     		ldr	r1, [r6]
 1522              		.loc 1 477 3 view .LVU379
 1523 0134 0122     		movs	r2, #1
 1524 0136 C1F30B01 		ubfx	r1, r1, #0, #12
 1525 013a 0720     		movs	r0, #7
 1526 013c FFF7FEFF 		bl	max5307_w_chanel
 1527              	.LVL168:
 478:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1, (*dacN) >> 12, max_outenable);
 1528              		.loc 1 478 3 is_stmt 1 view .LVU380
 1529              		.loc 1 478 29 is_stmt 0 view .LVU381
 1530 0140 2968     		ldr	r1, [r5]
 1531              		.loc 1 478 3 view .LVU382
 1532 0142 0122     		movs	r2, #1
 1533 0144 090B     		lsrs	r1, r1, #12
 1534 0146 0520     		movs	r0, #5
 1535 0148 FFF7FEFF 		bl	max5307_w_chanel
ARM GAS  /tmp/ccPlR3Ob.s 			page 38


 1536              	.LVL169:
 479:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1K, ((*dacN) & 0xfff), max_outenable);
 1537              		.loc 1 479 3 is_stmt 1 view .LVU383
 1538              		.loc 1 479 31 is_stmt 0 view .LVU384
 1539 014c 2968     		ldr	r1, [r5]
 1540              		.loc 1 479 3 view .LVU385
 1541 014e 0122     		movs	r2, #1
 1542 0150 C1F30B01 		ubfx	r1, r1, #0, #12
 1543 0154 0420     		movs	r0, #4
 1544 0156 FFF7FEFF 		bl	max5307_w_chanel
 1545              	.LVL170:
 480:Core/Src/mainLoop.c **** 
 481:Core/Src/mainLoop.c ****   // clear buf
 482:Core/Src/mainLoop.c ****   for (i = 0; i < ADC_BUF_T_SIZE; i++) {
 1546              		.loc 1 482 3 is_stmt 1 view .LVU386
 1547              		.loc 1 482 10 is_stmt 0 view .LVU387
 1548 015a 0023     		movs	r3, #0
 1549              	.LVL171:
 1550              	.L93:
 1551              		.loc 1 482 15 is_stmt 1 discriminator 1 view .LVU388
 1552              		.loc 1 482 3 is_stmt 0 discriminator 1 view .LVU389
 1553 015c 632B     		cmp	r3, #99
 1554 015e 05DC     		bgt	.L96
 483:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 1555              		.loc 1 483 5 is_stmt 1 discriminator 3 view .LVU390
 1556              		.loc 1 483 21 is_stmt 0 discriminator 3 view .LVU391
 1557 0160 04EB8302 		add	r2, r4, r3, lsl #2
 1558 0164 0021     		movs	r1, #0
 1559 0166 5160     		str	r1, [r2, #4]
 482:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 1560              		.loc 1 482 35 is_stmt 1 discriminator 3 view .LVU392
 482:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 1561              		.loc 1 482 36 is_stmt 0 discriminator 3 view .LVU393
 1562 0168 0133     		adds	r3, r3, #1
 1563              	.LVL172:
 482:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 1564              		.loc 1 482 36 discriminator 3 view .LVU394
 1565 016a F7E7     		b	.L93
 1566              	.L96:
 484:Core/Src/mainLoop.c ****   }
 485:Core/Src/mainLoop.c **** }
 1567              		.loc 1 485 1 view .LVU395
 1568 016c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1569              	.LVL173:
 1570              	.L98:
 1571              		.loc 1 485 1 view .LVU396
 1572              		.align	3
 1573              	.L97:
 1574 0170 FCA9F1D2 		.word	3539053052
 1575 0174 4D6240BF 		.word	-1086299571
 1576 0178 88855AD3 		.word	3545925000
 1577 017c BCE3743F 		.word	1064625084
 1578 0180 0AD7A370 		.word	1889785610
 1579 0184 3D0AF23F 		.word	1072826941
 1580 0188 1F85EB51 		.word	1374389535
 1581 018c 00000000 		.word	adcSumArray
 1582 0190 00000000 		.word	.LANCHOR4
ARM GAS  /tmp/ccPlR3Ob.s 			page 39


 1583 0194 00000000 		.word	.LANCHOR5
 1584 0198 00000000 		.word	.LANCHOR6
 1585 019c 00000000 		.word	.LANCHOR7
 1586              		.cfi_endproc
 1587              	.LFE145:
 1589              		.section	.text.insertMeanVal,"ax",%progbits
 1590              		.align	1
 1591              		.global	insertMeanVal
 1592              		.syntax unified
 1593              		.thumb
 1594              		.thumb_func
 1595              		.fpu fpv4-sp-d16
 1597              	insertMeanVal:
 1598              	.LVL174:
 1599              	.LFB146:
 486:Core/Src/mainLoop.c **** 
 487:Core/Src/mainLoop.c **** #define VALMEANARRAY_N 20
 488:Core/Src/mainLoop.c **** int32_t valMeanArray[VALMEANARRAY_N];
 489:Core/Src/mainLoop.c **** // ËÆ°ÁÆóvalMeanArrayÂ∫èÂàó‰∏≠ÁöÑÂùáÂÄºÂíåÂ∑ÆÂÄºÔºåËøôÁõ∏ÂΩì‰∏éadc‚ÄîdmaÈááÊ†∑200Ê¨°ÁöÑÂπ≥ÂùáÂ§ÑÁêÜ
 490:Core/Src/mainLoop.c **** void insertMeanVal(int32_t val, struct adc_buf_t *adc_buf) {
 1600              		.loc 1 490 60 is_stmt 1 view -0
 1601              		.cfi_startproc
 1602              		@ args = 0, pretend = 0, frame = 0
 1603              		@ frame_needed = 0, uses_anonymous_args = 0
 1604              		@ link register save eliminated.
 1605              		.loc 1 490 60 is_stmt 0 view .LVU398
 1606 0000 30B4     		push	{r4, r5}
 1607              	.LCFI15:
 1608              		.cfi_def_cfa_offset 8
 1609              		.cfi_offset 4, -8
 1610              		.cfi_offset 5, -4
 491:Core/Src/mainLoop.c ****   static int32_t currentP = 0;
 1611              		.loc 1 491 3 is_stmt 1 view .LVU399
 492:Core/Src/mainLoop.c ****   int32_t i = 0, sumval = 0, difval = 0;
 1612              		.loc 1 492 3 view .LVU400
 1613              	.LVL175:
 493:Core/Src/mainLoop.c ****   valMeanArray[currentP++] = val;
 1614              		.loc 1 493 3 view .LVU401
 1615              		.loc 1 493 24 is_stmt 0 view .LVU402
 1616 0002 1A4C     		ldr	r4, .L104
 1617 0004 2368     		ldr	r3, [r4]
 1618 0006 5A1C     		adds	r2, r3, #1
 1619              		.loc 1 493 28 view .LVU403
 1620 0008 194D     		ldr	r5, .L104+4
 1621 000a 45F82300 		str	r0, [r5, r3, lsl #2]
 494:Core/Src/mainLoop.c ****   currentP = currentP % VALMEANARRAY_N;
 1622              		.loc 1 494 3 is_stmt 1 view .LVU404
 1623              		.loc 1 494 23 is_stmt 0 view .LVU405
 1624 000e 1948     		ldr	r0, .L104+8
 1625              	.LVL176:
 1626              		.loc 1 494 23 view .LVU406
 1627 0010 80FB0230 		smull	r3, r0, r0, r2
 1628              	.LVL177:
 1629              		.loc 1 494 23 view .LVU407
 1630 0014 D317     		asrs	r3, r2, #31
 1631 0016 C3EBE003 		rsb	r3, r3, r0, asr #3
 1632 001a 03EB8303 		add	r3, r3, r3, lsl #2
ARM GAS  /tmp/ccPlR3Ob.s 			page 40


 1633 001e A2EB8303 		sub	r3, r2, r3, lsl #2
 1634              		.loc 1 494 12 view .LVU408
 1635 0022 2360     		str	r3, [r4]
 1636              	.LVL178:
 495:Core/Src/mainLoop.c ****   for (i = 0; i < VALMEANARRAY_N - 1; i++) {
 1637              		.loc 1 495 3 is_stmt 1 view .LVU409
 492:Core/Src/mainLoop.c ****   valMeanArray[currentP++] = val;
 1638              		.loc 1 492 30 is_stmt 0 view .LVU410
 1639 0024 0020     		movs	r0, #0
 492:Core/Src/mainLoop.c ****   valMeanArray[currentP++] = val;
 1640              		.loc 1 492 18 view .LVU411
 1641 0026 0446     		mov	r4, r0
 1642              		.loc 1 495 10 view .LVU412
 1643 0028 0246     		mov	r2, r0
 1644              	.LVL179:
 1645              	.L100:
 1646              		.loc 1 495 15 is_stmt 1 discriminator 1 view .LVU413
 1647              		.loc 1 495 3 is_stmt 0 discriminator 1 view .LVU414
 1648 002a 122A     		cmp	r2, #18
 1649 002c 0CDC     		bgt	.L103
 1650              	.LBB4:
 496:Core/Src/mainLoop.c ****     sumval += valMeanArray[i];
 1651              		.loc 1 496 5 is_stmt 1 discriminator 3 view .LVU415
 1652              		.loc 1 496 27 is_stmt 0 discriminator 3 view .LVU416
 1653 002e 104B     		ldr	r3, .L104+4
 1654 0030 53F82230 		ldr	r3, [r3, r2, lsl #2]
 1655              		.loc 1 496 12 discriminator 3 view .LVU417
 1656 0034 1C44     		add	r4, r4, r3
 1657              	.LVL180:
 497:Core/Src/mainLoop.c ****     difval += abs(valMeanArray[i] - adc_buf->adcMeanVal);
 1658              		.loc 1 497 5 is_stmt 1 discriminator 3 view .LVU418
 1659              		.loc 1 497 44 is_stmt 0 discriminator 3 view .LVU419
 1660 0036 D1F89451 		ldr	r5, [r1, #404]
 1661              		.loc 1 497 35 discriminator 3 view .LVU420
 1662 003a 5B1B     		subs	r3, r3, r5
 1663              		.loc 1 497 15 discriminator 3 view .LVU421
 1664 003c 002B     		cmp	r3, #0
 1665 003e B8BF     		it	lt
 1666 0040 5B42     		rsblt	r3, r3, #0
 1667              		.loc 1 497 12 discriminator 3 view .LVU422
 1668 0042 1844     		add	r0, r0, r3
 1669              	.LVL181:
 1670              		.loc 1 497 12 discriminator 3 view .LVU423
 1671              	.LBE4:
 495:Core/Src/mainLoop.c ****     sumval += valMeanArray[i];
 1672              		.loc 1 495 39 is_stmt 1 discriminator 3 view .LVU424
 495:Core/Src/mainLoop.c ****     sumval += valMeanArray[i];
 1673              		.loc 1 495 40 is_stmt 0 discriminator 3 view .LVU425
 1674 0044 0132     		adds	r2, r2, #1
 1675              	.LVL182:
 495:Core/Src/mainLoop.c ****     sumval += valMeanArray[i];
 1676              		.loc 1 495 40 discriminator 3 view .LVU426
 1677 0046 F0E7     		b	.L100
 1678              	.L103:
 498:Core/Src/mainLoop.c ****   }
 499:Core/Src/mainLoop.c ****   sumval = sumval / VALMEANARRAY_N;
 1679              		.loc 1 499 3 is_stmt 1 view .LVU427
ARM GAS  /tmp/ccPlR3Ob.s 			page 41


 1680              		.loc 1 499 10 is_stmt 0 view .LVU428
 1681 0048 0A4B     		ldr	r3, .L104+8
 1682 004a 83FB0452 		smull	r5, r2, r3, r4
 1683              	.LVL183:
 1684              		.loc 1 499 10 view .LVU429
 1685 004e E417     		asrs	r4, r4, #31
 1686              	.LVL184:
 1687              		.loc 1 499 10 view .LVU430
 1688 0050 C4EBE204 		rsb	r4, r4, r2, asr #3
 1689              	.LVL185:
 500:Core/Src/mainLoop.c ****   difval = difval / VALMEANARRAY_N;
 1690              		.loc 1 500 3 is_stmt 1 view .LVU431
 1691              		.loc 1 500 10 is_stmt 0 view .LVU432
 1692 0054 83FB0023 		smull	r2, r3, r3, r0
 1693 0058 C017     		asrs	r0, r0, #31
 1694              	.LVL186:
 1695              		.loc 1 500 10 view .LVU433
 1696 005a C0EBE300 		rsb	r0, r0, r3, asr #3
 1697              	.LVL187:
 501:Core/Src/mainLoop.c ****   adc_buf->adcMeanVal = sumval;
 1698              		.loc 1 501 3 is_stmt 1 view .LVU434
 1699              		.loc 1 501 23 is_stmt 0 view .LVU435
 1700 005e C1F89441 		str	r4, [r1, #404]
 502:Core/Src/mainLoop.c ****   adc_buf->adcDif2 = difval;
 1701              		.loc 1 502 3 is_stmt 1 view .LVU436
 1702              		.loc 1 502 20 is_stmt 0 view .LVU437
 1703 0062 C1F89801 		str	r0, [r1, #408]
 503:Core/Src/mainLoop.c **** }
 1704              		.loc 1 503 1 view .LVU438
 1705 0066 30BC     		pop	{r4, r5}
 1706              	.LCFI16:
 1707              		.cfi_restore 5
 1708              		.cfi_restore 4
 1709              		.cfi_def_cfa_offset 0
 1710              	.LVL188:
 1711              		.loc 1 503 1 view .LVU439
 1712 0068 7047     		bx	lr
 1713              	.L105:
 1714 006a 00BF     		.align	2
 1715              	.L104:
 1716 006c 00000000 		.word	.LANCHOR8
 1717 0070 00000000 		.word	valMeanArray
 1718 0074 67666666 		.word	1717986919
 1719              		.cfi_endproc
 1720              	.LFE146:
 1722              		.section	.text.cal_cp_output_dac_ext,"ax",%progbits
 1723              		.align	1
 1724              		.global	cal_cp_output_dac_ext
 1725              		.syntax unified
 1726              		.thumb
 1727              		.thumb_func
 1728              		.fpu fpv4-sp-d16
 1730              	cal_cp_output_dac_ext:
 1731              	.LVL189:
 1732              	.LFB147:
 504:Core/Src/mainLoop.c **** struct log_para_t
 505:Core/Src/mainLoop.c ****     logPara;  // Áî®‰∫éÂêëhostÂèëÈÄÅË∞ÉËØïËøáÁ®ãÊï∞ÊçÆÔºåÂú®cal_cp_output_dac_extËøáÁ®ã‰∏≠‰øùÂ≠ò
ARM GAS  /tmp/ccPlR3Ob.s 			page 42


 506:Core/Src/mainLoop.c **** int32_t meanVal_view = 0;
 507:Core/Src/mainLoop.c **** int32_t difVal_view = 0;
 508:Core/Src/mainLoop.c **** #define RUN_30S 180000  // about 90S
 509:Core/Src/mainLoop.c **** void cal_cp_output_dac_ext(struct adc_buf_t *adc_buf, uint32_t *dacP,
 510:Core/Src/mainLoop.c ****                            uint32_t *dacN, int32_t runTime500us) {
 1733              		.loc 1 510 66 is_stmt 1 view -0
 1734              		.cfi_startproc
 1735              		@ args = 0, pretend = 0, frame = 0
 1736              		@ frame_needed = 0, uses_anonymous_args = 0
 1737              		.loc 1 510 66 is_stmt 0 view .LVU441
 1738 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1739              	.LCFI17:
 1740              		.cfi_def_cfa_offset 40
 1741              		.cfi_offset 3, -40
 1742              		.cfi_offset 4, -36
 1743              		.cfi_offset 5, -32
 1744              		.cfi_offset 6, -28
 1745              		.cfi_offset 7, -24
 1746              		.cfi_offset 8, -20
 1747              		.cfi_offset 9, -16
 1748              		.cfi_offset 10, -12
 1749              		.cfi_offset 11, -8
 1750              		.cfi_offset 14, -4
 1751 0004 0446     		mov	r4, r0
 1752 0006 0D46     		mov	r5, r1
 1753 0008 1646     		mov	r6, r2
 511:Core/Src/mainLoop.c ****   int32_t i = 0;
 1754              		.loc 1 511 3 is_stmt 1 view .LVU442
 1755              	.LVL190:
 512:Core/Src/mainLoop.c ****   int32_t N = ADC_BUF_T_SIZE;
 1756              		.loc 1 512 3 view .LVU443
 513:Core/Src/mainLoop.c ****   uint32_t allSum = 0;
 1757              		.loc 1 513 3 view .LVU444
 514:Core/Src/mainLoop.c ****   uint16_t forSaveAllSum = 0;
 1758              		.loc 1 514 3 view .LVU445
 515:Core/Src/mainLoop.c ****   uint32_t tmpUint32 = 0;
 1759              		.loc 1 515 3 view .LVU446
 516:Core/Src/mainLoop.c ****   int32_t deltNoisV = 0;
 1760              		.loc 1 516 3 view .LVU447
 517:Core/Src/mainLoop.c ****   HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 1761              		.loc 1 517 3 view .LVU448
 1762 000a 0122     		movs	r2, #1
 1763              	.LVL191:
 1764              		.loc 1 517 3 is_stmt 0 view .LVU449
 1765 000c 4FF48051 		mov	r1, #4096
 1766              	.LVL192:
 1767              		.loc 1 517 3 view .LVU450
 1768 0010 6B48     		ldr	r0, .L117+24
 1769              	.LVL193:
 1770              		.loc 1 517 3 view .LVU451
 1771 0012 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1772              	.LVL194:
 518:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1773              		.loc 1 518 3 is_stmt 1 view .LVU452
 1774              		.loc 1 518 10 is_stmt 0 view .LVU453
 1775 0016 0023     		movs	r3, #0
 1776              		.loc 1 518 3 view .LVU454
ARM GAS  /tmp/ccPlR3Ob.s 			page 43


 1777 0018 00E0     		b	.L107
 1778              	.LVL195:
 1779              	.L108:
 519:Core/Src/mainLoop.c ****     allSum += (uint32_t)((adc_buf->buf[i] & 0x0fff));
 1780              		.loc 1 519 5 is_stmt 1 discriminator 3 view .LVU455
 520:Core/Src/mainLoop.c ****     allSum += (uint32_t)(((adc_buf->buf[i] >> 16) & 0x0fff));
 1781              		.loc 1 520 5 discriminator 3 view .LVU456
 518:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1782              		.loc 1 518 22 discriminator 3 view .LVU457
 518:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1783              		.loc 1 518 23 is_stmt 0 discriminator 3 view .LVU458
 1784 001a 0133     		adds	r3, r3, #1
 1785              	.LVL196:
 1786              	.L107:
 518:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1787              		.loc 1 518 15 is_stmt 1 discriminator 1 view .LVU459
 518:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 1788              		.loc 1 518 3 is_stmt 0 discriminator 1 view .LVU460
 1789 001c 632B     		cmp	r3, #99
 1790 001e FCDD     		ble	.L108
 521:Core/Src/mainLoop.c ****   }
 522:Core/Src/mainLoop.c ****   allSum = allSum / (N * 2);
 1791              		.loc 1 522 3 is_stmt 1 view .LVU461
 523:Core/Src/mainLoop.c ****   allSum = (adc_buf->buf[99] & 0x0fff);
 1792              		.loc 1 523 3 view .LVU462
 1793              		.loc 1 523 25 is_stmt 0 view .LVU463
 1794 0020 D4F89071 		ldr	r7, [r4, #400]
 1795              		.loc 1 523 10 view .LVU464
 1796 0024 C7F30B08 		ubfx	r8, r7, #0, #12
 1797              	.LVL197:
 524:Core/Src/mainLoop.c ****   forSaveAllSum = allSum;
 1798              		.loc 1 524 3 is_stmt 1 view .LVU465
 1799              		.loc 1 524 17 is_stmt 0 view .LVU466
 1800 0028 4746     		mov	r7, r8
 1801              	.LVL198:
 525:Core/Src/mainLoop.c ****   allSum = allSum - TARGET_CPV;
 1802              		.loc 1 525 3 is_stmt 1 view .LVU467
 1803              		.loc 1 525 10 is_stmt 0 view .LVU468
 1804 002a A8F61848 		subw	r8, r8, #3096
 1805              	.LVL199:
 526:Core/Src/mainLoop.c ****   insertMeanVal(allSum, adc_buf);
 1806              		.loc 1 526 3 is_stmt 1 view .LVU469
 1807 002e 2146     		mov	r1, r4
 1808 0030 4046     		mov	r0, r8
 1809 0032 FFF7FEFF 		bl	insertMeanVal
 1810              	.LVL200:
 527:Core/Src/mainLoop.c ****   meanVal_view = adc_buf->adcMeanVal;
 1811              		.loc 1 527 3 view .LVU470
 1812              		.loc 1 527 25 is_stmt 0 view .LVU471
 1813 0036 D4F89421 		ldr	r2, [r4, #404]
 1814              		.loc 1 527 16 view .LVU472
 1815 003a 624B     		ldr	r3, .L117+28
 1816 003c 1A60     		str	r2, [r3]
 528:Core/Src/mainLoop.c ****   difVal_view = adc_buf->adcDif2;
 1817              		.loc 1 528 3 is_stmt 1 view .LVU473
 1818              		.loc 1 528 24 is_stmt 0 view .LVU474
 1819 003e D4F89821 		ldr	r2, [r4, #408]
ARM GAS  /tmp/ccPlR3Ob.s 			page 44


 1820              		.loc 1 528 15 view .LVU475
 1821 0042 614B     		ldr	r3, .L117+32
 1822 0044 1A60     		str	r2, [r3]
 529:Core/Src/mainLoop.c **** 
 530:Core/Src/mainLoop.c ****   for (i = 0; i < ADCSUMARRAY_SIZE - 1; i++) {
 1823              		.loc 1 530 3 is_stmt 1 view .LVU476
 1824              	.LVL201:
 1825              		.loc 1 530 10 is_stmt 0 view .LVU477
 1826 0046 0023     		movs	r3, #0
 1827              	.LVL202:
 1828              	.L109:
 1829              		.loc 1 530 15 is_stmt 1 discriminator 1 view .LVU478
 1830              		.loc 1 530 3 is_stmt 0 discriminator 1 view .LVU479
 1831 0048 002B     		cmp	r3, #0
 1832 004a 09DD     		ble	.L110
 531:Core/Src/mainLoop.c ****     adcSumArray[i] = adcSumArray[i + 1];
 532:Core/Src/mainLoop.c ****   }
 533:Core/Src/mainLoop.c ****   adcSumArray[ADCSUMARRAY_SIZE - 1] = allSum;
 1833              		.loc 1 533 3 is_stmt 1 view .LVU480
 1834              		.loc 1 533 37 is_stmt 0 view .LVU481
 1835 004c 5F4B     		ldr	r3, .L117+36
 1836              	.LVL203:
 1837              		.loc 1 533 37 view .LVU482
 1838 004e C3F80480 		str	r8, [r3, #4]
 534:Core/Src/mainLoop.c **** 
 535:Core/Src/mainLoop.c ****   // pid
 536:Core/Src/mainLoop.c ****   pidP = adcSumArray[ADCSUMARRAY_SIZE - 1];
 1839              		.loc 1 536 3 is_stmt 1 view .LVU483
 1840              		.loc 1 536 8 is_stmt 0 view .LVU484
 1841 0052 5F4B     		ldr	r3, .L117+40
 1842 0054 C3F80080 		str	r8, [r3]
 537:Core/Src/mainLoop.c ****   pidI = 0;
 1843              		.loc 1 537 3 is_stmt 1 view .LVU485
 1844              		.loc 1 537 8 is_stmt 0 view .LVU486
 1845 0058 0023     		movs	r3, #0
 1846 005a 5E4A     		ldr	r2, .L117+44
 1847 005c 1360     		str	r3, [r2]
 538:Core/Src/mainLoop.c ****   for (i = 0; i < ADCSUMARRAY_SIZE; i++) {
 1848              		.loc 1 538 3 is_stmt 1 view .LVU487
 1849              	.LVL204:
 1850              		.loc 1 538 3 is_stmt 0 view .LVU488
 1851 005e 0FE0     		b	.L111
 1852              	.LVL205:
 1853              	.L110:
 531:Core/Src/mainLoop.c ****   }
 1854              		.loc 1 531 5 is_stmt 1 discriminator 3 view .LVU489
 531:Core/Src/mainLoop.c ****   }
 1855              		.loc 1 531 36 is_stmt 0 discriminator 3 view .LVU490
 1856 0060 5A1C     		adds	r2, r3, #1
 531:Core/Src/mainLoop.c ****   }
 1857              		.loc 1 531 33 discriminator 3 view .LVU491
 1858 0062 5A49     		ldr	r1, .L117+36
 1859 0064 51F82200 		ldr	r0, [r1, r2, lsl #2]
 531:Core/Src/mainLoop.c ****   }
 1860              		.loc 1 531 20 discriminator 3 view .LVU492
 1861 0068 41F82300 		str	r0, [r1, r3, lsl #2]
 530:Core/Src/mainLoop.c ****     adcSumArray[i] = adcSumArray[i + 1];
ARM GAS  /tmp/ccPlR3Ob.s 			page 45


 1862              		.loc 1 530 41 is_stmt 1 discriminator 3 view .LVU493
 1863              	.LVL206:
 530:Core/Src/mainLoop.c ****     adcSumArray[i] = adcSumArray[i + 1];
 1864              		.loc 1 530 42 is_stmt 0 discriminator 3 view .LVU494
 1865 006c 1346     		mov	r3, r2
 1866 006e EBE7     		b	.L109
 1867              	.LVL207:
 1868              	.L112:
 539:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1869              		.loc 1 539 5 is_stmt 1 discriminator 3 view .LVU495
 1870              		.loc 1 539 24 is_stmt 0 discriminator 3 view .LVU496
 1871 0070 564A     		ldr	r2, .L117+36
 1872 0072 52F82300 		ldr	r0, [r2, r3, lsl #2]
 1873              		.loc 1 539 10 discriminator 3 view .LVU497
 1874 0076 5749     		ldr	r1, .L117+44
 1875 0078 0A68     		ldr	r2, [r1]
 1876 007a 0244     		add	r2, r2, r0
 1877 007c 0A60     		str	r2, [r1]
 538:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1878              		.loc 1 538 37 is_stmt 1 discriminator 3 view .LVU498
 538:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1879              		.loc 1 538 38 is_stmt 0 discriminator 3 view .LVU499
 1880 007e 0133     		adds	r3, r3, #1
 1881              	.LVL208:
 1882              	.L111:
 538:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1883              		.loc 1 538 15 is_stmt 1 discriminator 1 view .LVU500
 538:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 1884              		.loc 1 538 3 is_stmt 0 discriminator 1 view .LVU501
 1885 0080 012B     		cmp	r3, #1
 1886 0082 F5DD     		ble	.L112
 540:Core/Src/mainLoop.c ****   }
 541:Core/Src/mainLoop.c ****   pidI = pidI / ADCSUMARRAY_SIZE;
 1887              		.loc 1 541 3 is_stmt 1 view .LVU502
 1888              		.loc 1 541 15 is_stmt 0 view .LVU503
 1889 0084 534A     		ldr	r2, .L117+44
 1890 0086 1368     		ldr	r3, [r2]
 1891              	.LVL209:
 1892              		.loc 1 541 15 view .LVU504
 1893 0088 03EBD373 		add	r3, r3, r3, lsr #31
 1894 008c 4FEA630A 		asr	r10, r3, #1
 1895              		.loc 1 541 8 view .LVU505
 1896 0090 C2F800A0 		str	r10, [r2]
 542:Core/Src/mainLoop.c ****   pidD = adcSumArray[ADCSUMARRAY_SIZE - 1] - adcSumArray[ADCSUMARRAY_SIZE - 2];
 1897              		.loc 1 542 3 is_stmt 1 view .LVU506
 1898              		.loc 1 542 57 is_stmt 0 view .LVU507
 1899 0094 4D4B     		ldr	r3, .L117+36
 1900 0096 1B68     		ldr	r3, [r3]
 1901              		.loc 1 542 44 view .LVU508
 1902 0098 A8EB030B 		sub	fp, r8, r3
 1903              		.loc 1 542 8 view .LVU509
 1904 009c 4E4B     		ldr	r3, .L117+48
 1905 009e C3F800B0 		str	fp, [r3]
 543:Core/Src/mainLoop.c ****   dletDac = kP * ((float_t)pidP) + kI * ((float_t)pidI) + kD * ((float_t)pidD);
 1906              		.loc 1 543 3 is_stmt 1 view .LVU510
 1907              		.loc 1 543 19 is_stmt 0 view .LVU511
 1908 00a2 07EE908A 		vmov	s15, r8	@ int
ARM GAS  /tmp/ccPlR3Ob.s 			page 46


 1909 00a6 F8EEE77A 		vcvt.f32.s32	s15, s15
 1910 00aa 17EE900A 		vmov	r0, s15
 1911 00ae FFF7FEFF 		bl	__aeabi_f2d
 1912              	.LVL210:
 1913              		.loc 1 543 16 view .LVU512
 1914 00b2 3DA3     		adr	r3, .L117
 1915 00b4 D3E90023 		ldrd	r2, [r3]
 1916 00b8 FFF7FEFF 		bl	__aeabi_dmul
 1917              	.LVL211:
 1918 00bc 8046     		mov	r8, r0
 1919 00be 8946     		mov	r9, r1
 1920              		.loc 1 543 42 view .LVU513
 1921 00c0 07EE90AA 		vmov	s15, r10	@ int
 1922 00c4 F8EEE77A 		vcvt.f32.s32	s15, s15
 1923 00c8 17EE900A 		vmov	r0, s15
 1924 00cc FFF7FEFF 		bl	__aeabi_f2d
 1925              	.LVL212:
 1926              		.loc 1 543 39 view .LVU514
 1927 00d0 37A3     		adr	r3, .L117+8
 1928 00d2 D3E90023 		ldrd	r2, [r3]
 1929 00d6 FFF7FEFF 		bl	__aeabi_dmul
 1930              	.LVL213:
 1931 00da 0246     		mov	r2, r0
 1932 00dc 0B46     		mov	r3, r1
 1933              		.loc 1 543 34 view .LVU515
 1934 00de 4046     		mov	r0, r8
 1935 00e0 4946     		mov	r1, r9
 1936 00e2 FFF7FEFF 		bl	__aeabi_dadd
 1937              	.LVL214:
 1938 00e6 8046     		mov	r8, r0
 1939 00e8 8946     		mov	r9, r1
 1940              		.loc 1 543 65 view .LVU516
 1941 00ea 07EE90BA 		vmov	s15, fp	@ int
 1942 00ee F8EEE77A 		vcvt.f32.s32	s15, s15
 1943 00f2 17EE900A 		vmov	r0, s15
 1944 00f6 FFF7FEFF 		bl	__aeabi_f2d
 1945              	.LVL215:
 1946              		.loc 1 543 62 view .LVU517
 1947 00fa 2FA3     		adr	r3, .L117+16
 1948 00fc D3E90023 		ldrd	r2, [r3]
 1949 0100 FFF7FEFF 		bl	__aeabi_dmul
 1950              	.LVL216:
 1951 0104 0246     		mov	r2, r0
 1952 0106 0B46     		mov	r3, r1
 1953              		.loc 1 543 57 view .LVU518
 1954 0108 4046     		mov	r0, r8
 1955 010a 4946     		mov	r1, r9
 1956 010c FFF7FEFF 		bl	__aeabi_dadd
 1957              	.LVL217:
 1958 0110 FFF7FEFF 		bl	__aeabi_d2f
 1959              	.LVL218:
 1960 0114 07EE900A 		vmov	s15, r0
 1961              		.loc 1 543 11 view .LVU519
 1962 0118 304A     		ldr	r2, .L117+52
 1963 011a 1060     		str	r0, [r2]	@ float
 544:Core/Src/mainLoop.c ****   tmpUint32 = abs((int32_t)(dletDac));
 1964              		.loc 1 544 3 is_stmt 1 view .LVU520
ARM GAS  /tmp/ccPlR3Ob.s 			page 47


 1965              		.loc 1 544 19 is_stmt 0 view .LVU521
 1966 011c FDEEE77A 		vcvt.s32.f32	s15, s15
 1967              	.LVL219:
 545:Core/Src/mainLoop.c ****   // if(runTime500us < RUN_30S) { //nomal operate
 546:Core/Src/mainLoop.c ****   // 	deltNoisV = 0;
 547:Core/Src/mainLoop.c ****   // }else { //add noise
 548:Core/Src/mainLoop.c ****   // 	if((runTime500us&0x01) != 0){ //2ms
 549:Core/Src/mainLoop.c ****   // 		deltNoisV = 3;
 550:Core/Src/mainLoop.c ****   // 		HAL_GPIO_TogglePin(LED5_GPIO_Port, LED5_Pin);
 551:Core/Src/mainLoop.c ****   // 	}else{
 552:Core/Src/mainLoop.c ****   // 		deltNoisV = 0;
 553:Core/Src/mainLoop.c ****   // 		HAL_GPIO_TogglePin(LED5_GPIO_Port, LED5_Pin);
 554:Core/Src/mainLoop.c ****   // 	}
 555:Core/Src/mainLoop.c ****   // }
 556:Core/Src/mainLoop.c ****   deltNoisV = 0;
 1968              		.loc 1 556 3 is_stmt 1 view .LVU522
 557:Core/Src/mainLoop.c ****   (*dacP) += (int32_t)(dletDac);
 1969              		.loc 1 557 3 view .LVU523
 1970              		.loc 1 557 11 is_stmt 0 view .LVU524
 1971 0120 2B68     		ldr	r3, [r5]
 1972 0122 17EE901A 		vmov	r1, s15	@ int
 1973 0126 0B44     		add	r3, r3, r1
 1974 0128 2B60     		str	r3, [r5]
 558:Core/Src/mainLoop.c ****   (*dacN) -= (int32_t)(dletDac);
 1975              		.loc 1 558 3 is_stmt 1 view .LVU525
 1976              		.loc 1 558 14 is_stmt 0 view .LVU526
 1977 012a D2ED007A 		vldr.32	s15, [r2]
 1978              	.LVL220:
 1979              		.loc 1 558 14 view .LVU527
 1980 012e FDEEE77A 		vcvt.s32.f32	s15, s15
 1981              		.loc 1 558 11 view .LVU528
 1982 0132 3368     		ldr	r3, [r6]
 1983 0134 17EE902A 		vmov	r2, s15	@ int
 1984 0138 9B1A     		subs	r3, r3, r2
 1985 013a 3360     		str	r3, [r6]
 559:Core/Src/mainLoop.c ****   (*dacP) += deltNoisV;
 1986              		.loc 1 559 3 is_stmt 1 view .LVU529
 1987              		.loc 1 559 11 is_stmt 0 view .LVU530
 1988 013c 2968     		ldr	r1, [r5]
 1989              	.LVL221:
 560:Core/Src/mainLoop.c ****   (*dacN) -= deltNoisV;
 1990              		.loc 1 560 3 is_stmt 1 view .LVU531
 561:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1, (*dacP) >> 12, max_outenable);
 1991              		.loc 1 561 3 view .LVU532
 1992 013e 0122     		movs	r2, #1
 1993 0140 090B     		lsrs	r1, r1, #12
 1994 0142 0620     		movs	r0, #6
 1995              	.LVL222:
 1996              		.loc 1 561 3 is_stmt 0 view .LVU533
 1997 0144 FFF7FEFF 		bl	max5307_w_chanel
 1998              	.LVL223:
 562:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1K, ((*dacP) & 0xfff), max_outenable);
 1999              		.loc 1 562 3 is_stmt 1 view .LVU534
 2000              		.loc 1 562 31 is_stmt 0 view .LVU535
 2001 0148 2968     		ldr	r1, [r5]
 2002              		.loc 1 562 3 view .LVU536
 2003 014a 0122     		movs	r2, #1
ARM GAS  /tmp/ccPlR3Ob.s 			page 48


 2004 014c C1F30B01 		ubfx	r1, r1, #0, #12
 2005 0150 0720     		movs	r0, #7
 2006 0152 FFF7FEFF 		bl	max5307_w_chanel
 2007              	.LVL224:
 563:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1, (*dacN) >> 12, max_outenable);
 2008              		.loc 1 563 3 is_stmt 1 view .LVU537
 2009              		.loc 1 563 29 is_stmt 0 view .LVU538
 2010 0156 3168     		ldr	r1, [r6]
 2011              		.loc 1 563 3 view .LVU539
 2012 0158 0122     		movs	r2, #1
 2013 015a 090B     		lsrs	r1, r1, #12
 2014 015c 0520     		movs	r0, #5
 2015 015e FFF7FEFF 		bl	max5307_w_chanel
 2016              	.LVL225:
 564:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1K, ((*dacN) & 0xfff), max_outenable);
 2017              		.loc 1 564 3 is_stmt 1 view .LVU540
 2018              		.loc 1 564 31 is_stmt 0 view .LVU541
 2019 0162 3168     		ldr	r1, [r6]
 2020              		.loc 1 564 3 view .LVU542
 2021 0164 0122     		movs	r2, #1
 2022 0166 C1F30B01 		ubfx	r1, r1, #0, #12
 2023 016a 0420     		movs	r0, #4
 2024 016c FFF7FEFF 		bl	max5307_w_chanel
 2025              	.LVL226:
 565:Core/Src/mainLoop.c **** 
 566:Core/Src/mainLoop.c ****   // clear buf
 567:Core/Src/mainLoop.c ****   for (i = 0; i < ADC_BUF_T_SIZE; i++) {
 2026              		.loc 1 567 3 is_stmt 1 view .LVU543
 2027              		.loc 1 567 10 is_stmt 0 view .LVU544
 2028 0170 0023     		movs	r3, #0
 2029              	.LVL227:
 2030              	.L113:
 2031              		.loc 1 567 15 is_stmt 1 discriminator 1 view .LVU545
 2032              		.loc 1 567 3 is_stmt 0 discriminator 1 view .LVU546
 2033 0172 632B     		cmp	r3, #99
 2034 0174 05DC     		bgt	.L116
 568:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2035              		.loc 1 568 5 is_stmt 1 discriminator 3 view .LVU547
 2036              		.loc 1 568 21 is_stmt 0 discriminator 3 view .LVU548
 2037 0176 04EB8302 		add	r2, r4, r3, lsl #2
 2038 017a 0021     		movs	r1, #0
 2039 017c 5160     		str	r1, [r2, #4]
 567:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2040              		.loc 1 567 35 is_stmt 1 discriminator 3 view .LVU549
 567:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2041              		.loc 1 567 36 is_stmt 0 discriminator 3 view .LVU550
 2042 017e 0133     		adds	r3, r3, #1
 2043              	.LVL228:
 567:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2044              		.loc 1 567 36 discriminator 3 view .LVU551
 2045 0180 F7E7     		b	.L113
 2046              	.L116:
 569:Core/Src/mainLoop.c ****   }
 570:Core/Src/mainLoop.c ****   logPara.mean_adc_val = forSaveAllSum;
 2047              		.loc 1 570 3 is_stmt 1 view .LVU552
 2048              		.loc 1 570 24 is_stmt 0 view .LVU553
 2049 0182 174B     		ldr	r3, .L117+56
ARM GAS  /tmp/ccPlR3Ob.s 			page 49


 2050              	.LVL229:
 2051              		.loc 1 570 24 view .LVU554
 2052 0184 A3F80170 		strh	r7, [r3, #1]	@ unaligned
 571:Core/Src/mainLoop.c ****   logPara.dac_val_n = (*dacN);
 2053              		.loc 1 571 3 is_stmt 1 view .LVU555
 2054              		.loc 1 571 24 is_stmt 0 view .LVU556
 2055 0188 3268     		ldr	r2, [r6]
 2056              		.loc 1 571 21 view .LVU557
 2057 018a C3F80720 		str	r2, [r3, #7]	@ unaligned
 572:Core/Src/mainLoop.c ****   logPara.dac_val_p = (*dacP);
 2058              		.loc 1 572 3 is_stmt 1 view .LVU558
 2059              		.loc 1 572 24 is_stmt 0 view .LVU559
 2060 018e 2A68     		ldr	r2, [r5]
 2061              		.loc 1 572 21 view .LVU560
 2062 0190 C3F80320 		str	r2, [r3, #3]	@ unaligned
 573:Core/Src/mainLoop.c ****   // HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 574:Core/Src/mainLoop.c ****   HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 2063              		.loc 1 574 3 is_stmt 1 view .LVU561
 2064 0194 0022     		movs	r2, #0
 2065 0196 4FF48051 		mov	r1, #4096
 2066 019a 0948     		ldr	r0, .L117+24
 2067 019c FFF7FEFF 		bl	HAL_GPIO_WritePin
 2068              	.LVL230:
 575:Core/Src/mainLoop.c **** }
 2069              		.loc 1 575 1 is_stmt 0 view .LVU562
 2070 01a0 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2071              	.LVL231:
 2072              	.L118:
 2073              		.loc 1 575 1 view .LVU563
 2074 01a4 AFF30080 		.align	3
 2075              	.L117:
 2076 01a8 FCA9F1D2 		.word	3539053052
 2077 01ac 4D6240BF 		.word	-1086299571
 2078 01b0 88855AD3 		.word	3545925000
 2079 01b4 BCE3743F 		.word	1064625084
 2080 01b8 0AD7A370 		.word	1889785610
 2081 01bc 3D0AF23F 		.word	1072826941
 2082 01c0 00080240 		.word	1073874944
 2083 01c4 00000000 		.word	.LANCHOR9
 2084 01c8 00000000 		.word	.LANCHOR10
 2085 01cc 00000000 		.word	adcSumArray
 2086 01d0 00000000 		.word	.LANCHOR4
 2087 01d4 00000000 		.word	.LANCHOR5
 2088 01d8 00000000 		.word	.LANCHOR6
 2089 01dc 00000000 		.word	.LANCHOR7
 2090 01e0 00000000 		.word	logPara
 2091              		.cfi_endproc
 2092              	.LFE147:
 2094              		.section	.text.cal_cp_output_dac_ext_1,"ax",%progbits
 2095              		.align	1
 2096              		.global	cal_cp_output_dac_ext_1
 2097              		.syntax unified
 2098              		.thumb
 2099              		.thumb_func
 2100              		.fpu fpv4-sp-d16
 2102              	cal_cp_output_dac_ext_1:
 2103              	.LVL232:
ARM GAS  /tmp/ccPlR3Ob.s 			page 50


 2104              	.LFB148:
 576:Core/Src/mainLoop.c **** 
 577:Core/Src/mainLoop.c **** uint16_t forSaveAllSum = 0;
 578:Core/Src/mainLoop.c **** // 2024.4.26Ë∞ÉÊï¥Ë∑üË∏™ÁÆóÊ≥ïÔºå‰ª•ÂâçÁöÑÁÆóÊ≥ïÊúâÂèØËÉΩ‰ºöÂá∫Áé∞ÂêåÊ≠•Áé∞Ë±°
 579:Core/Src/mainLoop.c **** #define TARGET_CPV_1 (2048)
 580:Core/Src/mainLoop.c **** void cal_cp_output_dac_ext_1(struct adc_buf_t *adc_buf, uint32_t *dacP,
 581:Core/Src/mainLoop.c ****                              uint32_t *dacN, int32_t runTime500us) {
 2105              		.loc 1 581 68 is_stmt 1 view -0
 2106              		.cfi_startproc
 2107              		@ args = 0, pretend = 0, frame = 0
 2108              		@ frame_needed = 0, uses_anonymous_args = 0
 2109              		.loc 1 581 68 is_stmt 0 view .LVU565
 2110 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 2111              	.LCFI18:
 2112              		.cfi_def_cfa_offset 32
 2113              		.cfi_offset 4, -32
 2114              		.cfi_offset 5, -28
 2115              		.cfi_offset 6, -24
 2116              		.cfi_offset 7, -20
 2117              		.cfi_offset 8, -16
 2118              		.cfi_offset 9, -12
 2119              		.cfi_offset 10, -8
 2120              		.cfi_offset 14, -4
 2121 0004 0646     		mov	r6, r0
 2122 0006 0F46     		mov	r7, r1
 2123 0008 9046     		mov	r8, r2
 582:Core/Src/mainLoop.c ****   int32_t i = 0;
 2124              		.loc 1 582 3 is_stmt 1 view .LVU566
 2125              	.LVL233:
 583:Core/Src/mainLoop.c ****   int32_t N = ADC_BUF_T_SIZE;
 2126              		.loc 1 583 3 view .LVU567
 584:Core/Src/mainLoop.c ****   int32_t allSum = 0;
 2127              		.loc 1 584 3 view .LVU568
 585:Core/Src/mainLoop.c **** 
 586:Core/Src/mainLoop.c ****   uint32_t tmpUint32 = 0;
 2128              		.loc 1 586 3 view .LVU569
 587:Core/Src/mainLoop.c ****   int32_t deltNoisV = 0;
 2129              		.loc 1 587 3 view .LVU570
 588:Core/Src/mainLoop.c ****   HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 2130              		.loc 1 588 3 view .LVU571
 2131 000a 0122     		movs	r2, #1
 2132              	.LVL234:
 2133              		.loc 1 588 3 is_stmt 0 view .LVU572
 2134 000c 4FF48051 		mov	r1, #4096
 2135              	.LVL235:
 2136              		.loc 1 588 3 view .LVU573
 2137 0010 7348     		ldr	r0, .L130+24
 2138              	.LVL236:
 2139              		.loc 1 588 3 view .LVU574
 2140 0012 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2141              	.LVL237:
 589:Core/Src/mainLoop.c **** 
 590:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 2142              		.loc 1 590 3 is_stmt 1 view .LVU575
 584:Core/Src/mainLoop.c **** 
 2143              		.loc 1 584 11 is_stmt 0 view .LVU576
 2144 0016 0023     		movs	r3, #0
ARM GAS  /tmp/ccPlR3Ob.s 			page 51


 2145              		.loc 1 590 10 view .LVU577
 2146 0018 1A46     		mov	r2, r3
 2147              		.loc 1 590 3 view .LVU578
 2148 001a 09E0     		b	.L120
 2149              	.LVL238:
 2150              	.L121:
 591:Core/Src/mainLoop.c ****     allSum += (int32_t)((adc_buf->buf[i] & 0x0fff));
 2151              		.loc 1 591 5 is_stmt 1 discriminator 3 view .LVU579
 2152              		.loc 1 591 38 is_stmt 0 discriminator 3 view .LVU580
 2153 001c 06EB8201 		add	r1, r6, r2, lsl #2
 2154 0020 4968     		ldr	r1, [r1, #4]
 2155              		.loc 1 591 15 discriminator 3 view .LVU581
 2156 0022 C1F30B00 		ubfx	r0, r1, #0, #12
 2157              		.loc 1 591 12 discriminator 3 view .LVU582
 2158 0026 0344     		add	r3, r3, r0
 2159              	.LVL239:
 592:Core/Src/mainLoop.c ****     allSum += (int32_t)(((adc_buf->buf[i] >> 16) & 0x0fff));
 2160              		.loc 1 592 5 is_stmt 1 discriminator 3 view .LVU583
 2161              		.loc 1 592 15 is_stmt 0 discriminator 3 view .LVU584
 2162 0028 C1F30B41 		ubfx	r1, r1, #16, #12
 2163              		.loc 1 592 12 discriminator 3 view .LVU585
 2164 002c 0B44     		add	r3, r3, r1
 2165              	.LVL240:
 590:Core/Src/mainLoop.c ****     allSum += (int32_t)((adc_buf->buf[i] & 0x0fff));
 2166              		.loc 1 590 22 is_stmt 1 discriminator 3 view .LVU586
 590:Core/Src/mainLoop.c ****     allSum += (int32_t)((adc_buf->buf[i] & 0x0fff));
 2167              		.loc 1 590 23 is_stmt 0 discriminator 3 view .LVU587
 2168 002e 0132     		adds	r2, r2, #1
 2169              	.LVL241:
 2170              	.L120:
 590:Core/Src/mainLoop.c ****     allSum += (int32_t)((adc_buf->buf[i] & 0x0fff));
 2171              		.loc 1 590 15 is_stmt 1 discriminator 1 view .LVU588
 590:Core/Src/mainLoop.c ****     allSum += (int32_t)((adc_buf->buf[i] & 0x0fff));
 2172              		.loc 1 590 3 is_stmt 0 discriminator 1 view .LVU589
 2173 0030 632A     		cmp	r2, #99
 2174 0032 F3DD     		ble	.L121
 593:Core/Src/mainLoop.c ****   }
 594:Core/Src/mainLoop.c ****   allSum = allSum / (N * 2);
 2175              		.loc 1 594 3 is_stmt 1 view .LVU590
 2176              		.loc 1 594 10 is_stmt 0 view .LVU591
 2177 0034 6B4A     		ldr	r2, .L130+28
 2178              	.LVL242:
 2179              		.loc 1 594 10 view .LVU592
 2180 0036 82FB0312 		smull	r1, r2, r2, r3
 2181 003a D817     		asrs	r0, r3, #31
 2182 003c C0EBA210 		rsb	r0, r0, r2, asr #6
 2183              	.LVL243:
 595:Core/Src/mainLoop.c ****   //allSum = adc_buf->buf[0];
 596:Core/Src/mainLoop.c ****   //  allSum = (adc_buf->buf[99]&0x0fff);
 597:Core/Src/mainLoop.c ****   forSaveAllSum = allSum;
 2184              		.loc 1 597 3 is_stmt 1 view .LVU593
 598:Core/Src/mainLoop.c ****   // max5307_w_chanel(DACP_1,  (((adc_buf->buf[0]) >> 0)&0xfff), max_outenable);
 599:Core/Src/mainLoop.c ****   // max5307_w_chanel(DACN_1,  (((adc_buf->buf[0]) >> 0)&0xfff), max_outenable);
 600:Core/Src/mainLoop.c ****   // return;
 601:Core/Src/mainLoop.c ****   allSum = allSum - TARGET_CPV_1;
 2185              		.loc 1 601 3 view .LVU594
 2186              		.loc 1 601 10 is_stmt 0 view .LVU595
ARM GAS  /tmp/ccPlR3Ob.s 			page 52


 2187 0040 A0F50060 		sub	r0, r0, #2048
 2188              	.LVL244:
 602:Core/Src/mainLoop.c ****   forSaveAllSum = abs(allSum);
 2189              		.loc 1 602 3 is_stmt 1 view .LVU596
 2190              		.loc 1 602 19 is_stmt 0 view .LVU597
 2191 0044 80EAE072 		eor	r2, r0, r0, asr #31
 2192 0048 A2EBE072 		sub	r2, r2, r0, asr #31
 2193              		.loc 1 602 17 view .LVU598
 2194 004c 664B     		ldr	r3, .L130+32
 2195 004e 1A80     		strh	r2, [r3]	@ movhi
 603:Core/Src/mainLoop.c ****   // insertMeanVal(allSum,adc_buf);
 604:Core/Src/mainLoop.c ****   // meanVal_view = adc_buf->adcMeanVal;
 605:Core/Src/mainLoop.c ****   // difVal_view  = adc_buf->adcDif2;
 606:Core/Src/mainLoop.c **** 
 607:Core/Src/mainLoop.c ****   for (i = 0; i < ADCSUMARRAY_SIZE - 1; i++) {
 2196              		.loc 1 607 3 is_stmt 1 view .LVU599
 2197              	.LVL245:
 2198              		.loc 1 607 10 is_stmt 0 view .LVU600
 2199 0050 0023     		movs	r3, #0
 2200              	.LVL246:
 2201              	.L122:
 2202              		.loc 1 607 15 is_stmt 1 discriminator 1 view .LVU601
 2203              		.loc 1 607 3 is_stmt 0 discriminator 1 view .LVU602
 2204 0052 002B     		cmp	r3, #0
 2205 0054 07DD     		ble	.L123
 608:Core/Src/mainLoop.c ****     adcSumArray[i] = adcSumArray[i + 1];
 609:Core/Src/mainLoop.c ****   }
 610:Core/Src/mainLoop.c ****   adcSumArray[ADCSUMARRAY_SIZE - 1] = allSum;
 2206              		.loc 1 610 3 is_stmt 1 view .LVU603
 2207              		.loc 1 610 37 is_stmt 0 view .LVU604
 2208 0056 654B     		ldr	r3, .L130+36
 2209              	.LVL247:
 2210              		.loc 1 610 37 view .LVU605
 2211 0058 5860     		str	r0, [r3, #4]
 611:Core/Src/mainLoop.c **** 
 612:Core/Src/mainLoop.c ****   // pid
 613:Core/Src/mainLoop.c ****   pidP = adcSumArray[ADCSUMARRAY_SIZE - 1];
 2212              		.loc 1 613 3 is_stmt 1 view .LVU606
 2213              		.loc 1 613 8 is_stmt 0 view .LVU607
 2214 005a 654B     		ldr	r3, .L130+40
 2215 005c 1860     		str	r0, [r3]
 614:Core/Src/mainLoop.c ****   pidI = 0;
 2216              		.loc 1 614 3 is_stmt 1 view .LVU608
 2217              		.loc 1 614 8 is_stmt 0 view .LVU609
 2218 005e 0023     		movs	r3, #0
 2219 0060 644A     		ldr	r2, .L130+44
 2220 0062 1360     		str	r3, [r2]
 615:Core/Src/mainLoop.c ****   for (i = 0; i < ADCSUMARRAY_SIZE; i++) {
 2221              		.loc 1 615 3 is_stmt 1 view .LVU610
 2222              	.LVL248:
 2223              		.loc 1 615 3 is_stmt 0 view .LVU611
 2224 0064 0FE0     		b	.L124
 2225              	.LVL249:
 2226              	.L123:
 608:Core/Src/mainLoop.c ****   }
 2227              		.loc 1 608 5 is_stmt 1 discriminator 3 view .LVU612
 608:Core/Src/mainLoop.c ****   }
ARM GAS  /tmp/ccPlR3Ob.s 			page 53


 2228              		.loc 1 608 36 is_stmt 0 discriminator 3 view .LVU613
 2229 0066 5A1C     		adds	r2, r3, #1
 608:Core/Src/mainLoop.c ****   }
 2230              		.loc 1 608 33 discriminator 3 view .LVU614
 2231 0068 6049     		ldr	r1, .L130+36
 2232 006a 51F82240 		ldr	r4, [r1, r2, lsl #2]
 608:Core/Src/mainLoop.c ****   }
 2233              		.loc 1 608 20 discriminator 3 view .LVU615
 2234 006e 41F82340 		str	r4, [r1, r3, lsl #2]
 607:Core/Src/mainLoop.c ****     adcSumArray[i] = adcSumArray[i + 1];
 2235              		.loc 1 607 41 is_stmt 1 discriminator 3 view .LVU616
 2236              	.LVL250:
 607:Core/Src/mainLoop.c ****     adcSumArray[i] = adcSumArray[i + 1];
 2237              		.loc 1 607 42 is_stmt 0 discriminator 3 view .LVU617
 2238 0072 1346     		mov	r3, r2
 2239 0074 EDE7     		b	.L122
 2240              	.LVL251:
 2241              	.L125:
 616:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 2242              		.loc 1 616 5 is_stmt 1 discriminator 3 view .LVU618
 2243              		.loc 1 616 24 is_stmt 0 discriminator 3 view .LVU619
 2244 0076 5D4A     		ldr	r2, .L130+36
 2245 0078 52F82340 		ldr	r4, [r2, r3, lsl #2]
 2246              		.loc 1 616 10 discriminator 3 view .LVU620
 2247 007c 5D49     		ldr	r1, .L130+44
 2248 007e 0A68     		ldr	r2, [r1]
 2249 0080 2244     		add	r2, r2, r4
 2250 0082 0A60     		str	r2, [r1]
 615:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 2251              		.loc 1 615 37 is_stmt 1 discriminator 3 view .LVU621
 615:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 2252              		.loc 1 615 38 is_stmt 0 discriminator 3 view .LVU622
 2253 0084 0133     		adds	r3, r3, #1
 2254              	.LVL252:
 2255              	.L124:
 615:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 2256              		.loc 1 615 15 is_stmt 1 discriminator 1 view .LVU623
 615:Core/Src/mainLoop.c ****     pidI += adcSumArray[i];
 2257              		.loc 1 615 3 is_stmt 0 discriminator 1 view .LVU624
 2258 0086 012B     		cmp	r3, #1
 2259 0088 F5DD     		ble	.L125
 617:Core/Src/mainLoop.c ****   }
 618:Core/Src/mainLoop.c ****   pidI = pidI / ADCSUMARRAY_SIZE;
 2260              		.loc 1 618 3 is_stmt 1 view .LVU625
 2261              		.loc 1 618 15 is_stmt 0 view .LVU626
 2262 008a 5A4A     		ldr	r2, .L130+44
 2263 008c 1368     		ldr	r3, [r2]
 2264              	.LVL253:
 2265              		.loc 1 618 15 view .LVU627
 2266 008e 03EBD373 		add	r3, r3, r3, lsr #31
 2267 0092 4FEA630A 		asr	r10, r3, #1
 2268              		.loc 1 618 8 view .LVU628
 2269 0096 C2F800A0 		str	r10, [r2]
 619:Core/Src/mainLoop.c ****   pidD = adcSumArray[ADCSUMARRAY_SIZE - 1] - adcSumArray[ADCSUMARRAY_SIZE - 2];
 2270              		.loc 1 619 3 is_stmt 1 view .LVU629
 2271              		.loc 1 619 57 is_stmt 0 view .LVU630
 2272 009a 544B     		ldr	r3, .L130+36
ARM GAS  /tmp/ccPlR3Ob.s 			page 54


 2273 009c 1B68     		ldr	r3, [r3]
 2274              		.loc 1 619 44 view .LVU631
 2275 009e A0EB0309 		sub	r9, r0, r3
 2276              		.loc 1 619 8 view .LVU632
 2277 00a2 554B     		ldr	r3, .L130+48
 2278 00a4 C3F80090 		str	r9, [r3]
 620:Core/Src/mainLoop.c **** #define kP_1 (  -0.50100000105)
 621:Core/Src/mainLoop.c **** #define kI_1 (  -5.0610551)
 622:Core/Src/mainLoop.c **** #define kD_1 ( -50.1026)
 623:Core/Src/mainLoop.c **** 
 624:Core/Src/mainLoop.c **** // #define kP_1 (  -0.50100000105)
 625:Core/Src/mainLoop.c **** // #define kI_1 (  -5.0610551)
 626:Core/Src/mainLoop.c **** // #define kD_1 ( -50.1026)
 627:Core/Src/mainLoop.c ****   // 1,1k,1M‰∏âÊÆµÂèØ‰ª•Êî∂Êïõ
 628:Core/Src/mainLoop.c ****   //  #define kP_1 (-1000.05)
 629:Core/Src/mainLoop.c ****   //  #define kI_1 (+1000.51)
 630:Core/Src/mainLoop.c ****   //  #define kD_1 (1000.1275)
 631:Core/Src/mainLoop.c ****   // 1,1k‰∏§ÊÆµÂèØ‰ª•Êî∂Êïõ
 632:Core/Src/mainLoop.c ****   //  #define kP (-0.0005)
 633:Core/Src/mainLoop.c ****   //  #define kI (+0.0051)
 634:Core/Src/mainLoop.c ****   //  #define kD (1.1275)
 635:Core/Src/mainLoop.c ****   dletDac = kP_1 * ((double_t)pidP) + kI_1 * ((double_t)pidI) +
 2279              		.loc 1 635 3 is_stmt 1 view .LVU633
 2280              		.loc 1 635 21 is_stmt 0 view .LVU634
 2281 00a8 FFF7FEFF 		bl	__aeabi_i2d
 2282              	.LVL254:
 2283              		.loc 1 635 18 view .LVU635
 2284 00ac 46A3     		adr	r3, .L130
 2285 00ae D3E90023 		ldrd	r2, [r3]
 2286 00b2 FFF7FEFF 		bl	__aeabi_dmul
 2287              	.LVL255:
 2288 00b6 0446     		mov	r4, r0
 2289 00b8 0D46     		mov	r5, r1
 2290              		.loc 1 635 47 view .LVU636
 2291 00ba 5046     		mov	r0, r10
 2292 00bc FFF7FEFF 		bl	__aeabi_i2d
 2293              	.LVL256:
 2294              		.loc 1 635 44 view .LVU637
 2295 00c0 43A3     		adr	r3, .L130+8
 2296 00c2 D3E90023 		ldrd	r2, [r3]
 2297 00c6 FFF7FEFF 		bl	__aeabi_dmul
 2298              	.LVL257:
 2299 00ca 0246     		mov	r2, r0
 2300 00cc 0B46     		mov	r3, r1
 2301              		.loc 1 635 37 view .LVU638
 2302 00ce 2046     		mov	r0, r4
 2303 00d0 2946     		mov	r1, r5
 2304 00d2 FFF7FEFF 		bl	__aeabi_dadd
 2305              	.LVL258:
 2306 00d6 0446     		mov	r4, r0
 2307 00d8 0D46     		mov	r5, r1
 636:Core/Src/mainLoop.c ****             kD_1 * ((double_t)pidD);
 2308              		.loc 1 636 21 view .LVU639
 2309 00da 4846     		mov	r0, r9
 2310 00dc FFF7FEFF 		bl	__aeabi_i2d
 2311              	.LVL259:
 2312              		.loc 1 636 18 view .LVU640
ARM GAS  /tmp/ccPlR3Ob.s 			page 55


 2313 00e0 3DA3     		adr	r3, .L130+16
 2314 00e2 D3E90023 		ldrd	r2, [r3]
 2315 00e6 FFF7FEFF 		bl	__aeabi_dmul
 2316              	.LVL260:
 2317 00ea 0246     		mov	r2, r0
 2318 00ec 0B46     		mov	r3, r1
 635:Core/Src/mainLoop.c ****             kD_1 * ((double_t)pidD);
 2319              		.loc 1 635 63 view .LVU641
 2320 00ee 2046     		mov	r0, r4
 2321 00f0 2946     		mov	r1, r5
 2322 00f2 FFF7FEFF 		bl	__aeabi_dadd
 2323              	.LVL261:
 2324 00f6 FFF7FEFF 		bl	__aeabi_d2f
 2325              	.LVL262:
 2326 00fa 07EE900A 		vmov	s15, r0
 635:Core/Src/mainLoop.c ****             kD_1 * ((double_t)pidD);
 2327              		.loc 1 635 11 view .LVU642
 2328 00fe 3F4A     		ldr	r2, .L130+52
 2329 0100 1060     		str	r0, [r2]	@ float
 637:Core/Src/mainLoop.c ****   tmpUint32 = abs((int32_t)(dletDac));
 2330              		.loc 1 637 3 is_stmt 1 view .LVU643
 2331              		.loc 1 637 19 is_stmt 0 view .LVU644
 2332 0102 FDEEE77A 		vcvt.s32.f32	s15, s15
 2333              	.LVL263:
 638:Core/Src/mainLoop.c **** 
 639:Core/Src/mainLoop.c ****   deltNoisV = 0;
 2334              		.loc 1 639 3 is_stmt 1 view .LVU645
 640:Core/Src/mainLoop.c **** 
 641:Core/Src/mainLoop.c ****   // (*dacP) += (int32_t)(dletDac);
 642:Core/Src/mainLoop.c ****   // (*dacN) -= (int32_t)(dletDac);
 643:Core/Src/mainLoop.c ****   // (*dacP) += deltNoisV;
 644:Core/Src/mainLoop.c ****   // (*dacN) -= deltNoisV;
 645:Core/Src/mainLoop.c ****   // max5307_w_chanel(DACP_1, ((*dacP)  >> 12)&0xfff, max_outdisable);
 646:Core/Src/mainLoop.c ****   // max5307_w_chanel(DACP_1K, (((*dacP)>>0) & 0xfff), max_outdisable);
 647:Core/Src/mainLoop.c ****   // max5307_w_chanel(DACN_1, ((*dacN)  >> 12)&0xfff, max_outdisable);
 648:Core/Src/mainLoop.c ****   // max5307_w_chanel(DACN_1K, (((*dacN)>>0) & 0xfff), max_outdisable);
 649:Core/Src/mainLoop.c **** 
 650:Core/Src/mainLoop.c ****   (*dacP) += (int32_t)(dletDac);
 2335              		.loc 1 650 3 view .LVU646
 2336              		.loc 1 650 11 is_stmt 0 view .LVU647
 2337 0106 3B68     		ldr	r3, [r7]
 2338 0108 17EE901A 		vmov	r1, s15	@ int
 2339 010c 0B44     		add	r3, r3, r1
 2340 010e 3B60     		str	r3, [r7]
 651:Core/Src/mainLoop.c ****   (*dacN) -= (int32_t)(dletDac);
 2341              		.loc 1 651 3 is_stmt 1 view .LVU648
 2342              		.loc 1 651 14 is_stmt 0 view .LVU649
 2343 0110 D2ED007A 		vldr.32	s15, [r2]
 2344              	.LVL264:
 2345              		.loc 1 651 14 view .LVU650
 2346 0114 FDEEE77A 		vcvt.s32.f32	s15, s15
 2347              		.loc 1 651 11 view .LVU651
 2348 0118 D8F80030 		ldr	r3, [r8]
 2349 011c 17EE902A 		vmov	r2, s15	@ int
 2350 0120 9B1A     		subs	r3, r3, r2
 2351 0122 C8F80030 		str	r3, [r8]
 652:Core/Src/mainLoop.c ****   (*dacP) += deltNoisV;
ARM GAS  /tmp/ccPlR3Ob.s 			page 56


 2352              		.loc 1 652 3 is_stmt 1 view .LVU652
 2353              		.loc 1 652 11 is_stmt 0 view .LVU653
 2354 0126 3968     		ldr	r1, [r7]
 2355              	.LVL265:
 653:Core/Src/mainLoop.c ****   (*dacN) -= deltNoisV;
 2356              		.loc 1 653 3 is_stmt 1 view .LVU654
 654:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1, (((*dacP) >> 20) & 0xffc), max_outdisable);
 2357              		.loc 1 654 3 view .LVU655
 2358 0128 40F6FC74 		movw	r4, #4092
 2359 012c 0222     		movs	r2, #2
 2360 012e 04EA1151 		and	r1, r4, r1, lsr #20
 2361 0132 0620     		movs	r0, #6
 2362              	.LVL266:
 2363              		.loc 1 654 3 is_stmt 0 view .LVU656
 2364 0134 FFF7FEFF 		bl	max5307_w_chanel
 2365              	.LVL267:
 655:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1K, (((*dacP) >> 10) & 0xffc), max_outdisable);
 2366              		.loc 1 655 3 is_stmt 1 view .LVU657
 2367              		.loc 1 655 32 is_stmt 0 view .LVU658
 2368 0138 3968     		ldr	r1, [r7]
 2369              		.loc 1 655 3 view .LVU659
 2370 013a 0222     		movs	r2, #2
 2371 013c 04EA9121 		and	r1, r4, r1, lsr #10
 2372 0140 0720     		movs	r0, #7
 2373 0142 FFF7FEFF 		bl	max5307_w_chanel
 2374              	.LVL268:
 656:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1M, ((*dacP) & 0xfff) & 0xfff, max_outdisable);
 2375              		.loc 1 656 3 is_stmt 1 view .LVU660
 2376              		.loc 1 656 31 is_stmt 0 view .LVU661
 2377 0146 3968     		ldr	r1, [r7]
 2378              		.loc 1 656 3 view .LVU662
 2379 0148 0222     		movs	r2, #2
 2380 014a C1F30B01 		ubfx	r1, r1, #0, #12
 2381 014e 0820     		movs	r0, #8
 2382 0150 FFF7FEFF 		bl	max5307_w_chanel
 2383              	.LVL269:
 657:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1, (((*dacN) >> 20) & 0xffc), max_outdisable);
 2384              		.loc 1 657 3 is_stmt 1 view .LVU663
 2385              		.loc 1 657 31 is_stmt 0 view .LVU664
 2386 0154 D8F80010 		ldr	r1, [r8]
 2387              		.loc 1 657 3 view .LVU665
 2388 0158 0222     		movs	r2, #2
 2389 015a 04EA1151 		and	r1, r4, r1, lsr #20
 2390 015e 0520     		movs	r0, #5
 2391 0160 FFF7FEFF 		bl	max5307_w_chanel
 2392              	.LVL270:
 658:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1K, (((*dacN) >> 10) & 0xffc), max_outdisable);
 2393              		.loc 1 658 3 is_stmt 1 view .LVU666
 2394              		.loc 1 658 32 is_stmt 0 view .LVU667
 2395 0164 D8F80010 		ldr	r1, [r8]
 2396              		.loc 1 658 3 view .LVU668
 2397 0168 0222     		movs	r2, #2
 2398 016a 04EA9121 		and	r1, r4, r1, lsr #10
 2399 016e 0420     		movs	r0, #4
 2400 0170 FFF7FEFF 		bl	max5307_w_chanel
 2401              	.LVL271:
 659:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1M, ((*dacN) & 0xfff) & 0xfff, max_outdisable);
ARM GAS  /tmp/ccPlR3Ob.s 			page 57


 2402              		.loc 1 659 3 is_stmt 1 view .LVU669
 2403              		.loc 1 659 31 is_stmt 0 view .LVU670
 2404 0174 D8F80010 		ldr	r1, [r8]
 2405              		.loc 1 659 3 view .LVU671
 2406 0178 0222     		movs	r2, #2
 2407 017a C1F30B01 		ubfx	r1, r1, #0, #12
 2408 017e 0320     		movs	r0, #3
 2409 0180 FFF7FEFF 		bl	max5307_w_chanel
 2410              	.LVL272:
 660:Core/Src/mainLoop.c **** 
 661:Core/Src/mainLoop.c ****   do {
 2411              		.loc 1 661 3 is_stmt 1 view .LVU672
 2412              	.LBB5:
 662:Core/Src/mainLoop.c ****     uint16_t chanelNo = 0;
 2413              		.loc 1 662 5 view .LVU673
 663:Core/Src/mainLoop.c ****     chanelNo = 0x01 << (DACP_1 + 2) | 0x01 << (DACP_1K + 2) |
 2414              		.loc 1 663 5 view .LVU674
 664:Core/Src/mainLoop.c ****                0x01 << (DACP_1M + 2) | 0x01 << (DACN_1 + 2) |
 665:Core/Src/mainLoop.c ****                0x01 << (DACN_1K + 2) | 0x01 << (DACN_1M + 2);
 666:Core/Src/mainLoop.c ****     max5307_enable_ori_chanel(chanelNo);
 2415              		.loc 1 666 5 view .LVU675
 2416 0184 4FF4FC60 		mov	r0, #2016
 2417 0188 FFF7FEFF 		bl	max5307_enable_ori_chanel
 2418              	.LVL273:
 2419              	.LBE5:
 667:Core/Src/mainLoop.c ****   } while (0);
 2420              		.loc 1 667 11 view .LVU676
 668:Core/Src/mainLoop.c **** 
 669:Core/Src/mainLoop.c ****   // clear buf
 670:Core/Src/mainLoop.c ****   for (i = 0; i < ADC_BUF_T_SIZE; i++) {
 2421              		.loc 1 670 3 view .LVU677
 2422              		.loc 1 670 10 is_stmt 0 view .LVU678
 2423 018c 0023     		movs	r3, #0
 2424              	.LVL274:
 2425              	.L126:
 2426              		.loc 1 670 15 is_stmt 1 discriminator 1 view .LVU679
 2427              		.loc 1 670 3 is_stmt 0 discriminator 1 view .LVU680
 2428 018e 632B     		cmp	r3, #99
 2429 0190 05DC     		bgt	.L129
 671:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2430              		.loc 1 671 5 is_stmt 1 discriminator 3 view .LVU681
 2431              		.loc 1 671 21 is_stmt 0 discriminator 3 view .LVU682
 2432 0192 06EB8304 		add	r4, r6, r3, lsl #2
 2433 0196 0025     		movs	r5, #0
 2434 0198 6560     		str	r5, [r4, #4]
 670:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2435              		.loc 1 670 35 is_stmt 1 discriminator 3 view .LVU683
 670:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2436              		.loc 1 670 36 is_stmt 0 discriminator 3 view .LVU684
 2437 019a 0133     		adds	r3, r3, #1
 2438              	.LVL275:
 670:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2439              		.loc 1 670 36 discriminator 3 view .LVU685
 2440 019c F7E7     		b	.L126
 2441              	.L129:
 672:Core/Src/mainLoop.c ****   }
 673:Core/Src/mainLoop.c ****   logPara.mean_adc_val = forSaveAllSum;
ARM GAS  /tmp/ccPlR3Ob.s 			page 58


 2442              		.loc 1 673 3 is_stmt 1 view .LVU686
 2443              		.loc 1 673 24 is_stmt 0 view .LVU687
 2444 019e 184B     		ldr	r3, .L130+56
 2445              	.LVL276:
 2446              		.loc 1 673 24 view .LVU688
 2447 01a0 114A     		ldr	r2, .L130+32
 2448 01a2 1288     		ldrh	r2, [r2]
 2449 01a4 A3F80120 		strh	r2, [r3, #1]	@ unaligned
 674:Core/Src/mainLoop.c ****   // logPara.mean_adc_val = pidI;
 675:Core/Src/mainLoop.c ****   logPara.dac_val_n = (*dacN);
 2450              		.loc 1 675 3 is_stmt 1 view .LVU689
 2451              		.loc 1 675 24 is_stmt 0 view .LVU690
 2452 01a8 D8F80020 		ldr	r2, [r8]
 2453              		.loc 1 675 21 view .LVU691
 2454 01ac C3F80720 		str	r2, [r3, #7]	@ unaligned
 676:Core/Src/mainLoop.c ****   logPara.dac_val_p = (*dacP);
 2455              		.loc 1 676 3 is_stmt 1 view .LVU692
 2456              		.loc 1 676 24 is_stmt 0 view .LVU693
 2457 01b0 3A68     		ldr	r2, [r7]
 2458              		.loc 1 676 21 view .LVU694
 2459 01b2 C3F80320 		str	r2, [r3, #3]	@ unaligned
 677:Core/Src/mainLoop.c ****   // HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 678:Core/Src/mainLoop.c ****   HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 2460              		.loc 1 678 3 is_stmt 1 view .LVU695
 2461 01b6 0022     		movs	r2, #0
 2462 01b8 4FF48051 		mov	r1, #4096
 2463 01bc 0848     		ldr	r0, .L130+24
 2464 01be FFF7FEFF 		bl	HAL_GPIO_WritePin
 2465              	.LVL277:
 679:Core/Src/mainLoop.c **** }
 2466              		.loc 1 679 1 is_stmt 0 view .LVU696
 2467 01c2 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2468              	.LVL278:
 2469              	.L131:
 2470              		.loc 1 679 1 view .LVU697
 2471 01c6 00BF     		.align	3
 2472              	.L130:
 2473 01c8 6CC87927 		.word	662292588
 2474 01cc 3108E0BF 		.word	-1075836879
 2475 01d0 1B04673A 		.word	979829787
 2476 01d4 853E14C0 		.word	-1072415099
 2477 01d8 E9482EFF 		.word	4281223401
 2478 01dc 210D49C0 		.word	-1068954335
 2479 01e0 00080240 		.word	1073874944
 2480 01e4 1F85EB51 		.word	1374389535
 2481 01e8 00000000 		.word	.LANCHOR11
 2482 01ec 00000000 		.word	adcSumArray
 2483 01f0 00000000 		.word	.LANCHOR4
 2484 01f4 00000000 		.word	.LANCHOR5
 2485 01f8 00000000 		.word	.LANCHOR6
 2486 01fc 00000000 		.word	.LANCHOR7
 2487 0200 00000000 		.word	logPara
 2488              		.cfi_endproc
 2489              	.LFE148:
 2491              		.section	.text.cal_cp_output_dac_ext_2,"ax",%progbits
 2492              		.align	1
 2493              		.global	cal_cp_output_dac_ext_2
ARM GAS  /tmp/ccPlR3Ob.s 			page 59


 2494              		.syntax unified
 2495              		.thumb
 2496              		.thumb_func
 2497              		.fpu fpv4-sp-d16
 2499              	cal_cp_output_dac_ext_2:
 2500              	.LVL279:
 2501              	.LFB149:
 680:Core/Src/mainLoop.c **** 
 681:Core/Src/mainLoop.c **** // 2024.4.26Ë∞ÉÊï¥Ë∑üË∏™ÁÆóÊ≥ïÔºå‰ª•ÂâçÁöÑÁÆóÊ≥ïÊúâÂèØËÉΩ‰ºöÂá∫Áé∞ÂêåÊ≠•Áé∞Ë±°
 682:Core/Src/mainLoop.c **** // ÂáΩÊï∞Âêçvoid cal_cp_output_dac_ext_2
 683:Core/Src/mainLoop.c **** //(struct adc_buf_t *adc_buf, uint32_t *dacP,
 684:Core/Src/mainLoop.c **** //  uint32_t *dacN, int32_t runTime500us)
 685:Core/Src/mainLoop.c **** // ÂèÇÊï∞‰øùÊåÅ‰∏çÂèòÔºåÂè™ÊòØË∞ÉÊï¥‰∫ÜË∑üË∏™ÁÆóÊ≥ï
 686:Core/Src/mainLoop.c **** // ÂÖ∑‰ΩìÊÄùË∑ØÔºåÊ±ÇÂéüÂßãadc_bufÁöÑÂØºÊï∞ÔºåÊ†πÊçÆÊñúÁéáË∞ÉÊï¥dacËæìÂá∫
 687:Core/Src/mainLoop.c **** void cal_cp_output_dac_ext_2(struct adc_buf_t *adc_buf, uint32_t *dacP,
 688:Core/Src/mainLoop.c ****                              uint32_t *dacN, int32_t runTime500us) {
 2502              		.loc 1 688 68 is_stmt 1 view -0
 2503              		.cfi_startproc
 2504              		@ args = 0, pretend = 0, frame = 400
 2505              		@ frame_needed = 0, uses_anonymous_args = 0
 2506              		.loc 1 688 68 is_stmt 0 view .LVU699
 2507 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2508              	.LCFI19:
 2509              		.cfi_def_cfa_offset 20
 2510              		.cfi_offset 4, -20
 2511              		.cfi_offset 5, -16
 2512              		.cfi_offset 6, -12
 2513              		.cfi_offset 7, -8
 2514              		.cfi_offset 14, -4
 2515 0002 E5B0     		sub	sp, sp, #404
 2516              	.LCFI20:
 2517              		.cfi_def_cfa_offset 424
 2518 0004 0546     		mov	r5, r0
 2519 0006 0E46     		mov	r6, r1
 2520 0008 1746     		mov	r7, r2
 689:Core/Src/mainLoop.c ****   int32_t i = 0;
 2521              		.loc 1 689 3 is_stmt 1 view .LVU700
 2522              	.LVL280:
 690:Core/Src/mainLoop.c ****   int32_t N = ADC_BUF_T_SIZE;
 2523              		.loc 1 690 3 view .LVU701
 691:Core/Src/mainLoop.c **** 
 692:Core/Src/mainLoop.c ****   uint32_t tmpUint32 = 0;
 2524              		.loc 1 692 3 view .LVU702
 693:Core/Src/mainLoop.c ****   int32_t deltNoisV = 0;
 2525              		.loc 1 693 3 view .LVU703
 694:Core/Src/mainLoop.c ****   int32_t difAdcValBuf[ADC_BUF_T_SIZE];
 2526              		.loc 1 694 3 view .LVU704
 695:Core/Src/mainLoop.c ****   int32_t tmpdif1, tmpdif2;
 2527              		.loc 1 695 3 view .LVU705
 696:Core/Src/mainLoop.c ****   int32_t allSum = 0;
 2528              		.loc 1 696 3 view .LVU706
 697:Core/Src/mainLoop.c ****   float_t allSumF = 0;
 2529              		.loc 1 697 3 view .LVU707
 698:Core/Src/mainLoop.c ****   HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 2530              		.loc 1 698 3 view .LVU708
 2531 000a 0122     		movs	r2, #1
 2532              	.LVL281:
ARM GAS  /tmp/ccPlR3Ob.s 			page 60


 2533              		.loc 1 698 3 is_stmt 0 view .LVU709
 2534 000c 4FF48051 		mov	r1, #4096
 2535              	.LVL282:
 2536              		.loc 1 698 3 view .LVU710
 2537 0010 4848     		ldr	r0, .L144
 2538              	.LVL283:
 2539              		.loc 1 698 3 view .LVU711
 2540 0012 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2541              	.LVL284:
 699:Core/Src/mainLoop.c **** 
 700:Core/Src/mainLoop.c ****   memset(difAdcValBuf, 0, sizeof(difAdcValBuf));
 2542              		.loc 1 700 3 is_stmt 1 view .LVU712
 2543 0016 4FF4C872 		mov	r2, #400
 2544 001a 0021     		movs	r1, #0
 2545 001c 6846     		mov	r0, sp
 2546 001e FFF7FEFF 		bl	memset
 2547              	.LVL285:
 701:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 2548              		.loc 1 701 3 view .LVU713
 2549              		.loc 1 701 10 is_stmt 0 view .LVU714
 2550 0022 0023     		movs	r3, #0
 2551              	.LVL286:
 2552              	.L133:
 2553              		.loc 1 701 15 is_stmt 1 discriminator 1 view .LVU715
 2554              		.loc 1 701 3 is_stmt 0 discriminator 1 view .LVU716
 2555 0024 632B     		cmp	r3, #99
 2556 0026 0BDC     		bgt	.L141
 702:Core/Src/mainLoop.c ****     tmpdif1 = (int32_t)((adc_buf->buf[i] & 0x0fff));
 2557              		.loc 1 702 5 is_stmt 1 discriminator 3 view .LVU717
 2558              		.loc 1 702 38 is_stmt 0 discriminator 3 view .LVU718
 2559 0028 05EB8302 		add	r2, r5, r3, lsl #2
 2560 002c 5468     		ldr	r4, [r2, #4]
 2561              		.loc 1 702 13 discriminator 3 view .LVU719
 2562 002e C4F30B02 		ubfx	r2, r4, #0, #12
 2563              	.LVL287:
 703:Core/Src/mainLoop.c ****     tmpdif2 = (int32_t)(((adc_buf->buf[i] >> 16) & 0x0fff));
 2564              		.loc 1 703 5 is_stmt 1 discriminator 3 view .LVU720
 2565              		.loc 1 703 13 is_stmt 0 discriminator 3 view .LVU721
 2566 0032 C4F30B44 		ubfx	r4, r4, #16, #12
 2567              	.LVL288:
 704:Core/Src/mainLoop.c ****     difAdcValBuf[i] = tmpdif1 - tmpdif2;
 2568              		.loc 1 704 5 is_stmt 1 discriminator 3 view .LVU722
 2569              		.loc 1 704 31 is_stmt 0 discriminator 3 view .LVU723
 2570 0036 141B     		subs	r4, r2, r4
 2571              	.LVL289:
 2572              		.loc 1 704 21 discriminator 3 view .LVU724
 2573 0038 4DF82340 		str	r4, [sp, r3, lsl #2]
 2574              	.LVL290:
 701:Core/Src/mainLoop.c ****     tmpdif1 = (int32_t)((adc_buf->buf[i] & 0x0fff));
 2575              		.loc 1 701 22 is_stmt 1 discriminator 3 view .LVU725
 701:Core/Src/mainLoop.c ****     tmpdif1 = (int32_t)((adc_buf->buf[i] & 0x0fff));
 2576              		.loc 1 701 23 is_stmt 0 discriminator 3 view .LVU726
 2577 003c 0133     		adds	r3, r3, #1
 2578              	.LVL291:
 701:Core/Src/mainLoop.c ****     tmpdif1 = (int32_t)((adc_buf->buf[i] & 0x0fff));
 2579              		.loc 1 701 23 discriminator 3 view .LVU727
 2580 003e F1E7     		b	.L133
ARM GAS  /tmp/ccPlR3Ob.s 			page 61


 2581              	.LVL292:
 2582              	.L141:
 705:Core/Src/mainLoop.c ****   }
 706:Core/Src/mainLoop.c ****   // ËÆ°ÁÆóÂØºÊï∞ÁöÑÊñúÁéáÔºåÁªüËÆ°difAdcValBuf‰∏≠ÁöÑÊ≠£Ë¥üÂÄºÔºåÂπ∂‰ª•Ê≠£Ë¥üÂÄºÁöÑ‰∏™Êï∞Â∑ÆÂÄº‰Ωú‰
 707:Core/Src/mainLoop.c ****   // ÁªìËÆ∫ËøôÁßçÊÄùË∑Ø‰∏çË°å
 708:Core/Src/mainLoop.c ****   // allSum = 0;
 709:Core/Src/mainLoop.c ****   // for (i = 0; i < N; i++) {
 710:Core/Src/mainLoop.c ****   //   if (difAdcValBuf[i] > 0) {
 711:Core/Src/mainLoop.c ****   //     allSum += 1;
 712:Core/Src/mainLoop.c ****   //   } else if (difAdcValBuf[i] < 0) {
 713:Core/Src/mainLoop.c ****   //     allSum -= 1;
 714:Core/Src/mainLoop.c ****   //   }
 715:Core/Src/mainLoop.c ****   // }
 716:Core/Src/mainLoop.c ****   // allSumF = ((float_t)allSum) / N;
 717:Core/Src/mainLoop.c **** 
 718:Core/Src/mainLoop.c ****   //Á≠õÈÄâÂØºÊï∞ÂÄºÔºåÂè™‰øùÁïôÁªùÂØπÂÄºÂ∞è‰∫é100ÁöÑÂÄº
 719:Core/Src/mainLoop.c ****   allSum = 0;
 2583              		.loc 1 719 10 view .LVU728
 2584 0040 0020     		movs	r0, #0
 720:Core/Src/mainLoop.c ****   for (i = 0; i < N; i++) {
 2585              		.loc 1 720 10 view .LVU729
 2586 0042 0346     		mov	r3, r0
 2587              	.LVL293:
 2588              		.loc 1 720 10 view .LVU730
 2589 0044 00E0     		b	.L135
 2590              	.LVL294:
 2591              	.L136:
 2592              		.loc 1 720 22 is_stmt 1 discriminator 2 view .LVU731
 2593              		.loc 1 720 23 is_stmt 0 discriminator 2 view .LVU732
 2594 0046 0133     		adds	r3, r3, #1
 2595              	.LVL295:
 2596              	.L135:
 2597              		.loc 1 720 15 is_stmt 1 discriminator 1 view .LVU733
 2598              		.loc 1 720 3 is_stmt 0 discriminator 1 view .LVU734
 2599 0048 632B     		cmp	r3, #99
 2600 004a 07DC     		bgt	.L142
 721:Core/Src/mainLoop.c ****     if (abs(difAdcValBuf[i]) < 50) {
 2601              		.loc 1 721 5 is_stmt 1 view .LVU735
 2602              	.LBB6:
 2603              		.loc 1 721 25 is_stmt 0 view .LVU736
 2604 004c 5DF82320 		ldr	r2, [sp, r3, lsl #2]
 2605              		.loc 1 721 30 view .LVU737
 2606 0050 02F13101 		add	r1, r2, #49
 2607              		.loc 1 721 8 view .LVU738
 2608 0054 6229     		cmp	r1, #98
 2609 0056 F6D8     		bhi	.L136
 722:Core/Src/mainLoop.c ****       allSum += difAdcValBuf[i];
 2610              		.loc 1 722 7 is_stmt 1 view .LVU739
 2611              		.loc 1 722 14 is_stmt 0 view .LVU740
 2612 0058 1044     		add	r0, r0, r2
 2613              	.LVL296:
 2614              		.loc 1 722 14 view .LVU741
 2615 005a F4E7     		b	.L136
 2616              	.L142:
 2617              		.loc 1 722 14 view .LVU742
 2618              	.LBE6:
 723:Core/Src/mainLoop.c ****     }
ARM GAS  /tmp/ccPlR3Ob.s 			page 62


 724:Core/Src/mainLoop.c ****   }
 725:Core/Src/mainLoop.c ****   allSumF = ((float_t)allSum) / N;
 2619              		.loc 1 725 3 is_stmt 1 view .LVU743
 2620              		.loc 1 725 14 is_stmt 0 view .LVU744
 2621 005c 07EE900A 		vmov	s15, r0	@ int
 2622 0060 F8EEE77A 		vcvt.f32.s32	s15, s15
 2623              		.loc 1 725 11 view .LVU745
 2624 0064 DFED346A 		vldr.32	s13, .L144+4
 2625 0068 87EEA67A 		vdiv.f32	s14, s15, s13
 2626              	.LVL297:
 726:Core/Src/mainLoop.c **** 
 727:Core/Src/mainLoop.c ****   // Ê†πÊçÆÊñúÁéáË∞ÉÊï¥dacËæìÂá∫
 728:Core/Src/mainLoop.c **** #define kP_2 (+5.0)
 729:Core/Src/mainLoop.c ****   dletDac = ((float_t)allSumF) * kP_2;
 2627              		.loc 1 729 3 is_stmt 1 view .LVU746
 2628              		.loc 1 729 11 is_stmt 0 view .LVU747
 2629 006c F1EE047A 		vmov.f32	s15, #5.0e+0
 2630 0070 67EE277A 		vmul.f32	s15, s14, s15
 2631 0074 314A     		ldr	r2, .L144+8
 2632 0076 C2ED007A 		vstr.32	s15, [r2]
 730:Core/Src/mainLoop.c **** 
 731:Core/Src/mainLoop.c ****   tmpUint32 = abs((int32_t)(dletDac));
 2633              		.loc 1 731 3 is_stmt 1 view .LVU748
 2634              		.loc 1 731 19 is_stmt 0 view .LVU749
 2635 007a FDEEE77A 		vcvt.s32.f32	s15, s15
 2636              	.LVL298:
 732:Core/Src/mainLoop.c **** 
 733:Core/Src/mainLoop.c ****   deltNoisV = 0;
 2637              		.loc 1 733 3 is_stmt 1 view .LVU750
 734:Core/Src/mainLoop.c **** 
 735:Core/Src/mainLoop.c ****   (*dacP) += (int32_t)(dletDac);
 2638              		.loc 1 735 3 view .LVU751
 2639              		.loc 1 735 11 is_stmt 0 view .LVU752
 2640 007e 3368     		ldr	r3, [r6]
 2641              	.LVL299:
 2642              		.loc 1 735 11 view .LVU753
 2643 0080 17EE901A 		vmov	r1, s15	@ int
 2644 0084 0B44     		add	r3, r3, r1
 2645 0086 3360     		str	r3, [r6]
 736:Core/Src/mainLoop.c ****   (*dacN) -= (int32_t)(dletDac);
 2646              		.loc 1 736 3 is_stmt 1 view .LVU754
 2647              		.loc 1 736 14 is_stmt 0 view .LVU755
 2648 0088 D2ED007A 		vldr.32	s15, [r2]
 2649              	.LVL300:
 2650              		.loc 1 736 14 view .LVU756
 2651 008c FDEEE77A 		vcvt.s32.f32	s15, s15
 2652              		.loc 1 736 11 view .LVU757
 2653 0090 3B68     		ldr	r3, [r7]
 2654 0092 17EE902A 		vmov	r2, s15	@ int
 2655 0096 9B1A     		subs	r3, r3, r2
 2656 0098 3B60     		str	r3, [r7]
 737:Core/Src/mainLoop.c ****   (*dacP) += deltNoisV;
 2657              		.loc 1 737 3 is_stmt 1 view .LVU758
 2658              		.loc 1 737 11 is_stmt 0 view .LVU759
 2659 009a 3168     		ldr	r1, [r6]
 2660              	.LVL301:
 738:Core/Src/mainLoop.c ****   (*dacN) -= deltNoisV;
ARM GAS  /tmp/ccPlR3Ob.s 			page 63


 2661              		.loc 1 738 3 is_stmt 1 view .LVU760
 739:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1, (((*dacP) >> 20) & 0xffc), max_outdisable);
 2662              		.loc 1 739 3 view .LVU761
 2663 009c 40F6FC74 		movw	r4, #4092
 2664 00a0 0222     		movs	r2, #2
 2665 00a2 04EA1151 		and	r1, r4, r1, lsr #20
 2666 00a6 0620     		movs	r0, #6
 2667              	.LVL302:
 2668              		.loc 1 739 3 is_stmt 0 view .LVU762
 2669 00a8 FFF7FEFF 		bl	max5307_w_chanel
 2670              	.LVL303:
 740:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1K, (((*dacP) >> 10) & 0xffc), max_outdisable);
 2671              		.loc 1 740 3 is_stmt 1 view .LVU763
 2672              		.loc 1 740 32 is_stmt 0 view .LVU764
 2673 00ac 3168     		ldr	r1, [r6]
 2674              		.loc 1 740 3 view .LVU765
 2675 00ae 0222     		movs	r2, #2
 2676 00b0 04EA9121 		and	r1, r4, r1, lsr #10
 2677 00b4 0720     		movs	r0, #7
 2678 00b6 FFF7FEFF 		bl	max5307_w_chanel
 2679              	.LVL304:
 741:Core/Src/mainLoop.c ****   max5307_w_chanel(DACP_1M, ((*dacP) & 0xfff) & 0xfff, max_outdisable);
 2680              		.loc 1 741 3 is_stmt 1 view .LVU766
 2681              		.loc 1 741 31 is_stmt 0 view .LVU767
 2682 00ba 3168     		ldr	r1, [r6]
 2683              		.loc 1 741 3 view .LVU768
 2684 00bc 0222     		movs	r2, #2
 2685 00be C1F30B01 		ubfx	r1, r1, #0, #12
 2686 00c2 0820     		movs	r0, #8
 2687 00c4 FFF7FEFF 		bl	max5307_w_chanel
 2688              	.LVL305:
 742:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1, (((*dacN) >> 20) & 0xffc), max_outdisable);
 2689              		.loc 1 742 3 is_stmt 1 view .LVU769
 2690              		.loc 1 742 31 is_stmt 0 view .LVU770
 2691 00c8 3968     		ldr	r1, [r7]
 2692              		.loc 1 742 3 view .LVU771
 2693 00ca 0222     		movs	r2, #2
 2694 00cc 04EA1151 		and	r1, r4, r1, lsr #20
 2695 00d0 0520     		movs	r0, #5
 2696 00d2 FFF7FEFF 		bl	max5307_w_chanel
 2697              	.LVL306:
 743:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1K, (((*dacN) >> 10) & 0xffc), max_outdisable);
 2698              		.loc 1 743 3 is_stmt 1 view .LVU772
 2699              		.loc 1 743 32 is_stmt 0 view .LVU773
 2700 00d6 3968     		ldr	r1, [r7]
 2701              		.loc 1 743 3 view .LVU774
 2702 00d8 0222     		movs	r2, #2
 2703 00da 04EA9121 		and	r1, r4, r1, lsr #10
 2704 00de 0420     		movs	r0, #4
 2705 00e0 FFF7FEFF 		bl	max5307_w_chanel
 2706              	.LVL307:
 744:Core/Src/mainLoop.c ****   max5307_w_chanel(DACN_1M, ((*dacN) & 0xfff) & 0xfff, max_outdisable);
 2707              		.loc 1 744 3 is_stmt 1 view .LVU775
 2708              		.loc 1 744 31 is_stmt 0 view .LVU776
 2709 00e4 3968     		ldr	r1, [r7]
 2710              		.loc 1 744 3 view .LVU777
 2711 00e6 0222     		movs	r2, #2
ARM GAS  /tmp/ccPlR3Ob.s 			page 64


 2712 00e8 C1F30B01 		ubfx	r1, r1, #0, #12
 2713 00ec 0320     		movs	r0, #3
 2714 00ee FFF7FEFF 		bl	max5307_w_chanel
 2715              	.LVL308:
 745:Core/Src/mainLoop.c **** 
 746:Core/Src/mainLoop.c ****   do {
 2716              		.loc 1 746 3 is_stmt 1 view .LVU778
 2717              	.LBB7:
 747:Core/Src/mainLoop.c ****     uint16_t chanelNo = 0;
 2718              		.loc 1 747 5 view .LVU779
 748:Core/Src/mainLoop.c ****     chanelNo = 0x01 << (DACP_1 + 2) | 0x01 << (DACP_1K + 2) |
 2719              		.loc 1 748 5 view .LVU780
 749:Core/Src/mainLoop.c ****                0x01 << (DACP_1M + 2) | 0x01 << (DACN_1 + 2) |
 750:Core/Src/mainLoop.c ****                0x01 << (DACN_1K + 2) | 0x01 << (DACN_1M + 2);
 751:Core/Src/mainLoop.c ****     max5307_enable_ori_chanel(chanelNo);
 2720              		.loc 1 751 5 view .LVU781
 2721 00f2 4FF4FC60 		mov	r0, #2016
 2722 00f6 FFF7FEFF 		bl	max5307_enable_ori_chanel
 2723              	.LVL309:
 2724              	.LBE7:
 752:Core/Src/mainLoop.c ****   } while (0);
 2725              		.loc 1 752 11 view .LVU782
 753:Core/Src/mainLoop.c **** 
 754:Core/Src/mainLoop.c ****   // clear buf
 755:Core/Src/mainLoop.c ****   for (i = 0; i < ADC_BUF_T_SIZE; i++) {
 2726              		.loc 1 755 3 view .LVU783
 2727              		.loc 1 755 10 is_stmt 0 view .LVU784
 2728 00fa 0023     		movs	r3, #0
 2729              	.LVL310:
 2730              	.L138:
 2731              		.loc 1 755 15 is_stmt 1 discriminator 1 view .LVU785
 2732              		.loc 1 755 3 is_stmt 0 discriminator 1 view .LVU786
 2733 00fc 632B     		cmp	r3, #99
 2734 00fe 05DC     		bgt	.L143
 756:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2735              		.loc 1 756 5 is_stmt 1 discriminator 3 view .LVU787
 2736              		.loc 1 756 21 is_stmt 0 discriminator 3 view .LVU788
 2737 0100 05EB8302 		add	r2, r5, r3, lsl #2
 2738 0104 0021     		movs	r1, #0
 2739 0106 5160     		str	r1, [r2, #4]
 755:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2740              		.loc 1 755 35 is_stmt 1 discriminator 3 view .LVU789
 755:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2741              		.loc 1 755 36 is_stmt 0 discriminator 3 view .LVU790
 2742 0108 0133     		adds	r3, r3, #1
 2743              	.LVL311:
 755:Core/Src/mainLoop.c ****     adc_buf->buf[i] = 0;
 2744              		.loc 1 755 36 discriminator 3 view .LVU791
 2745 010a F7E7     		b	.L138
 2746              	.L143:
 757:Core/Src/mainLoop.c ****   }
 758:Core/Src/mainLoop.c ****   logPara.mean_adc_val = forSaveAllSum;
 2747              		.loc 1 758 3 is_stmt 1 view .LVU792
 2748              		.loc 1 758 24 is_stmt 0 view .LVU793
 2749 010c 0C4B     		ldr	r3, .L144+12
 2750              	.LVL312:
 2751              		.loc 1 758 24 view .LVU794
ARM GAS  /tmp/ccPlR3Ob.s 			page 65


 2752 010e 0D4A     		ldr	r2, .L144+16
 2753 0110 1288     		ldrh	r2, [r2]
 2754 0112 A3F80120 		strh	r2, [r3, #1]	@ unaligned
 759:Core/Src/mainLoop.c ****   // logPara.mean_adc_val = pidI;
 760:Core/Src/mainLoop.c ****   logPara.dac_val_n = (*dacN);
 2755              		.loc 1 760 3 is_stmt 1 view .LVU795
 2756              		.loc 1 760 24 is_stmt 0 view .LVU796
 2757 0116 3A68     		ldr	r2, [r7]
 2758              		.loc 1 760 21 view .LVU797
 2759 0118 C3F80720 		str	r2, [r3, #7]	@ unaligned
 761:Core/Src/mainLoop.c ****   logPara.dac_val_p = (*dacP);
 2760              		.loc 1 761 3 is_stmt 1 view .LVU798
 2761              		.loc 1 761 24 is_stmt 0 view .LVU799
 2762 011c 3268     		ldr	r2, [r6]
 2763              		.loc 1 761 21 view .LVU800
 2764 011e C3F80320 		str	r2, [r3, #3]	@ unaligned
 762:Core/Src/mainLoop.c ****   // HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 763:Core/Src/mainLoop.c ****   HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 2765              		.loc 1 763 3 is_stmt 1 view .LVU801
 2766 0122 0022     		movs	r2, #0
 2767 0124 4FF48051 		mov	r1, #4096
 2768 0128 0248     		ldr	r0, .L144
 2769 012a FFF7FEFF 		bl	HAL_GPIO_WritePin
 2770              	.LVL313:
 764:Core/Src/mainLoop.c **** }
 2771              		.loc 1 764 1 is_stmt 0 view .LVU802
 2772 012e 65B0     		add	sp, sp, #404
 2773              	.LCFI21:
 2774              		.cfi_def_cfa_offset 20
 2775              		@ sp needed
 2776 0130 F0BD     		pop	{r4, r5, r6, r7, pc}
 2777              	.LVL314:
 2778              	.L145:
 2779              		.loc 1 764 1 view .LVU803
 2780 0132 00BF     		.align	2
 2781              	.L144:
 2782 0134 00080240 		.word	1073874944
 2783 0138 0000C842 		.word	1120403456
 2784 013c 00000000 		.word	.LANCHOR7
 2785 0140 00000000 		.word	logPara
 2786 0144 00000000 		.word	.LANCHOR11
 2787              		.cfi_endproc
 2788              	.LFE149:
 2790              		.section	.text.cal_cp_output_dac_ext_3,"ax",%progbits
 2791              		.align	1
 2792              		.global	cal_cp_output_dac_ext_3
 2793              		.syntax unified
 2794              		.thumb
 2795              		.thumb_func
 2796              		.fpu fpv4-sp-d16
 2798              	cal_cp_output_dac_ext_3:
 2799              	.LVL315:
 2800              	.LFB150:
 765:Core/Src/mainLoop.c **** 
 766:Core/Src/mainLoop.c **** //
 767:Core/Src/mainLoop.c **** void cal_cp_output_dac_ext_3(struct adc_buf_t *adc_buf, uint32_t *dacP,
 768:Core/Src/mainLoop.c ****                              uint32_t *dacN, int32_t runTime500us){
ARM GAS  /tmp/ccPlR3Ob.s 			page 66


 2801              		.loc 1 768 67 is_stmt 1 view -0
 2802              		.cfi_startproc
 2803              		@ args = 0, pretend = 0, frame = 0
 2804              		@ frame_needed = 0, uses_anonymous_args = 0
 2805              		@ link register save eliminated.
 769:Core/Src/mainLoop.c **** 
 770:Core/Src/mainLoop.c **** }
 2806              		.loc 1 770 1 view .LVU805
 2807 0000 7047     		bx	lr
 2808              		.cfi_endproc
 2809              	.LFE150:
 2811              		.section	.text.fakeDelay,"ax",%progbits
 2812              		.align	1
 2813              		.global	fakeDelay
 2814              		.syntax unified
 2815              		.thumb
 2816              		.thumb_func
 2817              		.fpu fpv4-sp-d16
 2819              	fakeDelay:
 2820              	.LVL316:
 2821              	.LFB151:
 771:Core/Src/mainLoop.c **** 
 772:Core/Src/mainLoop.c **** 
 773:Core/Src/mainLoop.c **** uint32_t adc1_ok = 0, adc2_ok = 0;
 774:Core/Src/mainLoop.c **** #define MID_CP_VALUE (2048)
 775:Core/Src/mainLoop.c **** // uint32_t value_dacP = 0x8020200, value_dacN = 0x8020200;
 776:Core/Src/mainLoop.c **** uint32_t value_dacP = 0x80200800, value_dacN = 0x80200800;
 777:Core/Src/mainLoop.c **** int32_t mainCp = 0, mainCpLast = 0;
 778:Core/Src/mainLoop.c **** struct adc_buf_t adc1_t1, adc1_t2;
 779:Core/Src/mainLoop.c **** 
 780:Core/Src/mainLoop.c **** void fakeDelay(int32_t delay) {
 2822              		.loc 1 780 31 view -0
 2823              		.cfi_startproc
 2824              		@ args = 0, pretend = 0, frame = 0
 2825              		@ frame_needed = 0, uses_anonymous_args = 0
 2826              		@ link register save eliminated.
 2827              		.loc 1 780 31 is_stmt 0 view .LVU807
 2828 0000 0146     		mov	r1, r0
 781:Core/Src/mainLoop.c ****   int32_t i = 0, k = 0;
 2829              		.loc 1 781 3 is_stmt 1 view .LVU808
 2830              	.LVL317:
 782:Core/Src/mainLoop.c ****   int32_t tmp = 0;
 2831              		.loc 1 782 3 view .LVU809
 783:Core/Src/mainLoop.c ****   for (k = 0; k < delay; k++) {
 2832              		.loc 1 783 3 view .LVU810
 2833              		.loc 1 783 10 is_stmt 0 view .LVU811
 2834 0002 0022     		movs	r2, #0
 2835              		.loc 1 783 3 view .LVU812
 2836 0004 00E0     		b	.L148
 2837              	.LVL318:
 2838              	.L153:
 2839              		.loc 1 783 26 is_stmt 1 discriminator 2 view .LVU813
 2840              		.loc 1 783 27 is_stmt 0 discriminator 2 view .LVU814
 2841 0006 0132     		adds	r2, r2, #1
 2842              	.LVL319:
 2843              	.L148:
 2844              		.loc 1 783 15 is_stmt 1 discriminator 1 view .LVU815
ARM GAS  /tmp/ccPlR3Ob.s 			page 67


 2845              		.loc 1 783 3 is_stmt 0 discriminator 1 view .LVU816
 2846 0008 8A42     		cmp	r2, r1
 2847 000a 04DA     		bge	.L152
 784:Core/Src/mainLoop.c ****     for (i = 0; i < 100; i++) {
 2848              		.loc 1 784 12 view .LVU817
 2849 000c 0023     		movs	r3, #0
 2850              	.L150:
 2851              	.LVL320:
 2852              		.loc 1 784 17 is_stmt 1 discriminator 1 view .LVU818
 2853              		.loc 1 784 5 is_stmt 0 discriminator 1 view .LVU819
 2854 000e 632B     		cmp	r3, #99
 2855 0010 F9DC     		bgt	.L153
 785:Core/Src/mainLoop.c ****       tmp++;
 2856              		.loc 1 785 7 is_stmt 1 discriminator 3 view .LVU820
 784:Core/Src/mainLoop.c ****     for (i = 0; i < 100; i++) {
 2857              		.loc 1 784 26 discriminator 3 view .LVU821
 784:Core/Src/mainLoop.c ****     for (i = 0; i < 100; i++) {
 2858              		.loc 1 784 27 is_stmt 0 discriminator 3 view .LVU822
 2859 0012 0133     		adds	r3, r3, #1
 2860              	.LVL321:
 784:Core/Src/mainLoop.c ****     for (i = 0; i < 100; i++) {
 2861              		.loc 1 784 27 discriminator 3 view .LVU823
 2862 0014 FBE7     		b	.L150
 2863              	.LVL322:
 2864              	.L152:
 786:Core/Src/mainLoop.c ****     }
 787:Core/Src/mainLoop.c ****   }
 788:Core/Src/mainLoop.c **** }
 2865              		.loc 1 788 1 view .LVU824
 2866 0016 7047     		bx	lr
 2867              		.cfi_endproc
 2868              	.LFE151:
 2870              		.section	.text.preMainLoop1,"ax",%progbits
 2871              		.align	1
 2872              		.global	preMainLoop1
 2873              		.syntax unified
 2874              		.thumb
 2875              		.thumb_func
 2876              		.fpu fpv4-sp-d16
 2878              	preMainLoop1:
 2879              	.LFB152:
 789:Core/Src/mainLoop.c **** 
 790:Core/Src/mainLoop.c **** extern SPI_HandleTypeDef hspi1;
 791:Core/Src/mainLoop.c **** void preMainLoop1(void) {
 2880              		.loc 1 791 25 is_stmt 1 view -0
 2881              		.cfi_startproc
 2882              		@ args = 0, pretend = 0, frame = 0
 2883              		@ frame_needed = 0, uses_anonymous_args = 0
 2884 0000 08B5     		push	{r3, lr}
 2885              	.LCFI22:
 2886              		.cfi_def_cfa_offset 8
 2887              		.cfi_offset 3, -8
 2888              		.cfi_offset 14, -4
 792:Core/Src/mainLoop.c ****   do {
 2889              		.loc 1 792 3 view .LVU826
 793:Core/Src/mainLoop.c ****     hspi1.Instance = SPI1;
 2890              		.loc 1 793 5 view .LVU827
ARM GAS  /tmp/ccPlR3Ob.s 			page 68


 2891              		.loc 1 793 20 is_stmt 0 view .LVU828
 2892 0002 1048     		ldr	r0, .L158
 2893 0004 104B     		ldr	r3, .L158+4
 2894 0006 0360     		str	r3, [r0]
 794:Core/Src/mainLoop.c ****     hspi1.Init.Mode = SPI_MODE_MASTER;
 2895              		.loc 1 794 5 is_stmt 1 view .LVU829
 2896              		.loc 1 794 21 is_stmt 0 view .LVU830
 2897 0008 4FF48273 		mov	r3, #260
 2898 000c 4360     		str	r3, [r0, #4]
 795:Core/Src/mainLoop.c ****     hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 2899              		.loc 1 795 5 is_stmt 1 view .LVU831
 2900              		.loc 1 795 26 is_stmt 0 view .LVU832
 2901 000e 0023     		movs	r3, #0
 2902 0010 8360     		str	r3, [r0, #8]
 796:Core/Src/mainLoop.c ****     hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 2903              		.loc 1 796 5 is_stmt 1 view .LVU833
 2904              		.loc 1 796 25 is_stmt 0 view .LVU834
 2905 0012 4FF40062 		mov	r2, #2048
 2906 0016 C260     		str	r2, [r0, #12]
 797:Core/Src/mainLoop.c ****     hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2907              		.loc 1 797 5 is_stmt 1 view .LVU835
 2908              		.loc 1 797 28 is_stmt 0 view .LVU836
 2909 0018 0361     		str	r3, [r0, #16]
 798:Core/Src/mainLoop.c ****     hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 2910              		.loc 1 798 5 is_stmt 1 view .LVU837
 2911              		.loc 1 798 25 is_stmt 0 view .LVU838
 2912 001a 4361     		str	r3, [r0, #20]
 799:Core/Src/mainLoop.c ****     hspi1.Init.NSS = SPI_NSS_SOFT;
 2913              		.loc 1 799 5 is_stmt 1 view .LVU839
 2914              		.loc 1 799 20 is_stmt 0 view .LVU840
 2915 001c 4FF40072 		mov	r2, #512
 2916 0020 8261     		str	r2, [r0, #24]
 800:Core/Src/mainLoop.c ****     hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 2917              		.loc 1 800 5 is_stmt 1 view .LVU841
 2918              		.loc 1 800 34 is_stmt 0 view .LVU842
 2919 0022 3022     		movs	r2, #48
 2920 0024 C261     		str	r2, [r0, #28]
 801:Core/Src/mainLoop.c ****     hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2921              		.loc 1 801 5 is_stmt 1 view .LVU843
 2922              		.loc 1 801 25 is_stmt 0 view .LVU844
 2923 0026 0362     		str	r3, [r0, #32]
 802:Core/Src/mainLoop.c ****     hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2924              		.loc 1 802 5 is_stmt 1 view .LVU845
 2925              		.loc 1 802 23 is_stmt 0 view .LVU846
 2926 0028 4362     		str	r3, [r0, #36]
 803:Core/Src/mainLoop.c ****     hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2927              		.loc 1 803 5 is_stmt 1 view .LVU847
 2928              		.loc 1 803 31 is_stmt 0 view .LVU848
 2929 002a 8362     		str	r3, [r0, #40]
 804:Core/Src/mainLoop.c ****     hspi1.Init.CRCPolynomial = 10;
 2930              		.loc 1 804 5 is_stmt 1 view .LVU849
 2931              		.loc 1 804 30 is_stmt 0 view .LVU850
 2932 002c 0A23     		movs	r3, #10
 2933 002e C362     		str	r3, [r0, #44]
 805:Core/Src/mainLoop.c ****     if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 2934              		.loc 1 805 5 is_stmt 1 view .LVU851
 2935              		.loc 1 805 9 is_stmt 0 view .LVU852
ARM GAS  /tmp/ccPlR3Ob.s 			page 69


 2936 0030 FFF7FEFF 		bl	HAL_SPI_Init
 2937              	.LVL323:
 2938              		.loc 1 805 8 view .LVU853
 2939 0034 10B9     		cbnz	r0, .L157
 2940              	.L155:
 806:Core/Src/mainLoop.c ****       Error_Handler();
 807:Core/Src/mainLoop.c ****     }
 808:Core/Src/mainLoop.c ****   } while (0);
 2941              		.loc 1 808 11 is_stmt 1 view .LVU854
 809:Core/Src/mainLoop.c ****   init_ad9520();
 2942              		.loc 1 809 3 view .LVU855
 2943 0036 FFF7FEFF 		bl	init_ad9520
 2944              	.LVL324:
 810:Core/Src/mainLoop.c **** }
 2945              		.loc 1 810 1 is_stmt 0 view .LVU856
 2946 003a 08BD     		pop	{r3, pc}
 2947              	.L157:
 806:Core/Src/mainLoop.c ****       Error_Handler();
 2948              		.loc 1 806 7 is_stmt 1 view .LVU857
 2949 003c FFF7FEFF 		bl	Error_Handler
 2950              	.LVL325:
 2951 0040 F9E7     		b	.L155
 2952              	.L159:
 2953 0042 00BF     		.align	2
 2954              	.L158:
 2955 0044 00000000 		.word	hspi1
 2956 0048 00300140 		.word	1073819648
 2957              		.cfi_endproc
 2958              	.LFE152:
 2960              		.section	.text.mainLoop1,"ax",%progbits
 2961              		.align	1
 2962              		.global	mainLoop1
 2963              		.syntax unified
 2964              		.thumb
 2965              		.thumb_func
 2966              		.fpu fpv4-sp-d16
 2968              	mainLoop1:
 2969              	.LFB153:
 811:Core/Src/mainLoop.c **** 
 812:Core/Src/mainLoop.c **** struct log_para_t logBufDma;
 813:Core/Src/mainLoop.c **** uint16_t ad9520_reg = 0;
 814:Core/Src/mainLoop.c **** uint32_t locked = 0;
 815:Core/Src/mainLoop.c **** uint32_t adcVal, lastAdcVal;
 816:Core/Src/mainLoop.c **** void mainLoop1(void) {
 2970              		.loc 1 816 22 view -0
 2971              		.cfi_startproc
 2972              		@ args = 0, pretend = 0, frame = 32
 2973              		@ frame_needed = 0, uses_anonymous_args = 0
 2974 0000 70B5     		push	{r4, r5, r6, lr}
 2975              	.LCFI23:
 2976              		.cfi_def_cfa_offset 16
 2977              		.cfi_offset 4, -16
 2978              		.cfi_offset 5, -12
 2979              		.cfi_offset 6, -8
 2980              		.cfi_offset 14, -4
 2981 0002 88B0     		sub	sp, sp, #32
 2982              	.LCFI24:
ARM GAS  /tmp/ccPlR3Ob.s 			page 70


 2983              		.cfi_def_cfa_offset 48
 817:Core/Src/mainLoop.c **** #define CONST_DELTDA (0X000)
 818:Core/Src/mainLoop.c ****   uint32_t dac_default_val[8] = {0, 0, 0, 0, 0, 0, 0, 0};
 2984              		.loc 1 818 3 view .LVU859
 2985              		.loc 1 818 12 is_stmt 0 view .LVU860
 2986 0004 2022     		movs	r2, #32
 2987 0006 0021     		movs	r1, #0
 2988 0008 6846     		mov	r0, sp
 2989 000a FFF7FEFF 		bl	memset
 2990              	.LVL326:
 819:Core/Src/mainLoop.c ****   int32_t runTimes =
 2991              		.loc 1 819 3 is_stmt 1 view .LVU861
 820:Core/Src/mainLoop.c ****       0;  // log 30s, for example 0.5ms*2000=1s, runtimes=2000*60=1min
 821:Core/Src/mainLoop.c ****   int32_t xyz = 0;
 2992              		.loc 1 821 3 view .LVU862
 822:Core/Src/mainLoop.c ****   adc1_t1.adc_cap_ok = CALOK;
 2993              		.loc 1 822 3 view .LVU863
 2994              		.loc 1 822 22 is_stmt 0 view .LVU864
 2995 000e 4FF6FF73 		movw	r3, #65535
 2996 0012 354D     		ldr	r5, .L166
 2997 0014 45F8043B 		str	r3, [r5], #4
 823:Core/Src/mainLoop.c ****   adc1_t2.adc_cap_ok = CALOK;
 2998              		.loc 1 823 3 is_stmt 1 view .LVU865
 2999              		.loc 1 823 22 is_stmt 0 view .LVU866
 3000 0018 344A     		ldr	r2, .L166+4
 3001 001a 1360     		str	r3, [r2]
 824:Core/Src/mainLoop.c ****   /* USER CODE BEGIN 2 */
 825:Core/Src/mainLoop.c ****   // SystemClock_Config();//from main.c
 826:Core/Src/mainLoop.c ****   // MX_USART2_UART_Init();
 827:Core/Src/mainLoop.c ****   init_max5307();
 3002              		.loc 1 827 3 is_stmt 1 view .LVU867
 3003 001c FFF7FEFF 		bl	init_max5307
 3004              	.LVL327:
 828:Core/Src/mainLoop.c ****   set_dac_initVal(dac_default_val);
 3005              		.loc 1 828 3 view .LVU868
 3006 0020 6846     		mov	r0, sp
 3007 0022 FFF7FEFF 		bl	set_dac_initVal
 3008              	.LVL328:
 829:Core/Src/mainLoop.c ****   max5307_w_chanel(max_ch8, 2048, max_outenable);
 3009              		.loc 1 829 3 view .LVU869
 3010 0026 0122     		movs	r2, #1
 3011 0028 4FF40061 		mov	r1, #2048
 3012 002c 0920     		movs	r0, #9
 3013 002e FFF7FEFF 		bl	max5307_w_chanel
 3014              	.LVL329:
 830:Core/Src/mainLoop.c ****   do {  // set 1.5v
 3015              		.loc 1 830 3 view .LVU870
 831:Core/Src/mainLoop.c ****     value_dacP -= CONST_DELTDA;
 3016              		.loc 1 831 5 view .LVU871
 3017              		.loc 1 831 16 is_stmt 0 view .LVU872
 3018 0032 2F4C     		ldr	r4, .L166+8
 3019 0034 2168     		ldr	r1, [r4]
 832:Core/Src/mainLoop.c ****     value_dacN += CONST_DELTDA;
 3020              		.loc 1 832 5 is_stmt 1 view .LVU873
 833:Core/Src/mainLoop.c ****     max5307_w_chanel(DACP_1, (value_dacP >> 12), max_outenable);
 3021              		.loc 1 833 5 view .LVU874
 3022 0036 0122     		movs	r2, #1
ARM GAS  /tmp/ccPlR3Ob.s 			page 71


 3023 0038 090B     		lsrs	r1, r1, #12
 3024 003a 0620     		movs	r0, #6
 3025 003c FFF7FEFF 		bl	max5307_w_chanel
 3026              	.LVL330:
 834:Core/Src/mainLoop.c ****     max5307_w_chanel(DACP_1K, (value_dacP & 0XFFF), max_outenable);
 3027              		.loc 1 834 5 view .LVU875
 3028 0040 2168     		ldr	r1, [r4]
 3029 0042 0122     		movs	r2, #1
 3030 0044 C1F30B01 		ubfx	r1, r1, #0, #12
 3031 0048 0720     		movs	r0, #7
 3032 004a FFF7FEFF 		bl	max5307_w_chanel
 3033              	.LVL331:
 835:Core/Src/mainLoop.c ****     max5307_w_chanel(DACN_1, (value_dacN >> 12), max_outenable);
 3034              		.loc 1 835 5 view .LVU876
 3035 004e 294C     		ldr	r4, .L166+12
 3036 0050 2168     		ldr	r1, [r4]
 3037 0052 0122     		movs	r2, #1
 3038 0054 090B     		lsrs	r1, r1, #12
 3039 0056 0520     		movs	r0, #5
 3040 0058 FFF7FEFF 		bl	max5307_w_chanel
 3041              	.LVL332:
 836:Core/Src/mainLoop.c ****     max5307_w_chanel(DACN_1K, (value_dacN & 0xFFF), max_outenable);
 3042              		.loc 1 836 5 view .LVU877
 3043 005c 2168     		ldr	r1, [r4]
 3044 005e 0122     		movs	r2, #1
 3045 0060 C1F30B01 		ubfx	r1, r1, #0, #12
 3046 0064 0420     		movs	r0, #4
 3047 0066 FFF7FEFF 		bl	max5307_w_chanel
 3048              	.LVL333:
 837:Core/Src/mainLoop.c ****   } while (0);
 3049              		.loc 1 837 11 view .LVU878
 838:Core/Src/mainLoop.c **** 
 839:Core/Src/mainLoop.c ****   init_ad9520();
 3050              		.loc 1 839 3 view .LVU879
 3051 006a FFF7FEFF 		bl	init_ad9520
 3052              	.LVL334:
 840:Core/Src/mainLoop.c ****   // SystemClock_Config();
 841:Core/Src/mainLoop.c ****   // MX_USART2_UART_Init();
 842:Core/Src/mainLoop.c ****   // fprintf(logBufDma,"helloworld");
 843:Core/Src/mainLoop.c ****   //  for(int i=0;i<10;i++){
 844:Core/Src/mainLoop.c ****   //  	logBufDma[i] = 65 + i;
 845:Core/Src/mainLoop.c ****   //  }
 846:Core/Src/mainLoop.c ****   logBufDma.sbs = 35;  //'#'
 3053              		.loc 1 846 3 view .LVU880
 3054              		.loc 1 846 17 is_stmt 0 view .LVU881
 3055 006e 224E     		ldr	r6, .L166+16
 3056 0070 2323     		movs	r3, #35
 3057 0072 3370     		strb	r3, [r6]
 847:Core/Src/mainLoop.c **** 
 848:Core/Src/mainLoop.c ****   HAL_UART_IRQHandler(&huart2);  // must add this, ornot uart2 dma not work
 3058              		.loc 1 848 3 is_stmt 1 view .LVU882
 3059 0074 214C     		ldr	r4, .L166+20
 3060 0076 2046     		mov	r0, r4
 3061 0078 FFF7FEFF 		bl	HAL_UART_IRQHandler
 3062              	.LVL335:
 849:Core/Src/mainLoop.c ****   HAL_UART_Transmit_DMA(&huart2, (uint8_t *)&logBufDma,
 3063              		.loc 1 849 3 view .LVU883
ARM GAS  /tmp/ccPlR3Ob.s 			page 72


 3064 007c 0B22     		movs	r2, #11
 3065 007e 3146     		mov	r1, r6
 3066 0080 2046     		mov	r0, r4
 3067 0082 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 3068              	.LVL336:
 850:Core/Src/mainLoop.c ****                         sizeof(struct log_para_t));
 851:Core/Src/mainLoop.c **** 
 852:Core/Src/mainLoop.c ****   HAL_Delay(1);
 3069              		.loc 1 852 3 view .LVU884
 3070 0086 0120     		movs	r0, #1
 3071 0088 FFF7FEFF 		bl	HAL_Delay
 3072              	.LVL337:
 853:Core/Src/mainLoop.c ****   adc1_ok = 0;
 3073              		.loc 1 853 3 view .LVU885
 3074              		.loc 1 853 11 is_stmt 0 view .LVU886
 3075 008c 0024     		movs	r4, #0
 3076 008e 1C4B     		ldr	r3, .L166+24
 3077 0090 1C60     		str	r4, [r3]
 854:Core/Src/mainLoop.c ****   adc2_ok = 0;
 3078              		.loc 1 854 3 is_stmt 1 view .LVU887
 3079              		.loc 1 854 11 is_stmt 0 view .LVU888
 3080 0092 1C4B     		ldr	r3, .L166+28
 3081 0094 1C60     		str	r4, [r3]
 855:Core/Src/mainLoop.c ****   //Âú®‰∏ãÈù¢ÁöÑ‰ª£Á†Å‰∏≠‰ΩøÁî®while(1)Âæ™ÁéØÊµãËØïadcÈááÊ†∑ÔºådacËæìÂá∫ÔºåËøôÊòØ‰∏ÄÊÆµ‰∏¥Êó∂ÊµãËØï
 856:Core/Src/mainLoop.c ****     //HAL_ADC_Start(&hadc2);
 857:Core/Src/mainLoop.c ****   //   uint32_t adcVal = 0;
 858:Core/Src/mainLoop.c ****   //   int32_t adcCalVal = 0;
 859:Core/Src/mainLoop.c ****   //   int32_t nowVal=0,lastVal=0;
 860:Core/Src/mainLoop.c ****   //   double adcValF = 0;
 861:Core/Src/mainLoop.c ****   //   uint32_t dacP=value_dacP, dacN=value_dacN;
 862:Core/Src/mainLoop.c ****   //   HAL_ADC_Start_DMA(&hadc2, (uint32_t *)(&adcVal), 1);
 863:Core/Src/mainLoop.c ****   //   while(1){
 864:Core/Src/mainLoop.c ****       
 865:Core/Src/mainLoop.c ****   //     if(adc1_t1.adc_cap_ok == ADCCAPOK){
 866:Core/Src/mainLoop.c ****   //       adc1_t1.adc_cap_ok = ADCCAPWAIT;
 867:Core/Src/mainLoop.c ****   //       lastVal = nowVal;
 868:Core/Src/mainLoop.c ****   //       nowVal = (adcVal&0xfff);
 869:Core/Src/mainLoop.c ****   //       adcCalVal = (int32_t)nowVal - (int32_t)lastVal;
 870:Core/Src/mainLoop.c ****   //       HAL_ADC_Start_DMA(&hadc2, (uint32_t *)(&adcVal), 1);
 871:Core/Src/mainLoop.c ****   //     #define kP_3 (-5000.0)
 872:Core/Src/mainLoop.c ****   //     #define DELV (10)
 873:Core/Src/mainLoop.c ****   //       if(adcCalVal < 20){
 874:Core/Src/mainLoop.c ****   //         dletDac = ((float_t)adcCalVal) * kP_2;
 875:Core/Src/mainLoop.c ****   //         if(dletDac>0){
 876:Core/Src/mainLoop.c ****   //           (dacP) += DELV;
 877:Core/Src/mainLoop.c ****   //           (dacN) -= DELV;
 878:Core/Src/mainLoop.c ****   //         }else{
 879:Core/Src/mainLoop.c ****   //           (dacP) -= DELV;
 880:Core/Src/mainLoop.c ****   //           (dacN) += DELV;
 881:Core/Src/mainLoop.c ****   //         }
 882:Core/Src/mainLoop.c ****   //       }
 883:Core/Src/mainLoop.c ****   //       //int32_t tmpUint32 = abs((int32_t)(dletDac));
 884:Core/Src/mainLoop.c ****   //       // (dacP) += (int32_t)(dletDac);
 885:Core/Src/mainLoop.c ****   //       // (dacN) -= (int32_t)(dletDac);
 886:Core/Src/mainLoop.c ****         
 887:Core/Src/mainLoop.c ****   //     // (dacP) += deltNoisV;
 888:Core/Src/mainLoop.c ****   //     // (dacN) -= deltNoisV;
ARM GAS  /tmp/ccPlR3Ob.s 			page 73


 889:Core/Src/mainLoop.c ****   //       max5307_w_chanel(DACP_1, (((dacP) >> 10) & 0xffc), max_outdisable);
 890:Core/Src/mainLoop.c ****   //       max5307_w_chanel(DACP_1K, (((dacP) >> 10) & 0xffc), max_outdisable);
 891:Core/Src/mainLoop.c ****   //       max5307_w_chanel(DACP_1M, ((dacP) & 0xfff) & 0xfff, max_outdisable);
 892:Core/Src/mainLoop.c ****   //       max5307_w_chanel(DACN_1, (((dacN) >> 10) & 0xffc), max_outdisable);
 893:Core/Src/mainLoop.c ****   //       max5307_w_chanel(DACN_1K, (((dacN) >> 10) & 0xffc), max_outdisable);
 894:Core/Src/mainLoop.c ****   //       max5307_w_chanel(DACN_1M, ((dacN) & 0xfff) & 0xfff, max_outdisable);
 895:Core/Src/mainLoop.c **** 
 896:Core/Src/mainLoop.c ****   //       do {
 897:Core/Src/mainLoop.c ****   //         uint16_t chanelNo = 0;
 898:Core/Src/mainLoop.c ****   //         chanelNo = 0x01 << (DACP_1 + 2) | 0x01 << (DACP_1K + 2) |
 899:Core/Src/mainLoop.c ****   //                    0x01 << (DACP_1M + 2) | 0x01 << (DACN_1 + 2) |
 900:Core/Src/mainLoop.c ****   //                    0x01 << (DACN_1K + 2) | 0x01 << (DACN_1M + 2);
 901:Core/Src/mainLoop.c ****   //         max5307_enable_ori_chanel(chanelNo);
 902:Core/Src/mainLoop.c ****   //       } while (0);
 903:Core/Src/mainLoop.c ****   //       // max5307_w_chanel(DACP_1,  (((adcCalVal) >> 0)&0xfff), max_outenable);
 904:Core/Src/mainLoop.c ****   //       HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 905:Core/Src/mainLoop.c ****   //     }
 906:Core/Src/mainLoop.c ****   //  }
 907:Core/Src/mainLoop.c **** 
 908:Core/Src/mainLoop.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc1_t1.buf, ADC_BUF_T_SIZE * 2);
 3082              		.loc 1 908 3 is_stmt 1 view .LVU889
 3083 0096 C822     		movs	r2, #200
 3084 0098 2946     		mov	r1, r5
 3085 009a 1B48     		ldr	r0, .L166+32
 3086 009c FFF7FEFF 		bl	HAL_ADC_Start_DMA
 3087              	.LVL338:
 909:Core/Src/mainLoop.c ****   int32_t deltaDAC = 0;
 3088              		.loc 1 909 3 view .LVU890
 910:Core/Src/mainLoop.c ****   while (0) {
 3089              		.loc 1 910 3 view .LVU891
 3090              		.loc 1 910 9 is_stmt 0 view .LVU892
 3091 00a0 0AE0     		b	.L161
 3092              	.LVL339:
 3093              	.L165:
 911:Core/Src/mainLoop.c ****     value_dacP += deltaDAC;
 912:Core/Src/mainLoop.c ****     value_dacN -= deltaDAC;
 913:Core/Src/mainLoop.c ****     deltaDAC += 1;
 914:Core/Src/mainLoop.c **** 
 915:Core/Src/mainLoop.c ****     // max5307_w_chanel(DACP_1, (value_dacP  >> 12)&0xffc, max_outdisable);
 916:Core/Src/mainLoop.c ****     // max5307_w_chanel(DACP_1K, ((value_dacP>>0) & 0xfff), max_outdisable);
 917:Core/Src/mainLoop.c ****     // max5307_w_chanel(DACN_1, (value_dacN  >> 12)&0xffc, max_outdisable);
 918:Core/Src/mainLoop.c ****     // max5307_w_chanel(DACN_1K, ((value_dacN>>0) & 0xfff), max_outdisable);
 919:Core/Src/mainLoop.c **** 
 920:Core/Src/mainLoop.c ****     max5307_w_chanel(DACP_1, (((value_dacP) >> 20) & 0xffc), max_outdisable);
 921:Core/Src/mainLoop.c ****     max5307_w_chanel(DACP_1K, (((value_dacP) >> 10) & 0xffc), max_outdisable);
 922:Core/Src/mainLoop.c ****     max5307_w_chanel(DACP_1M, ((value_dacP) & 0xfff) & 0xfff, max_outdisable);
 923:Core/Src/mainLoop.c ****     max5307_w_chanel(DACN_1, (((value_dacN) >> 20) & 0xffc), max_outdisable);
 924:Core/Src/mainLoop.c ****     max5307_w_chanel(DACN_1K, (((value_dacN) >> 10) & 0xffc), max_outdisable);
 925:Core/Src/mainLoop.c ****     max5307_w_chanel(DACN_1M, ((value_dacN) & 0xfff) & 0xfff, max_outdisable);
 926:Core/Src/mainLoop.c **** 
 927:Core/Src/mainLoop.c ****     do {
 928:Core/Src/mainLoop.c ****       uint16_t chanelNo = 0;
 929:Core/Src/mainLoop.c ****       chanelNo = 0x01 << (DACP_1 + 2) | 0x01 << (DACP_1K + 2) |
 930:Core/Src/mainLoop.c ****                  0x01 << (DACP_1M + 2) | 0x01 << (DACN_1 + 2) |
 931:Core/Src/mainLoop.c ****                  0x01 << (DACN_1K + 2) | 0x01 << (DACN_1M + 2);
 932:Core/Src/mainLoop.c ****       max5307_enable_ori_chanel(chanelNo);
 933:Core/Src/mainLoop.c ****     } while (0);
ARM GAS  /tmp/ccPlR3Ob.s 			page 74


 934:Core/Src/mainLoop.c ****     // HAL_Delay(1);
 935:Core/Src/mainLoop.c ****   }
 936:Core/Src/mainLoop.c **** 
 937:Core/Src/mainLoop.c ****   /* USER CODE END 2 */
 938:Core/Src/mainLoop.c **** 
 939:Core/Src/mainLoop.c ****   while (1) {
 940:Core/Src/mainLoop.c ****     if (adc1_t1.adc_cap_ok == ADCCAPOK) {
 941:Core/Src/mainLoop.c ****       // cal t1
 942:Core/Src/mainLoop.c ****       // HAL_ADC_Start_DMA(&hadc1,(uint32_t*)adc1_t2.buf ,ADC_BUF_T_SIZE*2);
 943:Core/Src/mainLoop.c ****       // cal_cp_output_dac(&adc1_t1, &value_dacP, &value_dacN);
 944:Core/Src/mainLoop.c ****       cal_cp_output_dac_ext_1(&adc1_t1, &value_dacP, &value_dacN, runTimes);
 3094              		.loc 1 944 7 is_stmt 1 view .LVU893
 3095 00a2 114D     		ldr	r5, .L166
 3096 00a4 2346     		mov	r3, r4
 3097 00a6 134A     		ldr	r2, .L166+12
 3098 00a8 1149     		ldr	r1, .L166+8
 3099 00aa 2846     		mov	r0, r5
 3100 00ac FFF7FEFF 		bl	cal_cp_output_dac_ext_1
 3101              	.LVL340:
 945:Core/Src/mainLoop.c ****       adc1_t1.adc_cap_ok = CALOK;
 3102              		.loc 1 945 7 view .LVU894
 3103              		.loc 1 945 26 is_stmt 0 view .LVU895
 3104 00b0 4FF6FF73 		movw	r3, #65535
 3105 00b4 2B60     		str	r3, [r5]
 946:Core/Src/mainLoop.c ****       runTimes++;  // log run time runTimes+1 = 500us,
 3106              		.loc 1 946 7 is_stmt 1 view .LVU896
 3107              		.loc 1 946 15 is_stmt 0 view .LVU897
 3108 00b6 0134     		adds	r4, r4, #1
 3109              	.LVL341:
 3110              	.L161:
 933:Core/Src/mainLoop.c ****     // HAL_Delay(1);
 3111              		.loc 1 933 13 is_stmt 1 view .LVU898
 910:Core/Src/mainLoop.c ****     value_dacP += deltaDAC;
 3112              		.loc 1 910 9 view .LVU899
 939:Core/Src/mainLoop.c ****     if (adc1_t1.adc_cap_ok == ADCCAPOK) {
 3113              		.loc 1 939 3 view .LVU900
 940:Core/Src/mainLoop.c ****       // cal t1
 3114              		.loc 1 940 5 view .LVU901
 940:Core/Src/mainLoop.c ****       // cal t1
 3115              		.loc 1 940 16 is_stmt 0 view .LVU902
 3116 00b8 0B4B     		ldr	r3, .L166
 3117 00ba 1A68     		ldr	r2, [r3]
 940:Core/Src/mainLoop.c ****       // cal t1
 3118              		.loc 1 940 8 view .LVU903
 3119 00bc 45F25553 		movw	r3, #21845
 3120 00c0 9A42     		cmp	r2, r3
 3121 00c2 EED0     		beq	.L165
 947:Core/Src/mainLoop.c **** 
 948:Core/Src/mainLoop.c ****     } else if (adc1_t2.adc_cap_ok == ADCCAPOK) {
 3122              		.loc 1 948 12 is_stmt 1 view .LVU904
 3123              		.loc 1 948 23 is_stmt 0 view .LVU905
 3124 00c4 094B     		ldr	r3, .L166+4
 3125 00c6 1A68     		ldr	r2, [r3]
 3126              		.loc 1 948 15 view .LVU906
 3127 00c8 45F25553 		movw	r3, #21845
 3128 00cc 9A42     		cmp	r2, r3
 3129 00ce F3D1     		bne	.L161
ARM GAS  /tmp/ccPlR3Ob.s 			page 75


 949:Core/Src/mainLoop.c ****       // cal t2
 950:Core/Src/mainLoop.c ****       // HAL_ADC_Start_DMA(&hadc1,(uint32_t*)adc1_t1.buf ,ADC_BUF_T_SIZE*2);
 951:Core/Src/mainLoop.c ****       // cal_cp_output_dac(&adc1_t2, &value_dacP, &value_dacN);
 952:Core/Src/mainLoop.c ****       cal_cp_output_dac_ext_1(&adc1_t2, &value_dacP, &value_dacN, runTimes);
 3130              		.loc 1 952 7 is_stmt 1 view .LVU907
 3131 00d0 064D     		ldr	r5, .L166+4
 3132 00d2 2346     		mov	r3, r4
 3133 00d4 074A     		ldr	r2, .L166+12
 3134 00d6 0649     		ldr	r1, .L166+8
 3135 00d8 2846     		mov	r0, r5
 3136 00da FFF7FEFF 		bl	cal_cp_output_dac_ext_1
 3137              	.LVL342:
 953:Core/Src/mainLoop.c ****       adc1_t2.adc_cap_ok = CALOK;
 3138              		.loc 1 953 7 view .LVU908
 3139              		.loc 1 953 26 is_stmt 0 view .LVU909
 3140 00de 4FF6FF73 		movw	r3, #65535
 3141 00e2 2B60     		str	r3, [r5]
 954:Core/Src/mainLoop.c ****       runTimes++;  // log run time runTimes+1 = 500us,
 3142              		.loc 1 954 7 is_stmt 1 view .LVU910
 3143              		.loc 1 954 15 is_stmt 0 view .LVU911
 3144 00e4 0134     		adds	r4, r4, #1
 3145              	.LVL343:
 3146              		.loc 1 954 15 view .LVU912
 3147 00e6 E7E7     		b	.L161
 3148              	.L167:
 3149              		.align	2
 3150              	.L166:
 3151 00e8 00000000 		.word	adc1_t1
 3152 00ec 00000000 		.word	adc1_t2
 3153 00f0 00000000 		.word	.LANCHOR12
 3154 00f4 00000000 		.word	.LANCHOR13
 3155 00f8 00000000 		.word	logBufDma
 3156 00fc 00000000 		.word	huart2
 3157 0100 00000000 		.word	.LANCHOR14
 3158 0104 00000000 		.word	.LANCHOR15
 3159 0108 00000000 		.word	hadc2
 3160              		.cfi_endproc
 3161              	.LFE153:
 3163              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 3164              		.align	1
 3165              		.global	HAL_ADC_ConvCpltCallback
 3166              		.syntax unified
 3167              		.thumb
 3168              		.thumb_func
 3169              		.fpu fpv4-sp-d16
 3171              	HAL_ADC_ConvCpltCallback:
 3172              	.LVL344:
 3173              	.LFB154:
 955:Core/Src/mainLoop.c ****     }
 956:Core/Src/mainLoop.c ****     // printf("hello stm32 detect vel\n");
 957:Core/Src/mainLoop.c ****     // HAL_Delay(100);
 958:Core/Src/mainLoop.c ****   }
 959:Core/Src/mainLoop.c **** }
 960:Core/Src/mainLoop.c **** 
 961:Core/Src/mainLoop.c **** //Áî®‰∫éÂø´ÈÄüadcÈááÊ†∑ÔºåÈááÁî®dmaÊñπÂºèÔºåÊØèÊ¨°Âè™ÈááÊ†∑‰∏Ä‰∏™Êï∞ÂÄºÔºådma‰∏≠Êñ≠‰ª£Á†Å‰∏≠ËÆæÁΩÆÊ
 962:Core/Src/mainLoop.c **** //‰∏ªÁ®ãÂ∫èÊé•Êî∂Âà∞Ê†áÂøóÂêéÔºåÂèØ‰ª•ËØªÂèñadcÈááÊ†∑ÂÄºÔºåÂπ∂ÂºÄÂêØ‰∏ã‰∏ÄÊ¨°adc dmaÈááÊ†∑
 963:Core/Src/mainLoop.c **** // void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
ARM GAS  /tmp/ccPlR3Ob.s 			page 76


 964:Core/Src/mainLoop.c **** 
 965:Core/Src/mainLoop.c **** //   if (hadc == &hadc1) {
 966:Core/Src/mainLoop.c **** //     adc1_ok = 1;
 967:Core/Src/mainLoop.c **** //     HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1_t1.buf, ADC_BUF_T_SIZE * 2);
 968:Core/Src/mainLoop.c **** //   }
 969:Core/Src/mainLoop.c **** //   if (hadc == &hadc2) {
 970:Core/Src/mainLoop.c **** //     adc1_t1.adc_cap_ok = ADCCAPOK;
 971:Core/Src/mainLoop.c ****     
 972:Core/Src/mainLoop.c **** //   }
 973:Core/Src/mainLoop.c **** // }
 974:Core/Src/mainLoop.c **** 
 975:Core/Src/mainLoop.c **** 
 976:Core/Src/mainLoop.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 3174              		.loc 1 976 56 is_stmt 1 view -0
 3175              		.cfi_startproc
 3176              		@ args = 0, pretend = 0, frame = 0
 3177              		@ frame_needed = 0, uses_anonymous_args = 0
 3178              		.loc 1 976 56 is_stmt 0 view .LVU914
 3179 0000 10B5     		push	{r4, lr}
 3180              	.LCFI25:
 3181              		.cfi_def_cfa_offset 8
 3182              		.cfi_offset 4, -8
 3183              		.cfi_offset 14, -4
 3184 0002 0446     		mov	r4, r0
 977:Core/Src/mainLoop.c ****   // ËøôÈáåÊòØÂΩìADCËΩ¨Êç¢ÂÆåÊàêÊó∂ÊâßË°åÁöÑ‰ª£Á†Å
 978:Core/Src/mainLoop.c ****   // ÂèØ‰ª•ËÆæÁΩÆÊ†áÂøóÔºåÈÄöÁü•‰∏ªÁ®ãÂ∫èÈááÊ†∑Â∑≤ÁªèÂÆåÊàê
 979:Core/Src/mainLoop.c ****   if (hadc == &hadc1) {
 3185              		.loc 1 979 3 is_stmt 1 view .LVU915
 3186              		.loc 1 979 6 is_stmt 0 view .LVU916
 3187 0004 1C4B     		ldr	r3, .L178
 3188 0006 9842     		cmp	r0, r3
 3189 0008 03D0     		beq	.L174
 3190              	.LVL345:
 3191              	.L169:
 980:Core/Src/mainLoop.c ****     adc2_ok = 1;
 981:Core/Src/mainLoop.c ****     HAL_ADC_Start_DMA(&hadc1, (uint32_t *)value_adc2, ADC_TIMES_N);
 982:Core/Src/mainLoop.c ****   }
 983:Core/Src/mainLoop.c ****   if (hadc == &hadc2) {
 3192              		.loc 1 983 3 is_stmt 1 view .LVU917
 3193              		.loc 1 983 6 is_stmt 0 view .LVU918
 3194 000a 1C4B     		ldr	r3, .L178+4
 3195 000c 9C42     		cmp	r4, r3
 3196 000e 0AD0     		beq	.L175
 3197              	.LVL346:
 3198              	.L168:
 984:Core/Src/mainLoop.c ****     if (adc1_t1.adc_cap_ok == CALOK) {
 985:Core/Src/mainLoop.c ****       HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc1_t1.buf, ADC_BUF_T_SIZE * 2);
 986:Core/Src/mainLoop.c ****       adc1_t1.adc_cap_ok = ADCCAPOK;
 987:Core/Src/mainLoop.c ****     } else if (adc1_t2.adc_cap_ok == CALOK) {
 988:Core/Src/mainLoop.c ****       HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc1_t2.buf, ADC_BUF_T_SIZE * 2);
 989:Core/Src/mainLoop.c ****       adc1_t2.adc_cap_ok = ADCCAPOK;
 990:Core/Src/mainLoop.c ****     } else {
 991:Core/Src/mainLoop.c ****     }
 992:Core/Src/mainLoop.c ****     HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 993:Core/Src/mainLoop.c ****   }
 994:Core/Src/mainLoop.c **** }
 3199              		.loc 1 994 1 view .LVU919
ARM GAS  /tmp/ccPlR3Ob.s 			page 77


 3200 0010 10BD     		pop	{r4, pc}
 3201              	.LVL347:
 3202              	.L174:
 980:Core/Src/mainLoop.c ****     adc2_ok = 1;
 3203              		.loc 1 980 5 is_stmt 1 view .LVU920
 980:Core/Src/mainLoop.c ****     adc2_ok = 1;
 3204              		.loc 1 980 13 is_stmt 0 view .LVU921
 3205 0012 1B4B     		ldr	r3, .L178+8
 3206 0014 0122     		movs	r2, #1
 3207 0016 1A60     		str	r2, [r3]
 981:Core/Src/mainLoop.c ****   }
 3208              		.loc 1 981 5 is_stmt 1 view .LVU922
 3209 0018 4FF4FA52 		mov	r2, #8000
 3210 001c 1949     		ldr	r1, .L178+12
 3211 001e 1648     		ldr	r0, .L178
 3212              	.LVL348:
 981:Core/Src/mainLoop.c ****   }
 3213              		.loc 1 981 5 is_stmt 0 view .LVU923
 3214 0020 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 3215              	.LVL349:
 3216 0024 F1E7     		b	.L169
 3217              	.L175:
 984:Core/Src/mainLoop.c ****     if (adc1_t1.adc_cap_ok == CALOK) {
 3218              		.loc 1 984 5 is_stmt 1 view .LVU924
 984:Core/Src/mainLoop.c ****     if (adc1_t1.adc_cap_ok == CALOK) {
 3219              		.loc 1 984 16 is_stmt 0 view .LVU925
 3220 0026 184B     		ldr	r3, .L178+16
 3221 0028 1A68     		ldr	r2, [r3]
 984:Core/Src/mainLoop.c ****     if (adc1_t1.adc_cap_ok == CALOK) {
 3222              		.loc 1 984 8 view .LVU926
 3223 002a 4FF6FF73 		movw	r3, #65535
 3224 002e 9A42     		cmp	r2, r3
 3225 0030 0BD0     		beq	.L176
 987:Core/Src/mainLoop.c ****       HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc1_t2.buf, ADC_BUF_T_SIZE * 2);
 3226              		.loc 1 987 12 is_stmt 1 view .LVU927
 987:Core/Src/mainLoop.c ****       HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc1_t2.buf, ADC_BUF_T_SIZE * 2);
 3227              		.loc 1 987 23 is_stmt 0 view .LVU928
 3228 0032 164B     		ldr	r3, .L178+20
 3229 0034 1A68     		ldr	r2, [r3]
 987:Core/Src/mainLoop.c ****       HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc1_t2.buf, ADC_BUF_T_SIZE * 2);
 3230              		.loc 1 987 15 view .LVU929
 3231 0036 4FF6FF73 		movw	r3, #65535
 3232 003a 9A42     		cmp	r2, r3
 3233 003c 10D0     		beq	.L177
 3234              	.LVL350:
 3235              	.L172:
 991:Core/Src/mainLoop.c ****     HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 3236              		.loc 1 991 5 is_stmt 1 view .LVU930
 992:Core/Src/mainLoop.c ****   }
 3237              		.loc 1 992 5 view .LVU931
 3238 003e 4FF40061 		mov	r1, #2048
 3239 0042 1348     		ldr	r0, .L178+24
 3240 0044 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 3241              	.LVL351:
 3242              		.loc 1 994 1 is_stmt 0 view .LVU932
 3243 0048 E2E7     		b	.L168
 3244              	.LVL352:
ARM GAS  /tmp/ccPlR3Ob.s 			page 78


 3245              	.L176:
 985:Core/Src/mainLoop.c ****       adc1_t1.adc_cap_ok = ADCCAPOK;
 3246              		.loc 1 985 7 is_stmt 1 view .LVU933
 3247 004a 124C     		ldr	r4, .L178+28
 3248              	.LVL353:
 985:Core/Src/mainLoop.c ****       adc1_t1.adc_cap_ok = ADCCAPOK;
 3249              		.loc 1 985 7 is_stmt 0 view .LVU934
 3250 004c C822     		movs	r2, #200
 3251 004e 2146     		mov	r1, r4
 3252 0050 0A48     		ldr	r0, .L178+4
 3253 0052 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 3254              	.LVL354:
 986:Core/Src/mainLoop.c ****     } else if (adc1_t2.adc_cap_ok == CALOK) {
 3255              		.loc 1 986 7 is_stmt 1 view .LVU935
 986:Core/Src/mainLoop.c ****     } else if (adc1_t2.adc_cap_ok == CALOK) {
 3256              		.loc 1 986 26 is_stmt 0 view .LVU936
 3257 0056 45F25553 		movw	r3, #21845
 3258 005a 44F8043C 		str	r3, [r4, #-4]
 3259 005e EEE7     		b	.L172
 3260              	.LVL355:
 3261              	.L177:
 988:Core/Src/mainLoop.c ****       adc1_t2.adc_cap_ok = ADCCAPOK;
 3262              		.loc 1 988 7 is_stmt 1 view .LVU937
 3263 0060 0D4C     		ldr	r4, .L178+32
 3264              	.LVL356:
 988:Core/Src/mainLoop.c ****       adc1_t2.adc_cap_ok = ADCCAPOK;
 3265              		.loc 1 988 7 is_stmt 0 view .LVU938
 3266 0062 C822     		movs	r2, #200
 3267 0064 2146     		mov	r1, r4
 3268 0066 0548     		ldr	r0, .L178+4
 3269 0068 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 3270              	.LVL357:
 989:Core/Src/mainLoop.c ****     } else {
 3271              		.loc 1 989 7 is_stmt 1 view .LVU939
 989:Core/Src/mainLoop.c ****     } else {
 3272              		.loc 1 989 26 is_stmt 0 view .LVU940
 3273 006c 45F25553 		movw	r3, #21845
 3274 0070 44F8043C 		str	r3, [r4, #-4]
 3275 0074 E3E7     		b	.L172
 3276              	.L179:
 3277 0076 00BF     		.align	2
 3278              	.L178:
 3279 0078 00000000 		.word	hadc1
 3280 007c 00000000 		.word	hadc2
 3281 0080 00000000 		.word	.LANCHOR15
 3282 0084 00000000 		.word	value_adc2
 3283 0088 00000000 		.word	adc1_t1
 3284 008c 00000000 		.word	adc1_t2
 3285 0090 00080240 		.word	1073874944
 3286 0094 04000000 		.word	adc1_t1+4
 3287 0098 04000000 		.word	adc1_t2+4
 3288              		.cfi_endproc
 3289              	.LFE154:
 3291              		.section	.text.HAL_UART_TxCpltCallback,"ax",%progbits
 3292              		.align	1
 3293              		.global	HAL_UART_TxCpltCallback
 3294              		.syntax unified
ARM GAS  /tmp/ccPlR3Ob.s 			page 79


 3295              		.thumb
 3296              		.thumb_func
 3297              		.fpu fpv4-sp-d16
 3299              	HAL_UART_TxCpltCallback:
 3300              	.LVL358:
 3301              	.LFB155:
 995:Core/Src/mainLoop.c **** 
 996:Core/Src/mainLoop.c **** // void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart){
 997:Core/Src/mainLoop.c **** void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 3302              		.loc 1 997 57 is_stmt 1 view -0
 3303              		.cfi_startproc
 3304              		@ args = 0, pretend = 0, frame = 0
 3305              		@ frame_needed = 0, uses_anonymous_args = 0
 3306              		.loc 1 997 57 is_stmt 0 view .LVU942
 3307 0000 08B5     		push	{r3, lr}
 3308              	.LCFI26:
 3309              		.cfi_def_cfa_offset 8
 3310              		.cfi_offset 3, -8
 3311              		.cfi_offset 14, -4
 998:Core/Src/mainLoop.c ****   if (huart == &huart2) {
 3312              		.loc 1 998 3 is_stmt 1 view .LVU943
 3313              		.loc 1 998 6 is_stmt 0 view .LVU944
 3314 0002 0B4B     		ldr	r3, .L184
 3315 0004 8342     		cmp	r3, r0
 3316 0006 00D0     		beq	.L183
 3317              	.LVL359:
 3318              	.L180:
 999:Core/Src/mainLoop.c ****     // uint16_t *padcv = (uint16_t *)(&logBufDma[1]);
1000:Core/Src/mainLoop.c ****     // uint32_t *pdacp = (uint32_t *)(&logBufDma[3]);
1001:Core/Src/mainLoop.c ****     // uint32_t *pdacn = (uint32_t *)(&logBufDma[7]);
1002:Core/Src/mainLoop.c ****     logBufDma.mean_adc_val = logPara.mean_adc_val;
1003:Core/Src/mainLoop.c ****     logBufDma.dac_val_p = logPara.dac_val_p;
1004:Core/Src/mainLoop.c ****     logBufDma.dac_val_n = logPara.dac_val_n;
1005:Core/Src/mainLoop.c **** 
1006:Core/Src/mainLoop.c ****     HAL_UART_Transmit_DMA(&huart2, (uint8_t *)&logBufDma,
1007:Core/Src/mainLoop.c ****                           sizeof(struct log_para_t));
1008:Core/Src/mainLoop.c ****   }
1009:Core/Src/mainLoop.c **** }...
 3319              		.loc 1 1009 1 view .LVU945
 3320 0008 08BD     		pop	{r3, pc}
 3321              	.LVL360:
 3322              	.L183:
1002:Core/Src/mainLoop.c ****     logBufDma.mean_adc_val = logPara.mean_adc_val;
 3323              		.loc 1 1002 5 is_stmt 1 view .LVU946
1002:Core/Src/mainLoop.c ****     logBufDma.mean_adc_val = logPara.mean_adc_val;
 3324              		.loc 1 1002 37 is_stmt 0 view .LVU947
 3325 000a 0A4B     		ldr	r3, .L184+4
 3326 000c B3F80120 		ldrh	r2, [r3, #1]	@ unaligned
1002:Core/Src/mainLoop.c ****     logBufDma.mean_adc_val = logPara.mean_adc_val;
 3327              		.loc 1 1002 28 view .LVU948
 3328 0010 0949     		ldr	r1, .L184+8
 3329 0012 A1F80120 		strh	r2, [r1, #1]	@ unaligned
1003:Core/Src/mainLoop.c ****     logBufDma.dac_val_p = logPara.dac_val_p;
 3330              		.loc 1 1003 5 is_stmt 1 view .LVU949
1003:Core/Src/mainLoop.c ****     logBufDma.dac_val_p = logPara.dac_val_p;
 3331              		.loc 1 1003 34 is_stmt 0 view .LVU950
 3332 0016 D3F80320 		ldr	r2, [r3, #3]	@ unaligned
ARM GAS  /tmp/ccPlR3Ob.s 			page 80


1003:Core/Src/mainLoop.c ****     logBufDma.dac_val_p = logPara.dac_val_p;
 3333              		.loc 1 1003 25 view .LVU951
 3334 001a C1F80320 		str	r2, [r1, #3]	@ unaligned
1004:Core/Src/mainLoop.c ****     logBufDma.dac_val_n = logPara.dac_val_n;
 3335              		.loc 1 1004 5 is_stmt 1 view .LVU952
1004:Core/Src/mainLoop.c ****     logBufDma.dac_val_n = logPara.dac_val_n;
 3336              		.loc 1 1004 34 is_stmt 0 view .LVU953
 3337 001e D3F80730 		ldr	r3, [r3, #7]	@ unaligned
1004:Core/Src/mainLoop.c ****     logBufDma.dac_val_n = logPara.dac_val_n;
 3338              		.loc 1 1004 25 view .LVU954
 3339 0022 C1F80730 		str	r3, [r1, #7]	@ unaligned
1006:Core/Src/mainLoop.c ****     HAL_UART_Transmit_DMA(&huart2, (uint8_t *)&logBufDma,
 3340              		.loc 1 1006 5 is_stmt 1 view .LVU955
 3341 0026 0B22     		movs	r2, #11
 3342 0028 0148     		ldr	r0, .L184
 3343              	.LVL361:
1006:Core/Src/mainLoop.c ****     HAL_UART_Transmit_DMA(&huart2, (uint8_t *)&logBufDma,
 3344              		.loc 1 1006 5 is_stmt 0 view .LVU956
 3345 002a FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 3346              	.LVL362:
 3347              		.loc 1 1009 1 view .LVU957
 3348 002e EBE7     		b	.L180
 3349              	.L185:
 3350              		.align	2
 3351              	.L184:
 3352 0030 00000000 		.word	huart2
 3353 0034 00000000 		.word	logPara
 3354 0038 00000000 		.word	logBufDma
 3355              		.cfi_endproc
 3356              	.LFE155:
 3358              		.comm	lastAdcVal,4,4
 3359              		.comm	adcVal,4,4
 3360              		.global	locked
 3361              		.global	ad9520_reg
 3362              		.comm	logBufDma,11,4
 3363              		.comm	adc1_t2,412,4
 3364              		.comm	adc1_t1,412,4
 3365              		.global	mainCpLast
 3366              		.global	mainCp
 3367              		.global	value_dacN
 3368              		.global	value_dacP
 3369              		.global	adc2_ok
 3370              		.global	adc1_ok
 3371              		.global	forSaveAllSum
 3372              		.global	difVal_view
 3373              		.global	meanVal_view
 3374              		.comm	logPara,11,4
 3375              		.comm	valMeanArray,80,4
 3376              		.global	dletDac
 3377              		.global	pidD
 3378              		.global	pidI
 3379              		.global	pidP
 3380              		.comm	adcSumArray,8,4
 3381              		.comm	value_cp,32000,4
 3382              		.comm	value_adc2,16000,4
 3383              		.comm	value_adc1,16000,4
 3384              		.global	Wave_LUT
ARM GAS  /tmp/ccPlR3Ob.s 			page 81


 3385              		.comm	tmp,8,8
 3386              		.comm	dacV,4,4
 3387              		.comm	v_dianya,4,4
 3388              		.comm	buf,4,4
 3389              		.comm	yy_cnt,4,4
 3390              		.comm	xx_cnt,4,4
 3391              		.comm	complete_sign,4,4
 3392              		.comm	yy,4,4
 3393              		.comm	xx,4,4
 3394              		.global	fre_dif
 3395              		.global	f
 3396              		.global	i
 3397              		.global	chanl2_midx
 3398              		.global	chanl1_midx
 3399              		.global	average_xNum2
 3400              		.global	average_xNum1
 3401              		.global	chanl2_completed
 3402              		.global	chanl1_completed
 3403              		.comm	chanl2_capNum_f,400,4
 3404              		.comm	chanl1_capNum_f,400,4
 3405              		.comm	chanl2_xNum,400,4
 3406              		.comm	chanl1_xNum,400,4
 3407              		.comm	chanl2_capNum,400,4
 3408              		.comm	chanl1_capNum,400,4
 3409              		.section	.bss.ad9520_reg,"aw",%nobits
 3410              		.align	1
 3413              	ad9520_reg:
 3414 0000 0000     		.space	2
 3415              		.section	.bss.adc1_ok,"aw",%nobits
 3416              		.align	2
 3417              		.set	.LANCHOR14,. + 0
 3420              	adc1_ok:
 3421 0000 00000000 		.space	4
 3422              		.section	.bss.adc2_ok,"aw",%nobits
 3423              		.align	2
 3424              		.set	.LANCHOR15,. + 0
 3427              	adc2_ok:
 3428 0000 00000000 		.space	4
 3429              		.section	.bss.average_xNum1,"aw",%nobits
 3430              		.align	2
 3433              	average_xNum1:
 3434 0000 00000000 		.space	4
 3435              		.section	.bss.average_xNum2,"aw",%nobits
 3436              		.align	2
 3439              	average_xNum2:
 3440 0000 00000000 		.space	4
 3441              		.section	.bss.chanl1_completed,"aw",%nobits
 3442              		.align	2
 3445              	chanl1_completed:
 3446 0000 00000000 		.space	4
 3447              		.section	.bss.chanl1_midx,"aw",%nobits
 3448              		.align	2
 3449              		.set	.LANCHOR2,. + 0
 3452              	chanl1_midx:
 3453 0000 00000000 		.space	4
 3454              		.section	.bss.chanl2_completed,"aw",%nobits
 3455              		.align	2
ARM GAS  /tmp/ccPlR3Ob.s 			page 82


 3458              	chanl2_completed:
 3459 0000 00000000 		.space	4
 3460              		.section	.bss.chanl2_midx,"aw",%nobits
 3461              		.align	2
 3462              		.set	.LANCHOR3,. + 0
 3465              	chanl2_midx:
 3466 0000 00000000 		.space	4
 3467              		.section	.bss.currentP.10304,"aw",%nobits
 3468              		.align	2
 3469              		.set	.LANCHOR8,. + 0
 3472              	currentP.10304:
 3473 0000 00000000 		.space	4
 3474              		.section	.bss.difVal_view,"aw",%nobits
 3475              		.align	2
 3476              		.set	.LANCHOR10,. + 0
 3479              	difVal_view:
 3480 0000 00000000 		.space	4
 3481              		.section	.bss.dletDac,"aw",%nobits
 3482              		.align	2
 3483              		.set	.LANCHOR7,. + 0
 3486              	dletDac:
 3487 0000 00000000 		.space	4
 3488              		.section	.bss.forSaveAllSum,"aw",%nobits
 3489              		.align	1
 3490              		.set	.LANCHOR11,. + 0
 3493              	forSaveAllSum:
 3494 0000 0000     		.space	2
 3495              		.section	.bss.fre_dif,"aw",%nobits
 3496              		.align	2
 3497              		.set	.LANCHOR0,. + 0
 3500              	fre_dif:
 3501 0000 00000000 		.space	4
 3502              		.section	.bss.i,"aw",%nobits
 3503              		.align	2
 3504              		.set	.LANCHOR1,. + 0
 3507              	i:
 3508 0000 00000000 		.space	4
 3509              		.section	.bss.locked,"aw",%nobits
 3510              		.align	2
 3513              	locked:
 3514 0000 00000000 		.space	4
 3515              		.section	.bss.mainCp,"aw",%nobits
 3516              		.align	2
 3519              	mainCp:
 3520 0000 00000000 		.space	4
 3521              		.section	.bss.mainCpLast,"aw",%nobits
 3522              		.align	2
 3525              	mainCpLast:
 3526 0000 00000000 		.space	4
 3527              		.section	.bss.meanVal_view,"aw",%nobits
 3528              		.align	2
 3529              		.set	.LANCHOR9,. + 0
 3532              	meanVal_view:
 3533 0000 00000000 		.space	4
 3534              		.section	.bss.pidD,"aw",%nobits
 3535              		.align	2
 3536              		.set	.LANCHOR6,. + 0
ARM GAS  /tmp/ccPlR3Ob.s 			page 83


 3539              	pidD:
 3540 0000 00000000 		.space	4
 3541              		.section	.bss.pidI,"aw",%nobits
 3542              		.align	2
 3543              		.set	.LANCHOR5,. + 0
 3546              	pidI:
 3547 0000 00000000 		.space	4
 3548              		.section	.bss.pidP,"aw",%nobits
 3549              		.align	2
 3550              		.set	.LANCHOR4,. + 0
 3553              	pidP:
 3554 0000 00000000 		.space	4
 3555              		.section	.data.Wave_LUT,"aw"
 3556              		.align	2
 3559              	Wave_LUT:
 3560 0000 00080000 		.word	2048
 3561 0004 65080000 		.word	2149
 3562 0008 CA080000 		.word	2250
 3563 000c 2E090000 		.word	2350
 3564 0010 92090000 		.word	2450
 3565 0014 F5090000 		.word	2549
 3566 0018 560A0000 		.word	2646
 3567 001c B60A0000 		.word	2742
 3568 0020 150B0000 		.word	2837
 3569 0024 710B0000 		.word	2929
 3570 0028 CC0B0000 		.word	3020
 3571 002c 240C0000 		.word	3108
 3572 0030 790C0000 		.word	3193
 3573 0034 CB0C0000 		.word	3275
 3574 0038 1B0D0000 		.word	3355
 3575 003c 670D0000 		.word	3431
 3576 0040 B00D0000 		.word	3504
 3577 0044 F60D0000 		.word	3574
 3578 0048 370E0000 		.word	3639
 3579 004c 750E0000 		.word	3701
 3580 0050 AF0E0000 		.word	3759
 3581 0054 E40E0000 		.word	3812
 3582 0058 150F0000 		.word	3861
 3583 005c 420F0000 		.word	3906
 3584 0060 6A0F0000 		.word	3946
 3585 0064 8E0F0000 		.word	3982
 3586 0068 AD0F0000 		.word	4013
 3587 006c C70F0000 		.word	4039
 3588 0070 DC0F0000 		.word	4060
 3589 0074 EC0F0000 		.word	4076
 3590 0078 F70F0000 		.word	4087
 3591 007c FE0F0000 		.word	4094
 3592 0080 FF0F0000 		.word	4095
 3593 0084 FB0F0000 		.word	4091
 3594 0088 F20F0000 		.word	4082
 3595 008c E50F0000 		.word	4069
 3596 0090 D20F0000 		.word	4050
 3597 0094 BA0F0000 		.word	4026
 3598 0098 9E0F0000 		.word	3998
 3599 009c 7D0F0000 		.word	3965
 3600 00a0 570F0000 		.word	3927
 3601 00a4 2C0F0000 		.word	3884
ARM GAS  /tmp/ccPlR3Ob.s 			page 84


 3602 00a8 FD0E0000 		.word	3837
 3603 00ac CA0E0000 		.word	3786
 3604 00b0 920E0000 		.word	3730
 3605 00b4 570E0000 		.word	3671
 3606 00b8 170E0000 		.word	3607
 3607 00bc D30D0000 		.word	3539
 3608 00c0 8C0D0000 		.word	3468
 3609 00c4 420D0000 		.word	3394
 3610 00c8 F40C0000 		.word	3316
 3611 00cc A30C0000 		.word	3235
 3612 00d0 4F0C0000 		.word	3151
 3613 00d4 F80B0000 		.word	3064
 3614 00d8 9F0B0000 		.word	2975
 3615 00dc 430B0000 		.word	2883
 3616 00e0 E60A0000 		.word	2790
 3617 00e4 870A0000 		.word	2695
 3618 00e8 260A0000 		.word	2598
 3619 00ec C4090000 		.word	2500
 3620 00f0 60090000 		.word	2400
 3621 00f4 FC080000 		.word	2300
 3622 00f8 97080000 		.word	2199
 3623 00fc 32080000 		.word	2098
 3624 0100 CD070000 		.word	1997
 3625 0104 68070000 		.word	1896
 3626 0108 03070000 		.word	1795
 3627 010c 9F060000 		.word	1695
 3628 0110 3B060000 		.word	1595
 3629 0114 D9050000 		.word	1497
 3630 0118 78050000 		.word	1400
 3631 011c 19050000 		.word	1305
 3632 0120 BC040000 		.word	1212
 3633 0124 60040000 		.word	1120
 3634 0128 07040000 		.word	1031
 3635 012c B0030000 		.word	944
 3636 0130 5C030000 		.word	860
 3637 0134 0B030000 		.word	779
 3638 0138 BD020000 		.word	701
 3639 013c 73020000 		.word	627
 3640 0140 2C020000 		.word	556
 3641 0144 E8010000 		.word	488
 3642 0148 A8010000 		.word	424
 3643 014c 6D010000 		.word	365
 3644 0150 35010000 		.word	309
 3645 0154 02010000 		.word	258
 3646 0158 D3000000 		.word	211
 3647 015c A8000000 		.word	168
 3648 0160 82000000 		.word	130
 3649 0164 61000000 		.word	97
 3650 0168 45000000 		.word	69
 3651 016c 2D000000 		.word	45
 3652 0170 1A000000 		.word	26
 3653 0174 0D000000 		.word	13
 3654 0178 04000000 		.word	4
 3655 017c 00000000 		.word	0
 3656 0180 01000000 		.word	1
 3657 0184 08000000 		.word	8
 3658 0188 13000000 		.word	19
ARM GAS  /tmp/ccPlR3Ob.s 			page 85


 3659 018c 23000000 		.word	35
 3660 0190 38000000 		.word	56
 3661 0194 52000000 		.word	82
 3662 0198 71000000 		.word	113
 3663 019c 95000000 		.word	149
 3664 01a0 BD000000 		.word	189
 3665 01a4 EA000000 		.word	234
 3666 01a8 1B010000 		.word	283
 3667 01ac 50010000 		.word	336
 3668 01b0 8A010000 		.word	394
 3669 01b4 C8010000 		.word	456
 3670 01b8 09020000 		.word	521
 3671 01bc 4F020000 		.word	591
 3672 01c0 98020000 		.word	664
 3673 01c4 E4020000 		.word	740
 3674 01c8 34030000 		.word	820
 3675 01cc 86030000 		.word	902
 3676 01d0 DB030000 		.word	987
 3677 01d4 33040000 		.word	1075
 3678 01d8 8E040000 		.word	1166
 3679 01dc EA040000 		.word	1258
 3680 01e0 49050000 		.word	1353
 3681 01e4 A9050000 		.word	1449
 3682 01e8 0A060000 		.word	1546
 3683 01ec 6D060000 		.word	1645
 3684 01f0 D1060000 		.word	1745
 3685 01f4 35070000 		.word	1845
 3686 01f8 9A070000 		.word	1946
 3687 01fc FF070000 		.word	2047
 3688              		.section	.data.f,"aw"
 3689              		.align	2
 3692              	f:
 3693 0000 C3F54840 		.word	1078523331
 3694              		.section	.data.value_dacN,"aw"
 3695              		.align	2
 3696              		.set	.LANCHOR13,. + 0
 3699              	value_dacN:
 3700 0000 00082080 		.word	-2145384448
 3701              		.section	.data.value_dacP,"aw"
 3702              		.align	2
 3703              		.set	.LANCHOR12,. + 0
 3706              	value_dacP:
 3707 0000 00082080 		.word	-2145384448
 3708              		.text
 3709              	.Letext0:
 3710              		.file 2 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 3711              		.file 3 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 3712              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 3713              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 3714              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 3715              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 3716              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 3717              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 3718              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 3719              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 3720              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dac.h"
 3721              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
ARM GAS  /tmp/ccPlR3Ob.s 			page 86


 3722              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 3723              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 3724              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 3725              		.file 17 "Core/Inc/mainLoop.h"
 3726              		.file 18 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none
 3727              		.file 19 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/in
 3728              		.file 20 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/in
 3729              		.file 21 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/in
 3730              		.file 22 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/in
 3731              		.file 23 "Core/Inc/max5307.h"
 3732              		.file 24 "<built-in>"
 3733              		.file 25 "Core/Inc/ad9520_function.h"
 3734              		.file 26 "Core/Inc/main.h"
ARM GAS  /tmp/ccPlR3Ob.s 			page 87


DEFINED SYMBOLS
                            *ABS*:0000000000000000 mainLoop.c
     /tmp/ccPlR3Ob.s:18     .text._write:0000000000000000 $t
     /tmp/ccPlR3Ob.s:26     .text._write:0000000000000000 _write
     /tmp/ccPlR3Ob.s:60     .text._write:0000000000000014 $d
     /tmp/ccPlR3Ob.s:65     .text.transform_capNum_to_xNum:0000000000000000 $t
     /tmp/ccPlR3Ob.s:72     .text.transform_capNum_to_xNum:0000000000000000 transform_capNum_to_xNum
     /tmp/ccPlR3Ob.s:133    .text.cal_average_xNum:0000000000000000 $t
     /tmp/ccPlR3Ob.s:140    .text.cal_average_xNum:0000000000000000 cal_average_xNum
     /tmp/ccPlR3Ob.s:209    .text.enable_tim4_capture_Iterrupt:0000000000000000 $t
     /tmp/ccPlR3Ob.s:216    .text.enable_tim4_capture_Iterrupt:0000000000000000 enable_tim4_capture_Iterrupt
     /tmp/ccPlR3Ob.s:244    .text.enable_tim4_capture_Iterrupt:0000000000000018 $d
     /tmp/ccPlR3Ob.s:254    .text.generateSinWave:0000000000000000 $t
     /tmp/ccPlR3Ob.s:261    .text.generateSinWave:0000000000000000 generateSinWave
     /tmp/ccPlR3Ob.s:307    .text.generateSinWave:0000000000000038 $d
                            *COM*:0000000000000008 tmp
     /tmp/ccPlR3Ob.s:318    .text.mainLoop:0000000000000000 $t
     /tmp/ccPlR3Ob.s:325    .text.mainLoop:0000000000000000 mainLoop
     /tmp/ccPlR3Ob.s:561    .text.mainLoop:0000000000000150 $d
                            *COM*:0000000000000004 complete_sign
                            *COM*:0000000000000004 xx
                            *COM*:0000000000000004 yy
                            *COM*:0000000000000004 xx_cnt
                            *COM*:0000000000000004 yy_cnt
                            *COM*:0000000000000004 v_dianya
                            *COM*:0000000000000004 buf
                            *COM*:0000000000000190 chanl1_capNum
                            *COM*:0000000000000190 chanl2_capNum
     /tmp/ccPlR3Ob.s:585    .text.HAL_TIM_IC_CaptureCallback:0000000000000000 $t
     /tmp/ccPlR3Ob.s:592    .text.HAL_TIM_IC_CaptureCallback:0000000000000000 HAL_TIM_IC_CaptureCallback
     /tmp/ccPlR3Ob.s:663    .text.HAL_TIM_IC_CaptureCallback:0000000000000044 $d
     /tmp/ccPlR3Ob.s:673    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccPlR3Ob.s:680    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccPlR3Ob.s:741    .text.HAL_TIM_PeriodElapsedCallback:0000000000000034 $d
     /tmp/ccPlR3Ob.s:755    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/ccPlR3Ob.s:762    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/ccPlR3Ob.s:974    .text.HAL_UART_RxCpltCallback:0000000000000130 $d
     /tmp/ccPlR3Ob.s:989    .text.set_dac_initVal:0000000000000000 $t
     /tmp/ccPlR3Ob.s:996    .text.set_dac_initVal:0000000000000000 set_dac_initVal
     /tmp/ccPlR3Ob.s:1070   .text.cal_k_value_cp:0000000000000000 $t
     /tmp/ccPlR3Ob.s:1077   .text.cal_k_value_cp:0000000000000000 cal_k_value_cp
     /tmp/ccPlR3Ob.s:1193   .text.cal_k_value_cp:000000000000005c $d
                            *COM*:0000000000007d00 value_cp
     /tmp/ccPlR3Ob.s:1198   .text.cal_value_cp:0000000000000000 $t
     /tmp/ccPlR3Ob.s:1205   .text.cal_value_cp:0000000000000000 cal_value_cp
     /tmp/ccPlR3Ob.s:1260   .text.cal_value_cp:000000000000002c $d
                            *COM*:0000000000003e80 value_adc1
     /tmp/ccPlR3Ob.s:1266   .text.cal_cp_output_dac:0000000000000000 $t
     /tmp/ccPlR3Ob.s:1273   .text.cal_cp_output_dac:0000000000000000 cal_cp_output_dac
     /tmp/ccPlR3Ob.s:1574   .text.cal_cp_output_dac:0000000000000170 $d
                            *COM*:0000000000000008 adcSumArray
     /tmp/ccPlR3Ob.s:1590   .text.insertMeanVal:0000000000000000 $t
     /tmp/ccPlR3Ob.s:1597   .text.insertMeanVal:0000000000000000 insertMeanVal
     /tmp/ccPlR3Ob.s:1716   .text.insertMeanVal:000000000000006c $d
                            *COM*:0000000000000050 valMeanArray
     /tmp/ccPlR3Ob.s:1723   .text.cal_cp_output_dac_ext:0000000000000000 $t
     /tmp/ccPlR3Ob.s:1730   .text.cal_cp_output_dac_ext:0000000000000000 cal_cp_output_dac_ext
ARM GAS  /tmp/ccPlR3Ob.s 			page 88


     /tmp/ccPlR3Ob.s:2076   .text.cal_cp_output_dac_ext:00000000000001a8 $d
                            *COM*:000000000000000b logPara
     /tmp/ccPlR3Ob.s:2095   .text.cal_cp_output_dac_ext_1:0000000000000000 $t
     /tmp/ccPlR3Ob.s:2102   .text.cal_cp_output_dac_ext_1:0000000000000000 cal_cp_output_dac_ext_1
     /tmp/ccPlR3Ob.s:2473   .text.cal_cp_output_dac_ext_1:00000000000001c8 $d
     /tmp/ccPlR3Ob.s:2492   .text.cal_cp_output_dac_ext_2:0000000000000000 $t
     /tmp/ccPlR3Ob.s:2499   .text.cal_cp_output_dac_ext_2:0000000000000000 cal_cp_output_dac_ext_2
     /tmp/ccPlR3Ob.s:2782   .text.cal_cp_output_dac_ext_2:0000000000000134 $d
     /tmp/ccPlR3Ob.s:2791   .text.cal_cp_output_dac_ext_3:0000000000000000 $t
     /tmp/ccPlR3Ob.s:2798   .text.cal_cp_output_dac_ext_3:0000000000000000 cal_cp_output_dac_ext_3
     /tmp/ccPlR3Ob.s:2812   .text.fakeDelay:0000000000000000 $t
     /tmp/ccPlR3Ob.s:2819   .text.fakeDelay:0000000000000000 fakeDelay
     /tmp/ccPlR3Ob.s:2871   .text.preMainLoop1:0000000000000000 $t
     /tmp/ccPlR3Ob.s:2878   .text.preMainLoop1:0000000000000000 preMainLoop1
     /tmp/ccPlR3Ob.s:2955   .text.preMainLoop1:0000000000000044 $d
     /tmp/ccPlR3Ob.s:2961   .text.mainLoop1:0000000000000000 $t
     /tmp/ccPlR3Ob.s:2968   .text.mainLoop1:0000000000000000 mainLoop1
     /tmp/ccPlR3Ob.s:3151   .text.mainLoop1:00000000000000e8 $d
                            *COM*:000000000000019c adc1_t1
                            *COM*:000000000000019c adc1_t2
                            *COM*:000000000000000b logBufDma
     /tmp/ccPlR3Ob.s:3164   .text.HAL_ADC_ConvCpltCallback:0000000000000000 $t
     /tmp/ccPlR3Ob.s:3171   .text.HAL_ADC_ConvCpltCallback:0000000000000000 HAL_ADC_ConvCpltCallback
     /tmp/ccPlR3Ob.s:3279   .text.HAL_ADC_ConvCpltCallback:0000000000000078 $d
                            *COM*:0000000000003e80 value_adc2
     /tmp/ccPlR3Ob.s:3292   .text.HAL_UART_TxCpltCallback:0000000000000000 $t
     /tmp/ccPlR3Ob.s:3299   .text.HAL_UART_TxCpltCallback:0000000000000000 HAL_UART_TxCpltCallback
     /tmp/ccPlR3Ob.s:3352   .text.HAL_UART_TxCpltCallback:0000000000000030 $d
                            *COM*:0000000000000004 lastAdcVal
                            *COM*:0000000000000004 adcVal
     /tmp/ccPlR3Ob.s:3513   .bss.locked:0000000000000000 locked
     /tmp/ccPlR3Ob.s:3413   .bss.ad9520_reg:0000000000000000 ad9520_reg
     /tmp/ccPlR3Ob.s:3525   .bss.mainCpLast:0000000000000000 mainCpLast
     /tmp/ccPlR3Ob.s:3519   .bss.mainCp:0000000000000000 mainCp
     /tmp/ccPlR3Ob.s:3699   .data.value_dacN:0000000000000000 value_dacN
     /tmp/ccPlR3Ob.s:3706   .data.value_dacP:0000000000000000 value_dacP
     /tmp/ccPlR3Ob.s:3427   .bss.adc2_ok:0000000000000000 adc2_ok
     /tmp/ccPlR3Ob.s:3420   .bss.adc1_ok:0000000000000000 adc1_ok
     /tmp/ccPlR3Ob.s:3493   .bss.forSaveAllSum:0000000000000000 forSaveAllSum
     /tmp/ccPlR3Ob.s:3479   .bss.difVal_view:0000000000000000 difVal_view
     /tmp/ccPlR3Ob.s:3532   .bss.meanVal_view:0000000000000000 meanVal_view
     /tmp/ccPlR3Ob.s:3486   .bss.dletDac:0000000000000000 dletDac
     /tmp/ccPlR3Ob.s:3539   .bss.pidD:0000000000000000 pidD
     /tmp/ccPlR3Ob.s:3546   .bss.pidI:0000000000000000 pidI
     /tmp/ccPlR3Ob.s:3553   .bss.pidP:0000000000000000 pidP
     /tmp/ccPlR3Ob.s:3559   .data.Wave_LUT:0000000000000000 Wave_LUT
                            *COM*:0000000000000004 dacV
     /tmp/ccPlR3Ob.s:3500   .bss.fre_dif:0000000000000000 fre_dif
     /tmp/ccPlR3Ob.s:3692   .data.f:0000000000000000 f
     /tmp/ccPlR3Ob.s:3507   .bss.i:0000000000000000 i
     /tmp/ccPlR3Ob.s:3465   .bss.chanl2_midx:0000000000000000 chanl2_midx
     /tmp/ccPlR3Ob.s:3452   .bss.chanl1_midx:0000000000000000 chanl1_midx
     /tmp/ccPlR3Ob.s:3439   .bss.average_xNum2:0000000000000000 average_xNum2
     /tmp/ccPlR3Ob.s:3433   .bss.average_xNum1:0000000000000000 average_xNum1
     /tmp/ccPlR3Ob.s:3458   .bss.chanl2_completed:0000000000000000 chanl2_completed
     /tmp/ccPlR3Ob.s:3445   .bss.chanl1_completed:0000000000000000 chanl1_completed
                            *COM*:0000000000000190 chanl2_capNum_f
ARM GAS  /tmp/ccPlR3Ob.s 			page 89


                            *COM*:0000000000000190 chanl1_capNum_f
                            *COM*:0000000000000190 chanl2_xNum
                            *COM*:0000000000000190 chanl1_xNum
     /tmp/ccPlR3Ob.s:3410   .bss.ad9520_reg:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3416   .bss.adc1_ok:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3423   .bss.adc2_ok:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3430   .bss.average_xNum1:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3436   .bss.average_xNum2:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3442   .bss.chanl1_completed:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3448   .bss.chanl1_midx:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3455   .bss.chanl2_completed:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3461   .bss.chanl2_midx:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3468   .bss.currentP.10304:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3472   .bss.currentP.10304:0000000000000000 currentP.10304
     /tmp/ccPlR3Ob.s:3475   .bss.difVal_view:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3482   .bss.dletDac:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3489   .bss.forSaveAllSum:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3496   .bss.fre_dif:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3503   .bss.i:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3510   .bss.locked:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3516   .bss.mainCp:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3522   .bss.mainCpLast:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3528   .bss.meanVal_view:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3535   .bss.pidD:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3542   .bss.pidI:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3549   .bss.pidP:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3556   .data.Wave_LUT:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3689   .data.f:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3695   .data.value_dacN:0000000000000000 $d
     /tmp/ccPlR3Ob.s:3702   .data.value_dacP:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart2
HAL_TIM_Base_Start_IT
htim5
htim4
htim1
__aeabi_i2d
__aeabi_dmul
__aeabi_dadd
sin
__aeabi_f2d
__aeabi_ddiv
__aeabi_d2uiz
init_max5307
max5307_w_chanel
HAL_DAC_Start
HAL_DAC_SetValue
HAL_UART_Receive_IT
init_ad9520
HAL_GPIO_TogglePin
HAL_Delay
check_ad9520_status
round
hdac
__aeabi_d2f
ARM GAS  /tmp/ccPlR3Ob.s 			page 90


__aeabi_dsub
max5307_loadpin
HAL_GPIO_WritePin
max5307_enable_ori_chanel
memset
HAL_SPI_Init
Error_Handler
hspi1
HAL_UART_IRQHandler
HAL_UART_Transmit_DMA
HAL_ADC_Start_DMA
hadc2
hadc1
