<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Introduction to Physical Design | PD Blog</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="header">
        <div class="header-content">
            <h1><a href="index.html">ğŸ”§ Physical Design Blog</a></h1>
            <div class="nav-links">
                <a href="index.html">Home</a>
                <a href="02_Floorplanning.html">Next â†’</a>
            </div>
        </div>
    </div>
    
    <div class="container">
        <div class="article-header">
            <span class="article-number">Part 1 of 10</span>
            <h1>Introduction to Physical Design</h1>
            <p class="subtitle">What is PD and why does it matter?</p>
            <p class="author">By <strong>Praveen Kumar Vagala</strong></p>
            <div class="view-counter">
                <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 4.5C7 4.5 2.73 7.61 1 12c1.73 4.39 6 7.5 11 7.5s9.27-3.11 11-7.5c-1.73-4.39-6-7.5-11-7.5zM12 17c-2.76 0-5-2.24-5-5s2.24-5 5-5 5 2.24 5 5-2.24 5-5 5zm0-8c-1.66 0-3 1.34-3 3s1.34 3 3 3 3-1.34 3-3-1.34-3-3-3z"/></svg>
                <span class="view-count">1,178</span> views
            </div>
        </div>

        <h2>What is Physical Design?</h2>
        <p>Physical Design (PD) is the process of converting a gate-level netlist into a physical layout that can be manufactured as a chip.</p>

<div class="diagram">         FRONT-END                    BACK-END (Physical Design)
    
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   RTL      â”‚              â”‚  Netlist â†’ Floorplan â†’ Placement   â”‚
    â”‚  Design    â”‚â”€â”€Synthesisâ”€â”€â–ºâ”‚     â†’ CTS â†’ Routing â†’ Signoff      â”‚
    â”‚ (Verilog)  â”‚              â”‚              â†’ GDSII               â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                              
                                         Physical Design!</div>

        <h2>Why Physical Design Matters</h2>
        <ul>
            <li><strong>Timing</strong> - Wire delays can exceed gate delays in advanced nodes</li>
            <li><strong>Power</strong> - 50%+ of chip power is in interconnect</li>
            <li><strong>Area</strong> - Smaller die = lower cost</li>
            <li><strong>Manufacturability</strong> - Must follow foundry rules</li>
        </ul>

        <h2>PD Flow Overview</h2>

<div class="diagram">â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Physical Design Flow                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                  â”‚
â”‚  1. FLOORPLANNING                                               â”‚
â”‚     â””â”€â”€ Die size, IO placement, macro placement                 â”‚
â”‚                     â†“                                           â”‚
â”‚  2. POWER PLANNING                                              â”‚
â”‚     â””â”€â”€ Power rings, straps, rails                              â”‚
â”‚                     â†“                                           â”‚
â”‚  3. PLACEMENT                                                   â”‚
â”‚     â””â”€â”€ Place standard cells                                    â”‚
â”‚                     â†“                                           â”‚
â”‚  4. CLOCK TREE SYNTHESIS (CTS)                                  â”‚
â”‚     â””â”€â”€ Build balanced clock network                            â”‚
â”‚                     â†“                                           â”‚
â”‚  5. ROUTING                                                     â”‚
â”‚     â””â”€â”€ Connect all signals                                     â”‚
â”‚                     â†“                                           â”‚
â”‚  6. SIGNOFF                                                     â”‚
â”‚     â””â”€â”€ Timing, DRC, LVS, IR drop â†’ GDSII                      â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜</div>

        <h2>Inputs to Physical Design</h2>
        <table>
            <tr><th>Input</th><th>Description</th><th>From</th></tr>
            <tr><td>Gate-level Netlist</td><td>.v file with gates and connections</td><td>Synthesis</td></tr>
            <tr><td>SDC (Constraints)</td><td>Timing constraints, clocks</td><td>Design team</td></tr>
            <tr><td>LEF/Tech LEF</td><td>Cell abstracts, metal layers</td><td>Foundry/Library</td></tr>
            <tr><td>Liberty (.lib)</td><td>Timing, power info for cells</td><td>Library vendor</td></tr>
            <tr><td>DEF (optional)</td><td>Pre-existing placement info</td><td>Previous run</td></tr>
        </table>

        <h2>Outputs from Physical Design</h2>
        <table>
            <tr><th>Output</th><th>Description</th><th>Goes To</th></tr>
            <tr><td>GDSII</td><td>Final layout for manufacturing</td><td>Foundry</td></tr>
            <tr><td>DEF</td><td>Design Exchange Format</td><td>Verification</td></tr>
            <tr><td>Netlist (post-route)</td><td>Final netlist with buffers</td><td>LVS, STA</td></tr>
            <tr><td>SPEF/SDF</td><td>Parasitics, delays</td><td>Timing signoff</td></tr>
        </table>

        <h2>Key File Formats</h2>

        <h3>LEF (Library Exchange Format)</h3>
<pre><code>MACRO INV_X1
  CLASS CORE ;
  SIZE 0.4 BY 1.2 ;
  PIN A
    DIRECTION INPUT ;
    PORT
      LAYER M1 ;
        RECT 0.0 0.4 0.1 0.8 ;
    END
  END A
  PIN Y
    DIRECTION OUTPUT ;
    PORT
      LAYER M1 ;
        RECT 0.3 0.4 0.4 0.8 ;
    END
  END Y
END INV_X1</code></pre>

        <h3>DEF (Design Exchange Format)</h3>
<pre><code>DESIGN my_chip ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 1000000 1000000 ) ;

COMPONENTS 100 ;
  - U1 INV_X1 + PLACED ( 10000 20000 ) N ;
  - U2 AND2_X1 + PLACED ( 10400 20000 ) N ;
END COMPONENTS

NETS 50 ;
  - net1 ( U1 Y ) ( U2 A ) ;
END NETS</code></pre>

        <h2>Standard Cell Basics</h2>
        <p>Standard cells are pre-designed logic gates with fixed height.</p>

<div class="diagram">     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚ VDD Rail                                        â”‚
     â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
     â”‚                                                 â”‚
     â”‚   â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”   â”‚
     â”‚   â”‚ INV â”‚ â”‚ INV â”‚ â”‚  AND  â”‚ â”‚ OR  â”‚ â”‚ BUF â”‚   â”‚
     â”‚   â”‚     â”‚ â”‚     â”‚ â”‚       â”‚ â”‚     â”‚ â”‚     â”‚   â”‚  â† Fixed height
     â”‚   â””â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”˜   â”‚    (cell row)
     â”‚                                                 â”‚
     â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
     â”‚ VSS Rail                                        â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     
     â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Variable widths â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’</div>

        <h2>Metal Layers</h2>
        <p>Modern chips have 10+ metal layers for routing:</p>

<div class="diagram">     Top View:              Side View:
     
     M5 â•â•â•â•â•â•â•â•           â”€â”€â”€â”€â”€â”€â”€ M5 (thick, power)
                           â”€â”€â”€â”€â”€â”€â”€ M4
     M4 â•‘ â•‘ â•‘ â•‘            â”€â”€â”€â”€â”€â”€â”€ M3
                           â”€â”€â”€â”€â”€â”€â”€ M2
     M3 â•â•â•â•â•â•â•â•           â”€â”€â”€â”€â”€â”€â”€ M1
                           â”€â”€â”€â”€â”€â”€â”€ Poly
     M2 â•‘ â•‘ â•‘ â•‘            â•â•â•â•â•â•â• Substrate
     
     M1 â•â•â•â•â•â•â•â•
     
     Horizontal: M1, M3, M5 (odd layers)
     Vertical:   M2, M4, M6 (even layers)</div>

        <h2>PD Tools</h2>
        <table>
            <tr><th>Vendor</th><th>Tool</th><th>Purpose</th></tr>
            <tr><td>Cadence</td><td>Innovus</td><td>Place & Route</td></tr>
            <tr><td>Synopsys</td><td>ICC2</td><td>Place & Route</td></tr>
            <tr><td>Synopsys</td><td>PrimeTime</td><td>Timing signoff</td></tr>
            <tr><td>Cadence</td><td>Tempus</td><td>Timing signoff</td></tr>
            <tr><td>Synopsys</td><td>StarRC</td><td>Parasitic extraction</td></tr>
            <tr><td>Cadence</td><td>Pegasus/PVS</td><td>DRC/LVS</td></tr>
        </table>

        <div class="summary">
            <h3>Summary</h3>
            <table>
                <tr><th>Concept</th><th>Key Point</th></tr>
                <tr><td>Physical Design</td><td>Netlist â†’ GDSII</td></tr>
                <tr><td>Main Steps</td><td>Floorplan â†’ Place â†’ CTS â†’ Route</td></tr>
                <tr><td>Key Input</td><td>Netlist, SDC, LEF, Liberty</td></tr>
                <tr><td>Key Output</td><td>GDSII (for fabrication)</td></tr>
            </table>
        </div>

        <div class="nav-buttons">
            <a href="index.html" class="nav-btn prev">â† All Articles</a>
            <a href="02_Floorplanning.html" class="nav-btn next">Floorplanning â†’</a>
        </div>
    </div>
    
    <div class="footer">
        <p>Physical Design Blog Series | Part 1 of 10</p>
    </div>
</body>
</html>
