../../liberate_workdir/verilog/KISTA_SOI_STDLIB_CCS_TT.v