"filename", "language", "Markdown", "Verilog", "comment", "blank", "total"
"e:\2023IC\rtl_workspace\cnn_fpga\source\document.md", "Markdown", 62, 0, 0, 6, 68
"e:\2023IC\rtl_workspace\cnn_fpga\source\markdown.md", "Markdown", 64, 0, 0, 12, 76
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ControlUnit\StateMachine.v", "Verilog", 0, 52, 0, 12, 64
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\APM.v", "Verilog", 0, 81, 12, 8, 101
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\ConvCtrl.v", "Verilog", 0, 47, 4, 5, 56
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\ConvUnit.v", "Verilog", 0, 48, 2, 11, 61
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\NPUCore.v", "Verilog", 0, 140, 9, 16, 165
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\align_reg_in.v", "Verilog", 0, 57, 4, 9, 70
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\BiasMemoryUnit\BiasCtrl.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\BiasMemoryUnit\BiasDRM.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\BiasMemoryUnit\BiasMemoryTop.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\FeatureMapMemoryUnit\FeatureMapCtrl.v", "Verilog", 0, 14, 3, 4, 21
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\FeatureMapMemoryUnit\FeatureMapDRM.v", "Verilog", 0, 38, 2, 5, 45
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\FeatureMapMemoryUnit\FeatureMapMemoryTop.v", "Verilog", 0, 69, 7, 4, 80
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\MemoryCtrl.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\WeightMemoryUnit\WeightCtrl.v", "Verilog", 0, 14, 3, 3, 20
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\WeightMemoryUnit\WeightDRM.v", "Verilog", 0, 38, 2, 5, 45
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\WeightMemoryUnit\WeightMemoryTop.v", "Verilog", 0, 69, 7, 4, 80
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\WidthConverter.v", "Verilog", 0, 178, 0, 6, 184
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\PostProcessUnit\ReLU.v", "Verilog", 0, 7, 0, 3, 10
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\top.v", "Verilog", 0, 65, 1, 9, 75
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl_old\DWconv_win_gen.v", "Verilog", 0, 21, 12, 6, 39
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl_old\align_reg_old.v", "Verilog", 0, 552, 4, 8, 564
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl_old\param_define.v", "Verilog", 0, 2, 0, 1, 3
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl_old\row_buffer_8_dual.v", "Verilog", 0, 49, 2, 8, 59
"e:\2023IC\rtl_workspace\cnn_fpga\source\sim\NPUTestbench.v", "Verilog", 0, 211, 0, 20, 231
"e:\2023IC\rtl_workspace\cnn_fpga\source\sim\WidthConverterTestbench.v", "Verilog", 0, 47, 0, 10, 57
"Total", "-", 126, 1799, 74, 179, 2178