Adamo, O. B. 2006. VLSI architecture and FPGA prototyping of a secure digital camera for biometric application. M.S. thesis, University of North Texas.
Adamo, O. B., Mohanty, S. P., Kougianos, E., and Varanasi, M. 2006a. VLSI architecture for encryption and watermarking units towards the making of a secure digital camera. In Proceedings of the IEEE International SOC Conference (SOCC). 141--144.
Adamo, O. B., Mohanty, S. P., Kougianos, E., Varanasi, M., and Cai, W. 2006b. VLSI architecture and FPGA prototyping of a digital camera for image security and authentication. In Proceedings of the IEEE Region 5 Technology and Science Conference. 154--158.
Benjamin Alfonsi, I Want My IPTV: Internet Protocol Television Predicted a Winner, IEEE Distributed Systems Online, v.6 n.2, p.4, February 2005[doi>10.1109/MDSO.2005.10]
Bharat Bhargava , Changgui Shi , Sheng-Yih Wang, MPEG Video Encryption Algorithms, Multimedia Tools and Applications, v.24 n.1, p.57-79, September 2004[doi>10.1023/B:MTAP.0000033983.62130.00]
Blythe, P. and Fridrich, J. 2004. Secure digital camera. In Proceedings of Digital Forensic Research Workshop (DFRWS).
Chau, R., Kavalieros, J., Roberds, B., Schenker, R., Lionberger, D., Barlage, D., et al. 2000. 30nm physical gate length CMOS transistors with 1.0ps n-MOS and 1.7ps p-MOS gate delays. IEDM Tech. Digest, 45--48.
S. Cherry, The battle for broadband [Internet protocol television], IEEE Spectrum, v.42 n.1, p.24-29, January 2005[doi>10.1109/MSPEC.2005.1377870(410)]
Choi, R. Onishi, K., Kang, C., Gopalan, S., Nieh, R., Kim, Y., et. al. 2002. Fabrication of high quality ultra-thin HfO<sub>2</sub> gate dielectric MOSFETs using deuterium anneal. IEDM Tech. Digest, 613--616.
Ingemar J. Cox , Matt L. Miller, The first 50 years of electronic watermarking, EURASIP Journal on Applied Signal Processing, v.2002 n.2, p.126-132, February 2002[doi>10.1155/S1110865702000525]
Emmanuel, S. and Kankanhalli, M. S. 2003. A digital rights management scheme for broadcast video. ACM-Springer Verlag Multimedia Syst. J. 8, 6, 444--458.
Eskicioglu, A. M. and Delp, E. J. 2001. An overview of multimedia content protection in consumer electronics devices. Elsevier Signal Processing: Image Comm. 16, 681--699.
Friedman, G. L. 1993. The trustworthy digital camera: Restoring credibility to the photographic image. IEEE Trans. Consumer Electron. 39, 4, 905--910.
Dhruva Ghai , Saraju P. Mohanty , Elias Kougianos, A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-VDD SoCs, Proceedings of the 9th international symposium on Quality Electronic Design, p.257-260, March 17-19, 2008
Dhruva Ghai , Saraju P. Mohanty , Elias Kougianos, Unified P4 (power-performance-process-parasitic) fast optimization of a Nano-CMOS VCO, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531612]
Dhruva Ghai , Saraju P. Mohanty , Elias Kougianos , Priyadarsan Patra, A PVT aware accurate statistical logic library for high-κ metal-gate nano-CMOS, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.47-54, March 16-18, 2009[doi>10.1109/ISQED.2009.4810268]
William W. Hager , Hongchao Zhang, Algorithm 851: CG_DESCENT, a conjugate gradient method with guaranteed descent, ACM Transactions on Mathematical Software (TOMS), v.32 n.1, p.113-137, March 2006[doi>10.1145/1132973.1132979]
Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]
Fujio Ishihara , Farhana Sheikh , Borivoje Nikolić, Level conversion for dual-supply systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.185-195, February 2004[doi>10.1109/TVLSI.2003.821548]
Ramesh Jain, I Want My IPTV, IEEE MultiMedia, v.12 n.3, p.96-96, July 2005[doi>10.1109/MMUL.2005.47]
Kanno, Y., Mizuno, H., Tanaka, K., and Watanabe, T. 2000. Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs. In Proceedings of the Symposium on VLSI Circuits Digest of Technical Papers. 202--203.
Elias Kougianos , Saraju P. Mohanty, Impact of gate-oxide tunneling on mixed-signal design and simulation of a nano-CMOS VCO, Microelectronics Journal, v.40 n.1, p.95-103, January, 2009[doi>10.1016/j.mejo.2008.08.017]
Elias Kougianos , Saraju P. Mohanty , Rabi N. Mahapatra, Hardware assisted watermarking for multimedia, Computers and Electrical Engineering, v.35 n.2, p.339-358, March, 2009[doi>10.1016/j.compeleceng.2008.06.002]
Kounavis, M. E., Kumar, A., Vin, H., Yavatkar, R., and Campbell, A. T. 2003. Directions in packet classification for network processors. In Proceedings of the 2nd Workshop on Network Processors.
Kulkarni, S. H. and Sylvester, D. 2003. Fast and energy-efficient asynchronous level converters for multi-VDD design. In Proceedings of the IEEE International Systems-on-Chip Conference. 169--172.
Macq, B. M. and Quisquater, J. J. 1995. Cryptography for digital TV broadcasting. Proc. IEEE 83, 6, 944--957.
Suman K. Mandal , Praveen S. Bhojwani , Saraju P. Mohanty , Rabi N. Mahapatra, IntellBatt: towards smarter battery design, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391690]
N.J. Mathai , D. Kundur , A. Sheikholeslami, Hardware implementation perspectives of digital video watermarking algorithms, IEEE Transactions on Signal Processing, v.51 n.4, p.925-938, April 2003[doi>10.1109/TSP.2003.809382]
Mathai, N. J., Sheikholeslami, A., and Kundur, D. 2003b. VLSI implementation of a real-time video watermark embedder and detector. In Proceedings of the IEEE International Symposisum on Circuits and Systems. 772--775.
Nasir Memon , Ping Wah Wong, Protecting digital media content, Communications of the ACM, v.41 n.7, p.35-43, July 1998[doi>10.1145/278476.278485]
Mohanty, S. P., Adamo, O. B., and Kougianos, E. 2007a. VLSI architecture of an invisible watermarking unit for a biometric-based security system in a digital camera. In Proceedings of the 25th IEEE International Conference on Consumer Electronics (ICCE). 485--486.
Saraju P. Mohanty , Dhruva Ghai , Elias Kougianos, A P4VT (Power Performance Process Parasitic Voltage Temperature) Aware Dual-VTh Nano-CMOS VCO, Proceedings of the 2010 23rd International Conference on VLSI Design, p.99-104, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.15]
Saraju P. Mohanty , Dhruva Ghai , Elias Kougianos , Bharat Joshi, A universal level converter towards the realization of energy efficient implantable drug delivery Nano-Electro-Mechanical-Systems, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.673-679, March 16-18, 2009[doi>10.1109/ISQED.2009.4810374]
Mohanty, S. P., Ghai, D., Kougianos, E., and Patra, P. 2009b. A combined packet classifier and scheduler towards net-centric multimedia processor design. In Proceedings of the 25th IEEE International Conference on Consumer Electronics (ICCE). 11--12.
Saraju P. Mohanty , Elias Kougianos, Simultaneous Power Fluctuation and Average Power Minimization during Nano-CMOS Behavioral Synthesis, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.577-582, January 06-10, 2007[doi>10.1109/VLSID.2007.142]
Mohanty, S. P., Ranganathan, N., and Balakrishnan, K. 2006. A dual voltage-frequency VLSI chip for image watermarking in DCT domain. IEEE Trans. Circ. Syst. II 53, 5, 394--398.
Saraju P. Mohanty , Nagarajan Ranganathan , Elias Kougianos , Priyardarsan Patra, Low-Power High-Level Synthesis for Nanoscale CMOS Circuits, Springer Publishing Company, Incorporated, 2008
Saraju P. Mohanty , Nagarajan Ranganathan , Ravi K. Namballa, A VLSI architecture for watermarking in a secure still digital camera (S2DC) design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.7, p.808-818, July 2005[doi>10.1109/TVLSI.2005.850095]
Mohanty, S. P., Ranganathan, N., and Namballa, R. K. 2003. VLSI implementation of invisible digital watermarking algorithms towards the developement of a secure JPEG encoder. In Proceedings of the IEEE Workshop on Signal Processing Systems. 183--188.
Saraju P. Mohanty , N. Ranganathan , Ravi K. Namballa, VLSI Implementation of Visible Watermarking for a Secure Digital Still Camera Design, Proceedings of the 17th International Conference on VLSI Design, p.1063, January 05-09, 2004
Mohanty, S. P., Vadlamudi, S. T., and Kougianos, E. 2007b. A universal voltage level converter for multi-Vdd based low-power nano-CMOS systems-on-chips(SoCs). In Proceedings of the 13th NASA Symposium on VLSI Design. 2.2.
Valmiki Mukherjee , Saraju P. Mohanty , Elias Kougianos, A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits, Proceedings of the 2005 International Conference on Computer Design, p.431-437, October 02-05, 2005[doi>10.1109/ICCD.2005.5]
Nelson, G. R., Jullien, G. A., and Pecht, O. Y. 2005. CMOS image sensor with watermarking capabilities. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 5326--5329.
Mehrdad Nourani , Miad Faezipour, A Single-Cycle Multi-Match Packet Classification Engine Using TCAMs, Proceedings of the 14th IEEE Symposium on High-Performance Interconnects, p.73-80, August 23-25, 2006[doi>10.1109/HOTI.2006.8]
Rabaey, J. M., Chandrakasan, A., and Nikolic', B. 2003. Digital Integrated Circuits, 2nd Ed., Prentice-Hall Publishers.
Richardson, I. E. G. 2003. H.264 and MPEG-4 Video Compression. Wiley & Sons.
K. Sadeghi , M. Emadi , F. Farbiz, Using Level Restoring Method for Dual Supply Voltage, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.601-605, January 03-07, 2006[doi>10.1109/VLSID.2006.165]
Sanchez, H., Siegel, J., Nicoletta, C., Nissen, J. P., and Alvarez, J. 1999. A versatile 3.3/2.5/1.8-V CMOS I/O driver built in a 0.2-um, 3.5-nm Tox, 1.8-V CMOS technology. IEEE J. Solid State Circ. 34, 11, 1501--1511.
T. Sikora, The MPEG-4 video standard verification model, IEEE Transactions on Circuits and Systems for Video Technology, v.7 n.1, p.19-31, February 1997[doi>10.1109/76.554415]
Frank Sill , Jiaixi You , Dirk Timmermann, Design of mixed gates for leakage reduction, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy[doi>10.1145/1228784.1228851]
Staples, M., Daniel, K., Cima, M., and langer, R. 2006. Application of micro- and nano-electromechanical devices to drug delivery. Pharma. Res. 23, 5, 847--863.
Tarigopula, S. 2008. A CAM based high-performance classifier scheduler for a video network processor. M.S. thesis, University of North Texas.
Vadlamudi, S. T. 2007. A nano-CMOS based universal voltage level converter for multi-VDD SoCs. M.S. thesis, Department of Computer Science and Engineering, University of North Texas.
Liqiong Wei , Zhanping Chen , Kaushik Roy , Mark C. Johnson , Yibin Ye , Vivek K. De, Design and optimization of dual-threshold circuits for low-voltage low-power applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.16-24, March 1999[doi>10.1109/92.748196]
Wolbring, G. Nanoscale drug delivery systems. http://www.innovationwatch.com/choiceisyours/choiceisyours-2007-12-15.h tm.
Jun Xu , Richard J. Lipton, On fundamental tradeoffs between delay bounds and computational complexity in packet scheduling algorithms, Proceedings of the 2002 conference on Applications, technologies, architectures, and protocols for computer communications, August 19-23, 2002, Pittsburgh, Pennsylvania, USA[doi>10.1145/633025.633052]
Yu, C. C., Wang, W. P., and Liu, B. D. 2001. A new level converter for low power applications. In Proceedings of the IEEE International Symposium on Circuits and Systems. 113--116.
Yuan, C. P. and Chen, Y. C. 2005. A voltage level converter circuit design with low-power consumption. In Proceedings of the 6th International Conference on ASIC. 309--310.
L. Louis Zhang , Brent Beacham , Massoud Reza Hashemi , Paul Chow , Alberto Leon-Garcia, A Scheduler ASIC for a Programmable Packet Switch, IEEE Micro, v.20 n.1, p.42-48, January 2000[doi>10.1109/40.820052]
Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]
