C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 32768 work.reg_siso -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 1-ac675dfda9e9-68365913-3e-1ca4 +__design_bin_path+D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/sim_siso_lr +__betafsm