[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/rp32/slpp_all/surelog.log.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/riscv/riscv_isa_pkg.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_mem.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_if.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_pkg.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_bru.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/riscv/riscv_isa_pkg.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_mem.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_if.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_pkg.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_bru.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/riscv/riscv_isa_pkg.sv:19:1: No timescale set for "riscv_isa_pkg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:21:1: No timescale set for "r5p_soc_top".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_mem.sv:19:1: No timescale set for "r5p_soc_mem".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:23:1: No timescale set for "r5p_soc_gpio".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_if.sv:19:1: No timescale set for "r5p_bus_if".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:19:1: No timescale set for "r5p_bus_dec".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv:19:1: No timescale set for "r5p_bus_arb".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:21:1: No timescale set for "r5p_wbu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_pkg.sv:19:1: No timescale set for "r5p_pkg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:21:1: No timescale set for "r5p_lsu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:19:1: No timescale set for "r5p_gpr".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:24:1: No timescale set for "r5p_core".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_bru.sv:21:1: No timescale set for "r5p_bru".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:21:1: No timescale set for "r5p_alu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:55:1: No timescale set for "r5p_soc_de0_cv".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/riscv/riscv_isa_pkg.sv:19:1: Compile package "riscv_isa_pkg".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_pkg.sv:19:1: Compile package "r5p_pkg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:21:1: Compile module "work@r5p_alu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_bru.sv:21:1: Compile module "work@r5p_bru".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv:19:1: Compile module "work@r5p_bus_arb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:19:1: Compile module "work@r5p_bus_dec".

[INF:CP0304] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_if.sv:19:1: Compile interface "work@r5p_bus_if".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:24:1: Compile module "work@r5p_core".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:19:1: Compile module "work@r5p_gpr".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:21:1: Compile module "work@r5p_lsu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:55:1: Compile module "work@r5p_soc_de0_cv".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:23:1: Compile module "work@r5p_soc_gpio".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_mem.sv:19:1: Compile module "work@r5p_soc_mem".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:21:1: Compile module "work@r5p_soc_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:21:1: Compile module "work@r5p_wbu".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:91:26: Implicit port type (wire) for "GPIO_0",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:180:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_bru_alu".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:203:14: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_bra_add".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:269:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_d32".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Compile generate block "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:167:11: Compile generate block "work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:80:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:348:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_nomdu".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:424:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_lsa_alu".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:46:22: Compile generate block "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:46:22: Compile generate block "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:263:3: Compile generate block "work@r5p_soc_de0_cv.soc.gen_cyclone_v".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:47:18: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:68:8: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:98:14: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_min".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:223:22: Compile generate block "work@r5p_soc_de0_cv.gen_gpio[0]".

Instance tree:
[TOP] work@r5p_bus_arb work@r5p_bus_arb
[TOP] work@r5p_soc_de0_cv work@r5p_soc_de0_cv
[MOD] work@r5p_soc_top work@r5p_soc_de0_cv.soc
[SCO] work@r5p_soc_de0_cv.gen_gpio[0] work@r5p_soc_de0_cv.gen_gpio[0]
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_if
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_ls
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_mem[0]
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_mem[1]
[MOD] work@r5p_core work@r5p_soc_de0_cv.soc.core
[MOD] work@r5p_bus_dec work@r5p_soc_de0_cv.soc.ls_dec
[SCO] work@r5p_soc_de0_cv.soc.gen_cyclone_v work@r5p_soc_de0_cv.soc.gen_cyclone_v
[MOD] work@r5p_soc_gpio work@r5p_soc_de0_cv.soc.soc_gpio
[SCO] work@r5p_core.genblk1 work@r5p_soc_de0_cv.soc.core.genblk1
[SCO] work@r5p_soc_de0_cv.soc.core.gen_bru_alu work@r5p_soc_de0_cv.soc.core.gen_bru_alu
[SCO] work@r5p_soc_de0_cv.soc.core.gen_bra_add work@r5p_soc_de0_cv.soc.core.gen_bra_add
[SCO] work@r5p_core.genblk4 work@r5p_soc_de0_cv.soc.core.genblk4
[SCO] work@r5p_core.genblk5 work@r5p_soc_de0_cv.soc.core.genblk5
[SCO] work@r5p_soc_de0_cv.soc.core.gen_d32 work@r5p_soc_de0_cv.soc.core.gen_d32
[MOD] work@r5p_gpr work@r5p_soc_de0_cv.soc.core.gpr
[MOD] work@r5p_alu work@r5p_soc_de0_cv.soc.core.alu
[SCO] work@r5p_soc_de0_cv.soc.core.gen_nomdu work@r5p_soc_de0_cv.soc.core.gen_nomdu
[SCO] work@r5p_soc_de0_cv.soc.core.gen_lsa_alu work@r5p_soc_de0_cv.soc.core.gen_lsa_alu
[MOD] work@r5p_lsu work@r5p_soc_de0_cv.soc.core.lsu
[MOD] work@r5p_wbu work@r5p_soc_de0_cv.soc.core.wbu
[SCO] work@r5p_bus_if work@r5p_soc_de0_cv.soc.ls_dec.s
[SCO] work@r5p_bus_if work@r5p_soc_de0_cv.soc.ls_dec.m[0]
[SCO] work@r5p_bus_if work@r5p_soc_de0_cv.soc.ls_dec.m[1]
[SCO] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]
[SCO] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]
[SCO] work@r5p_bus_dec.genblk2 work@r5p_soc_de0_cv.soc.ls_dec.genblk2
[SCO] work@r5p_bus_dec.genblk3 work@r5p_soc_de0_cv.soc.ls_dec.genblk3
[SCO] work@r5p_bus_dec.genblk4 work@r5p_soc_de0_cv.soc.ls_dec.genblk4
[MOD] work@r5p_soc_de0_cv.soc.gen_cyclone_v::rom32x4096 [U] work@r5p_soc_de0_cv.soc.gen_cyclone_v.imem
[MOD] work@r5p_soc_de0_cv.soc.gen_cyclone_v::ram32x4096 [U] work@r5p_soc_de0_cv.soc.gen_cyclone_v.dmem
[SCO] work@r5p_bus_if work@r5p_soc_de0_cv.soc.soc_gpio.bus
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_min work@r5p_soc_de0_cv.soc.soc_gpio.gen_min
[SCO] work@r5p_soc_gpio.genblk3 work@r5p_soc_de0_cv.soc.soc_gpio.genblk3
[SCO] work@r5p_soc_gpio.genblk4 work@r5p_soc_de0_cv.soc.soc_gpio.genblk4
[SCO] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v
[SCO] work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu
[SCO] work@r5p_lsu.genblk1 work@r5p_soc_de0_cv.soc.core.lsu.genblk1
[SCO] work@r5p_lsu.genblk2 work@r5p_soc_de0_cv.soc.core.lsu.genblk2
[SCO] work@r5p_lsu.genblk3 work@r5p_soc_de0_cv.soc.core.lsu.genblk3
[SCO] work@r5p_lsu.genblk4 work@r5p_soc_de0_cv.soc.core.lsu.genblk4
[SCO] work@r5p_lsu.genblk5 work@r5p_soc_de0_cv.soc.core.lsu.genblk5
[SCO] work@r5p_lsu.genblk6 work@r5p_soc_de0_cv.soc.core.lsu.genblk6
[SCO] work@r5p_lsu.blk_rdt work@r5p_soc_de0_cv.soc.core.lsu.blk_rdt
[SCO] work@r5p_wbu.genblk1 work@r5p_soc_de0_cv.soc.core.wbu.genblk1
[SCO] work@r5p_wbu.genblk2 work@r5p_soc_de0_cv.soc.core.wbu.genblk2
[SCO] work@r5p_wbu.genblk3 work@r5p_soc_de0_cv.soc.core.wbu.genblk3
[SCO] work@r5p_wbu.genblk4 work@r5p_soc_de0_cv.soc.core.wbu.genblk4
[SCO] work@r5p_wbu.genblk5 work@r5p_soc_de0_cv.soc.core.wbu.genblk5
[SCO] work@r5p_bus_dec.genblk2.genblk1 work@r5p_soc_de0_cv.soc.ls_dec.genblk2.genblk1
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default
[SCO] work@r5p_soc_gpio.genblk4.genblk1 work@r5p_soc_de0_cv.soc.soc_gpio.genblk4.genblk1
[MOD] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32 [U] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[1]
[MOD] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32 [U] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[2]
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk1 work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk1
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk2 work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk2
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk3 work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk3
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk4 work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk4
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk5 work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk5
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk6 work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk6
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk7 work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk7
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.genblk1 work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.genblk1
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.genblk2 work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.genblk2

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv:19:1: Top level module "work@r5p_bus_arb".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:55:1: Top level module "work@r5p_soc_de0_cv".

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32".

[WRN:EL0500] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:263:3: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.gen_cyclone_v::rom32x4096".

[WRN:EL0500] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:277:3: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.gen_cyclone_v::ram32x4096".

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 14.

[NTE:EL0511] Nb leaf instances: 5.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 4.

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv:19:1: Instance "work@r5p_bus_arb".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:55:1: Instance "work@r5p_soc_de0_cv".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:200:1: Instance "work@r5p_soc_de0_cv.soc".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:223:22: Scope "work@r5p_soc_de0_cv.gen_gpio[0]".

[NTE:EL0524] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:80:1: Interface Instance "work@r5p_soc_de0_cv.soc.bus_if".

[NTE:EL0524] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:81:1: Interface Instance "work@r5p_soc_de0_cv.soc.bus_ls".

[NTE:EL0524] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:82:1: Interface Instance "work@r5p_soc_de0_cv.soc.bus_mem[0]".

[NTE:EL0524] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:82:1: Interface Instance "work@r5p_soc_de0_cv.soc.bus_mem[1]".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:88:1: Instance "work@r5p_soc_de0_cv.soc.core".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:127:1: Instance "work@r5p_soc_de0_cv.soc.ls_dec".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:263:3: Scope "work@r5p_soc_de0_cv.soc.gen_cyclone_v".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:385:1: Instance "work@r5p_soc_de0_cv.soc.soc_gpio".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:159:6: Scope "work@r5p_soc_de0_cv.soc.core.genblk1".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:180:6: Scope "work@r5p_soc_de0_cv.soc.core.gen_bru_alu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:203:14: Scope "work@r5p_soc_de0_cv.soc.core.gen_bra_add".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:237:22: Scope "work@r5p_soc_de0_cv.soc.core.genblk4".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:246:10: Scope "work@r5p_soc_de0_cv.soc.core.genblk5".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:269:6: Scope "work@r5p_soc_de0_cv.soc.core.gen_d32".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:286:1: Instance "work@r5p_soc_de0_cv.soc.core.gpr".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:310:1: Instance "work@r5p_soc_de0_cv.soc.core.alu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:348:6: Scope "work@r5p_soc_de0_cv.soc.core.gen_nomdu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:424:6: Scope "work@r5p_soc_de0_cv.soc.core.gen_lsa_alu".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:436:1: Instance "work@r5p_soc_de0_cv.soc.core.lsu".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:468:1: Instance "work@r5p_soc_de0_cv.soc.core.wbu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:27:18: Scope "work@r5p_soc_de0_cv.soc.ls_dec.s".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:28:18: Scope "work@r5p_soc_de0_cv.soc.ls_dec.m[0]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:28:18: Scope "work@r5p_soc_de0_cv.soc.ls_dec.m[1]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:46:22: Scope "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:46:22: Scope "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:62:1: Scope "work@r5p_soc_de0_cv.soc.ls_dec.genblk2".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:77:12: Scope "work@r5p_soc_de0_cv.soc.ls_dec.genblk3".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:79:29: Scope "work@r5p_soc_de0_cv.soc.ls_dec.genblk4".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:263:3: Instance "work@r5p_soc_de0_cv.soc.gen_cyclone_v.imem".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:277:3: Instance "work@r5p_soc_de0_cv.soc.gen_cyclone_v.dmem".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:36:18: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.bus".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:47:18: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:98:14: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_min".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:129:14: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.genblk3".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:132:33: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.genblk4".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Scope "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:167:11: Scope "work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:80:6: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:72:13: Scope "work@r5p_soc_de0_cv.soc.core.lsu.genblk1".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:81:10: Scope "work@r5p_soc_de0_cv.soc.core.lsu.genblk2".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:98:13: Scope "work@r5p_soc_de0_cv.soc.core.lsu.genblk3".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:107:10: Scope "work@r5p_soc_de0_cv.soc.core.lsu.genblk4".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:129:10: Scope "work@r5p_soc_de0_cv.soc.core.lsu.genblk5".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:132:22: Scope "work@r5p_soc_de0_cv.soc.core.lsu.genblk6".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:138:13: Scope "work@r5p_soc_de0_cv.soc.core.lsu.blk_rdt".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:56:10: Scope "work@r5p_soc_de0_cv.soc.core.wbu.genblk1".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:60:10: Scope "work@r5p_soc_de0_cv.soc.core.wbu.genblk2".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:68:10: Scope "work@r5p_soc_de0_cv.soc.core.wbu.genblk3".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:70:10: Scope "work@r5p_soc_de0_cv.soc.core.wbu.genblk4".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:83:13: Scope "work@r5p_soc_de0_cv.soc.core.wbu.genblk5".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:65:37: Scope "work@r5p_soc_de0_cv.soc.ls_dec.genblk2.genblk1".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:68:8: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:133:16: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.genblk4.genblk1".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Instance "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[1]".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Instance "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[2]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:85:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk1".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:86:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk2".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:87:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk3".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:88:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk4".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:89:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk5".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:90:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk6".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:91:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.genblk7".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:75:18: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.genblk1".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:77:14: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.genblk2".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                36
array_net                                              7
array_typespec                                         9
array_var                                              1
assign_stmt                                           13
assignment                                           861
begin                                                281
bit_select                                           158
bit_typespec                                        5539
case_item                                            349
case_stmt                                             50
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            7964
cont_assign                                          220
design                                                 1
enum_const                                           532
enum_typespec                                         62
enum_var                                             100
event_control                                         15
for_stmt                                               1
func_call                                             23
function                                              29
gen_if_else                                           18
gen_region                                            13
gen_scope                                             30
gen_scope_array                                       30
hier_path                                            839
if_else                                               25
if_stmt                                               31
import_typespec                                        7
int_typespec                                         169
int_var                                               17
integer_typespec                                      23
interface_array                                        2
interface_inst                                        13
interface_typespec                                    21
io_decl                                              235
logic_net                                            560
logic_typespec                                      1528
logic_var                                            258
modport                                               22
module_array                                           7
module_inst                                           68
module_typespec                                        7
named_begin                                           31
operation                                           2487
package                                                6
packed_array_typespec                                  2
param_assign                                         160
parameter                                            165
part_select                                           80
port                                                 438
range                                               1359
ref_module                                            25
ref_obj                                            17376
return_stmt                                            2
string_typespec                                     1330
struct_net                                           100
struct_typespec                                     1209
struct_var                                           114
sys_func_call                                         54
tagged_pattern                                      1319
task                                                   9
typespec_member                                     7051
union_typespec                                         6
union_var                                              1
unsupported_typespec                                  15
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                62
array_net                                              7
array_typespec                                         9
array_var                                              1
assign_stmt                                           14
assignment                                          5712
begin                                               1795
bit_select                                           215
bit_typespec                                        5539
case_item                                           1982
case_stmt                                            249
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            8686
cont_assign                                          319
design                                                 1
enum_const                                           537
enum_typespec                                         63
enum_var                                             128
event_control                                         26
for_stmt                                               2
func_call                                             66
function                                             178
gen_if_else                                           18
gen_region                                            13
gen_scope                                             45
gen_scope_array                                       45
hier_path                                           4681
if_else                                               95
if_stmt                                              190
import_typespec                                        7
int_typespec                                         169
int_var                                               18
integer_typespec                                      23
interface_array                                        2
interface_inst                                        13
interface_typespec                                    21
io_decl                                              428
logic_net                                            560
logic_typespec                                      1528
logic_var                                            262
modport                                               22
module_array                                           7
module_inst                                           72
module_typespec                                        7
named_begin                                           32
operation                                           6182
package                                                6
packed_array_typespec                                  2
param_assign                                         160
parameter                                            165
part_select                                          217
port                                                 542
range                                               1359
ref_module                                            25
ref_obj                                            32559
return_stmt                                           16
string_typespec                                     1330
struct_net                                           100
struct_typespec                                     1209
struct_var                                           142
sys_func_call                                        148
tagged_pattern                                      1319
task                                                  18
typespec_member                                     7051
union_typespec                                         6
union_var                                              1
unsupported_typespec                                  15
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/rp32/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/rp32/slpp_all/checker/surelog.chk.html ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 20
[   NOTE] : 76
