<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.05.27.13:15:49"
 outputDirectory="C:/Git/ArrowESC/Cyclone10GX_Rev2_Demo/ip/ethernet/dma_tx/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780I5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset_n" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="BOTH" />
   <port name="reset_n_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="32" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="csr_writedata" direction="input" role="writedata" width="32" />
   <port name="csr_write" direction="input" role="write" width="1" />
   <port name="csr_byteenable" direction="input" role="byteenable" width="4" />
   <port name="csr_readdata" direction="output" role="readdata" width="32" />
   <port name="csr_read" direction="input" role="read" width="1" />
   <port name="csr_address" direction="input" role="address" width="3" />
  </interface>
  <interface name="descriptor_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="32" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="descriptor_slave_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="descriptor_slave_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="descriptor_slave_writedata"
       direction="input"
       role="writedata"
       width="256" />
   <port
       name="descriptor_slave_byteenable"
       direction="input"
       role="byteenable"
       width="32" />
  </interface>
  <interface name="csr_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="dma_tx.csr" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="csr_irq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="mm_read" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="mm_read_address" direction="output" role="address" width="32" />
   <port name="mm_read_read" direction="output" role="read" width="1" />
   <port
       name="mm_read_byteenable"
       direction="output"
       role="byteenable"
       width="32" />
   <port name="mm_read_readdata" direction="input" role="readdata" width="256" />
   <port
       name="mm_read_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="mm_read_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="mm_read_burstcount"
       direction="output"
       role="burstcount"
       width="11" />
  </interface>
  <interface name="st_source" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="255" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="32" />
   <port name="st_source_data" direction="output" role="data" width="256" />
   <port name="st_source_valid" direction="output" role="valid" width="1" />
   <port name="st_source_ready" direction="input" role="ready" width="1" />
   <port
       name="st_source_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="st_source_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="st_source_empty" direction="output" role="empty" width="5" />
   <port name="st_source_error" direction="output" role="error" width="8" />
   <port name="st_source_channel" direction="output" role="channel" width="8" />
  </interface>
 </perimeter>
 <entity kind="dma_tx" version="1.0" name="dma_tx">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\synth\dma_tx.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\synth\dma_tx.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/ArrowESC/Cyclone10GX_Rev2_Demo/ip/ethernet/dma_tx.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="dma_tx">"Generating: dma_tx"</message>
   <message level="Info" culprit="dma_tx">"Generating: dma_tx_altera_msgdma_181_kckrdxy"</message>
   <message level="Info" culprit="dma_tx">"Generating: dispatcher"</message>
   <message level="Info" culprit="dma_tx">"Generating: read_master"</message>
  </messages>
 </entity>
 <entity
   kind="altera_msgdma"
   version="18.1"
   name="dma_tx_altera_msgdma_181_kckrdxy">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="1" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="1" />
  <parameter name="MODE" value="1" />
  <parameter name="NO_BYTEENABLES" value="0" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="5" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="-1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="16384" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="16" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="DATA_FIFO_DEPTH" value="4096" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/ddr3.ctrl_amm_0&apos; start=&apos;0x0&apos; end=&apos;0x80000000&apos; datawidth=&apos;256&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Unaligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="1" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="MAX_BURST_COUNT" value="1024" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\altera_msgdma_181\synth\dma_tx_altera_msgdma_181_kckrdxy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\altera_msgdma_181\synth\dma_tx_altera_msgdma_181_kckrdxy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="dma_tx" as="dma_tx" />
  <messages>
   <message level="Info" culprit="dma_tx">"Generating: dma_tx_altera_msgdma_181_kckrdxy"</message>
   <message level="Info" culprit="dma_tx">"Generating: dispatcher"</message>
   <message level="Info" culprit="dma_tx">"Generating: read_master"</message>
  </messages>
 </entity>
 <entity kind="modular_sgdma_dispatcher" version="18.1" name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="TRANSFER_TYPE_DERIVED" value="2" />
  <parameter name="ERROR_WIDTH_DERIVED" value="7" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="1" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="256" />
  <parameter name="MAX_BYTE_DERIVED" value="4" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MAX_STRIDE_DERIVED" value="0" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="16384" />
  <parameter name="DATA_FIFO_DEPTH_DERIVED" value="8" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH_DERIVED" value="4" />
  <parameter name="CHANNEL_WIDTH_DERIVED" value="7" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="DATA_FIFO_DEPTH" value="4096" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DATA_WIDTH_DERIVED" value="5" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="1" />
  <parameter name="MAX_BURST_COUNT_DERIVED" value="9" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="32" />
  <parameter name="TRANSFER_TYPE" value="Unaligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="1" />
  <parameter name="MAX_BURST_COUNT" value="1024" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\dispatcher.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\descriptor_buffers.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\csr_block.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\response_block.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\fifo_with_byteenables.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\read_signal_breakout.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\write_signal_breakout.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\dispatcher.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\descriptor_buffers.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\csr_block.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\response_block.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\fifo_with_byteenables.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\read_signal_breakout.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\modular_sgdma_dispatcher_181\synth\write_signal_breakout.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_tx_altera_msgdma_181_kckrdxy"
     as="dispatcher_internal" />
  <messages>
   <message level="Info" culprit="dma_tx">"Generating: dispatcher"</message>
  </messages>
 </entity>
 <entity kind="dma_read_master" version="18.1" name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\dma_read_master_181\synth\read_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\dma_read_master_181\synth\MM_to_ST_Adapter.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\dma_read_master_181\synth\read_burst_control.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\dma_read_master_181\synth\read_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\dma_read_master_181\synth\MM_to_ST_Adapter.v"
       attributes="" />
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_tx\dma_read_master_181\synth\read_burst_control.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_tx_altera_msgdma_181_kckrdxy"
     as="read_mstr_internal" />
  <messages>
   <message level="Info" culprit="dma_tx">"Generating: read_master"</message>
  </messages>
 </entity>
</deploy>
