{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 12:15:07 2019 " "Info: Processing started: Mon May 27 12:15:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off electricTimer -c electricTimer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off electricTimer -c electricTimer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D11\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D11\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[3\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[3\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D12\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D12\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D9\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D9\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[3\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[3\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D10\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D10\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D7\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D7\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[0\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[0\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[1\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[1\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[2\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[2\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[3\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[3\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[4\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[4\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[5\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[5\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fbcd7seg:D8\|dis\[6\]~latch " "Warning: Node \"fbcd7seg:D8\|dis\[6\]~latch\" is a latch" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clk_1hz:D1\|LessThan1~1 " "Info: Detected gated clock \"clk_1hz:D1\|LessThan1~1\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_1hz:D1\|LessThan1~4 " "Info: Detected gated clock \"clk_1hz:D1\|LessThan1~4\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|LessThan1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_1hz:D1\|LessThan1~5 " "Info: Detected gated clock \"clk_1hz:D1\|LessThan1~5\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|LessThan1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mode_sel:D2\|Equal1~2 " "Info: Detected gated clock \"mode_sel:D2\|Equal1~2\" as buffer" {  } { { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|Equal1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mode_sel:D2\|countsec\[0\] " "Info: Detected ripple clock \"mode_sel:D2\|countsec\[0\]\" as buffer" {  } { { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|countsec\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mode_sel:D2\|countsec\[1\] " "Info: Detected ripple clock \"mode_sel:D2\|countsec\[1\]\" as buffer" {  } { { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|countsec\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mode_sel:D2\|Equal1~1 " "Info: Detected gated clock \"mode_sel:D2\|Equal1~1\" as buffer" {  } { { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ci_sec~1 " "Info: Detected gated clock \"ci_sec~1\" as buffer" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ci_sec~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_1hz:D1\|LessThan1 " "Info: Detected gated clock \"clk_1hz:D1\|LessThan1\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|LessThan1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mode_sel:D2\|Equal1~0 " "Info: Detected gated clock \"mode_sel:D2\|Equal1~0\" as buffer" {  } { { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_sel:D2\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21:D3\|Y " "Info: Detected gated clock \"mux21:D3\|Y\" as buffer" {  } { { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21:D3\|Y" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[5\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[5\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[6\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[6\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[7\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[7\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[8\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[8\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[13\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[13\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[12\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[12\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[10\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[10\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[11\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[11\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[20\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[20\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[19\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[19\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_1hz:D1\|LessThan1~0 " "Info: Detected gated clock \"clk_1hz:D1\|LessThan1~0\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|LessThan1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[9\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[9\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[17\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[17\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_1hz:D1\|LessThan1~2 " "Info: Detected gated clock \"clk_1hz:D1\|LessThan1~2\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|LessThan1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[16\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[16\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[14\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[14\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[15\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[15\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[18\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[18\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[21\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[21\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[24\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[24\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[22\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[22\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_1hz:D1\|LessThan1~3 " "Info: Detected gated clock \"clk_1hz:D1\|LessThan1~3\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|LessThan1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:D1\|countsec\[23\] " "Info: Detected ripple clock \"clk_1hz:D1\|countsec\[23\]\" as buffer" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:D1\|countsec\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register counter60_min_sec:D4\|countsec0\[2\] register counter60_min_sec:D5\|countsec1\[0\] 169.78 MHz 5.89 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 169.78 MHz between source register \"counter60_min_sec:D4\|countsec0\[2\]\" and destination register \"counter60_min_sec:D5\|countsec1\[0\]\" (period= 5.89 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.552 ns + Longest register register " "Info: + Longest register to register delay is 3.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter60_min_sec:D4\|countsec0\[2\] 1 REG LCFF_X61_Y19_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y19_N29; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.398 ns) 0.958 ns counter60_min_sec:D4\|Equal15~0 2 COMB LCCOMB_X61_Y19_N14 3 " "Info: 2: + IC(0.560 ns) + CELL(0.398 ns) = 0.958 ns; Loc. = LCCOMB_X61_Y19_N14; Fanout = 3; COMB Node = 'counter60_min_sec:D4\|Equal15~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { counter60_min_sec:D4|countsec0[2] counter60_min_sec:D4|Equal15~0 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.275 ns) 2.054 ns counter60_min_sec:D5\|countsec0\[0\]~23 3 COMB LCCOMB_X61_Y17_N30 5 " "Info: 3: + IC(0.821 ns) + CELL(0.275 ns) = 2.054 ns; Loc. = LCCOMB_X61_Y17_N30; Fanout = 5; COMB Node = 'counter60_min_sec:D5\|countsec0\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { counter60_min_sec:D4|Equal15~0 counter60_min_sec:D5|countsec0[0]~23 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.467 ns counter60_min_sec:D5\|countsec1\[2\]~24 4 COMB LCCOMB_X61_Y17_N0 3 " "Info: 4: + IC(0.263 ns) + CELL(0.150 ns) = 2.467 ns; Loc. = LCCOMB_X61_Y17_N0; Fanout = 3; COMB Node = 'counter60_min_sec:D5\|countsec1\[2\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { counter60_min_sec:D5|countsec0[0]~23 counter60_min_sec:D5|countsec1[2]~24 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.660 ns) 3.552 ns counter60_min_sec:D5\|countsec1\[0\] 5 REG LCFF_X60_Y17_N29 14 " "Info: 5: + IC(0.425 ns) + CELL(0.660 ns) = 3.552 ns; Loc. = LCFF_X60_Y17_N29; Fanout = 14; REG Node = 'counter60_min_sec:D5\|countsec1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { counter60_min_sec:D5|countsec1[2]~24 counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 41.75 % ) " "Info: Total cell delay = 1.483 ns ( 41.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 58.25 % ) " "Info: Total interconnect delay = 2.069 ns ( 58.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { counter60_min_sec:D4|countsec0[2] counter60_min_sec:D4|Equal15~0 counter60_min_sec:D5|countsec0[0]~23 counter60_min_sec:D5|countsec1[2]~24 counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { counter60_min_sec:D4|countsec0[2] {} counter60_min_sec:D4|Equal15~0 {} counter60_min_sec:D5|countsec0[0]~23 {} counter60_min_sec:D5|countsec1[2]~24 {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.560ns 0.821ns 0.263ns 0.425ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.124 ns - Smallest " "Info: - Smallest clock skew is -2.124 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 9.737 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 9.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 21; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.787 ns) 3.523 ns clk_1hz:D1\|countsec\[23\] 2 REG LCFF_X56_Y18_N23 4 " "Info: 2: + IC(1.757 ns) + CELL(0.787 ns) = 3.523 ns; Loc. = LCFF_X56_Y18_N23; Fanout = 4; REG Node = 'clk_1hz:D1\|countsec\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { CLOCK_27 clk_1hz:D1|countsec[23] } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.275 ns) 4.606 ns clk_1hz:D1\|LessThan1 3 COMB LCCOMB_X57_Y19_N30 42 " "Info: 3: + IC(0.808 ns) + CELL(0.275 ns) = 4.606 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 42; COMB Node = 'clk_1hz:D1\|LessThan1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clk_1hz:D1|countsec[23] clk_1hz:D1|LessThan1 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.420 ns) 5.933 ns mux21:D3\|Y 4 COMB LCCOMB_X62_Y19_N0 1 " "Info: 4: + IC(0.907 ns) + CELL(0.420 ns) = 5.933 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { clk_1hz:D1|LessThan1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 8.161 ns mux21:D3\|Y~clkctrl 5 COMB CLKCTRL_G14 20 " "Info: 5: + IC(2.228 ns) + CELL(0.000 ns) = 8.161 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 9.737 ns counter60_min_sec:D5\|countsec1\[0\] 6 REG LCFF_X60_Y17_N29 14 " "Info: 6: + IC(1.039 ns) + CELL(0.537 ns) = 9.737 ns; Loc. = LCFF_X60_Y17_N29; Fanout = 14; REG Node = 'counter60_min_sec:D5\|countsec1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 30.79 % ) " "Info: Total cell delay = 2.998 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.739 ns ( 69.21 % ) " "Info: Total interconnect delay = 6.739 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.737 ns" { CLOCK_27 clk_1hz:D1|countsec[23] clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.737 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[23] {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.000ns 1.757ns 0.808ns 0.907ns 2.228ns 1.039ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 11.861 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 11.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 21; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.787 ns) 3.651 ns clk_1hz:D1\|countsec\[11\] 2 REG LCFF_X56_Y19_N31 3 " "Info: 2: + IC(1.885 ns) + CELL(0.787 ns) = 3.651 ns; Loc. = LCFF_X56_Y19_N31; Fanout = 3; REG Node = 'clk_1hz:D1\|countsec\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_27 clk_1hz:D1|countsec[11] } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.410 ns) 4.588 ns clk_1hz:D1\|LessThan1~2 3 COMB LCCOMB_X57_Y19_N12 1 " "Info: 3: + IC(0.527 ns) + CELL(0.410 ns) = 4.588 ns; Loc. = LCCOMB_X57_Y19_N12; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 4.982 ns clk_1hz:D1\|LessThan1~3 4 COMB LCCOMB_X57_Y19_N26 2 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 4.982 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'clk_1hz:D1\|LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.653 ns clk_1hz:D1\|LessThan1~4 5 COMB LCCOMB_X57_Y19_N18 1 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 5.653 ns; Loc. = LCCOMB_X57_Y19_N18; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 6.048 ns clk_1hz:D1\|LessThan1~5 6 COMB LCCOMB_X57_Y19_N10 1 " "Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 6.048 ns; Loc. = LCCOMB_X57_Y19_N10; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.437 ns) 6.748 ns clk_1hz:D1\|LessThan1 7 COMB LCCOMB_X57_Y19_N30 42 " "Info: 7: + IC(0.263 ns) + CELL(0.437 ns) = 6.748 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 42; COMB Node = 'clk_1hz:D1\|LessThan1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.420 ns) 8.075 ns mux21:D3\|Y 8 COMB LCCOMB_X62_Y19_N0 1 " "Info: 8: + IC(0.907 ns) + CELL(0.420 ns) = 8.075 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { clk_1hz:D1|LessThan1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 10.303 ns mux21:D3\|Y~clkctrl 9 COMB CLKCTRL_G14 20 " "Info: 9: + IC(2.228 ns) + CELL(0.000 ns) = 10.303 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 11.861 ns counter60_min_sec:D4\|countsec0\[2\] 10 REG LCFF_X61_Y19_N29 12 " "Info: 10: + IC(1.021 ns) + CELL(0.537 ns) = 11.861 ns; Loc. = LCFF_X61_Y19_N29; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.290 ns ( 36.17 % ) " "Info: Total cell delay = 4.290 ns ( 36.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.571 ns ( 63.83 % ) " "Info: Total interconnect delay = 7.571 ns ( 63.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.861 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.861 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[2] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.021ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.737 ns" { CLOCK_27 clk_1hz:D1|countsec[23] clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.737 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[23] {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.000ns 1.757ns 0.808ns 0.907ns 2.228ns 1.039ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.861 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.861 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[2] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.021ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { counter60_min_sec:D4|countsec0[2] counter60_min_sec:D4|Equal15~0 counter60_min_sec:D5|countsec0[0]~23 counter60_min_sec:D5|countsec1[2]~24 counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { counter60_min_sec:D4|countsec0[2] {} counter60_min_sec:D4|Equal15~0 {} counter60_min_sec:D5|countsec0[0]~23 {} counter60_min_sec:D5|countsec1[2]~24 {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.560ns 0.821ns 0.263ns 0.425ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.737 ns" { CLOCK_27 clk_1hz:D1|countsec[23] clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.737 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[23] {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.000ns 1.757ns 0.808ns 0.907ns 2.228ns 1.039ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.861 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.861 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[2] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.021ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[1\] register counter60_min_sec:D4\|countsec0\[3\] register fbcd7seg:D8\|dis\[4\]~latch 142.13 MHz 7.036 ns Internal " "Info: Clock \"KEY\[1\]\" has Internal fmax of 142.13 MHz between source register \"counter60_min_sec:D4\|countsec0\[3\]\" and destination register \"fbcd7seg:D8\|dis\[4\]~latch\" (period= 7.036 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.190 ns + Longest register register " "Info: + Longest register to register delay is 2.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter60_min_sec:D4\|countsec0\[3\] 1 REG LCFF_X61_Y19_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y19_N31; Fanout = 11; REG Node = 'counter60_min_sec:D4\|countsec0\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60_min_sec:D4|countsec0[3] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.438 ns) 0.958 ns fbcd7seg:D8\|Mux2~0 2 COMB LCCOMB_X61_Y19_N0 2 " "Info: 2: + IC(0.520 ns) + CELL(0.438 ns) = 0.958 ns; Loc. = LCCOMB_X61_Y19_N0; Fanout = 2; COMB Node = 'fbcd7seg:D8\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { counter60_min_sec:D4|countsec0[3] fbcd7seg:D8|Mux2~0 } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.149 ns) 1.364 ns fbcd7seg:D8\|dis~18 3 COMB LCCOMB_X61_Y19_N18 2 " "Info: 3: + IC(0.257 ns) + CELL(0.149 ns) = 1.364 ns; Loc. = LCCOMB_X61_Y19_N18; Fanout = 2; COMB Node = 'fbcd7seg:D8\|dis~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { fbcd7seg:D8|Mux2~0 fbcd7seg:D8|dis~18 } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.150 ns) 2.190 ns fbcd7seg:D8\|dis\[4\]~latch 4 REG LCCOMB_X59_Y19_N30 2 " "Info: 4: + IC(0.676 ns) + CELL(0.150 ns) = 2.190 ns; Loc. = LCCOMB_X59_Y19_N30; Fanout = 2; REG Node = 'fbcd7seg:D8\|dis\[4\]~latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { fbcd7seg:D8|dis~18 fbcd7seg:D8|dis[4]~latch } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.737 ns ( 33.65 % ) " "Info: Total cell delay = 0.737 ns ( 33.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 66.35 % ) " "Info: Total interconnect delay = 1.453 ns ( 66.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { counter60_min_sec:D4|countsec0[3] fbcd7seg:D8|Mux2~0 fbcd7seg:D8|dis~18 fbcd7seg:D8|dis[4]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.190 ns" { counter60_min_sec:D4|countsec0[3] {} fbcd7seg:D8|Mux2~0 {} fbcd7seg:D8|dis~18 {} fbcd7seg:D8|dis[4]~latch {} } { 0.000ns 0.520ns 0.257ns 0.676ns } { 0.000ns 0.438ns 0.149ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.129 ns - Smallest " "Info: - Smallest clock skew is -0.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 7.452 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination register is 7.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.787 ns) 2.824 ns mode_sel:D2\|countsec\[1\] 2 REG LCFF_X62_Y19_N9 10 " "Info: 2: + IC(1.195 ns) + CELL(0.787 ns) = 2.824 ns; Loc. = LCFF_X62_Y19_N9; Fanout = 10; REG Node = 'mode_sel:D2\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.378 ns) 4.188 ns mode_sel:D2\|Equal1~2 3 COMB LCCOMB_X62_Y19_N14 19 " "Info: 3: + IC(0.986 ns) + CELL(0.378 ns) = 4.188 ns; Loc. = LCCOMB_X62_Y19_N14; Fanout = 19; COMB Node = 'mode_sel:D2\|Equal1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { mode_sel:D2|countsec[1] mode_sel:D2|Equal1~2 } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.000 ns) 5.836 ns mode_sel:D2\|Equal1~2clkctrl 4 COMB CLKCTRL_G7 26 " "Info: 4: + IC(1.648 ns) + CELL(0.000 ns) = 5.836 ns; Loc. = CLKCTRL_G7; Fanout = 26; COMB Node = 'mode_sel:D2\|Equal1~2clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { mode_sel:D2|Equal1~2 mode_sel:D2|Equal1~2clkctrl } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.271 ns) 7.452 ns fbcd7seg:D8\|dis\[4\]~latch 5 REG LCCOMB_X59_Y19_N30 2 " "Info: 5: + IC(1.345 ns) + CELL(0.271 ns) = 7.452 ns; Loc. = LCCOMB_X59_Y19_N30; Fanout = 2; REG Node = 'fbcd7seg:D8\|dis\[4\]~latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { mode_sel:D2|Equal1~2clkctrl fbcd7seg:D8|dis[4]~latch } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 30.57 % ) " "Info: Total cell delay = 2.278 ns ( 30.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.174 ns ( 69.43 % ) " "Info: Total interconnect delay = 5.174 ns ( 69.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.452 ns" { KEY[1] mode_sel:D2|countsec[1] mode_sel:D2|Equal1~2 mode_sel:D2|Equal1~2clkctrl fbcd7seg:D8|dis[4]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.452 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} mode_sel:D2|Equal1~2 {} mode_sel:D2|Equal1~2clkctrl {} fbcd7seg:D8|dis[4]~latch {} } { 0.000ns 0.000ns 1.195ns 0.986ns 1.648ns 1.345ns } { 0.000ns 0.842ns 0.787ns 0.378ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 7.581 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[1\]\" to source register is 7.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.787 ns) 2.824 ns mode_sel:D2\|countsec\[1\] 2 REG LCFF_X62_Y19_N9 10 " "Info: 2: + IC(1.195 ns) + CELL(0.787 ns) = 2.824 ns; Loc. = LCFF_X62_Y19_N9; Fanout = 10; REG Node = 'mode_sel:D2\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.242 ns) 3.390 ns ci_sec~1 3 COMB LCCOMB_X62_Y19_N18 1 " "Info: 3: + IC(0.324 ns) + CELL(0.242 ns) = 3.390 ns; Loc. = LCCOMB_X62_Y19_N18; Fanout = 1; COMB Node = 'ci_sec~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { mode_sel:D2|countsec[1] ci_sec~1 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.795 ns mux21:D3\|Y 4 COMB LCCOMB_X62_Y19_N0 1 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 3.795 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { ci_sec~1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 6.023 ns mux21:D3\|Y~clkctrl 5 COMB CLKCTRL_G14 20 " "Info: 5: + IC(2.228 ns) + CELL(0.000 ns) = 6.023 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 7.581 ns counter60_min_sec:D4\|countsec0\[3\] 6 REG LCFF_X61_Y19_N31 11 " "Info: 6: + IC(1.021 ns) + CELL(0.537 ns) = 7.581 ns; Loc. = LCFF_X61_Y19_N31; Fanout = 11; REG Node = 'counter60_min_sec:D4\|countsec0\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[3] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.558 ns ( 33.74 % ) " "Info: Total cell delay = 2.558 ns ( 33.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.023 ns ( 66.26 % ) " "Info: Total interconnect delay = 5.023 ns ( 66.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.581 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.581 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[3] {} } { 0.000ns 0.000ns 1.195ns 0.324ns 0.255ns 2.228ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.452 ns" { KEY[1] mode_sel:D2|countsec[1] mode_sel:D2|Equal1~2 mode_sel:D2|Equal1~2clkctrl fbcd7seg:D8|dis[4]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.452 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} mode_sel:D2|Equal1~2 {} mode_sel:D2|Equal1~2clkctrl {} fbcd7seg:D8|dis[4]~latch {} } { 0.000ns 0.000ns 1.195ns 0.986ns 1.648ns 1.345ns } { 0.000ns 0.842ns 0.787ns 0.378ns 0.000ns 0.271ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.581 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.581 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[3] {} } { 0.000ns 0.000ns 1.195ns 0.324ns 0.255ns 2.228ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.949 ns + " "Info: + Micro setup delay of destination is 0.949 ns" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } } { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { counter60_min_sec:D4|countsec0[3] fbcd7seg:D8|Mux2~0 fbcd7seg:D8|dis~18 fbcd7seg:D8|dis[4]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.190 ns" { counter60_min_sec:D4|countsec0[3] {} fbcd7seg:D8|Mux2~0 {} fbcd7seg:D8|dis~18 {} fbcd7seg:D8|dis[4]~latch {} } { 0.000ns 0.520ns 0.257ns 0.676ns } { 0.000ns 0.438ns 0.149ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.452 ns" { KEY[1] mode_sel:D2|countsec[1] mode_sel:D2|Equal1~2 mode_sel:D2|Equal1~2clkctrl fbcd7seg:D8|dis[4]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.452 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} mode_sel:D2|Equal1~2 {} mode_sel:D2|Equal1~2clkctrl {} fbcd7seg:D8|dis[4]~latch {} } { 0.000ns 0.000ns 1.195ns 0.986ns 1.648ns 1.345ns } { 0.000ns 0.842ns 0.787ns 0.378ns 0.000ns 0.271ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.581 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.581 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[3] {} } { 0.000ns 0.000ns 1.195ns 0.324ns 0.255ns 2.228ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register counter60_min_sec:D4\|countsec0\[2\] register counter60_min_sec:D5\|countsec1\[0\] 266.81 MHz 3.748 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 266.81 MHz between source register \"counter60_min_sec:D4\|countsec0\[2\]\" and destination register \"counter60_min_sec:D5\|countsec1\[0\]\" (period= 3.748 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.552 ns + Longest register register " "Info: + Longest register to register delay is 3.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter60_min_sec:D4\|countsec0\[2\] 1 REG LCFF_X61_Y19_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y19_N29; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.398 ns) 0.958 ns counter60_min_sec:D4\|Equal15~0 2 COMB LCCOMB_X61_Y19_N14 3 " "Info: 2: + IC(0.560 ns) + CELL(0.398 ns) = 0.958 ns; Loc. = LCCOMB_X61_Y19_N14; Fanout = 3; COMB Node = 'counter60_min_sec:D4\|Equal15~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { counter60_min_sec:D4|countsec0[2] counter60_min_sec:D4|Equal15~0 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.275 ns) 2.054 ns counter60_min_sec:D5\|countsec0\[0\]~23 3 COMB LCCOMB_X61_Y17_N30 5 " "Info: 3: + IC(0.821 ns) + CELL(0.275 ns) = 2.054 ns; Loc. = LCCOMB_X61_Y17_N30; Fanout = 5; COMB Node = 'counter60_min_sec:D5\|countsec0\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { counter60_min_sec:D4|Equal15~0 counter60_min_sec:D5|countsec0[0]~23 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.467 ns counter60_min_sec:D5\|countsec1\[2\]~24 4 COMB LCCOMB_X61_Y17_N0 3 " "Info: 4: + IC(0.263 ns) + CELL(0.150 ns) = 2.467 ns; Loc. = LCCOMB_X61_Y17_N0; Fanout = 3; COMB Node = 'counter60_min_sec:D5\|countsec1\[2\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { counter60_min_sec:D5|countsec0[0]~23 counter60_min_sec:D5|countsec1[2]~24 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.660 ns) 3.552 ns counter60_min_sec:D5\|countsec1\[0\] 5 REG LCFF_X60_Y17_N29 14 " "Info: 5: + IC(0.425 ns) + CELL(0.660 ns) = 3.552 ns; Loc. = LCFF_X60_Y17_N29; Fanout = 14; REG Node = 'counter60_min_sec:D5\|countsec1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { counter60_min_sec:D5|countsec1[2]~24 counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 41.75 % ) " "Info: Total cell delay = 1.483 ns ( 41.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 58.25 % ) " "Info: Total interconnect delay = 2.069 ns ( 58.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { counter60_min_sec:D4|countsec0[2] counter60_min_sec:D4|Equal15~0 counter60_min_sec:D5|countsec0[0]~23 counter60_min_sec:D5|countsec1[2]~24 counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { counter60_min_sec:D4|countsec0[2] {} counter60_min_sec:D4|Equal15~0 {} counter60_min_sec:D5|countsec0[0]~23 {} counter60_min_sec:D5|countsec1[2]~24 {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.560ns 0.821ns 0.263ns 0.425ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.018 ns - Smallest " "Info: - Smallest clock skew is 0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 6.483 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 6.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.271 ns) 2.679 ns mux21:D3\|Y 2 COMB LCCOMB_X62_Y19_N0 1 " "Info: 2: + IC(1.546 ns) + CELL(0.271 ns) = 2.679 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { KEY[0] mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 4.907 ns mux21:D3\|Y~clkctrl 3 COMB CLKCTRL_G14 20 " "Info: 3: + IC(2.228 ns) + CELL(0.000 ns) = 4.907 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 6.483 ns counter60_min_sec:D5\|countsec1\[0\] 4 REG LCFF_X60_Y17_N29 14 " "Info: 4: + IC(1.039 ns) + CELL(0.537 ns) = 6.483 ns; Loc. = LCFF_X60_Y17_N29; Fanout = 14; REG Node = 'counter60_min_sec:D5\|countsec1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 25.76 % ) " "Info: Total cell delay = 1.670 ns ( 25.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.813 ns ( 74.24 % ) " "Info: Total interconnect delay = 4.813 ns ( 74.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.483 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.000ns 1.546ns 2.228ns 1.039ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 6.465 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 6.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.271 ns) 2.679 ns mux21:D3\|Y 2 COMB LCCOMB_X62_Y19_N0 1 " "Info: 2: + IC(1.546 ns) + CELL(0.271 ns) = 2.679 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { KEY[0] mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 4.907 ns mux21:D3\|Y~clkctrl 3 COMB CLKCTRL_G14 20 " "Info: 3: + IC(2.228 ns) + CELL(0.000 ns) = 4.907 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 6.465 ns counter60_min_sec:D4\|countsec0\[2\] 4 REG LCFF_X61_Y19_N29 12 " "Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 6.465 ns; Loc. = LCFF_X61_Y19_N29; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 25.83 % ) " "Info: Total cell delay = 1.670 ns ( 25.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.795 ns ( 74.17 % ) " "Info: Total interconnect delay = 4.795 ns ( 74.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.465 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.465 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[2] {} } { 0.000ns 0.000ns 1.546ns 2.228ns 1.021ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.483 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.000ns 1.546ns 2.228ns 1.039ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.465 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.465 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[2] {} } { 0.000ns 0.000ns 1.546ns 2.228ns 1.021ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { counter60_min_sec:D4|countsec0[2] counter60_min_sec:D4|Equal15~0 counter60_min_sec:D5|countsec0[0]~23 counter60_min_sec:D5|countsec1[2]~24 counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { counter60_min_sec:D4|countsec0[2] {} counter60_min_sec:D4|Equal15~0 {} counter60_min_sec:D5|countsec0[0]~23 {} counter60_min_sec:D5|countsec1[2]~24 {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.560ns 0.821ns 0.263ns 0.425ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.483 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec1[0] {} } { 0.000ns 0.000ns 1.546ns 2.228ns 1.039ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.465 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.465 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[2] {} } { 0.000ns 0.000ns 1.546ns 2.228ns 1.021ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_27 179 " "Warning: Circuit may not operate. Detected 179 non-operational path(s) clocked by clock \"CLOCK_27\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter24_hour:D6\|countsec0\[0\] counter24_hour:D6\|countsec0\[0\] CLOCK_27 1.751 ns " "Info: Found hold time violation between source  pin or register \"counter24_hour:D6\|countsec0\[0\]\" and destination pin or register \"counter24_hour:D6\|countsec0\[0\]\" for clock \"CLOCK_27\" (Hold time is 1.751 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.142 ns + Largest " "Info: + Largest clock skew is 2.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 11.881 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 11.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 21; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.787 ns) 3.651 ns clk_1hz:D1\|countsec\[11\] 2 REG LCFF_X56_Y19_N31 3 " "Info: 2: + IC(1.885 ns) + CELL(0.787 ns) = 3.651 ns; Loc. = LCFF_X56_Y19_N31; Fanout = 3; REG Node = 'clk_1hz:D1\|countsec\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_27 clk_1hz:D1|countsec[11] } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.410 ns) 4.588 ns clk_1hz:D1\|LessThan1~2 3 COMB LCCOMB_X57_Y19_N12 1 " "Info: 3: + IC(0.527 ns) + CELL(0.410 ns) = 4.588 ns; Loc. = LCCOMB_X57_Y19_N12; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 4.982 ns clk_1hz:D1\|LessThan1~3 4 COMB LCCOMB_X57_Y19_N26 2 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 4.982 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'clk_1hz:D1\|LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.653 ns clk_1hz:D1\|LessThan1~4 5 COMB LCCOMB_X57_Y19_N18 1 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 5.653 ns; Loc. = LCCOMB_X57_Y19_N18; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 6.048 ns clk_1hz:D1\|LessThan1~5 6 COMB LCCOMB_X57_Y19_N10 1 " "Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 6.048 ns; Loc. = LCCOMB_X57_Y19_N10; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.437 ns) 6.748 ns clk_1hz:D1\|LessThan1 7 COMB LCCOMB_X57_Y19_N30 42 " "Info: 7: + IC(0.263 ns) + CELL(0.437 ns) = 6.748 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 42; COMB Node = 'clk_1hz:D1\|LessThan1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.420 ns) 8.075 ns mux21:D3\|Y 8 COMB LCCOMB_X62_Y19_N0 1 " "Info: 8: + IC(0.907 ns) + CELL(0.420 ns) = 8.075 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { clk_1hz:D1|LessThan1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 10.303 ns mux21:D3\|Y~clkctrl 9 COMB CLKCTRL_G14 20 " "Info: 9: + IC(2.228 ns) + CELL(0.000 ns) = 10.303 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 11.881 ns counter24_hour:D6\|countsec0\[0\] 10 REG LCFF_X60_Y18_N1 12 " "Info: 10: + IC(1.041 ns) + CELL(0.537 ns) = 11.881 ns; Loc. = LCFF_X60_Y18_N1; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.290 ns ( 36.11 % ) " "Info: Total cell delay = 4.290 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.591 ns ( 63.89 % ) " "Info: Total interconnect delay = 7.591 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.881 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.881 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[0] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.041ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 9.739 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 9.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 21; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.787 ns) 3.523 ns clk_1hz:D1\|countsec\[23\] 2 REG LCFF_X56_Y18_N23 4 " "Info: 2: + IC(1.757 ns) + CELL(0.787 ns) = 3.523 ns; Loc. = LCFF_X56_Y18_N23; Fanout = 4; REG Node = 'clk_1hz:D1\|countsec\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { CLOCK_27 clk_1hz:D1|countsec[23] } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.275 ns) 4.606 ns clk_1hz:D1\|LessThan1 3 COMB LCCOMB_X57_Y19_N30 42 " "Info: 3: + IC(0.808 ns) + CELL(0.275 ns) = 4.606 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 42; COMB Node = 'clk_1hz:D1\|LessThan1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clk_1hz:D1|countsec[23] clk_1hz:D1|LessThan1 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.420 ns) 5.933 ns mux21:D3\|Y 4 COMB LCCOMB_X62_Y19_N0 1 " "Info: 4: + IC(0.907 ns) + CELL(0.420 ns) = 5.933 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { clk_1hz:D1|LessThan1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 8.161 ns mux21:D3\|Y~clkctrl 5 COMB CLKCTRL_G14 20 " "Info: 5: + IC(2.228 ns) + CELL(0.000 ns) = 8.161 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 9.739 ns counter24_hour:D6\|countsec0\[0\] 6 REG LCFF_X60_Y18_N1 12 " "Info: 6: + IC(1.041 ns) + CELL(0.537 ns) = 9.739 ns; Loc. = LCFF_X60_Y18_N1; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 30.78 % ) " "Info: Total cell delay = 2.998 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.741 ns ( 69.22 % ) " "Info: Total interconnect delay = 6.741 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.739 ns" { CLOCK_27 clk_1hz:D1|countsec[23] clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.739 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[23] {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[0] {} } { 0.000ns 0.000ns 1.757ns 0.808ns 0.907ns 2.228ns 1.041ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.881 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.881 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[0] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.041ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.739 ns" { CLOCK_27 clk_1hz:D1|countsec[23] clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.739 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[23] {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[0] {} } { 0.000ns 0.000ns 1.757ns 0.808ns 0.907ns 2.228ns 1.041ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter24_hour:D6\|countsec0\[0\] 1 REG LCFF_X60_Y18_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y18_N1; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns counter24_hour:D6\|countsec0\[0\]~48 2 COMB LCCOMB_X60_Y18_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X60_Y18_N0; Fanout = 1; COMB Node = 'counter24_hour:D6\|countsec0\[0\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { counter24_hour:D6|countsec0[0] counter24_hour:D6|countsec0[0]~48 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns counter24_hour:D6\|countsec0\[0\] 3 REG LCFF_X60_Y18_N1 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X60_Y18_N1; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter24_hour:D6|countsec0[0]~48 counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { counter24_hour:D6|countsec0[0] counter24_hour:D6|countsec0[0]~48 counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { counter24_hour:D6|countsec0[0] {} counter24_hour:D6|countsec0[0]~48 {} counter24_hour:D6|countsec0[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.881 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.881 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[0] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.041ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.739 ns" { CLOCK_27 clk_1hz:D1|countsec[23] clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.739 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[23] {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[0] {} } { 0.000ns 0.000ns 1.757ns 0.808ns 0.907ns 2.228ns 1.041ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { counter24_hour:D6|countsec0[0] counter24_hour:D6|countsec0[0]~48 counter24_hour:D6|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { counter24_hour:D6|countsec0[0] {} counter24_hour:D6|countsec0[0]~48 {} counter24_hour:D6|countsec0[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEY\[1\] 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"KEY\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mode_sel:D2\|countsec\[1\] counter60_min_sec:D4\|countsec0\[0\] KEY\[1\] 3.789 ns " "Info: Found hold time violation between source  pin or register \"mode_sel:D2\|countsec\[1\]\" and destination pin or register \"counter60_min_sec:D4\|countsec0\[0\]\" for clock \"KEY\[1\]\" (Hold time is 3.789 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.006 ns + Largest " "Info: + Largest clock skew is 5.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 7.580 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 7.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.787 ns) 2.824 ns mode_sel:D2\|countsec\[1\] 2 REG LCFF_X62_Y19_N9 10 " "Info: 2: + IC(1.195 ns) + CELL(0.787 ns) = 2.824 ns; Loc. = LCFF_X62_Y19_N9; Fanout = 10; REG Node = 'mode_sel:D2\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.242 ns) 3.390 ns ci_sec~1 3 COMB LCCOMB_X62_Y19_N18 1 " "Info: 3: + IC(0.324 ns) + CELL(0.242 ns) = 3.390 ns; Loc. = LCCOMB_X62_Y19_N18; Fanout = 1; COMB Node = 'ci_sec~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { mode_sel:D2|countsec[1] ci_sec~1 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.795 ns mux21:D3\|Y 4 COMB LCCOMB_X62_Y19_N0 1 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 3.795 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { ci_sec~1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 6.023 ns mux21:D3\|Y~clkctrl 5 COMB CLKCTRL_G14 20 " "Info: 5: + IC(2.228 ns) + CELL(0.000 ns) = 6.023 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.580 ns counter60_min_sec:D4\|countsec0\[0\] 6 REG LCFF_X60_Y19_N1 12 " "Info: 6: + IC(1.020 ns) + CELL(0.537 ns) = 7.580 ns; Loc. = LCFF_X60_Y19_N1; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.558 ns ( 33.75 % ) " "Info: Total cell delay = 2.558 ns ( 33.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.022 ns ( 66.25 % ) " "Info: Total interconnect delay = 5.022 ns ( 66.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[0] {} } { 0.000ns 0.000ns 1.195ns 0.324ns 0.255ns 2.228ns 1.020ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.574 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to source register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.537 ns) 2.574 ns mode_sel:D2\|countsec\[1\] 2 REG LCFF_X62_Y19_N9 10 " "Info: 2: + IC(1.195 ns) + CELL(0.537 ns) = 2.574 ns; Loc. = LCFF_X62_Y19_N9; Fanout = 10; REG Node = 'mode_sel:D2\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 53.57 % ) " "Info: Total cell delay = 1.379 ns ( 53.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.195 ns ( 46.43 % ) " "Info: Total interconnect delay = 1.195 ns ( 46.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} } { 0.000ns 0.000ns 1.195ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[0] {} } { 0.000ns 0.000ns 1.195ns 0.324ns 0.255ns 2.228ns 1.020ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} } { 0.000ns 0.000ns 1.195ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.233 ns - Shortest register register " "Info: - Shortest register to register delay is 1.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode_sel:D2\|countsec\[1\] 1 REG LCFF_X62_Y19_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y19_N9; Fanout = 10; REG Node = 'mode_sel:D2\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_sel:D2|countsec[1] } "NODE_NAME" } } { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.419 ns) 1.149 ns counter60_min_sec:D4\|countsec0\[0\]~32 2 COMB LCCOMB_X60_Y19_N0 1 " "Info: 2: + IC(0.730 ns) + CELL(0.419 ns) = 1.149 ns; Loc. = LCCOMB_X60_Y19_N0; Fanout = 1; COMB Node = 'counter60_min_sec:D4\|countsec0\[0\]~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { mode_sel:D2|countsec[1] counter60_min_sec:D4|countsec0[0]~32 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.233 ns counter60_min_sec:D4\|countsec0\[0\] 3 REG LCFF_X60_Y19_N1 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.233 ns; Loc. = LCFF_X60_Y19_N1; Fanout = 12; REG Node = 'counter60_min_sec:D4\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter60_min_sec:D4|countsec0[0]~32 counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.503 ns ( 40.79 % ) " "Info: Total cell delay = 0.503 ns ( 40.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 59.21 % ) " "Info: Total interconnect delay = 0.730 ns ( 59.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { mode_sel:D2|countsec[1] counter60_min_sec:D4|countsec0[0]~32 counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.233 ns" { mode_sel:D2|countsec[1] {} counter60_min_sec:D4|countsec0[0]~32 {} counter60_min_sec:D4|countsec0[0] {} } { 0.000ns 0.730ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { KEY[1] mode_sel:D2|countsec[1] ci_sec~1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} ci_sec~1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D4|countsec0[0] {} } { 0.000ns 0.000ns 1.195ns 0.324ns 0.255ns 2.228ns 1.020ns } { 0.000ns 0.842ns 0.787ns 0.242ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { KEY[1] mode_sel:D2|countsec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { KEY[1] {} KEY[1]~combout {} mode_sel:D2|countsec[1] {} } { 0.000ns 0.000ns 1.195ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { mode_sel:D2|countsec[1] counter60_min_sec:D4|countsec0[0]~32 counter60_min_sec:D4|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.233 ns" { mode_sel:D2|countsec[1] {} counter60_min_sec:D4|countsec0[0]~32 {} counter60_min_sec:D4|countsec0[0] {} } { 0.000ns 0.730ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter24_hour:D6\|countsec0\[2\] SW\[0\] KEY\[0\] -1.420 ns register " "Info: tsu for register \"counter24_hour:D6\|countsec0\[2\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is -1.420 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.101 ns + Longest pin register " "Info: + Longest pin to register delay is 5.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.271 ns) 2.387 ns counter24_hour:D6\|countsec1\[0\]~14 2 COMB LCCOMB_X59_Y18_N18 11 " "Info: 2: + IC(1.117 ns) + CELL(0.271 ns) = 2.387 ns; Loc. = LCCOMB_X59_Y18_N18; Fanout = 11; COMB Node = 'counter24_hour:D6\|countsec1\[0\]~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { SW[0] counter24_hour:D6|countsec1[0]~14 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.378 ns) 3.484 ns counter24_hour:D6\|countsec0\[3\]~36 3 COMB LCCOMB_X61_Y18_N20 2 " "Info: 3: + IC(0.719 ns) + CELL(0.378 ns) = 3.484 ns; Loc. = LCCOMB_X61_Y18_N20; Fanout = 2; COMB Node = 'counter24_hour:D6\|countsec0\[3\]~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { counter24_hour:D6|countsec1[0]~14 counter24_hour:D6|countsec0[3]~36 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 4.016 ns counter24_hour:D6\|countsec0\[3\]~43 4 COMB LCCOMB_X61_Y18_N16 4 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.016 ns; Loc. = LCCOMB_X61_Y18_N16; Fanout = 4; COMB Node = 'counter24_hour:D6\|countsec0\[3\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { counter24_hour:D6|countsec0[3]~36 counter24_hour:D6|countsec0[3]~43 } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.659 ns) 5.101 ns counter24_hour:D6\|countsec0\[2\] 5 REG LCFF_X60_Y18_N23 12 " "Info: 5: + IC(0.426 ns) + CELL(0.659 ns) = 5.101 ns; Loc. = LCFF_X60_Y18_N23; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { counter24_hour:D6|countsec0[3]~43 counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.582 ns ( 50.62 % ) " "Info: Total cell delay = 2.582 ns ( 50.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.519 ns ( 49.38 % ) " "Info: Total interconnect delay = 2.519 ns ( 49.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { SW[0] counter24_hour:D6|countsec1[0]~14 counter24_hour:D6|countsec0[3]~36 counter24_hour:D6|countsec0[3]~43 counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { SW[0] {} SW[0]~combout {} counter24_hour:D6|countsec1[0]~14 {} counter24_hour:D6|countsec0[3]~36 {} counter24_hour:D6|countsec0[3]~43 {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.117ns 0.719ns 0.257ns 0.426ns } { 0.000ns 0.999ns 0.271ns 0.378ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 6.485 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 6.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.271 ns) 2.679 ns mux21:D3\|Y 2 COMB LCCOMB_X62_Y19_N0 1 " "Info: 2: + IC(1.546 ns) + CELL(0.271 ns) = 2.679 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { KEY[0] mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 4.907 ns mux21:D3\|Y~clkctrl 3 COMB CLKCTRL_G14 20 " "Info: 3: + IC(2.228 ns) + CELL(0.000 ns) = 4.907 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 6.485 ns counter24_hour:D6\|countsec0\[2\] 4 REG LCFF_X60_Y18_N23 12 " "Info: 4: + IC(1.041 ns) + CELL(0.537 ns) = 6.485 ns; Loc. = LCFF_X60_Y18_N23; Fanout = 12; REG Node = 'counter24_hour:D6\|countsec0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 25.75 % ) " "Info: Total cell delay = 1.670 ns ( 25.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.815 ns ( 74.25 % ) " "Info: Total interconnect delay = 4.815 ns ( 74.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.546ns 2.228ns 1.041ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { SW[0] counter24_hour:D6|countsec1[0]~14 counter24_hour:D6|countsec0[3]~36 counter24_hour:D6|countsec0[3]~43 counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { SW[0] {} SW[0]~combout {} counter24_hour:D6|countsec1[0]~14 {} counter24_hour:D6|countsec0[3]~36 {} counter24_hour:D6|countsec0[3]~43 {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.117ns 0.719ns 0.257ns 0.426ns } { 0.000ns 0.999ns 0.271ns 0.378ns 0.275ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { KEY[0] mux21:D3|Y mux21:D3|Y~clkctrl counter24_hour:D6|countsec0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { KEY[0] {} KEY[0]~combout {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter24_hour:D6|countsec0[2] {} } { 0.000ns 0.000ns 1.546ns 2.228ns 1.041ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 HEX4\[5\] counter60_min_sec:D5\|countsec0\[0\] 21.901 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"HEX4\[5\]\" through register \"counter60_min_sec:D5\|countsec0\[0\]\" is 21.901 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 11.879 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 11.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 21; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.787 ns) 3.651 ns clk_1hz:D1\|countsec\[11\] 2 REG LCFF_X56_Y19_N31 3 " "Info: 2: + IC(1.885 ns) + CELL(0.787 ns) = 3.651 ns; Loc. = LCFF_X56_Y19_N31; Fanout = 3; REG Node = 'clk_1hz:D1\|countsec\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_27 clk_1hz:D1|countsec[11] } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.410 ns) 4.588 ns clk_1hz:D1\|LessThan1~2 3 COMB LCCOMB_X57_Y19_N12 1 " "Info: 3: + IC(0.527 ns) + CELL(0.410 ns) = 4.588 ns; Loc. = LCCOMB_X57_Y19_N12; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 4.982 ns clk_1hz:D1\|LessThan1~3 4 COMB LCCOMB_X57_Y19_N26 2 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 4.982 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'clk_1hz:D1\|LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.653 ns clk_1hz:D1\|LessThan1~4 5 COMB LCCOMB_X57_Y19_N18 1 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 5.653 ns; Loc. = LCCOMB_X57_Y19_N18; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 6.048 ns clk_1hz:D1\|LessThan1~5 6 COMB LCCOMB_X57_Y19_N10 1 " "Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 6.048 ns; Loc. = LCCOMB_X57_Y19_N10; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.437 ns) 6.748 ns clk_1hz:D1\|LessThan1 7 COMB LCCOMB_X57_Y19_N30 42 " "Info: 7: + IC(0.263 ns) + CELL(0.437 ns) = 6.748 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 42; COMB Node = 'clk_1hz:D1\|LessThan1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.420 ns) 8.075 ns mux21:D3\|Y 8 COMB LCCOMB_X62_Y19_N0 1 " "Info: 8: + IC(0.907 ns) + CELL(0.420 ns) = 8.075 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { clk_1hz:D1|LessThan1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 10.303 ns mux21:D3\|Y~clkctrl 9 COMB CLKCTRL_G14 20 " "Info: 9: + IC(2.228 ns) + CELL(0.000 ns) = 10.303 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 11.879 ns counter60_min_sec:D5\|countsec0\[0\] 10 REG LCFF_X61_Y17_N27 12 " "Info: 10: + IC(1.039 ns) + CELL(0.537 ns) = 11.879 ns; Loc. = LCFF_X61_Y17_N27; Fanout = 12; REG Node = 'counter60_min_sec:D5\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.290 ns ( 36.11 % ) " "Info: Total cell delay = 4.290 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.589 ns ( 63.89 % ) " "Info: Total interconnect delay = 7.589 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.879 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.879 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec0[0] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.039ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.772 ns + Longest register pin " "Info: + Longest register to pin delay is 9.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter60_min_sec:D5\|countsec0\[0\] 1 REG LCFF_X61_Y17_N27 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y17_N27; Fanout = 12; REG Node = 'counter60_min_sec:D5\|countsec0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60_min_sec:D5|countsec0[0] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.438 ns) 0.992 ns fbcd7seg:D10\|Mux1~0 2 COMB LCCOMB_X61_Y17_N12 2 " "Info: 2: + IC(0.554 ns) + CELL(0.438 ns) = 0.992 ns; Loc. = LCCOMB_X61_Y17_N12; Fanout = 2; COMB Node = 'fbcd7seg:D10\|Mux1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { counter60_min_sec:D5|countsec0[0] fbcd7seg:D10|Mux1~0 } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.149 ns) 1.395 ns fbcd7seg:D10\|dis~19 3 COMB LCCOMB_X61_Y17_N6 2 " "Info: 3: + IC(0.254 ns) + CELL(0.149 ns) = 1.395 ns; Loc. = LCCOMB_X61_Y17_N6; Fanout = 2; COMB Node = 'fbcd7seg:D10\|dis~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { fbcd7seg:D10|Mux1~0 fbcd7seg:D10|dis~19 } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.438 ns) 2.499 ns fbcd7seg:D10\|dis\[5\]~head_lut 4 COMB LCCOMB_X63_Y17_N2 1 " "Info: 4: + IC(0.666 ns) + CELL(0.438 ns) = 2.499 ns; Loc. = LCCOMB_X63_Y17_N2; Fanout = 1; COMB Node = 'fbcd7seg:D10\|dis\[5\]~head_lut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { fbcd7seg:D10|dis~19 fbcd7seg:D10|dis[5]~head_lut } "NODE_NAME" } } { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.631 ns) + CELL(2.642 ns) 9.772 ns HEX4\[5\] 5 PIN PIN_R6 0 " "Info: 5: + IC(4.631 ns) + CELL(2.642 ns) = 9.772 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'HEX4\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { fbcd7seg:D10|dis[5]~head_lut HEX4[5] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.667 ns ( 37.53 % ) " "Info: Total cell delay = 3.667 ns ( 37.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.105 ns ( 62.47 % ) " "Info: Total interconnect delay = 6.105 ns ( 62.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.772 ns" { counter60_min_sec:D5|countsec0[0] fbcd7seg:D10|Mux1~0 fbcd7seg:D10|dis~19 fbcd7seg:D10|dis[5]~head_lut HEX4[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.772 ns" { counter60_min_sec:D5|countsec0[0] {} fbcd7seg:D10|Mux1~0 {} fbcd7seg:D10|dis~19 {} fbcd7seg:D10|dis[5]~head_lut {} HEX4[5] {} } { 0.000ns 0.554ns 0.254ns 0.666ns 4.631ns } { 0.000ns 0.438ns 0.149ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.879 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.879 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec0[0] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.039ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.772 ns" { counter60_min_sec:D5|countsec0[0] fbcd7seg:D10|Mux1~0 fbcd7seg:D10|dis~19 fbcd7seg:D10|dis[5]~head_lut HEX4[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.772 ns" { counter60_min_sec:D5|countsec0[0] {} fbcd7seg:D10|Mux1~0 {} fbcd7seg:D10|dis~19 {} fbcd7seg:D10|dis[5]~head_lut {} HEX4[5] {} } { 0.000ns 0.554ns 0.254ns 0.666ns 4.631ns } { 0.000ns 0.438ns 0.149ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter60_min_sec:D5\|countsec1\[1\] SW\[0\] CLOCK_27 9.361 ns register " "Info: th for register \"counter60_min_sec:D5\|countsec1\[1\]\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_27\") is 9.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 11.879 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 11.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 21; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.787 ns) 3.651 ns clk_1hz:D1\|countsec\[11\] 2 REG LCFF_X56_Y19_N31 3 " "Info: 2: + IC(1.885 ns) + CELL(0.787 ns) = 3.651 ns; Loc. = LCFF_X56_Y19_N31; Fanout = 3; REG Node = 'clk_1hz:D1\|countsec\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_27 clk_1hz:D1|countsec[11] } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.410 ns) 4.588 ns clk_1hz:D1\|LessThan1~2 3 COMB LCCOMB_X57_Y19_N12 1 " "Info: 3: + IC(0.527 ns) + CELL(0.410 ns) = 4.588 ns; Loc. = LCCOMB_X57_Y19_N12; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 4.982 ns clk_1hz:D1\|LessThan1~3 4 COMB LCCOMB_X57_Y19_N26 2 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 4.982 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'clk_1hz:D1\|LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.653 ns clk_1hz:D1\|LessThan1~4 5 COMB LCCOMB_X57_Y19_N18 1 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 5.653 ns; Loc. = LCCOMB_X57_Y19_N18; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 6.048 ns clk_1hz:D1\|LessThan1~5 6 COMB LCCOMB_X57_Y19_N10 1 " "Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 6.048 ns; Loc. = LCCOMB_X57_Y19_N10; Fanout = 1; COMB Node = 'clk_1hz:D1\|LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.437 ns) 6.748 ns clk_1hz:D1\|LessThan1 7 COMB LCCOMB_X57_Y19_N30 42 " "Info: 7: + IC(0.263 ns) + CELL(0.437 ns) = 6.748 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 42; COMB Node = 'clk_1hz:D1\|LessThan1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 } "NODE_NAME" } } { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.420 ns) 8.075 ns mux21:D3\|Y 8 COMB LCCOMB_X62_Y19_N0 1 " "Info: 8: + IC(0.907 ns) + CELL(0.420 ns) = 8.075 ns; Loc. = LCCOMB_X62_Y19_N0; Fanout = 1; COMB Node = 'mux21:D3\|Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { clk_1hz:D1|LessThan1 mux21:D3|Y } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 10.303 ns mux21:D3\|Y~clkctrl 9 COMB CLKCTRL_G14 20 " "Info: 9: + IC(2.228 ns) + CELL(0.000 ns) = 10.303 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'mux21:D3\|Y~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { mux21:D3|Y mux21:D3|Y~clkctrl } "NODE_NAME" } } { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 11.879 ns counter60_min_sec:D5\|countsec1\[1\] 10 REG LCFF_X60_Y17_N15 14 " "Info: 10: + IC(1.039 ns) + CELL(0.537 ns) = 11.879 ns; Loc. = LCFF_X60_Y17_N15; Fanout = 14; REG Node = 'counter60_min_sec:D5\|countsec1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[1] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.290 ns ( 36.11 % ) " "Info: Total cell delay = 4.290 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.589 ns ( 63.89 % ) " "Info: Total interconnect delay = 7.589 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.879 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.879 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec1[1] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.039ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.784 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.150 ns) 2.283 ns counter60_min_sec:D5\|countsec1\[2\]~21 2 COMB LCCOMB_X60_Y17_N12 12 " "Info: 2: + IC(1.134 ns) + CELL(0.150 ns) = 2.283 ns; Loc. = LCCOMB_X60_Y17_N12; Fanout = 12; COMB Node = 'counter60_min_sec:D5\|countsec1\[2\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { SW[0] counter60_min_sec:D5|countsec1[2]~21 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 2.700 ns counter60_min_sec:D5\|countsec1~26 3 COMB LCCOMB_X60_Y17_N14 1 " "Info: 3: + IC(0.267 ns) + CELL(0.150 ns) = 2.700 ns; Loc. = LCCOMB_X60_Y17_N14; Fanout = 1; COMB Node = 'counter60_min_sec:D5\|countsec1~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { counter60_min_sec:D5|countsec1[2]~21 counter60_min_sec:D5|countsec1~26 } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.784 ns counter60_min_sec:D5\|countsec1\[1\] 4 REG LCFF_X60_Y17_N15 14 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.784 ns; Loc. = LCFF_X60_Y17_N15; Fanout = 14; REG Node = 'counter60_min_sec:D5\|countsec1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter60_min_sec:D5|countsec1~26 counter60_min_sec:D5|countsec1[1] } "NODE_NAME" } } { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 49.68 % ) " "Info: Total cell delay = 1.383 ns ( 49.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.401 ns ( 50.32 % ) " "Info: Total interconnect delay = 1.401 ns ( 50.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { SW[0] counter60_min_sec:D5|countsec1[2]~21 counter60_min_sec:D5|countsec1~26 counter60_min_sec:D5|countsec1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { SW[0] {} SW[0]~combout {} counter60_min_sec:D5|countsec1[2]~21 {} counter60_min_sec:D5|countsec1~26 {} counter60_min_sec:D5|countsec1[1] {} } { 0.000ns 0.000ns 1.134ns 0.267ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.879 ns" { CLOCK_27 clk_1hz:D1|countsec[11] clk_1hz:D1|LessThan1~2 clk_1hz:D1|LessThan1~3 clk_1hz:D1|LessThan1~4 clk_1hz:D1|LessThan1~5 clk_1hz:D1|LessThan1 mux21:D3|Y mux21:D3|Y~clkctrl counter60_min_sec:D5|countsec1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.879 ns" { CLOCK_27 {} CLOCK_27~combout {} clk_1hz:D1|countsec[11] {} clk_1hz:D1|LessThan1~2 {} clk_1hz:D1|LessThan1~3 {} clk_1hz:D1|LessThan1~4 {} clk_1hz:D1|LessThan1~5 {} clk_1hz:D1|LessThan1 {} mux21:D3|Y {} mux21:D3|Y~clkctrl {} counter60_min_sec:D5|countsec1[1] {} } { 0.000ns 0.000ns 1.885ns 0.527ns 0.244ns 0.251ns 0.245ns 0.263ns 0.907ns 2.228ns 1.039ns } { 0.000ns 0.979ns 0.787ns 0.410ns 0.150ns 0.420ns 0.150ns 0.437ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { SW[0] counter60_min_sec:D5|countsec1[2]~21 counter60_min_sec:D5|countsec1~26 counter60_min_sec:D5|countsec1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { SW[0] {} SW[0]~combout {} counter60_min_sec:D5|countsec1[2]~21 {} counter60_min_sec:D5|countsec1~26 {} counter60_min_sec:D5|countsec1[1] {} } { 0.000ns 0.000ns 1.134ns 0.267ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 44 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 12:15:07 2019 " "Info: Processing ended: Mon May 27 12:15:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
