{:input (genetic.crossover/dumb-crossover 1322275762 (genetic.mutation/change-constant-value 831427508 (genetic.mutation/change-constant-value 1188062121 (genetic.mutation/change-constant-value 1697613658 (genetic.mutation/change-constant-value 1938528605 (genetic.mutation/change-constant-value 1502221666 (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif")))))) (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing , \\wire2_:missing , \\wire:missing_edge , \\wire4_:missing , \\wire5_:missing , wire6_44, wire7_46, wire8_47, wire10_70, wire11_70, wire12_70, wire14_35, wire15_70, wire16_39, wire18_70, \\wire49_:missing , wire50_80, wire51_85, wire52_91, wire53_95\n, wire54_97, wire55_100, \\wire86_56_:missing_92_96_78_89 , wire57_77, wire58_70, wire59_70, wire61_70, wire62_94, wire63_70, wire64_99);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  output wire10_70;\n  wire wire10_70;\n  output wire11_70;\n  wire wire11_70;\n  output wire12_70;\n  wire wire12_70;\n  output wire14_35;\n  wire wire14_35;\n  output wire15_70;\n  wire wire15_70;\n  output wire16_39;\n  wire wire16_39;\n  output wire18_70;\n  wire wire18_70;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20_25;\n  wire wire20_70;\n  wire wire21_41;\n  wire wire21_42;\n  wire wire21_70;\n  wire wire22_29;\n  wire wire22_70;\n  wire wire23_70;\n  wire \\wire25_:missing ;\n  wire \\wire29_:missing ;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire \\wire30_:missing ;\n  wire wire31_32;\n  wire wire38_39;\n  wire \\wire41_:missing ;\n  wire \\wire43_:missing ;\n  input \\wire49_:missing ;\n  wire \\wire49_:missing ;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  input wire50_80;\n  wire wire50_80;\n  input wire51_85;\n  wire wire51_85;\n  input wire52_91;\n  wire wire52_91;\n  input wire53_95;\n  wire wire53_95;\n  input wire54_97;\n  wire wire54_97;\n  input wire55_100;\n  wire wire55_100;\n  output wire57_77;\n  wire wire57_77;\n  output wire58_70;\n  wire wire58_70;\n  output wire59_70;\n  wire wire59_70;\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  output wire61_70;\n  wire wire61_70;\n  output wire62_94;\n  wire wire62_94;\n  output wire63_70;\n  wire wire63_70;\n  output wire64_99;\n  wire wire64_99;\n  wire wire65;\n  wire wire66;\n  wire wire67_70;\n  wire \\wire67_:missing ;\n  wire wire69_70;\n  wire wire69_93;\n  input wire6_44;\n  wire wire6_44;\n  wire wire70_95;\n  wire wire70_96;\n  wire wire71_70;\n  wire wire71_97;\n  wire wire72_98;\n  wire wire73_70;\n  wire wire73_80;\n  wire \\wire73_:missing ;\n  wire wire74_70;\n  wire wire74_81;\n  wire wire75_90;\n  wire wire76_91;\n  wire \\wire76_:missing ;\n  input wire7_46;\n  wire wire7_46;\n  wire \\wire81_:missing ;\n  wire \\wire83_:missing ;\n  wire \\wire84_:missing ;\n  wire wire86_26;\n  wire wire86_27;\n  wire wire86_31;\n  wire wire86_33;\n  wire wire86_34;\n  wire wire86_35;\n  wire wire86_38;\n  wire wire86_43;\n  wire wire86_45;\n  input \\wire86_56_:missing_92_96_78_89 ;\n  wire \\wire86_56_:missing_92_96_78_89 ;\n  wire wire86_77;\n  wire wire86_84;\n  wire wire86_87;\n  wire wire86_88;\n  wire \\wire87_:missing ;\n  input wire8_47;\n  wire wire8_47;\n  wire wire93_94;\n  wire wire98_99;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_48_40_37_42_28_45_24 ;\n  wire \\wire:missing_85 ;\n  wire \\wire:missing_88 ;\n  wire \\wire:missing_89 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire20_25 = 4'h8 >> { wire20_70, \\wire:missing_edge  };\n  assign wire21_41 = 4'h8 >> { wire21_42, wire21_70 };\n  assign wire22_29 = 4'h8 >> { wire22_70, \\wire:missing_edge  };\n  assign \\wire67_:missing  = 4'h8 >> { wire67_70, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire69_93 = 4'h8 >> { wire69_70, wire69_70 };\n  assign wire10_70 = 4'h8 >> { wire70_96, wire70_95 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire71_70, wire71_97 };\n  assign wire72_98 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire73_:missing  = 4'h8 >> { wire73_70, wire73_80 };\n  assign wire74_81 = 4'h8 >> { wire74_70, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire75_90 };\n  assign \\wire76_:missing  = 4'h8 >> { \\wire:missing_edge , wire76_91 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire23_70, wire23_70 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire65 = 1'h0;\n  assign wire66 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire55_100;\n  assign wire64_99 = wire98_99;\n  assign wire98_99 = wire72_98;\n  assign wire71_97 = wire54_97;\n  assign wire70_96 = \\wire86_56_:missing_92_96_78_89 ;\n  assign wire70_95 = wire53_95;\n  assign wire62_94 = wire93_94;\n  assign wire93_94 = wire69_93;\n  assign \\wire:missing_edge  = \\wire86_56_:missing_92_96_78_89 ;\n  assign wire76_91 = wire52_91;\n  assign wire75_90 = \\wire:missing_edge ;\n  assign \\wire:missing_89  = \\wire86_56_:missing_92_96_78_89 ;\n  assign \\wire:missing_88  = wire86_88;\n  assign \\wire87_:missing  = wire86_87;\n  assign wire86_27 = \\wire86_56_:missing_92_96_78_89 ;\n  assign \\wire:missing_85  = wire51_85;\n  assign \\wire84_:missing  = wire86_84;\n  assign \\wire83_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire81_:missing  = wire74_81;\n  assign wire73_80 = wire50_80;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire86_56_:missing_92_96_78_89 ;\n  assign wire57_77 = wire86_77;\n  assign \\wire:missing_48  = \\wire:missing_48_40_37_42_28_45_24 ;\n  assign \\wire:missing_47  = wire8_47;\n  assign \\wire:missing_46  = wire7_46;\n  assign \\wire:missing_48_40_37_42_28_45_24  = wire86_45;\n  assign \\wire:missing_44  = wire6_44;\n  assign \\wire43_:missing  = wire86_43;\n  assign wire21_42 = \\wire:missing_48_40_37_42_28_45_24 ;\n  assign \\wire41_:missing  = wire21_41;\n  assign \\wire:missing_40  = \\wire:missing_48_40_37_42_28_45_24 ;\n  assign wire16_39 = wire38_39;\n  assign wire38_39 = wire86_38;\n  assign \\wire:missing_edge  = \\wire:missing_48_40_37_42_28_45_24 ;\n  assign \\wire:missing_36  = \\wire:missing_edge ;\n  assign wire14_35 = wire86_35;\n  assign \\wire:missing_34  = wire86_34;\n  assign \\wire:missing_33  = wire86_33;\n  assign \\wire:missing_edge  = wire31_32;\n  assign wire31_32 = wire86_31;\n  assign \\wire30_:missing  = \\wire:missing_edge ;\n  assign \\wire29_:missing  = wire22_29;\n  assign \\wire:missing_28  = \\wire:missing_48_40_37_42_28_45_24 ;\n  assign \\wire:missing_edge  = wire86_27;\n  assign \\wire:missing_edge  = wire86_26;\n  assign \\wire25_:missing  = wire20_25;\n  assign \\wire:missing_24  = \\wire:missing_48_40_37_42_28_45_24 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/73F90C44.v:3.1-202.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing , \\wire2_:missing , \\wire:missing_edge , \\wire4_:missing , \\wire5_:missing , wire6_44, wire7_46, wire8_47, wire10_70, wire11_70, wire12_70, wire14_35, wire15_70, wire16_39, wire18_70, \\wire49_:missing , wire50_80, wire51_85, wire52_91, wire53_95\n, wire54_97, wire55_100, \\wire86_56_:missing_92_96_78_89 , wire57_77, wire58_70, wire59_70, wire61_70, wire62_94, wire63_70, wire64_99);\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:6.9-6.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:8.10-8.19\" *)\n  output wire10_70;\n  wire wire10_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:10.10-10.19\" *)\n  output wire11_70;\n  wire wire11_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:12.10-12.19\" *)\n  output wire12_70;\n  wire wire12_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:14.10-14.19\" *)\n  output wire14_35;\n  wire wire14_35;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:16.10-16.19\" *)\n  output wire15_70;\n  wire wire15_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:18.10-18.19\" *)\n  output wire16_39;\n  wire wire16_39;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:20.10-20.19\" *)\n  output wire18_70;\n  wire wire18_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:22.9-22.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:27.8-27.17\" *)\n  wire wire21_42;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:34.9-34.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:36.8-36.24\" *)\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:37.8-37.17\" *)\n  wire wire31_32;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:38.8-38.17\" *)\n  wire wire38_39;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:41.9-41.25\" *)\n  input \\wire49_:missing ;\n  wire \\wire49_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:43.9-43.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:45.9-45.18\" *)\n  input wire50_80;\n  wire wire50_80;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:47.9-47.18\" *)\n  input wire51_85;\n  wire wire51_85;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:49.9-49.18\" *)\n  input wire52_91;\n  wire wire52_91;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:51.9-51.18\" *)\n  input wire53_95;\n  wire wire53_95;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:53.9-53.18\" *)\n  input wire54_97;\n  wire wire54_97;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:55.9-55.19\" *)\n  input wire55_100;\n  wire wire55_100;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:57.10-57.19\" *)\n  output wire57_77;\n  wire wire57_77;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:59.10-59.19\" *)\n  output wire58_70;\n  wire wire58_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:61.10-61.19\" *)\n  output wire59_70;\n  wire wire59_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:63.9-63.24\" *)\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:65.10-65.19\" *)\n  output wire61_70;\n  wire wire61_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:67.10-67.19\" *)\n  output wire62_94;\n  wire wire62_94;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:69.10-69.19\" *)\n  output wire63_70;\n  wire wire63_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:71.10-71.19\" *)\n  output wire64_99;\n  wire wire64_99;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:73.8-73.14\" *)\n  wire wire65;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:74.8-74.14\" *)\n  wire wire66;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:77.8-77.17\" *)\n  wire wire69_70;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:78.8-78.17\" *)\n  wire wire69_93;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:79.9-79.17\" *)\n  input wire6_44;\n  wire wire6_44;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:81.8-81.17\" *)\n  wire wire70_95;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:82.8-82.17\" *)\n  wire wire70_96;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:84.8-84.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire71_97;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:85.8-85.17\" *)\n  wire wire72_98;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:87.8-87.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire73_80;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:91.8-91.17\" *)\n  wire wire75_90;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:92.8-92.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire76_91;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:94.9-94.17\" *)\n  input wire7_46;\n  wire wire7_46;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:97.8-97.24\" *)\n  wire \\wire83_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:99.8-99.17\" *)\n  wire wire86_26;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:100.8-100.17\" *)\n  wire wire86_27;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:101.8-101.17\" *)\n  wire wire86_31;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:104.8-104.17\" *)\n  wire wire86_35;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:105.8-105.17\" *)\n  wire wire86_38;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:107.8-107.17\" *)\n  wire wire86_45;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:108.9-108.40\" *)\n  input \\wire86_56_:missing_92_96_78_89 ;\n  wire \\wire86_56_:missing_92_96_78_89 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:110.8-110.17\" *)\n  wire wire86_77;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:115.9-115.17\" *)\n  input wire8_47;\n  wire wire8_47;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:117.8-117.17\" *)\n  wire wire93_94;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:118.8-118.17\" *)\n  wire wire98_99;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:119.8-119.24\" *)\n  wire \\wire:missing_24 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:120.8-120.24\" *)\n  wire \\wire:missing_28 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:123.8-123.24\" *)\n  wire \\wire:missing_36 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:124.8-124.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:125.8-125.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:126.8-126.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_46 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:127.8-127.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:128.8-128.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:129.8-129.42\" *)\n  wire \\wire:missing_48_40_37_42_28_45_24 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:130.8-130.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_85 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:132.8-132.24\" *)\n  wire \\wire:missing_89 ;\n  (* src = \"/tmp/fuzzmount745B5940/73F90C44.v:133.9-133.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_70 = wire53_95;\n  assign wire11_70 = 1'hx;\n  assign wire12_70 = 1'hx;\n  assign wire14_35 = 1'hx;\n  assign wire15_70 = 1'hx;\n  assign wire16_39 = 1'hx;\n  assign wire18_70 = 1'hx;\n  assign wire21_42 = 1'h1;\n  assign \\wire30_:missing  = 1'h1;\n  assign wire31_32 = 1'h1;\n  assign wire38_39 = 1'hx;\n  assign wire55_100 = 1'h1;\n  assign wire57_77 = 1'hx;\n  assign wire58_70 = 1'hx;\n  assign wire59_70 = 1'hx;\n  assign wire61_70 = 1'hx;\n  assign wire62_94 = 1'hx;\n  assign wire63_70 = 1'hx;\n  assign wire64_99 = 1'h1;\n  assign wire65 = 1'h0;\n  assign wire66 = 1'h1;\n  assign wire69_70 = 1'hx;\n  assign wire69_93 = 1'hx;\n  assign wire70_95 = wire53_95;\n  assign wire70_96 = 1'h1;\n  assign wire71_97 = wire54_97;\n  assign wire72_98 = 1'h1;\n  assign wire73_80 = wire50_80;\n  assign wire75_90 = 1'h1;\n  assign wire76_91 = wire52_91;\n  assign \\wire83_:missing  = 1'h1;\n  assign wire86_26 = 1'h1;\n  assign wire86_27 = 1'h1;\n  assign wire86_31 = 1'h1;\n  assign wire86_35 = 1'hx;\n  assign wire86_38 = 1'hx;\n  assign wire86_45 = 1'h1;\n  assign \\wire86_56_:missing_92_96_78_89  = 1'h1;\n  assign wire86_77 = 1'hx;\n  assign wire93_94 = 1'hx;\n  assign wire98_99 = 1'h1;\n  assign \\wire:missing_24  = 1'h1;\n  assign \\wire:missing_28  = 1'h1;\n  assign \\wire:missing_36  = 1'h1;\n  assign \\wire:missing_40  = 1'h1;\n  assign \\wire:missing_44  = wire6_44;\n  assign \\wire:missing_46  = wire7_46;\n  assign \\wire:missing_47  = wire8_47;\n  assign \\wire:missing_48  = 1'h1;\n  assign \\wire:missing_48_40_37_42_28_45_24  = 1'h1;\n  assign \\wire:missing_85  = wire51_85;\n  assign \\wire:missing_89  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu/src/top.v'.\nSBY 23:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] Copy '/tmp/fuzzmount745B5940/73F90C44.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu/src/73F90C44.v'.\nSBY 23:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] Copy '/tmp/fuzzmount745B5940/73F90C44.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu/src/73F90C44.post.v'.\nSBY 23:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] engine_0: abc pdr\nSBY 23:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: /tmp/fuzzmount745B5940/top.v:57: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/73F90C44.v:142$135_Y [0] between cell $shr$/tmp/fuzzmount745B5940/73F90C44.v:142$135.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/73F90C44.v:148$141_Y [0] between cell $shr$/tmp/fuzzmount745B5940/73F90C44.v:148$141.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire63_70 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire61_70 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire59_70 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire58_70 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire57_77 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire18_70 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire16_39 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire15_70 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire14_35 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire12_70 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire11_70 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire presynth.\\wire69_70 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire top.\\y_post_8 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire top.\\y_pre_8 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] base: finished (returncode=0)\nSBY 23:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire63_70 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire61_70 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire59_70 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire58_70 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire57_77 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire18_70 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire16_39 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire15_70 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire14_35 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire12_70 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire11_70 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire presynth.\\wire69_70 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire top.\\y_post_8 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire top.\\y_pre_8 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:49:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] aig: finished (returncode=0)\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] engine_0: Warning: The network has no constraints.\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] engine_0: finished (returncode=0)\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] engine_0: Status returned by engine: FAIL\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu'.\nSBY 23:49:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx0t9n6lu] DONE (FAIL, rc=2)\n", :err ""}}}