/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.27
Hash     : 8483c76
Date     : Jan 26 2024
Type     : Engineering
Log Time   : Mon Jan 29 13:54:04 2024 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/synthesis/asym_ram_sdp_wide_async_read_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/packing/asym_ram_sdp_wide_async_read_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report asym_ram_sdp_wide_async_read_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top asym_ram_sdp_wide_async_read --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/packing/asym_ram_sdp_wide_async_read_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/placement/asym_ram_sdp_wide_async_read_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/routing/asym_ram_sdp_wide_async_read_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: asym_ram_sdp_wide_async_read_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 32.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/packing/asym_ram_sdp_wide_async_read_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/placement/asym_ram_sdp_wide_async_read_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/routing/asym_ram_sdp_wide_async_read_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/packing/asym_ram_sdp_wide_async_read_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: asym_ram_sdp_wide_async_read_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 32.0 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/synthesis/asym_ram_sdp_wide_async_read_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.25 seconds (max_rss 40.0 MiB, delta_rss +8.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 40.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.03 seconds (max_rss 40.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 40.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 6054
    .input :      25
    .output:      64
    0-LUT  :       1
    6-LUT  :    1868
    dffre  :    4096
  Nets  : 5990
    Avg Fanout:     4.6
    Max Fanout:  4096.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 33610
  Timing Graph Edges: 55176
  Timing Graph Levels: 10
# Build Timing Graph took 0.05 seconds (max_rss 40.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 4096 pins (12.2%), 4096 blocks (67.7%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/packing/asym_ram_sdp_wide_async_read_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 40.3 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/packing/asym_ram_sdp_wide_async_read_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.88 seconds).
# Load packing took 0.92 seconds (max_rss 121.6 MiB, delta_rss +81.1 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 89
   io_output     : 64
    outpad       : 64
   io_input      : 25
    inpad        : 25
  clb            : 619
   clb_lr        : 619
    fle          : 3997
     fast6       : 1856
      lut6       : 1856
       lut       : 1856
     ble5        : 4109
      lut5       : 13
       lut       : 13
      ff         : 4096
       DFFRE     : 4096

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		89	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		619	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.08 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.11 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 121.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 33.48 seconds (max_rss 1132.3 MiB, delta_rss +1010.7 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 35.04 seconds (max_rss 1132.3 MiB, delta_rss +1010.7 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/placement/asym_ram_sdp_wide_async_read_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_async_read_notdpflag/results_dir/asym_ram_sdp_wide_async_read/run_1/synth_1_1/impl_1_1_1/placement/asym_ram_sdp_wide_async_read_post_synth.place.

# Load Placement took 0.37 seconds (max_rss 1132.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 87.63 seconds (max_rss 1132.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.21 seconds (max_rss 1132.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 87.83 seconds (max_rss 1132.3 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1236 (  9.9%) |************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)  655 (  5.2%) |*************
[      0.3:      0.4) 2206 ( 17.6%) |*******************************************
[      0.4:      0.5) 1556 ( 12.4%) |******************************
[      0.5:      0.6) 1631 ( 13.0%) |********************************
[      0.6:      0.7) 1593 ( 12.7%) |*******************************
[      0.7:      0.8) 2380 ( 19.0%) |**********************************************
[      0.8:      0.9)  902 (  7.2%) |*****************
[      0.9:        1)  363 (  2.9%) |*******
## Initializing router criticalities took 0.18 seconds (max_rss 1132.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.4     0.0    0  885769    4155   11904    4454 ( 0.149%)   56352 ( 2.5%)    6.109 -2.008e+04     -6.109      0.000      0.000      N/A
   2    0.3     0.5   22  746269    2463    9357    3104 ( 0.104%)   56201 ( 2.5%)    6.054 -1.917e+04     -6.054      0.000      0.000      N/A
   3    0.3     0.6    5  631645    1942    7117    2450 ( 0.082%)   56535 ( 2.5%)    6.112 -1.948e+04     -6.112      0.000      0.000      N/A
   4    0.3     0.8    3  538218    1551    5609    1850 ( 0.062%)   57372 ( 2.5%)    6.112 -1.966e+04     -6.112      0.000      0.000      N/A
   5    0.2     1.1    5  453590    1226    4481    1346 ( 0.045%)   58072 ( 2.5%)    6.048 -1.980e+04     -6.048      0.000      0.000      N/A
   6    0.2     1.4    1  398494     889    3566     973 ( 0.033%)   58813 ( 2.6%)    6.072 -1.993e+04     -6.072      0.000      0.000      N/A
   7    0.2     1.9    4  341926     624    2802     685 ( 0.023%)   59384 ( 2.6%)    6.072 -1.990e+04     -6.072      0.000      0.000      N/A
   8    0.2     2.4    5  253423     416    1875     370 ( 0.012%)   59960 ( 2.6%)    6.072 -1.988e+04     -6.072      0.000      0.000      N/A
   9    0.2     3.1    2  174064     225    1028     164 ( 0.005%)   60471 ( 2.6%)    6.072 -1.989e+04     -6.072      0.000      0.000      N/A
  10    0.1     4.1    0  106053     107     614      71 ( 0.002%)   60835 ( 2.7%)    6.072 -1.989e+04     -6.072      0.000      0.000       19
  11    0.1     5.3    1   68948      51     315      24 ( 0.001%)   61036 ( 2.7%)    6.072 -1.986e+04     -6.072      0.000      0.000       17
  12    0.1     6.9    0   33991      20     115       3 ( 0.000%)   61081 ( 2.7%)    6.072 -1.986e+04     -6.072      0.000      0.000       16
  13    0.1     9.0    0   22356       7      57       1 ( 0.000%)   61092 ( 2.7%)    6.072 -1.986e+04     -6.072      0.000      0.000       14
  14    0.1    11.6    0   21357       5      54       0 ( 0.000%)   61095 ( 2.7%)    6.072 -1.986e+04     -6.072      0.000      0.000       13
Restoring best routing
Critical path: 6.07173 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1236 (  9.9%) |***********************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)  466 (  3.7%) |*********
[      0.3:      0.4) 1481 ( 11.8%) |****************************
[      0.4:      0.5) 1801 ( 14.4%) |**********************************
[      0.5:      0.6) 1926 ( 15.4%) |************************************
[      0.6:      0.7) 1959 ( 15.6%) |*************************************
[      0.7:      0.8) 2463 ( 19.7%) |**********************************************
[      0.8:      0.9)  913 (  7.3%) |*****************
[      0.9:        1)  277 (  2.2%) |*****
Router Stats: total_nets_routed: 13681 total_connections_routed: 48894 total_heap_pushes: 4676103 total_heap_pops: 1128277 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 4676103 total_external_heap_pops: 1128277 total_external_SOURCE_pushes: 24916 total_external_SOURCE_pops: 17448 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 24916 rt_node_SOURCE_high_fanout_pushes: 428 rt_node_SOURCE_entire_tree_pushes: 24488 total_external_SINK_pushes: 208314 total_external_SINK_pops: 189868 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 361253 total_external_IPIN_pops: 315425 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 24975 total_external_OPIN_pops: 18661 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 11534 rt_node_OPIN_high_fanout_pushes: 428 rt_node_OPIN_entire_tree_pushes: 11106 total_external_CHANX_pushes: 1995820 total_external_CHANX_pops: 311248 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 391062 rt_node_CHANX_high_fanout_pushes: 163410 rt_node_CHANX_entire_tree_pushes: 227652 total_external_CHANY_pushes: 2060825 total_external_CHANY_pops: 275627 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 352345 rt_node_CHANY_high_fanout_pushes: 142317 rt_node_CHANY_entire_tree_pushes: 210028 total_number_of_adding_all_rt: 991815 total_number_of_adding_high_fanout_rt: 24497 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 11773 
# Routing took 3.30 seconds (max_rss 1132.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.10 seconds (max_rss 1132.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 307638094
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 1132.3 MiB, delta_rss +0.0 MiB)
Found 16075 mismatches between routing and packing results.
Fixed 10533 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.15 seconds (max_rss 1132.3 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         89                               0.719101                     0.280899   
       clb        619                                 20.126                      6.67367   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1834 out of 5990 nets, 4156 nets not absorbed.


Average number of bends per net: 3.28592  Maximum # of bends: 490

Number of global nets: 1
Number of routed nets (nonglobal): 4155
Wire length results (in units of 1 clb segments)...
	Total wirelength: 61095, average net length: 14.7040
	Maximum net length: 2236

Wire length results in terms of physical segments...
	Total wiring segments used: 24532, average wire segments per net: 5.90421
	Maximum segments used by a net: 946
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     6 (  0.0%) |
[      0.3:      0.4)   368 (  2.5%) |*
[      0.2:      0.3)   766 (  5.3%) |***
[      0.1:      0.2)   336 (  2.3%) |*
[        0:      0.1) 13014 ( 89.8%) |*********************************************
Maximum routing channel utilization:      0.44 at (44,20)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   0.311      160
                         1      39   4.189      160
                         2      52   7.698      160
                         3      53  10.198      160
                         4      55  12.085      160
                         5      57  13.274      160
                         6      58  11.585      160
                         7      56  12.623      160
                         8      61  14.368      160
                         9      58  14.057      160
                        10      61  12.783      160
                        11      60  12.840      160
                        12      64  13.538      160
                        13      59  12.953      160
                        14      52  11.000      160
                        15      63  12.292      160
                        16      69  13.104      160
                        17      57  12.896      160
                        18      62  12.632      160
                        19      62  12.670      160
                        20      71  12.840      160
                        21      59  11.311      160
                        22      60  10.274      160
                        23      51   8.906      160
                        24      54   8.226      160
                        25      56   7.179      160
                        26      55   5.472      160
                        27      39   3.736      160
                        28      19   1.623      160
                        29       2   0.132      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       0   0.000      160
                        40       0   0.000      160
                        41       0   0.000      160
                        42       0   0.000      160
                        43       0   0.000      160
                        44       0   0.000      160
                        45       0   0.000      160
                        46       0   0.000      160
                        47       0   0.000      160
                        48       0   0.000      160
                        49       0   0.000      160
                        50       0   0.000      160
                        51       0   0.000      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160
                        63       0   0.000      160
                        64       0   0.000      160
                        65       0   0.000      160
                        66       0   0.000      160
                        67       0   0.000      160
                        68       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       1   0.114      160
                        29       9   0.900      160
                        30      33   5.829      160
                        31      49  10.171      160
                        32      54  11.371      160
                        33      53  13.071      160
                        34      54  13.643      160
                        35      68  16.529      160
                        36      63  15.043      160
                        37      50  14.286      160
                        38      28   6.829      160
                        39      63  18.586      160
                        40      59  18.757      160
                        41      52  14.929      160
                        42      32   8.886      160
                        43      59  18.314      160
                        44      63  17.871      160
                        45      48  13.729      160
                        46      25   6.600      160
                        47      66  16.243      160
                        48      66  17.700      160
                        49      54  15.714      160
                        50      27   7.314      160
                        51      57  16.686      160
                        52      62  18.714      160
                        53      61  18.514      160
                        54      54  16.143      160
                        55      31   6.529      160
                        56      60  15.686      160
                        57      64  14.100      160
                        58      50  11.200      160
                        59      24   3.429      160
                        60      61  10.500      160
                        61      48   6.857      160
                        62      31   2.271      160
                        63       3   0.200      160
                        64       3   0.100      160
                        65       0   0.000      160
                        66       0   0.000      160
                        67       0   0.000      160
                        68       0   0.000      160
                        69       0   0.000      160
                        70       0   0.000      160
                        71       0   0.000      160
                        72       0   0.000      160
                        73       0   0.000      160
                        74       0   0.000      160
                        75       0   0.000      160
                        76       0   0.000      160
                        77       0   0.000      160
                        78       0   0.000      160
                        79       0   0.000      160
                        80       0   0.000      160
                        81       0   0.000      160
                        82       0   0.000      160
                        83       0   0.000      160
                        84       0   0.000      160
                        85       0   0.000      160
                        86       0   0.000      160
                        87       0   0.000      160
                        88       0   0.000      160
                        89       0   0.000      160
                        90       0   0.000      160
                        91       0   0.000      160
                        92       0   0.000      160
                        93       0   0.000      160
                        94       0   0.000      160
                        95       0   0.000      160
                        96       0   0.000      160
                        97       0   0.000      160
                        98       0   0.000      160
                        99       0   0.000      160
                       100       0   0.000      160
                       101       0   0.000      160
                       102       0   0.000      160
                       103       0   0.000      160
                       104       0   0.000      160

Total tracks in x-direction: 11040, in y-direction: 16800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.98776e+08
	Total used logic block area: 3.33604e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 9.40852e+07, per logic tile: 12679.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 229632
                                                      Y      1 228480
                                                      X      4 236256
                                                      Y      4 238560

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1       0.028
                                             4      0.0265

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0257
                                             4       0.025

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0269
                             L4          0.0258

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0269
                             L4    1      0.0258

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    5e-10:  8.5e-10)  270 (  3.3%) |*****
[  8.5e-10:  1.2e-09)  940 ( 11.4%) |*******************
[  1.2e-09:  1.6e-09) 1920 ( 23.3%) |***************************************
[  1.6e-09:  1.9e-09) 2272 ( 27.5%) |**********************************************
[  1.9e-09:  2.3e-09) 1813 ( 22.0%) |*************************************
[  2.3e-09:  2.6e-09)  708 (  8.6%) |**************
[  2.6e-09:    3e-09)  217 (  2.6%) |****
[    3e-09:  3.3e-09)   71 (  0.9%) |*
[  3.3e-09:  3.7e-09)   38 (  0.5%) |*
[  3.7e-09:    4e-09)    7 (  0.1%) |

Final critical path delay (least slack): 6.07173 ns, Fmax: 164.698 MHz
Final setup Worst Negative Slack (sWNS): -6.07173 ns
Final setup Total Negative Slack (sTNS): -19860.2 ns

Final setup slack histogram:
[ -6.1e-09: -5.5e-09)   28 (  0.3%) |*
[ -5.5e-09:   -5e-09)   22 (  0.3%) |
[   -5e-09: -4.4e-09)   14 (  0.2%) |
[ -4.4e-09: -3.9e-09)   94 (  1.1%) |**
[ -3.9e-09: -3.3e-09)  957 ( 11.6%) |*******************
[ -3.3e-09: -2.8e-09) 2346 ( 28.4%) |**********************************************
[ -2.8e-09: -2.2e-09) 1282 ( 15.5%) |*************************
[ -2.2e-09: -1.7e-09) 1518 ( 18.4%) |******************************
[ -1.7e-09: -1.1e-09) 1415 ( 17.1%) |****************************
[ -1.1e-09: -5.6e-10)  580 (  7.0%) |***********

Final geomean non-virtual intra-domain period: 6.07173 ns (164.698 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 6.07173 ns (164.698 MHz)

Writing Implementation Netlist: asym_ram_sdp_wide_async_read_post_synthesis.v
Writing Implementation Netlist: asym_ram_sdp_wide_async_read_post_synthesis.blif
Writing Implementation SDF    : asym_ram_sdp_wide_async_read_post_synthesis.sdf
Incr Slack updates 1 in 0.00157522 sec
Full Max Req/Worst Slack updates 1 in 0.00120197 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00282929 sec
Flow timing analysis took 1.03059 seconds (0.888542 STA, 0.142044 slack) (16 full updates: 0 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 131.06 seconds (max_rss 1132.3 MiB)
Incr Slack updates 15 in 0.0254463 sec
Full Max Req/Worst Slack updates 3 in 0.0024028 sec
Incr Max Req/Worst Slack updates 12 in 0.0127815 sec
Incr Criticality updates 9 in 0.0217599 sec
Full Criticality updates 6 in 0.0187325 sec
