// Seed: 2603736955
module module_0 (
    output tri0  id_0,
    output uwire id_1
);
  wire id_3, id_4, id_5, id_6;
  wire id_7;
  wire id_8;
  logic [7:0] id_9, id_10, id_11, id_12;
  tri0 id_13 = 1;
  assign id_9[1] = id_10;
  assign id_3 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output tri id_5,
    output wor id_6,
    output tri1 id_7,
    output supply0 id_8,
    output wor id_9,
    output wire id_10,
    input wand id_11,
    input tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17,
    input tri id_18,
    input wand id_19,
    output supply1 id_20,
    output wand id_21
);
  always id_5 = id_17.id_0;
  wire id_23;
  module_0 modCall_1 (
      id_20,
      id_10
  );
endmodule
