# UART_Artix7_FPGA_Verilog_RTL
This  project is intended to send "hello" from fpga to host, 
uart core module runs at 50MHz, with the baudrate of 9600.


Credits:- https://github.com/freecores/osdvu
