Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: EstadoAsc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "EstadoAsc.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "EstadoAsc"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : EstadoAsc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/Alumno/Escritorio/Practicas/EstadoAsc/EstadoAsc.vhd" in Library work.
Entity <estadoasc> compiled.
Entity <estadoasc> (Architecture <arq_estadoasc>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <EstadoAsc> in library <work> (architecture <arq_estadoasc>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <EstadoAsc> in library <work> (Architecture <arq_estadoasc>).
Entity <EstadoAsc> analyzed. Unit <EstadoAsc> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <EstadoAsc>.
    Related source file is "C:/Documents and Settings/Alumno/Escritorio/Practicas/EstadoAsc/EstadoAsc.vhd".
    Found finite state machine <FSM_0> for signal <edoPresente>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | led                       (rising_edge)        |
    | Power Up State     | d0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <led>.
    Found 26-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <EstadoAsc> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <edoPresente/FSM> on signal <edoPresente[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 d0    | 00
 d1    | 01
 d2    | 10
 d3    | 11
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <EstadoAsc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block EstadoAsc, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : EstadoAsc.ngr
Top Level Output File Name         : EstadoAsc
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 99
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 12
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 29
#      FD                          : 3
#      FDR                         : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       23  out of   4656     0%  
 Number of Slice Flip Flops:             29  out of   9312     0%  
 Number of 4 input LUTs:                 46  out of   9312     0%  
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    232     2%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clk                                | BUFGP                     | 27    |
led_OBUF                           | NONE(edoPresente_FSM_FFd1)| 2     |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.360ns (Maximum Frequency: 186.560MHz)
   Minimum input arrival time before clock: 2.518ns
   Maximum output required time after clock: 5.103ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.360ns (frequency: 186.560MHz)
  Total number of paths / destination ports: 1064 / 53
-------------------------------------------------------------------------
Delay:               5.360ns (Levels of Logic = 3)
  Source:            cnt_3 (FF)
  Destination:       cnt_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_3 to cnt_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  cnt_3 (cnt_3)
     LUT4:I0->O            1   0.612   0.509  cnt_cmp_eq0000141 (cnt_cmp_eq0000141)
     LUT4_D:I0->LO         1   0.612   0.103  cnt_cmp_eq0000160 (N4)
     LUT4:I3->O           26   0.612   1.071  cnt_cmp_eq000045 (cnt_cmp_eq0000)
     FDR:R                     0.795          cnt_25
    ----------------------------------------
    Total                      5.360ns (3.145ns logic, 2.215ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'led_OBUF'
  Clock period: 1.926ns (frequency: 519.224MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.926ns (Levels of Logic = 1)
  Source:            edoPresente_FSM_FFd1 (FF)
  Destination:       edoPresente_FSM_FFd1 (FF)
  Source Clock:      led_OBUF rising
  Destination Clock: led_OBUF rising

  Data Path: edoPresente_FSM_FFd1 to edoPresente_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.532  edoPresente_FSM_FFd1 (edoPresente_FSM_FFd1)
     LUT3:I0->O            1   0.612   0.000  edoPresente_FSM_FFd1-In1 (edoPresente_FSM_FFd1-In)
     FD:D                      0.268          edoPresente_FSM_FFd1
    ----------------------------------------
    Total                      1.926ns (1.394ns logic, 0.532ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'led_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.518ns (Levels of Logic = 2)
  Source:            x (PAD)
  Destination:       edoPresente_FSM_FFd2 (FF)
  Destination Clock: led_OBUF rising

  Data Path: x to edoPresente_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  x_IBUF (x_IBUF)
     LUT2:I0->O            1   0.612   0.000  edoPresente_FSM_FFd2-In1 (edoPresente_FSM_FFd2-In)
     FD:D                      0.268          edoPresente_FSM_FFd2
    ----------------------------------------
    Total                      2.518ns (1.986ns logic, 0.532ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            led (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising

  Data Path: led to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.514   0.499  led (led_OBUF)
     OBUF:I->O                 3.169          led_OBUF (led)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'led_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.103ns (Levels of Logic = 2)
  Source:            edoPresente_FSM_FFd2 (FF)
  Destination:       z<1> (PAD)
  Source Clock:      led_OBUF rising

  Data Path: edoPresente_FSM_FFd2 to z<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.451  edoPresente_FSM_FFd2 (edoPresente_FSM_FFd2)
     INV:I->O              1   0.612   0.357  edoPresente_FSM_Out11_INV_0 (z_1_OBUF)
     OBUF:I->O                 3.169          z_1_OBUF (z<1>)
    ----------------------------------------
    Total                      5.103ns (4.295ns logic, 0.808ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.83 secs
 
--> 

Total memory usage is 136224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

