{
  "VeriGen-Codegen-16B": {
    "link": "https://ieeexplore.ieee.org/abstract/document/10137086",
    "open-data": "NONE",
    "pass@1": {
      "verilogeval_machine": 44.0,
      "verilogeval_human": 30.3,
      "RTLLM_V1.0_Syntax": 40,
      "RTLLM_V1.0_Func": 16.7,
      "RTLLM_V1.1_Syntax": 86.2,
      "RTLLM_V1.1_Func": 24.1
    },
    "prompted": true,
    "size": 16
  },
  "VerilogEval-codegen-16B-verilog-sft": {
    "link": "https://ieeexplore.ieee.org/abstract/document/10323812/",
    "open-data": "NONE",
    "pass@1": {
      "verilogeval_machine": 46.2,
      "verilogeval_human": 28.8
    },
    "prompted": true,
    "size": 16
  },
  "VerilogEval-codegen-16B-multi-sft": {
    "link": "https://ieeexplore.ieee.org/abstract/document/10137086",
    "open-data": "NONE",
    "pass@1": {
      "verilogeval_machine": 37.1,
      "verilogeval_human": 17.1
    },
    "prompted": true,
    "size": 16
  },
  "VerilogEval-codegen-6B-verilog-sft": {
    "link": "https://ieeexplore.ieee.org/abstract/document/10137086",
    "open-data": "NONE",
    "pass@1": {
      "verilogeval_machine": 40.0,
      "verilogeval_human": 26.6
    },
    "prompted": true,
    "size": 6
  },
  
}
