{"vcs1":{"timestamp_begin":1733716407.888644891, "rt":1.40, "ut":0.42, "st":0.07}}
{"vcselab":{"timestamp_begin":1733716409.342893765, "rt":0.69, "ut":0.23, "st":0.06}}
{"link":{"timestamp_begin":1733716410.083303932, "rt":0.89, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733716407.512974794}
{"VCS_COMP_START_TIME": 1733716407.512974794}
{"VCS_COMP_END_TIME": 1733716411.521771298}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 377504}}
{"vcselab": {"peak_mem": 254192}}
