// Seed: 1746279125
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  assign module_1.id_5 = 0;
endmodule
module module_1;
  integer id_1;
  assign id_2 = id_2;
  wire id_3;
  task id_4;
    id_1 <= -1;
  endtask
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  time id_5;
  wire id_8;
  wire id_9;
  wire id_10;
  logic [7:0] id_11 = id_7;
  assign id_5 = id_4;
  wire id_12, id_13;
endmodule
module module_2 (
    output wand id_0,
    input wand id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4
);
  assign id_4 = id_1 - {id_3};
endmodule
module module_3 (
    output tri id_0,
    output tri1 id_1,
    output uwire id_2,
    output tri id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    output tri id_12,
    input tri id_13,
    output supply0 id_14,
    input wor id_15,
    output wor id_16,
    output tri0 id_17,
    output tri id_18,
    output tri1 id_19,
    input tri1 id_20,
    input wire id_21,
    output wor id_22,
    output wor id_23,
    output supply0 id_24,
    input wand id_25,
    input wor id_26,
    input tri1 id_27,
    output tri1 id_28,
    inout wand id_29,
    input tri0 id_30
);
  wire id_32, id_33, id_34;
  wire id_35;
  assign id_3 = -1;
  always $display(-1'b0, -1 - -1 + id_25);
  wire id_36;
  parameter id_37 = "";
  uwire id_38, id_39;
  id_40(
      id_38, 1'b0, 1, id_38, -1, id_1
  );
  module_2 modCall_1 (
      id_14,
      id_15,
      id_4,
      id_13,
      id_39
  );
  assign modCall_1.type_1 = 0;
endmodule
