// Seed: 2934704058
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  output id_1;
  type_4(
      1 ^ !id_2 - 1, id_1
  );
  assign id_2 = 1;
  always @(1 or negedge "") begin
    id_3 = 1;
    id_1 = 1;
  end
  logic id_3;
endmodule
