Loading from test-inputs/1-binary/67-slt-true.hex.txt
WARNING: src/simple_memory.v:33: $readmemh(test-inputs/1-binary/67-slt-true.hex.txt): Not enough words in the file for the requested range [0:1023].
VCD info: dumpfile waves.vcd opened for output.
num: 10000000000000000000000000000000: 
shifted num: 00000000000000000000100000000000: 
REGFile : OUT: $zero,$at,$v0,$v1,$a0,$a1,$a2,$a3,$t0,$t1,$t2,$t3,$t4,$t5,$t6,$t7,$s0,$s1,$s2,$s3,$s4,$s5,$s6,$s7,$t8,$t9,$k0,$k1,$gp,$sp,$s8,$ra
address: bfc00000
addiu begins, a=00000000, b=00000000
addiu begins, a=00000000, b=fffff000
address: fffff000
address: fffff000
address: bfc00004
addiu begins, a=00000000, b=fffffff0
address: fffffff0
address: fffffff0
address: bfc00008
sll begins, b=fffffff0, sa = 00
address: 00000001
address: 00000001
address: bfc0000c
address: 00000001
address: 00000001
address: bfc00010
address: 00000001
address: 00000001
address: bfc00014
REG v0: OUT: 00000001
testbenches/mips_cpu_bus_tb.v:61: $finish called at 33000 (10ps)
sll begins, b=00000000, sa = 00
