diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index 2343fc0..b6e46d8 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -2017,5 +2017,37 @@ larb3: larb@1a002000 {
 			clock-names = "apb", "smi", "gals";
 			power-domains = <&spm MT8183_POWER_DOMAIN_CAM>;
 		};
+
+		seninf: seninf@1a040000 {
+                        compatible = "mediatek,mt8183-seninf";
+                        reg = <0 0x1a040000 0 0x8000>;
+                        interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_LOW>;
+                        power-domains = <&spm MT8183_POWER_DOMAIN_CAM>;
+                        clocks = <&camsys CLK_CAM_SENINF>,
+                                 <&topckgen CLK_TOP_MUX_SENINF>;
+                        clock-names = "cam_seninf", "top_mux_seninf";
+                        phys = <&mipi_dphy 0>;
+                        phy-names = "seninf";
+                        status = "disabled";
+
+                        ports {
+                                #address-cells = <1>;
+                                #size-cells = <0>;
+
+                                port@4 {
+                                        reg = <4>;
+
+                                        seninf_camisp_endpoint: endpoint {
+                                                remote-endpoint = <&camisp_endpoint>;
+                                        };
+                                };
+                        };
+                };
+
+		mipi_dphy: mipi_dphy@11c80000 {
+			compatible = "mediatek,mt8183-mipi_dphy";
+			reg = <0 0x11C80000 0 0x6000>;
+			#phy-cells = <1>;
+		};
 	};
 };
diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index 7d76636..f1d687c 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -2035,6 +2035,43 @@ camsys: syscon@1a000000 {
 			#clock-cells = <1>;
 		};
 
+		camisp: camisp@1a000000 {
+                        compatible = "mediatek,mt8183-camisp";
+                        reg = <0 0x1a000000 0 0x1000>,
+                                        <0 0x1a003000 0 0x1000>,
+                                        <0 0x1a004000 0 0x2000>,
+                                        <0 0x1a006000 0 0x2000>,
+                                        <0 0x1a008000 0 0x2000>;
+                        reg-names = "cam_sys",
+                                        "cam_uni",
+                                        "cam_a",
+                                        "cam_b",
+                                        "cam_c";
+                        interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_LOW>,
+                                        <GIC_SPI 254 IRQ_TYPE_LEVEL_LOW>,
+                                        <GIC_SPI 255 IRQ_TYPE_LEVEL_LOW>,
+                                        <GIC_SPI 256 IRQ_TYPE_LEVEL_LOW>;
+                        interrupt-names = "cam_uni",
+                                        "cam_a",
+                                        "cam_b",
+                                        "cam_c";
+                        iommus = <&iommu M4U_PORT_CAM_IMGO>;
+                        clocks = <&camsys CLK_CAM_CAM>,
+                                        <&camsys CLK_CAM_CAMTG>;
+                        clock-names = "camsys_cam_cgpdn",
+                                        "camsys_camtg_cgpdn";
+                        mediatek,larb = <&larb3>,
+                                        <&larb6>;
+                        power-domains = <&scpsys MT8183_POWER_DOMAIN_CAM>;
+                        mediatek,scp = <&scp>;
+
+                        port {
+                                camisp_endpoint: endpoint {
+                                        remote-endpoint = <&seninf_camisp_endpoint>;
+                                };
+                        };
+                };
+
 		larb6: larb@1a001000 {
 			compatible = "mediatek,mt8183-smi-larb";
 			reg = <0 0x1a001000 0 0x1000>;
