<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUCallLowering.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUCallLowering.cpp.html'>AMDGPUCallLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp - Call lowering -----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements the lowering of LLVM calls to machine code calls for</i></td></tr>
<tr><th id="11">11</th><td><i>/// GlobalISel.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUCallLowering.h.html">"AMDGPUCallLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPULegalizerInfo.h.html">"AMDGPULegalizerInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUTargetMachine.h.html">"AMDGPUTargetMachine.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/Analysis.h.html">"llvm/CodeGen/Analysis.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html">"llvm/CodeGen/FunctionLoweringInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html">"llvm/IR/IntrinsicsAMDGPU.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "amdgpu-call-lowering"</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>namespace</b> {</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUValueHandler" title='(anonymous namespace)::AMDGPUValueHandler' data-ref="(anonymousnamespace)::AMDGPUValueHandler" data-ref-filename="(anonymousnamespace)..AMDGPUValueHandler">AMDGPUValueHandler</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering" data-ref-filename="llvm..CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler" data-ref-filename="llvm..CallLowering..ValueHandler">ValueHandler</a> {</td></tr>
<tr><th id="33">33</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044" title='(anonymous namespace)::AMDGPUValueHandler::AMDGPUValueHandler' data-type='void (anonymous namespace)::AMDGPUValueHandler::AMDGPUValueHandler(bool IsIncoming, llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, llvm::CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044" data-ref-filename="_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044">AMDGPUValueHandler</dfn>(<em>bool</em> <dfn class="local col8 decl" id="198IsIncoming" title='IsIncoming' data-type='bool' data-ref="198IsIncoming" data-ref-filename="198IsIncoming">IsIncoming</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="199B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="199B" data-ref-filename="199B">B</dfn>,</td></tr>
<tr><th id="34">34</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="200MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="200MRI" data-ref-filename="200MRI">MRI</dfn>, <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col1 decl" id="201AssignFn" title='AssignFn' data-type='llvm::CCAssignFn *' data-ref="201AssignFn" data-ref-filename="201AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="35">35</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler" data-ref-filename="llvm..CallLowering..ValueHandler">ValueHandler</a><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandlerC1EbRNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE" title='llvm::CallLowering::ValueHandler::ValueHandler' data-ref="_ZN4llvm12CallLowering12ValueHandlerC1EbRNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE" data-ref-filename="_ZN4llvm12CallLowering12ValueHandlerC1EbRNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE">(</a><a class="local col8 ref" href="#198IsIncoming" title='IsIncoming' data-ref="198IsIncoming" data-ref-filename="198IsIncoming">IsIncoming</a>, <a class="local col9 ref" href="#199B" title='B' data-ref="199B" data-ref-filename="199B">B</a>, <a class="local col0 ref" href="#200MRI" title='MRI' data-ref="200MRI" data-ref-filename="200MRI">MRI</a>, <a class="local col1 ref" href="#201AssignFn" title='AssignFn' data-ref="201AssignFn" data-ref-filename="201AssignFn">AssignFn</a>) {}</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE">/// Wrapper around extendRegister to ensure we extend to a full 32-bit</i></td></tr>
<tr><th id="38">38</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE">  /// register.</i></td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUValueHandler::extendRegisterMin32' data-type='llvm::Register (anonymous namespace)::AMDGPUValueHandler::extendRegisterMin32(llvm::Register ValVReg, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE">extendRegisterMin32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="202ValVReg" title='ValVReg' data-type='llvm::Register' data-ref="202ValVReg" data-ref-filename="202ValVReg">ValVReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col3 decl" id="203VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="203VA" data-ref-filename="203VA">VA</dfn>) {</td></tr>
<tr><th id="40">40</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col3 ref" href="#203VA" title='VA' data-ref="203VA" data-ref-filename="203VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv" data-ref-filename="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() &lt; <var>32</var>) {</td></tr>
<tr><th id="41">41</th><td>      <i>// 16-bit types are reported as legal for 32-bit registers. We need to</i></td></tr>
<tr><th id="42">42</th><td><i>      // extend and do a 32-bit copy to avoid the verifier complaining about it.</i></td></tr>
<tr><th id="43">43</th><td>      <b>return</b> <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#202ValVReg" title='ValVReg' data-ref="202ValVReg" data-ref-filename="202ValVReg">ValVReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="44">44</th><td>    }</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandler14extendRegisterENS_8RegisterERNS_11CCValAssignEj" title='llvm::CallLowering::ValueHandler::extendRegister' data-ref="_ZN4llvm12CallLowering12ValueHandler14extendRegisterENS_8RegisterERNS_11CCValAssignEj" data-ref-filename="_ZN4llvm12CallLowering12ValueHandler14extendRegisterENS_8RegisterERNS_11CCValAssignEj">extendRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202ValVReg" title='ValVReg' data-ref="202ValVReg" data-ref-filename="202ValVReg">ValVReg</a>, <span class='refarg'><a class="local col3 ref" href="#203VA" title='VA' data-ref="203VA" data-ref-filename="203VA">VA</a></span>);</td></tr>
<tr><th id="47">47</th><td>  }</td></tr>
<tr><th id="48">48</th><td>};</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUOutgoingValueHandler" title='(anonymous namespace)::AMDGPUOutgoingValueHandler' data-ref="(anonymousnamespace)::AMDGPUOutgoingValueHandler" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingValueHandler">AMDGPUOutgoingValueHandler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUValueHandler" title='(anonymous namespace)::AMDGPUValueHandler' data-ref="(anonymousnamespace)::AMDGPUValueHandler" data-ref-filename="(anonymousnamespace)..AMDGPUValueHandler">AMDGPUValueHandler</a> {</td></tr>
<tr><th id="51">51</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11C15426897" title='(anonymous namespace)::AMDGPUOutgoingValueHandler::AMDGPUOutgoingValueHandler' data-type='void (anonymous namespace)::AMDGPUOutgoingValueHandler::AMDGPUOutgoingValueHandler(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstrBuilder MIB, llvm::CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11C15426897" data-ref-filename="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11C15426897">AMDGPUOutgoingValueHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="204B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="204B" data-ref-filename="204B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="205MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="205MRI" data-ref-filename="205MRI">MRI</dfn>,</td></tr>
<tr><th id="52">52</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="206MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="206MIB" data-ref-filename="206MIB">MIB</dfn>, <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col7 decl" id="207AssignFn" title='AssignFn' data-type='llvm::CCAssignFn *' data-ref="207AssignFn" data-ref-filename="207AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="53">53</th><td>      : <a class="tu type" href="#(anonymousnamespace)::AMDGPUValueHandler" title='(anonymous namespace)::AMDGPUValueHandler' data-ref="(anonymousnamespace)::AMDGPUValueHandler" data-ref-filename="(anonymousnamespace)..AMDGPUValueHandler">AMDGPUValueHandler</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044" title='(anonymous namespace)::AMDGPUValueHandler::AMDGPUValueHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044" data-ref-filename="_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044">(</a><b>false</b>, <a class="local col4 ref" href="#204B" title='B' data-ref="204B" data-ref-filename="204B">B</a>, <a class="local col5 ref" href="#205MRI" title='MRI' data-ref="205MRI" data-ref-filename="205MRI">MRI</a>, <a class="local col7 ref" href="#207AssignFn" title='AssignFn' data-ref="207AssignFn" data-ref-filename="207AssignFn">AssignFn</a>), <a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingValueHandler::MIB" title='(anonymous namespace)::AMDGPUOutgoingValueHandler::MIB' data-use='w' data-ref="(anonymousnamespace)::AMDGPUOutgoingValueHandler::MIB" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingValueHandler..MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_">(</a><a class="local col6 ref" href="#206MIB" title='MIB' data-ref="206MIB" data-ref-filename="206MIB">MIB</a>) {}</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUOutgoingValueHandler::MIB" title='(anonymous namespace)::AMDGPUOutgoingValueHandler::MIB' data-type='llvm::MachineInstrBuilder' data-ref="(anonymousnamespace)::AMDGPUOutgoingValueHandler::MIB" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingValueHandler..MIB">MIB</dfn>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" title='(anonymous namespace)::AMDGPUOutgoingValueHandler::getStackAddress' data-type='llvm::Register (anonymous namespace)::AMDGPUOutgoingValueHandler::getStackAddress(uint64_t Size, int64_t Offset, llvm::MachinePointerInfo &amp; MPO)' data-ref="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE">getStackAddress</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="208Size" title='Size' data-type='uint64_t' data-ref="208Size" data-ref-filename="208Size">Size</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="209Offset" title='Offset' data-type='int64_t' data-ref="209Offset" data-ref-filename="209Offset">Offset</dfn>,</td></tr>
<tr><th id="58">58</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col0 decl" id="210MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="210MPO" data-ref-filename="210MPO">MPO</dfn>) override {</td></tr>
<tr><th id="59">59</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not implemented"</q>);</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUOutgoingValueHandler::assignValueToAddress' data-type='void (anonymous namespace)::AMDGPUOutgoingValueHandler::assignValueToAddress(llvm::Register ValVReg, llvm::Register Addr, uint64_t Size, llvm::MachinePointerInfo &amp; MPO, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="211ValVReg" title='ValVReg' data-type='llvm::Register' data-ref="211ValVReg" data-ref-filename="211ValVReg">ValVReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="212Addr" title='Addr' data-type='llvm::Register' data-ref="212Addr" data-ref-filename="212Addr">Addr</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="213Size" title='Size' data-type='uint64_t' data-ref="213Size" data-ref-filename="213Size">Size</dfn>,</td></tr>
<tr><th id="63">63</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col4 decl" id="214MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="214MPO" data-ref-filename="214MPO">MPO</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col5 decl" id="215VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="215VA" data-ref-filename="215VA">VA</dfn>) override {</td></tr>
<tr><th id="64">64</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not implemented"</q>);</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUOutgoingValueHandler::assignValueToReg' data-type='void (anonymous namespace)::AMDGPUOutgoingValueHandler::assignValueToReg(llvm::Register ValVReg, llvm::Register PhysReg, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE">assignValueToReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="216ValVReg" title='ValVReg' data-type='llvm::Register' data-ref="216ValVReg" data-ref-filename="216ValVReg">ValVReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="217PhysReg" title='PhysReg' data-type='llvm::Register' data-ref="217PhysReg" data-ref-filename="217PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="68">68</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col8 decl" id="218VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="218VA" data-ref-filename="218VA">VA</dfn>) override {</td></tr>
<tr><th id="69">69</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="219ExtReg" title='ExtReg' data-type='llvm::Register' data-ref="219ExtReg" data-ref-filename="219ExtReg">ExtReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUValueHandler::extendRegisterMin32' data-use='c' data-ref="_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE">extendRegisterMin32</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#216ValVReg" title='ValVReg' data-ref="216ValVReg" data-ref-filename="216ValVReg">ValVReg</a>, <span class='refarg'><a class="local col8 ref" href="#218VA" title='VA' data-ref="218VA" data-ref-filename="218VA">VA</a></span>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>    <i>// If this is a scalar return, insert a readfirstlane just in case the value</i></td></tr>
<tr><th id="72">72</th><td><i>    // ends up in a VGPR.</i></td></tr>
<tr><th id="73">73</th><td><i>    // FIXME: Assert this is a shader return.</i></td></tr>
<tr><th id="74">74</th><td>    <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col0 decl" id="220TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="220TRI" data-ref-filename="220TRI">TRI</dfn></td></tr>
<tr><th id="75">75</th><td>      = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *&gt;(<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI" data-ref-filename="llvm..CallLowering..ValueHandler..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="76">76</th><td>    <b>if</b> (<a class="local col0 ref" href="#220TRI" title='TRI' data-ref="220TRI" data-ref-filename="220TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI" data-ref-filename="llvm..CallLowering..ValueHandler..MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#217PhysReg" title='PhysReg' data-ref="217PhysReg" data-ref-filename="217PhysReg">PhysReg</a>)) {</td></tr>
<tr><th id="77">77</th><td>      <em>auto</em> <dfn class="local col1 decl" id="221ToSGPR" title='ToSGPR' data-type='llvm::MachineInstrBuilder' data-ref="221ToSGPR" data-ref-filename="221ToSGPR">ToSGPR</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_readfirstlane" title='llvm::Intrinsic::amdgcn_readfirstlane' data-ref="llvm::Intrinsic::amdgcn_readfirstlane" data-ref-filename="llvm..Intrinsic..amdgcn_readfirstlane">amdgcn_readfirstlane</a>,</td></tr>
<tr><th id="78">78</th><td>                                              <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI" data-ref-filename="llvm..CallLowering..ValueHandler..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#219ExtReg" title='ExtReg' data-ref="219ExtReg" data-ref-filename="219ExtReg">ExtReg</a>)}, <b>false</b>)</td></tr>
<tr><th id="79">79</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#219ExtReg" title='ExtReg' data-ref="219ExtReg" data-ref-filename="219ExtReg">ExtReg</a>);</td></tr>
<tr><th id="80">80</th><td>      <a class="local col9 ref" href="#219ExtReg" title='ExtReg' data-ref="219ExtReg" data-ref-filename="219ExtReg">ExtReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#221ToSGPR" title='ToSGPR' data-ref="221ToSGPR" data-ref-filename="221ToSGPR">ToSGPR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="81">81</th><td>    }</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#217PhysReg" title='PhysReg' data-ref="217PhysReg" data-ref-filename="217PhysReg">PhysReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#219ExtReg" title='ExtReg' data-ref="219ExtReg" data-ref-filename="219ExtReg">ExtReg</a>);</td></tr>
<tr><th id="84">84</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingValueHandler::MIB" title='(anonymous namespace)::AMDGPUOutgoingValueHandler::MIB' data-use='m' data-ref="(anonymousnamespace)::AMDGPUOutgoingValueHandler::MIB" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingValueHandler..MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#217PhysReg" title='PhysReg' data-ref="217PhysReg" data-ref-filename="217PhysReg">PhysReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateE" title='(anonymous namespace)::AMDGPUOutgoingValueHandler::assignArg' data-type='bool (anonymous namespace)::AMDGPUOutgoingValueHandler::assignArg(unsigned int ValNo, llvm::MVT ValVT, llvm::MVT LocVT, CCValAssign::LocInfo LocInfo, const CallLowering::ArgInfo &amp; Info, ISD::ArgFlagsTy Flags, llvm::CCState &amp; State)' data-ref="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateE" data-ref-filename="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateE">assignArg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="222ValNo" title='ValNo' data-type='unsigned int' data-ref="222ValNo" data-ref-filename="222ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="223ValVT" title='ValVT' data-type='llvm::MVT' data-ref="223ValVT" data-ref-filename="223ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="224LocVT" title='LocVT' data-type='llvm::MVT' data-ref="224LocVT" data-ref-filename="224LocVT">LocVT</dfn>,</td></tr>
<tr><th id="88">88</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo" data-ref-filename="llvm..CCValAssign..LocInfo">LocInfo</a> <dfn class="local col5 decl" id="225LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo' data-ref="225LocInfo" data-ref-filename="225LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="89">89</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering" data-ref-filename="llvm..CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a> &amp;<dfn class="local col6 decl" id="226Info" title='Info' data-type='const CallLowering::ArgInfo &amp;' data-ref="226Info" data-ref-filename="226Info">Info</dfn>,</td></tr>
<tr><th id="90">90</th><td>                 <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy" data-ref-filename="llvm..ISD..ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col7 decl" id="227Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="227Flags" data-ref-filename="227Flags">Flags</dfn>,</td></tr>
<tr><th id="91">91</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> &amp;<dfn class="local col8 decl" id="228State" title='State' data-type='llvm::CCState &amp;' data-ref="228State" data-ref-filename="228State">State</dfn>) override {</td></tr>
<tr><th id="92">92</th><td>    <b>return</b> <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::AssignFn" title='llvm::CallLowering::ValueHandler::AssignFn' data-ref="llvm::CallLowering::ValueHandler::AssignFn" data-ref-filename="llvm..CallLowering..ValueHandler..AssignFn">AssignFn</a>(<a class="local col2 ref" href="#222ValNo" title='ValNo' data-ref="222ValNo" data-ref-filename="222ValNo">ValNo</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#223ValVT" title='ValVT' data-ref="223ValVT" data-ref-filename="223ValVT">ValVT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#224LocVT" title='LocVT' data-ref="224LocVT" data-ref-filename="224LocVT">LocVT</a>, <a class="local col5 ref" href="#225LocInfo" title='LocInfo' data-ref="225LocInfo" data-ref-filename="225LocInfo">LocInfo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#27" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_" data-ref-filename="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col7 ref" href="#227Flags" title='Flags' data-ref="227Flags" data-ref-filename="227Flags">Flags</a>, <a class="local col8 ref" href="#228State" title='State' data-ref="228State" data-ref-filename="228State">State</a>);</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUIncomingArgHandler" title='(anonymous namespace)::AMDGPUIncomingArgHandler' data-ref="(anonymousnamespace)::AMDGPUIncomingArgHandler" data-ref-filename="(anonymousnamespace)..AMDGPUIncomingArgHandler">AMDGPUIncomingArgHandler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUValueHandler" title='(anonymous namespace)::AMDGPUValueHandler' data-ref="(anonymousnamespace)::AMDGPUValueHandler" data-ref-filename="(anonymousnamespace)..AMDGPUValueHandler">AMDGPUValueHandler</a> {</td></tr>
<tr><th id="97">97</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUIncomingArgHandler::StackUsed" title='(anonymous namespace)::AMDGPUIncomingArgHandler::StackUsed' data-type='uint64_t' data-ref="(anonymousnamespace)::AMDGPUIncomingArgHandler::StackUsed" data-ref-filename="(anonymousnamespace)..AMDGPUIncomingArgHandler..StackUsed">StackUsed</dfn> = <var>0</var>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD111130054" title='(anonymous namespace)::AMDGPUIncomingArgHandler::AMDGPUIncomingArgHandler' data-type='void (anonymous namespace)::AMDGPUIncomingArgHandler::AMDGPUIncomingArgHandler(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, llvm::CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD111130054" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD111130054">AMDGPUIncomingArgHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="229B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="229B" data-ref-filename="229B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="230MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="230MRI" data-ref-filename="230MRI">MRI</dfn>,</td></tr>
<tr><th id="100">100</th><td>                           <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col1 decl" id="231AssignFn" title='AssignFn' data-type='llvm::CCAssignFn *' data-ref="231AssignFn" data-ref-filename="231AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="101">101</th><td>      : <a class="tu type" href="#(anonymousnamespace)::AMDGPUValueHandler" title='(anonymous namespace)::AMDGPUValueHandler' data-ref="(anonymousnamespace)::AMDGPUValueHandler" data-ref-filename="(anonymousnamespace)..AMDGPUValueHandler">AMDGPUValueHandler</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044" title='(anonymous namespace)::AMDGPUValueHandler::AMDGPUValueHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044" data-ref-filename="_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044">(</a><b>true</b>, <a class="local col9 ref" href="#229B" title='B' data-ref="229B" data-ref-filename="229B">B</a>, <a class="local col0 ref" href="#230MRI" title='MRI' data-ref="230MRI" data-ref-filename="230MRI">MRI</a>, <a class="local col1 ref" href="#231AssignFn" title='AssignFn' data-ref="231AssignFn" data-ref-filename="231AssignFn">AssignFn</a>) {}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" title='(anonymous namespace)::AMDGPUIncomingArgHandler::getStackAddress' data-type='llvm::Register (anonymous namespace)::AMDGPUIncomingArgHandler::getStackAddress(uint64_t Size, int64_t Offset, llvm::MachinePointerInfo &amp; MPO)' data-ref="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE">getStackAddress</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="232Size" title='Size' data-type='uint64_t' data-ref="232Size" data-ref-filename="232Size">Size</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="233Offset" title='Offset' data-type='int64_t' data-ref="233Offset" data-ref-filename="233Offset">Offset</dfn>,</td></tr>
<tr><th id="104">104</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col4 decl" id="234MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="234MPO" data-ref-filename="234MPO">MPO</dfn>) override {</td></tr>
<tr><th id="105">105</th><td>    <em>auto</em> &amp;<dfn class="local col5 decl" id="235MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="235MFI" data-ref-filename="235MFI">MFI</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="106">106</th><td>    <em>int</em> <dfn class="local col6 decl" id="236FI" title='FI' data-type='int' data-ref="236FI" data-ref-filename="236FI">FI</dfn> = <a class="local col5 ref" href="#235MFI" title='MFI' data-ref="235MFI" data-ref-filename="235MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" title='llvm::MachineFrameInfo::CreateFixedObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" data-ref-filename="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb">CreateFixedObject</a>(<a class="local col2 ref" href="#232Size" title='Size' data-ref="232Size" data-ref-filename="232Size">Size</a>, <a class="local col3 ref" href="#233Offset" title='Offset' data-ref="233Offset" data-ref-filename="233Offset">Offset</a>, <b>true</b>);</td></tr>
<tr><th id="107">107</th><td>    <a class="local col4 ref" href="#234MPO" title='MPO' data-ref="234MPO" data-ref-filename="234MPO">MPO</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::operator=' data-ref="_ZN4llvm18MachinePointerInfoaSEOS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>, <a class="local col6 ref" href="#236FI" title='FI' data-ref="236FI" data-ref-filename="236FI">FI</a>);</td></tr>
<tr><th id="108">108</th><td>    <em>auto</em> <dfn class="local col7 decl" id="237AddrReg" title='AddrReg' data-type='llvm::MachineInstrBuilder' data-ref="237AddrReg" data-ref-filename="237AddrReg">AddrReg</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder15buildFrameIndexERKNS_5DstOpEi" title='llvm::MachineIRBuilder::buildFrameIndex' data-ref="_ZN4llvm16MachineIRBuilder15buildFrameIndexERKNS_5DstOpEi" data-ref-filename="_ZN4llvm16MachineIRBuilder15buildFrameIndexERKNS_5DstOpEi">buildFrameIndex</a>(</td></tr>
<tr><th id="109">109</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>, <var>32</var>), <a class="local col6 ref" href="#236FI" title='FI' data-ref="236FI" data-ref-filename="236FI">FI</a>);</td></tr>
<tr><th id="110">110</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AMDGPUIncomingArgHandler::StackUsed" title='(anonymous namespace)::AMDGPUIncomingArgHandler::StackUsed' data-use='w' data-ref="(anonymousnamespace)::AMDGPUIncomingArgHandler::StackUsed" data-ref-filename="(anonymousnamespace)..AMDGPUIncomingArgHandler..StackUsed">StackUsed</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="tu member field" href="#(anonymousnamespace)::AMDGPUIncomingArgHandler::StackUsed" title='(anonymous namespace)::AMDGPUIncomingArgHandler::StackUsed' data-use='r' data-ref="(anonymousnamespace)::AMDGPUIncomingArgHandler::StackUsed" data-ref-filename="(anonymousnamespace)..AMDGPUIncomingArgHandler..StackUsed">StackUsed</a>, <a class="local col2 ref" href="#232Size" title='Size' data-ref="232Size" data-ref-filename="232Size">Size</a> + <a class="local col3 ref" href="#233Offset" title='Offset' data-ref="233Offset" data-ref-filename="233Offset">Offset</a>);</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <a class="local col7 ref" href="#237AddrReg" title='AddrReg' data-ref="237AddrReg" data-ref-filename="237AddrReg">AddrReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUIncomingArgHandler::assignValueToReg' data-type='void (anonymous namespace)::AMDGPUIncomingArgHandler::assignValueToReg(llvm::Register ValVReg, llvm::Register PhysReg, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE">assignValueToReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="238ValVReg" title='ValVReg' data-type='llvm::Register' data-ref="238ValVReg" data-ref-filename="238ValVReg">ValVReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="239PhysReg" title='PhysReg' data-type='llvm::Register' data-ref="239PhysReg" data-ref-filename="239PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="115">115</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col0 decl" id="240VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="240VA" data-ref-filename="240VA">VA</dfn>) override {</td></tr>
<tr><th id="116">116</th><td>    <a class="virtual tu member fn" href="#_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15markPhysRegUsedEj" title='(anonymous namespace)::AMDGPUIncomingArgHandler::markPhysRegUsed' data-use='c' data-ref="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15markPhysRegUsedEj" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15markPhysRegUsedEj">markPhysRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#239PhysReg" title='PhysReg' data-ref="239PhysReg" data-ref-filename="239PhysReg">PhysReg</a>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col0 ref" href="#240VA" title='VA' data-ref="240VA" data-ref-filename="240VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv" data-ref-filename="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() &lt; <var>32</var>) {</td></tr>
<tr><th id="119">119</th><td>      <i>// 16-bit types are reported as legal for 32-bit registers. We need to do</i></td></tr>
<tr><th id="120">120</th><td><i>      // a 32-bit copy, and truncate to avoid the verifier complaining about it.</i></td></tr>
<tr><th id="121">121</th><td>      <em>auto</em> <dfn class="local col1 decl" id="241Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="241Copy" data-ref-filename="241Copy">Copy</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#239PhysReg" title='PhysReg' data-ref="239PhysReg" data-ref-filename="239PhysReg">PhysReg</a>);</td></tr>
<tr><th id="122">122</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#238ValVReg" title='ValVReg' data-ref="238ValVReg" data-ref-filename="238ValVReg">ValVReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#241Copy" title='Copy' data-ref="241Copy" data-ref-filename="241Copy">Copy</a>);</td></tr>
<tr><th id="123">123</th><td>      <b>return</b>;</td></tr>
<tr><th id="124">124</th><td>    }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <b>switch</b> (<a class="local col0 ref" href="#240VA" title='VA' data-ref="240VA" data-ref-filename="240VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv" data-ref-filename="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="127">127</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo" data-ref-filename="llvm..CCValAssign..LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::SExt" title='llvm::CCValAssign::SExt' data-ref="llvm::CCValAssign::SExt" data-ref-filename="llvm..CCValAssign..SExt">SExt</a>:</td></tr>
<tr><th id="128">128</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo" data-ref-filename="llvm..CCValAssign..LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::ZExt" title='llvm::CCValAssign::ZExt' data-ref="llvm::CCValAssign::ZExt" data-ref-filename="llvm..CCValAssign..ZExt">ZExt</a>:</td></tr>
<tr><th id="129">129</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo" data-ref-filename="llvm..CCValAssign..LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::AExt" title='llvm::CCValAssign::AExt' data-ref="llvm::CCValAssign::AExt" data-ref-filename="llvm..CCValAssign..AExt">AExt</a>: {</td></tr>
<tr><th id="130">130</th><td>      <em>auto</em> <dfn class="local col2 decl" id="242Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="242Copy" data-ref-filename="242Copy">Copy</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a><a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1ENS_3MVTE" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3LLTC1ENS_3MVTE">{</a><a class="local col0 ref" href="#240VA" title='VA' data-ref="240VA" data-ref-filename="240VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv" data-ref-filename="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>()}, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#239PhysReg" title='PhysReg' data-ref="239PhysReg" data-ref-filename="239PhysReg">PhysReg</a>);</td></tr>
<tr><th id="131">131</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#238ValVReg" title='ValVReg' data-ref="238ValVReg" data-ref-filename="238ValVReg">ValVReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#242Copy" title='Copy' data-ref="242Copy" data-ref-filename="242Copy">Copy</a>);</td></tr>
<tr><th id="132">132</th><td>      <b>break</b>;</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td>    <b>default</b>:</td></tr>
<tr><th id="135">135</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#238ValVReg" title='ValVReg' data-ref="238ValVReg" data-ref-filename="238ValVReg">ValVReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#239PhysReg" title='PhysReg' data-ref="239PhysReg" data-ref-filename="239PhysReg">PhysReg</a>);</td></tr>
<tr><th id="136">136</th><td>      <b>break</b>;</td></tr>
<tr><th id="137">137</th><td>    }</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUIncomingArgHandler::assignValueToAddress' data-type='void (anonymous namespace)::AMDGPUIncomingArgHandler::assignValueToAddress(llvm::Register ValVReg, llvm::Register Addr, uint64_t MemSize, llvm::MachinePointerInfo &amp; MPO, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="243ValVReg" title='ValVReg' data-type='llvm::Register' data-ref="243ValVReg" data-ref-filename="243ValVReg">ValVReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="244Addr" title='Addr' data-type='llvm::Register' data-ref="244Addr" data-ref-filename="244Addr">Addr</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="245MemSize" title='MemSize' data-type='uint64_t' data-ref="245MemSize" data-ref-filename="245MemSize">MemSize</dfn>,</td></tr>
<tr><th id="141">141</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col6 decl" id="246MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="246MPO" data-ref-filename="246MPO">MPO</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col7 decl" id="247VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="247VA" data-ref-filename="247VA">VA</dfn>) override {</td></tr>
<tr><th id="142">142</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="248MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="248MF" data-ref-filename="248MF">MF</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>    <i>// The reported memory location may be wider than the value.</i></td></tr>
<tr><th id="145">145</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="249RegTy" title='RegTy' data-type='const llvm::LLT' data-ref="249RegTy" data-ref-filename="249RegTy">RegTy</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI" data-ref-filename="llvm..CallLowering..ValueHandler..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243ValVReg" title='ValVReg' data-ref="243ValVReg" data-ref-filename="243ValVReg">ValVReg</a>);</td></tr>
<tr><th id="146">146</th><td>    <a class="local col5 ref" href="#245MemSize" title='MemSize' data-ref="245MemSize" data-ref-filename="245MemSize">MemSize</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt;(<a class="local col9 ref" href="#249RegTy" title='RegTy' data-ref="249RegTy" data-ref-filename="249RegTy">RegTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getSizeInBytesEv" title='llvm::LLT::getSizeInBytes' data-ref="_ZNK4llvm3LLT14getSizeInBytesEv" data-ref-filename="_ZNK4llvm3LLT14getSizeInBytesEv">getSizeInBytes</a>()), <a class="local col5 ref" href="#245MemSize" title='MemSize' data-ref="245MemSize" data-ref-filename="245MemSize">MemSize</a>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>    <i>// FIXME: Get alignment</i></td></tr>
<tr><th id="149">149</th><td>    <em>auto</em> <dfn class="local col0 decl" id="250MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="250MMO" data-ref-filename="250MMO">MMO</dfn> = <a class="local col8 ref" href="#248MF" title='MF' data-ref="248MF" data-ref-filename="248MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="150">150</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col6 ref" href="#246MPO" title='MPO' data-ref="246MPO" data-ref-filename="246MPO">MPO</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a>, <a class="local col5 ref" href="#245MemSize" title='MemSize' data-ref="245MemSize" data-ref-filename="245MemSize">MemSize</a>,</td></tr>
<tr><th id="151">151</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm21inferAlignFromPtrInfoERNS_15MachineFunctionERKNS_18MachinePointerInfoE" title='llvm::inferAlignFromPtrInfo' data-ref="_ZN4llvm21inferAlignFromPtrInfoERNS_15MachineFunctionERKNS_18MachinePointerInfoE" data-ref-filename="_ZN4llvm21inferAlignFromPtrInfoERNS_15MachineFunctionERKNS_18MachinePointerInfoE">inferAlignFromPtrInfo</a>(<span class='refarg'><a class="local col8 ref" href="#248MF" title='MF' data-ref="248MF" data-ref-filename="248MF">MF</a></span>, <a class="local col6 ref" href="#246MPO" title='MPO' data-ref="246MPO" data-ref-filename="246MPO">MPO</a>));</td></tr>
<tr><th id="152">152</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#243ValVReg" title='ValVReg' data-ref="243ValVReg" data-ref-filename="243ValVReg">ValVReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#244Addr" title='Addr' data-ref="244Addr" data-ref-filename="244Addr">Addr</a>, <span class='refarg'>*<a class="local col0 ref" href="#250MMO" title='MMO' data-ref="250MMO" data-ref-filename="250MMO">MMO</a></span>);</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15markPhysRegUsedEj">/// How the physical register gets marked varies between formal</i></td></tr>
<tr><th id="156">156</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15markPhysRegUsedEj">  /// parameters (it's a basic-block live-in), and a call instruction</i></td></tr>
<tr><th id="157">157</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15markPhysRegUsedEj">  /// (it's an implicit-def of the BL).</i></td></tr>
<tr><th id="158">158</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual tu decl fn" id="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15markPhysRegUsedEj" title='(anonymous namespace)::AMDGPUIncomingArgHandler::markPhysRegUsed' data-type='void (anonymous namespace)::AMDGPUIncomingArgHandler::markPhysRegUsed(unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15markPhysRegUsedEj" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler15markPhysRegUsedEj">markPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="251PhysReg" title='PhysReg' data-type='unsigned int' data-ref="251PhysReg" data-ref-filename="251PhysReg">PhysReg</dfn>) = <var>0</var>;</td></tr>
<tr><th id="159">159</th><td>};</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::FormalArgHandler" title='(anonymous namespace)::FormalArgHandler' data-ref="(anonymousnamespace)::FormalArgHandler" data-ref-filename="(anonymousnamespace)..FormalArgHandler">FormalArgHandler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUIncomingArgHandler" title='(anonymous namespace)::AMDGPUIncomingArgHandler' data-ref="(anonymousnamespace)::AMDGPUIncomingArgHandler" data-ref-filename="(anonymousnamespace)..AMDGPUIncomingArgHandler">AMDGPUIncomingArgHandler</a> {</td></tr>
<tr><th id="162">162</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE" title='(anonymous namespace)::FormalArgHandler::FormalArgHandler' data-type='void (anonymous namespace)::FormalArgHandler::FormalArgHandler(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, llvm::CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE" data-ref-filename="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE">FormalArgHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="252B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="252B" data-ref-filename="252B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="253MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="253MRI" data-ref-filename="253MRI">MRI</dfn>,</td></tr>
<tr><th id="163">163</th><td>                   <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col4 decl" id="254AssignFn" title='AssignFn' data-type='llvm::CCAssignFn *' data-ref="254AssignFn" data-ref-filename="254AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="164">164</th><td>      : <a class="tu type" href="#(anonymousnamespace)::AMDGPUIncomingArgHandler" title='(anonymous namespace)::AMDGPUIncomingArgHandler' data-ref="(anonymousnamespace)::AMDGPUIncomingArgHandler" data-ref-filename="(anonymousnamespace)..AMDGPUIncomingArgHandler">AMDGPUIncomingArgHandler</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD111130054" title='(anonymous namespace)::AMDGPUIncomingArgHandler::AMDGPUIncomingArgHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD111130054" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD111130054">(</a><a class="local col2 ref" href="#252B" title='B' data-ref="252B" data-ref-filename="252B">B</a>, <a class="local col3 ref" href="#253MRI" title='MRI' data-ref="253MRI" data-ref-filename="253MRI">MRI</a>, <a class="local col4 ref" href="#254AssignFn" title='AssignFn' data-ref="254AssignFn" data-ref-filename="254AssignFn">AssignFn</a>) {}</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEj" title='(anonymous namespace)::FormalArgHandler::markPhysRegUsed' data-type='void (anonymous namespace)::FormalArgHandler::markPhysRegUsed(unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEj" data-ref-filename="_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEj">markPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="255PhysReg" title='PhysReg' data-type='unsigned int' data-ref="255PhysReg" data-ref-filename="255PhysReg">PhysReg</dfn>) override {</td></tr>
<tr><th id="167">167</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col5 ref" href="#255PhysReg" title='PhysReg' data-ref="255PhysReg" data-ref-filename="255PhysReg">PhysReg</a>);</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td>};</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::CallReturnHandler" title='(anonymous namespace)::CallReturnHandler' data-ref="(anonymousnamespace)::CallReturnHandler" data-ref-filename="(anonymousnamespace)..CallReturnHandler">CallReturnHandler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUIncomingArgHandler" title='(anonymous namespace)::AMDGPUIncomingArgHandler' data-ref="(anonymousnamespace)::AMDGPUIncomingArgHandler" data-ref-filename="(anonymousnamespace)..AMDGPUIncomingArgHandler">AMDGPUIncomingArgHandler</a> {</td></tr>
<tr><th id="172">172</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssig6924574" title='(anonymous namespace)::CallReturnHandler::CallReturnHandler' data-type='void (anonymous namespace)::CallReturnHandler::CallReturnHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstrBuilder MIB, llvm::CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssig6924574" data-ref-filename="_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssig6924574">CallReturnHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="256MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="256MIRBuilder" data-ref-filename="256MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="257MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="257MRI" data-ref-filename="257MRI">MRI</dfn>,</td></tr>
<tr><th id="173">173</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="258MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="258MIB" data-ref-filename="258MIB">MIB</dfn>, <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col9 decl" id="259AssignFn" title='AssignFn' data-type='llvm::CCAssignFn *' data-ref="259AssignFn" data-ref-filename="259AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="174">174</th><td>      : <a class="tu type" href="#(anonymousnamespace)::AMDGPUIncomingArgHandler" title='(anonymous namespace)::AMDGPUIncomingArgHandler' data-ref="(anonymousnamespace)::AMDGPUIncomingArgHandler" data-ref-filename="(anonymousnamespace)..AMDGPUIncomingArgHandler">AMDGPUIncomingArgHandler</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD111130054" title='(anonymous namespace)::AMDGPUIncomingArgHandler::AMDGPUIncomingArgHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD111130054" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD111130054">(</a><a class="local col6 ref" href="#256MIRBuilder" title='MIRBuilder' data-ref="256MIRBuilder" data-ref-filename="256MIRBuilder">MIRBuilder</a>, <a class="local col7 ref" href="#257MRI" title='MRI' data-ref="257MRI" data-ref-filename="257MRI">MRI</a>, <a class="local col9 ref" href="#259AssignFn" title='AssignFn' data-ref="259AssignFn" data-ref-filename="259AssignFn">AssignFn</a>), <a class="tu member field" href="#(anonymousnamespace)::CallReturnHandler::MIB" title='(anonymous namespace)::CallReturnHandler::MIB' data-use='w' data-ref="(anonymousnamespace)::CallReturnHandler::MIB" data-ref-filename="(anonymousnamespace)..CallReturnHandler..MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_">(</a><a class="local col8 ref" href="#258MIB" title='MIB' data-ref="258MIB" data-ref-filename="258MIB">MIB</a>) {}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj" title='(anonymous namespace)::CallReturnHandler::markPhysRegUsed' data-type='void (anonymous namespace)::CallReturnHandler::markPhysRegUsed(unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj" data-ref-filename="_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj">markPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="260PhysReg" title='PhysReg' data-type='unsigned int' data-ref="260PhysReg" data-ref-filename="260PhysReg">PhysReg</dfn>) override {</td></tr>
<tr><th id="177">177</th><td>    <a class="tu member field" href="#(anonymousnamespace)::CallReturnHandler::MIB" title='(anonymous namespace)::CallReturnHandler::MIB' data-use='m' data-ref="(anonymousnamespace)::CallReturnHandler::MIB" data-ref-filename="(anonymousnamespace)..CallReturnHandler..MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#260PhysReg" title='PhysReg' data-ref="260PhysReg" data-ref-filename="260PhysReg">PhysReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="178">178</th><td>  }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="tu decl field" id="(anonymousnamespace)::CallReturnHandler::MIB" title='(anonymous namespace)::CallReturnHandler::MIB' data-type='llvm::MachineInstrBuilder' data-ref="(anonymousnamespace)::CallReturnHandler::MIB" data-ref-filename="(anonymousnamespace)..CallReturnHandler..MIB">MIB</dfn>;</td></tr>
<tr><th id="181">181</th><td>};</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUOutgoingArgHandler" title='(anonymous namespace)::AMDGPUOutgoingArgHandler' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler">AMDGPUOutgoingArgHandler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUValueHandler" title='(anonymous namespace)::AMDGPUValueHandler' data-ref="(anonymousnamespace)::AMDGPUValueHandler" data-ref-filename="(anonymousnamespace)..AMDGPUValueHandler">AMDGPUValueHandler</a> {</td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUOutgoingArgHandler::MIB" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::MIB' data-type='llvm::MachineInstrBuilder' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::MIB" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..MIB">MIB</dfn>;</td></tr>
<tr><th id="185">185</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUOutgoingArgHandler::AssignFnVarArg" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::AssignFnVarArg' data-type='llvm::CCAssignFn *' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::AssignFnVarArg" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..AssignFnVarArg">AssignFnVarArg</dfn>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <i class="doc" data-doc="(anonymousnamespace)::AMDGPUOutgoingArgHandler::FPDiff">/// For tail calls, the byte offset of the call's argument area from the</i></td></tr>
<tr><th id="188">188</th><td><i class="doc" data-doc="(anonymousnamespace)::AMDGPUOutgoingArgHandler::FPDiff">  /// callee's. Unused elsewhere.</i></td></tr>
<tr><th id="189">189</th><td>  <em>int</em> <dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUOutgoingArgHandler::FPDiff" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::FPDiff' data-type='int' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::FPDiff" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..FPDiff">FPDiff</dfn>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i  data-doc="(anonymousnamespace)::AMDGPUOutgoingArgHandler::SPReg">// Cache the SP register vreg if we need it more than once in this call site.</i></td></tr>
<tr><th id="192">192</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUOutgoingArgHandler::SPReg" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::SPReg' data-type='llvm::Register' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::SPReg" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..SPReg">SPReg</dfn>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUOutgoingArgHandler::IsTailCall" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::IsTailCall' data-type='bool' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::IsTailCall" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..IsTailCall">IsTailCall</dfn>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCV1026333" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::AMDGPUOutgoingArgHandler' data-type='void (anonymous namespace)::AMDGPUOutgoingArgHandler::AMDGPUOutgoingArgHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstrBuilder MIB, llvm::CCAssignFn * AssignFn, llvm::CCAssignFn * AssignFnVarArg, bool IsTailCall = false, int FPDiff = 0)' data-ref="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCV1026333" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCV1026333">AMDGPUOutgoingArgHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="261MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="261MIRBuilder" data-ref-filename="261MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="197">197</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="262MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="262MRI" data-ref-filename="262MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="263MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="263MIB" data-ref-filename="263MIB">MIB</dfn>,</td></tr>
<tr><th id="198">198</th><td>                           <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col4 decl" id="264AssignFn" title='AssignFn' data-type='llvm::CCAssignFn *' data-ref="264AssignFn" data-ref-filename="264AssignFn">AssignFn</dfn>, <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col5 decl" id="265AssignFnVarArg" title='AssignFnVarArg' data-type='llvm::CCAssignFn *' data-ref="265AssignFnVarArg" data-ref-filename="265AssignFnVarArg">AssignFnVarArg</dfn>,</td></tr>
<tr><th id="199">199</th><td>                           <em>bool</em> <dfn class="local col6 decl" id="266IsTailCall" title='IsTailCall' data-type='bool' data-ref="266IsTailCall" data-ref-filename="266IsTailCall">IsTailCall</dfn> = <b>false</b>, <em>int</em> <dfn class="local col7 decl" id="267FPDiff" title='FPDiff' data-type='int' data-ref="267FPDiff" data-ref-filename="267FPDiff">FPDiff</dfn> = <var>0</var>)</td></tr>
<tr><th id="200">200</th><td>      : <a class="tu type" href="#(anonymousnamespace)::AMDGPUValueHandler" title='(anonymous namespace)::AMDGPUValueHandler' data-ref="(anonymousnamespace)::AMDGPUValueHandler" data-ref-filename="(anonymousnamespace)..AMDGPUValueHandler">AMDGPUValueHandler</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044" title='(anonymous namespace)::AMDGPUValueHandler::AMDGPUValueHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044" data-ref-filename="_ZN12_GLOBAL__N_118AMDGPUValueHandlerC1EbRN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgF12189044">(</a><b>false</b>, <a class="local col1 ref" href="#261MIRBuilder" title='MIRBuilder' data-ref="261MIRBuilder" data-ref-filename="261MIRBuilder">MIRBuilder</a>, <a class="local col2 ref" href="#262MRI" title='MRI' data-ref="262MRI" data-ref-filename="262MRI">MRI</a>, <a class="local col4 ref" href="#264AssignFn" title='AssignFn' data-ref="264AssignFn" data-ref-filename="264AssignFn">AssignFn</a>), <a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler::MIB" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::MIB' data-use='w' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::MIB" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_">(</a><a class="local col3 ref" href="#263MIB" title='MIB' data-ref="263MIB" data-ref-filename="263MIB">MIB</a>),</td></tr>
<tr><th id="201">201</th><td>        <a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler::AssignFnVarArg" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::AssignFnVarArg' data-use='w' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::AssignFnVarArg" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..AssignFnVarArg">AssignFnVarArg</a>(<a class="local col5 ref" href="#265AssignFnVarArg" title='AssignFnVarArg' data-ref="265AssignFnVarArg" data-ref-filename="265AssignFnVarArg">AssignFnVarArg</a>), <a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler::FPDiff" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::FPDiff' data-use='w' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::FPDiff" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..FPDiff">FPDiff</a>(<a class="local col7 ref" href="#267FPDiff" title='FPDiff' data-ref="267FPDiff" data-ref-filename="267FPDiff">FPDiff</a>), <a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler::IsTailCall" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::IsTailCall' data-use='w' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::IsTailCall" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..IsTailCall">IsTailCall</a>(<a class="local col6 ref" href="#266IsTailCall" title='IsTailCall' data-ref="266IsTailCall" data-ref-filename="266IsTailCall">IsTailCall</a>) {</td></tr>
<tr><th id="202">202</th><td>  }</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::getStackAddress' data-type='llvm::Register (anonymous namespace)::AMDGPUOutgoingArgHandler::getStackAddress(uint64_t Size, int64_t Offset, llvm::MachinePointerInfo &amp; MPO)' data-ref="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE">getStackAddress</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="268Size" title='Size' data-type='uint64_t' data-ref="268Size" data-ref-filename="268Size">Size</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="269Offset" title='Offset' data-type='int64_t' data-ref="269Offset" data-ref-filename="269Offset">Offset</dfn>,</td></tr>
<tr><th id="205">205</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col0 decl" id="270MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="270MPO" data-ref-filename="270MPO">MPO</dfn>) override {</td></tr>
<tr><th id="206">206</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="271MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="271MF" data-ref-filename="271MF">MF</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="207">207</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="272PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="272PtrTy" data-ref-filename="272PtrTy">PtrTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>, <var>32</var>);</td></tr>
<tr><th id="208">208</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="273S32" title='S32' data-type='const llvm::LLT' data-ref="273S32" data-ref-filename="273S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler::IsTailCall" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::IsTailCall' data-use='r' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::IsTailCall" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..IsTailCall">IsTailCall</a>) {</td></tr>
<tr><th id="211">211</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"implement me"</q>);</td></tr>
<tr><th id="212">212</th><td>    }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="274MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="274MFI" data-ref-filename="274MFI">MFI</dfn> = <a class="local col1 ref" href="#271MF" title='MF' data-ref="271MF" data-ref-filename="271MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler::SPReg" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::SPReg' data-use='m' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::SPReg" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..SPReg">SPReg</a>)</td></tr>
<tr><th id="217">217</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler::SPReg" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::SPReg' data-use='w' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::SPReg" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..SPReg">SPReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#272PtrTy" title='PtrTy' data-ref="272PtrTy" data-ref-filename="272PtrTy">PtrTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#274MFI" title='MFI' data-ref="274MFI" data-ref-filename="274MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <em>auto</em> <dfn class="local col5 decl" id="275OffsetReg" title='OffsetReg' data-type='llvm::MachineInstrBuilder' data-ref="275OffsetReg" data-ref-filename="275OffsetReg">OffsetReg</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#273S32" title='S32' data-ref="273S32" data-ref-filename="273S32">S32</a>, <a class="local col9 ref" href="#269Offset" title='Offset' data-ref="269Offset" data-ref-filename="269Offset">Offset</a>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>    <em>auto</em> <dfn class="local col6 decl" id="276AddrReg" title='AddrReg' data-type='llvm::MachineInstrBuilder' data-ref="276AddrReg" data-ref-filename="276AddrReg">AddrReg</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildPtrAdd' data-ref="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_">buildPtrAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#272PtrTy" title='PtrTy' data-ref="272PtrTy" data-ref-filename="272PtrTy">PtrTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler::SPReg" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::SPReg' data-use='r' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::SPReg" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..SPReg">SPReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#275OffsetReg" title='OffsetReg' data-ref="275OffsetReg" data-ref-filename="275OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="222">222</th><td>    <a class="local col0 ref" href="#270MPO" title='MPO' data-ref="270MPO" data-ref-filename="270MPO">MPO</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::operator=' data-ref="_ZN4llvm18MachinePointerInfoaSEOS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh" title='llvm::MachinePointerInfo::getStack' data-ref="_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh" data-ref-filename="_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh">getStack</a>(<span class='refarg'><a class="local col1 ref" href="#271MF" title='MF' data-ref="271MF" data-ref-filename="271MF">MF</a></span>, <a class="local col9 ref" href="#269Offset" title='Offset' data-ref="269Offset" data-ref-filename="269Offset">Offset</a>);</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <a class="local col6 ref" href="#276AddrReg" title='AddrReg' data-ref="276AddrReg" data-ref-filename="276AddrReg">AddrReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="224">224</th><td>  }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::assignValueToReg' data-type='void (anonymous namespace)::AMDGPUOutgoingArgHandler::assignValueToReg(llvm::Register ValVReg, llvm::Register PhysReg, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE">assignValueToReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="277ValVReg" title='ValVReg' data-type='llvm::Register' data-ref="277ValVReg" data-ref-filename="277ValVReg">ValVReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="278PhysReg" title='PhysReg' data-type='llvm::Register' data-ref="278PhysReg" data-ref-filename="278PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="227">227</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col9 decl" id="279VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="279VA" data-ref-filename="279VA">VA</dfn>) override {</td></tr>
<tr><th id="228">228</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler::MIB" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::MIB' data-use='m' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler::MIB" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler..MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#278PhysReg" title='PhysReg' data-ref="278PhysReg" data-ref-filename="278PhysReg">PhysReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="229">229</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="280ExtReg" title='ExtReg' data-type='llvm::Register' data-ref="280ExtReg" data-ref-filename="280ExtReg">ExtReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUValueHandler::extendRegisterMin32' data-use='c' data-ref="_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_118AMDGPUValueHandler19extendRegisterMin32EN4llvm8RegisterERNS1_11CCValAssignE">extendRegisterMin32</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#277ValVReg" title='ValVReg' data-ref="277ValVReg" data-ref-filename="277ValVReg">ValVReg</a>, <span class='refarg'><a class="local col9 ref" href="#279VA" title='VA' data-ref="279VA" data-ref-filename="279VA">VA</a></span>);</td></tr>
<tr><th id="230">230</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#278PhysReg" title='PhysReg' data-ref="278PhysReg" data-ref-filename="278PhysReg">PhysReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#280ExtReg" title='ExtReg' data-ref="280ExtReg" data-ref-filename="280ExtReg">ExtReg</a>);</td></tr>
<tr><th id="231">231</th><td>  }</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::assignValueToAddress' data-type='void (anonymous namespace)::AMDGPUOutgoingArgHandler::assignValueToAddress(llvm::Register ValVReg, llvm::Register Addr, uint64_t Size, llvm::MachinePointerInfo &amp; MPO, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="281ValVReg" title='ValVReg' data-type='llvm::Register' data-ref="281ValVReg" data-ref-filename="281ValVReg">ValVReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="282Addr" title='Addr' data-type='llvm::Register' data-ref="282Addr" data-ref-filename="282Addr">Addr</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="283Size" title='Size' data-type='uint64_t' data-ref="283Size" data-ref-filename="283Size">Size</dfn>,</td></tr>
<tr><th id="234">234</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col4 decl" id="284MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="284MPO" data-ref-filename="284MPO">MPO</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col5 decl" id="285VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="285VA" data-ref-filename="285VA">VA</dfn>) override {</td></tr>
<tr><th id="235">235</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="286MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="286MF" data-ref-filename="286MF">MF</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="236">236</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="287LocMemOffset" title='LocMemOffset' data-type='uint64_t' data-ref="287LocMemOffset" data-ref-filename="287LocMemOffset">LocMemOffset</dfn> = <a class="local col5 ref" href="#285VA" title='VA' data-ref="285VA" data-ref-filename="285VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign15getLocMemOffsetEv" title='llvm::CCValAssign::getLocMemOffset' data-ref="_ZNK4llvm11CCValAssign15getLocMemOffsetEv" data-ref-filename="_ZNK4llvm11CCValAssign15getLocMemOffsetEv">getLocMemOffset</a>();</td></tr>
<tr><th id="237">237</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="288ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="288ST" data-ref-filename="288ST">ST</dfn> = <a class="local col6 ref" href="#286MF" title='MF' data-ref="286MF" data-ref-filename="286MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>    <em>auto</em> <dfn class="local col9 decl" id="289MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="289MMO" data-ref-filename="289MMO">MMO</dfn> = <a class="local col6 ref" href="#286MF" title='MF' data-ref="286MF" data-ref-filename="286MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="240">240</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col4 ref" href="#284MPO" title='MPO' data-ref="284MPO" data-ref-filename="284MPO">MPO</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>, <a class="local col3 ref" href="#283Size" title='Size' data-ref="283Size" data-ref-filename="283Size">Size</a>,</td></tr>
<tr><th id="241">241</th><td>      <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm15commonAlignmentENS_5AlignEm" title='llvm::commonAlignment' data-ref="_ZN4llvm15commonAlignmentENS_5AlignEm" data-ref-filename="_ZN4llvm15commonAlignmentENS_5AlignEm">commonAlignment</a>(<a class="local col8 ref" href="#288ST" title='ST' data-ref="288ST" data-ref-filename="288ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getStackAlignmentEv" title='llvm::GCNSubtarget::getStackAlignment' data-ref="_ZNK4llvm12GCNSubtarget17getStackAlignmentEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17getStackAlignmentEv">getStackAlignment</a>(), <a class="local col7 ref" href="#287LocMemOffset" title='LocMemOffset' data-ref="287LocMemOffset" data-ref-filename="287LocMemOffset">LocMemOffset</a>));</td></tr>
<tr><th id="242">242</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder" data-ref-filename="llvm..CallLowering..ValueHandler..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE">buildStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#281ValVReg" title='ValVReg' data-ref="281ValVReg" data-ref-filename="281ValVReg">ValVReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#282Addr" title='Addr' data-ref="282Addr" data-ref-filename="282Addr">Addr</a>, <span class='refarg'>*<a class="local col9 ref" href="#289MMO" title='MMO' data-ref="289MMO" data-ref-filename="289MMO">MMO</a></span>);</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressERKN4llvm12CallLowering7ArgInfoENS1_8RegisterEmRNS1_18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::assignValueToAddress' data-type='void (anonymous namespace)::AMDGPUOutgoingArgHandler::assignValueToAddress(const CallLowering::ArgInfo &amp; Arg, llvm::Register Addr, uint64_t MemSize, llvm::MachinePointerInfo &amp; MPO, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressERKN4llvm12CallLowering7ArgInfoENS1_8RegisterEmRNS1_18MachinePointerInfoERNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressERKN4llvm12CallLowering7ArgInfoENS1_8RegisterEmRNS1_18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering" data-ref-filename="llvm..CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a> &amp;<dfn class="local col0 decl" id="290Arg" title='Arg' data-type='const CallLowering::ArgInfo &amp;' data-ref="290Arg" data-ref-filename="290Arg">Arg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="291Addr" title='Addr' data-type='llvm::Register' data-ref="291Addr" data-ref-filename="291Addr">Addr</dfn>,</td></tr>
<tr><th id="246">246</th><td>                            <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="292MemSize" title='MemSize' data-type='uint64_t' data-ref="292MemSize" data-ref-filename="292MemSize">MemSize</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col3 decl" id="293MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="293MPO" data-ref-filename="293MPO">MPO</dfn>,</td></tr>
<tr><th id="247">247</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col4 decl" id="294VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="294VA" data-ref-filename="294VA">VA</dfn>) override {</td></tr>
<tr><th id="248">248</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="295ValVReg" title='ValVReg' data-type='llvm::Register' data-ref="295ValVReg" data-ref-filename="295ValVReg">ValVReg</dfn> = <a class="local col4 ref" href="#294VA" title='VA' data-ref="294VA" data-ref-filename="294VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv" data-ref-filename="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>() != <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo" data-ref-filename="llvm..CCValAssign..LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::FPExt" title='llvm::CCValAssign::FPExt' data-ref="llvm::CCValAssign::FPExt" data-ref-filename="llvm..CCValAssign..FPExt">FPExt</a></td></tr>
<tr><th id="249">249</th><td>                           ? <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandler14extendRegisterENS_8RegisterERNS_11CCValAssignEj" title='llvm::CallLowering::ValueHandler::extendRegister' data-ref="_ZN4llvm12CallLowering12ValueHandler14extendRegisterENS_8RegisterERNS_11CCValAssignEj" data-ref-filename="_ZN4llvm12CallLowering12ValueHandler14extendRegisterENS_8RegisterERNS_11CCValAssignEj">extendRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#290Arg" title='Arg' data-ref="290Arg" data-ref-filename="290Arg">Arg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Regs" title='llvm::CallLowering::ArgInfo::Regs' data-ref="llvm::CallLowering::ArgInfo::Regs" data-ref-filename="llvm..CallLowering..ArgInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <span class='refarg'><a class="local col4 ref" href="#294VA" title='VA' data-ref="294VA" data-ref-filename="294VA">VA</a></span>)</td></tr>
<tr><th id="250">250</th><td>                           : <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#290Arg" title='Arg' data-ref="290Arg" data-ref-filename="290Arg">Arg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Regs" title='llvm::CallLowering::ArgInfo::Regs' data-ref="llvm::CallLowering::ArgInfo::Regs" data-ref-filename="llvm..CallLowering..ArgInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>    <i>// If we extended the value type we might need to adjust the MMO's</i></td></tr>
<tr><th id="253">253</th><td><i>    // Size. This happens if ComputeValueVTs widened a small type value to a</i></td></tr>
<tr><th id="254">254</th><td><i>    // legal register type (e.g. s8-&gt;s16)</i></td></tr>
<tr><th id="255">255</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="296RegTy" title='RegTy' data-type='const llvm::LLT' data-ref="296RegTy" data-ref-filename="296RegTy">RegTy</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI" data-ref-filename="llvm..CallLowering..ValueHandler..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#295ValVReg" title='ValVReg' data-ref="295ValVReg" data-ref-filename="295ValVReg">ValVReg</a>);</td></tr>
<tr><th id="256">256</th><td>    <a class="local col2 ref" href="#292MemSize" title='MemSize' data-ref="292MemSize" data-ref-filename="292MemSize">MemSize</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col2 ref" href="#292MemSize" title='MemSize' data-ref="292MemSize" data-ref-filename="292MemSize">MemSize</a>, (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col6 ref" href="#296RegTy" title='RegTy' data-ref="296RegTy" data-ref-filename="296RegTy">RegTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getSizeInBytesEv" title='llvm::LLT::getSizeInBytes' data-ref="_ZNK4llvm3LLT14getSizeInBytesEv" data-ref-filename="_ZNK4llvm3LLT14getSizeInBytesEv">getSizeInBytes</a>());</td></tr>
<tr><th id="257">257</th><td>    <a class="virtual tu member fn" href="#_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::assignValueToAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#295ValVReg" title='ValVReg' data-ref="295ValVReg" data-ref-filename="295ValVReg">ValVReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#291Addr" title='Addr' data-ref="291Addr" data-ref-filename="291Addr">Addr</a>, <a class="local col2 ref" href="#292MemSize" title='MemSize' data-ref="292MemSize" data-ref-filename="292MemSize">MemSize</a>, <span class='refarg'><a class="local col3 ref" href="#293MPO" title='MPO' data-ref="293MPO" data-ref-filename="293MPO">MPO</a></span>, <span class='refarg'><a class="local col4 ref" href="#294VA" title='VA' data-ref="294VA" data-ref-filename="294VA">VA</a></span>);</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td>};</td></tr>
<tr><th id="260">260</th><td>}</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def fn" id="_ZN4llvm18AMDGPUCallLoweringC1ERKNS_20AMDGPUTargetLoweringE" title='llvm::AMDGPUCallLowering::AMDGPUCallLowering' data-ref="_ZN4llvm18AMDGPUCallLoweringC1ERKNS_20AMDGPUTargetLoweringE" data-ref-filename="_ZN4llvm18AMDGPUCallLoweringC1ERKNS_20AMDGPUTargetLoweringE">AMDGPUCallLowering</dfn>(<em>const</em> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering" data-ref-filename="llvm..AMDGPUTargetLowering">AMDGPUTargetLowering</a> &amp;<dfn class="local col7 decl" id="297TLI" title='TLI' data-type='const llvm::AMDGPUTargetLowering &amp;' data-ref="297TLI" data-ref-filename="297TLI">TLI</dfn>)</td></tr>
<tr><th id="263">263</th><td>  : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering" data-ref-filename="llvm..CallLowering">CallLowering</a><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLoweringC1EPKNS_14TargetLoweringE" title='llvm::CallLowering::CallLowering' data-ref="_ZN4llvm12CallLoweringC1EPKNS_14TargetLoweringE" data-ref-filename="_ZN4llvm12CallLoweringC1EPKNS_14TargetLoweringE">(</a>&amp;<a class="local col7 ref" href="#297TLI" title='TLI' data-ref="297TLI" data-ref-filename="297TLI">TLI</a>) {</td></tr>
<tr><th id="264">264</th><td>}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i  data-doc="_ZL23extOpcodeToISDExtOpcodej">// FIXME: Compatability shim</i></td></tr>
<tr><th id="267">267</th><td><em>static</em> <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType" title='llvm::ISD::NodeType' data-ref="llvm::ISD::NodeType" data-ref-filename="llvm..ISD..NodeType">NodeType</a> <dfn class="tu decl def fn" id="_ZL23extOpcodeToISDExtOpcodej" title='extOpcodeToISDExtOpcode' data-type='ISD::NodeType extOpcodeToISDExtOpcode(unsigned int MIOpc)' data-ref="_ZL23extOpcodeToISDExtOpcodej" data-ref-filename="_ZL23extOpcodeToISDExtOpcodej">extOpcodeToISDExtOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="298MIOpc" title='MIOpc' data-type='unsigned int' data-ref="298MIOpc" data-ref-filename="298MIOpc">MIOpc</dfn>) {</td></tr>
<tr><th id="268">268</th><td>  <b>switch</b> (<a class="local col8 ref" href="#298MIOpc" title='MIOpc' data-ref="298MIOpc" data-ref-filename="298MIOpc">MIOpc</a>) {</td></tr>
<tr><th id="269">269</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SIGN_EXTEND" title='llvm::ISD::SIGN_EXTEND' data-ref="llvm::ISD::SIGN_EXTEND" data-ref-filename="llvm..ISD..SIGN_EXTEND">SIGN_EXTEND</a>;</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ZERO_EXTEND" title='llvm::ISD::ZERO_EXTEND' data-ref="llvm::ISD::ZERO_EXTEND" data-ref-filename="llvm..ISD..ZERO_EXTEND">ZERO_EXTEND</a>;</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT" data-ref-filename="llvm..TargetOpcode..G_ANYEXT">G_ANYEXT</a>:</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ANY_EXTEND" title='llvm::ISD::ANY_EXTEND' data-ref="llvm::ISD::ANY_EXTEND" data-ref-filename="llvm..ISD..ANY_EXTEND">ANY_EXTEND</a>;</td></tr>
<tr><th id="275">275</th><td>  <b>default</b>:</td></tr>
<tr><th id="276">276</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not an extend opcode"</q>);</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td>}</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>// FIXME: This should move to generic code.</i></td></tr>
<tr><th id="281">281</th><td><em>void</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" title='llvm::AMDGPUCallLowering::splitToValueTypes' data-ref="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj">splitToValueTypes</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="299B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="299B" data-ref-filename="299B">B</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a> &amp;<dfn class="local col0 decl" id="300OrigArg" title='OrigArg' data-type='const llvm::CallLowering::ArgInfo &amp;' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</dfn>,</td></tr>
<tr><th id="283">283</th><td>                                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>&gt; &amp;<dfn class="local col1 decl" id="301SplitArgs" title='SplitArgs' data-type='SmallVectorImpl&lt;llvm::CallLowering::ArgInfo&gt; &amp;' data-ref="301SplitArgs" data-ref-filename="301SplitArgs">SplitArgs</dfn>,</td></tr>
<tr><th id="284">284</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col2 decl" id="302DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="302DL" data-ref-filename="302DL">DL</dfn>,</td></tr>
<tr><th id="285">285</th><td>                                           <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col3 decl" id="303CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="303CallConv" data-ref-filename="303CallConv">CallConv</dfn>) <em>const</em> {</td></tr>
<tr><th id="286">286</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col4 decl" id="304TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="304TLI" data-ref-filename="304TLI">TLI</dfn> = *<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv" data-ref-filename="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a>&gt;();</td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col5 decl" id="305Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="305Ctx" data-ref-filename="305Ctx">Ctx</dfn> = <a class="local col0 ref" href="#300OrigArg" title='OrigArg' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10getContextEv" title='llvm::Type::getContext' data-ref="_ZNK4llvm4Type10getContextEv" data-ref-filename="_ZNK4llvm4Type10getContextEv">getContext</a>();</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="306SplitVTs" title='SplitVTs' data-type='SmallVector&lt;llvm::EVT, 4&gt;' data-ref="306SplitVTs" data-ref-filename="306SplitVTs">SplitVTs</dfn>;</td></tr>
<tr><th id="290">290</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/Analysis.h.html#_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm" title='llvm::ComputeValueVTs' data-ref="_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm" data-ref-filename="_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm">ComputeValueVTs</a>(<a class="local col4 ref" href="#304TLI" title='TLI' data-ref="304TLI" data-ref-filename="304TLI">TLI</a>, <a class="local col2 ref" href="#302DL" title='DL' data-ref="302DL" data-ref-filename="302DL">DL</a>, <a class="local col0 ref" href="#300OrigArg" title='OrigArg' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a>, <span class='refarg'><a class="local col6 ref" href="#306SplitVTs" title='SplitVTs' data-ref="306SplitVTs" data-ref-filename="306SplitVTs">SplitVTs</a></span>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OrigArg.Regs.size() == SplitVTs.size());</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <b>if</b> (<a class="local col6 ref" href="#306SplitVTs" title='SplitVTs' data-ref="306SplitVTs" data-ref-filename="306SplitVTs">SplitVTs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="295">295</th><td>    <b>return</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col6 ref" href="#306SplitVTs" title='SplitVTs' data-ref="306SplitVTs" data-ref-filename="306SplitVTs">SplitVTs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="298">298</th><td>    <i>// No splitting to do, but we want to replace the original type (e.g. [1 x</i></td></tr>
<tr><th id="299">299</th><td><i>    // double] -&gt; double).</i></td></tr>
<tr><th id="300">300</th><td>    <a class="local col1 ref" href="#301SplitArgs" title='SplitArgs' data-ref="301SplitArgs" data-ref-filename="301SplitArgs">SplitArgs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<a class="local col0 ref" href="#300OrigArg" title='OrigArg' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Regs" title='llvm::CallLowering::ArgInfo::Regs' data-ref="llvm::CallLowering::ArgInfo::Regs" data-ref-filename="llvm..CallLowering..ArgInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="local col6 ref" href="#306SplitVTs" title='SplitVTs' data-ref="306SplitVTs" data-ref-filename="306SplitVTs">SplitVTs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" data-ref-filename="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col5 ref" href="#305Ctx" title='Ctx' data-ref="305Ctx" data-ref-filename="305Ctx">Ctx</a></span>),</td></tr>
<tr><th id="301">301</th><td>                           <a class="local col0 ref" href="#300OrigArg" title='OrigArg' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Flags" title='llvm::CallLowering::BaseArgInfo::Flags' data-ref="llvm::CallLowering::BaseArgInfo::Flags" data-ref-filename="llvm..CallLowering..BaseArgInfo..Flags">Flags</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="local col0 ref" href="#300OrigArg" title='OrigArg' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::IsFixed" title='llvm::CallLowering::BaseArgInfo::IsFixed' data-ref="llvm::CallLowering::BaseArgInfo::IsFixed" data-ref-filename="llvm..CallLowering..BaseArgInfo..IsFixed">IsFixed</a>);</td></tr>
<tr><th id="302">302</th><td>    <b>return</b>;</td></tr>
<tr><th id="303">303</th><td>  }</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i>// Create one ArgInfo for each virtual register in the original ArgInfo.</i></td></tr>
<tr><th id="306">306</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OrigArg.Regs.size() == SplitVTs.size() &amp;&amp; <q>"Regs / types mismatch"</q>);</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <em>bool</em> <dfn class="local col7 decl" id="307NeedsRegBlock" title='NeedsRegBlock' data-type='bool' data-ref="307NeedsRegBlock" data-ref-filename="307NeedsRegBlock">NeedsRegBlock</dfn> = <a class="local col4 ref" href="#304TLI" title='TLI' data-ref="304TLI" data-ref-filename="304TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb" title='llvm::TargetLowering::functionArgumentNeedsConsecutiveRegisters' data-ref="_ZNK4llvm14TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb" data-ref-filename="_ZNK4llvm14TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb">functionArgumentNeedsConsecutiveRegisters</a>(</td></tr>
<tr><th id="309">309</th><td>      <a class="local col0 ref" href="#300OrigArg" title='OrigArg' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a>, <a class="local col3 ref" href="#303CallConv" title='CallConv' data-ref="303CallConv" data-ref-filename="303CallConv">CallConv</a>, <b>false</b>);</td></tr>
<tr><th id="310">310</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="308i" title='i' data-type='unsigned int' data-ref="308i" data-ref-filename="308i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="309e" title='e' data-type='unsigned int' data-ref="309e" data-ref-filename="309e">e</dfn> = <a class="local col6 ref" href="#306SplitVTs" title='SplitVTs' data-ref="306SplitVTs" data-ref-filename="306SplitVTs">SplitVTs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#308i" title='i' data-ref="308i" data-ref-filename="308i">i</a> &lt; <a class="local col9 ref" href="#309e" title='e' data-ref="309e" data-ref-filename="309e">e</a>; ++<a class="local col8 ref" href="#308i" title='i' data-ref="308i" data-ref-filename="308i">i</a>) {</td></tr>
<tr><th id="311">311</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col0 decl" id="310SplitTy" title='SplitTy' data-type='llvm::Type *' data-ref="310SplitTy" data-ref-filename="310SplitTy">SplitTy</dfn> = <a class="local col6 ref" href="#306SplitVTs" title='SplitVTs' data-ref="306SplitVTs" data-ref-filename="306SplitVTs">SplitVTs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#308i" title='i' data-ref="308i" data-ref-filename="308i">i</a>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" data-ref-filename="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col5 ref" href="#305Ctx" title='Ctx' data-ref="305Ctx" data-ref-filename="305Ctx">Ctx</a></span>);</td></tr>
<tr><th id="312">312</th><td>    <a class="local col1 ref" href="#301SplitArgs" title='SplitArgs' data-ref="301SplitArgs" data-ref-filename="301SplitArgs">SplitArgs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<a class="local col0 ref" href="#300OrigArg" title='OrigArg' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Regs" title='llvm::CallLowering::ArgInfo::Regs' data-ref="llvm::CallLowering::ArgInfo::Regs" data-ref-filename="llvm..CallLowering..ArgInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#308i" title='i' data-ref="308i" data-ref-filename="308i">i</a>]</a>, <span class='refarg'><a class="local col0 ref" href="#310SplitTy" title='SplitTy' data-ref="310SplitTy" data-ref-filename="310SplitTy">SplitTy</a></span>, <a class="local col0 ref" href="#300OrigArg" title='OrigArg' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Flags" title='llvm::CallLowering::BaseArgInfo::Flags' data-ref="llvm::CallLowering::BaseArgInfo::Flags" data-ref-filename="llvm..CallLowering..BaseArgInfo..Flags">Flags</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>,</td></tr>
<tr><th id="313">313</th><td>                           <a class="local col0 ref" href="#300OrigArg" title='OrigArg' data-ref="300OrigArg" data-ref-filename="300OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::IsFixed" title='llvm::CallLowering::BaseArgInfo::IsFixed' data-ref="llvm::CallLowering::BaseArgInfo::IsFixed" data-ref-filename="llvm..CallLowering..BaseArgInfo..IsFixed">IsFixed</a>);</td></tr>
<tr><th id="314">314</th><td>    <b>if</b> (<a class="local col7 ref" href="#307NeedsRegBlock" title='NeedsRegBlock' data-ref="307NeedsRegBlock" data-ref-filename="307NeedsRegBlock">NeedsRegBlock</a>)</td></tr>
<tr><th id="315">315</th><td>      <a class="local col1 ref" href="#301SplitArgs" title='SplitArgs' data-ref="301SplitArgs" data-ref-filename="301SplitArgs">SplitArgs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Flags" title='llvm::CallLowering::BaseArgInfo::Flags' data-ref="llvm::CallLowering::BaseArgInfo::Flags" data-ref-filename="llvm..CallLowering..BaseArgInfo..Flags">Flags</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEb" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegs' data-ref="_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEb" data-ref-filename="_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEb">setInConsecutiveRegs</a>();</td></tr>
<tr><th id="316">316</th><td>  }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <a class="local col1 ref" href="#301SplitArgs" title='SplitArgs' data-ref="301SplitArgs" data-ref-filename="301SplitArgs">SplitArgs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Flags" title='llvm::CallLowering::BaseArgInfo::Flags' data-ref="llvm::CallLowering::BaseArgInfo::Flags" data-ref-filename="llvm..CallLowering..BaseArgInfo..Flags">Flags</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEb" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegsLast' data-ref="_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEb" data-ref-filename="_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEb">setInConsecutiveRegsLast</a>();</td></tr>
<tr><th id="319">319</th><td>}</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><em>void</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" title='llvm::AMDGPUCallLowering::processSplitArgs' data-ref="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456">processSplitArgs</dfn>(</td></tr>
<tr><th id="322">322</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="311B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="311B" data-ref-filename="311B">B</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a> &amp;<dfn class="local col2 decl" id="312OrigArg" title='OrigArg' data-type='const llvm::CallLowering::ArgInfo &amp;' data-ref="312OrigArg" data-ref-filename="312OrigArg">OrigArg</dfn>,</td></tr>
<tr><th id="323">323</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>&gt; &amp;<dfn class="local col3 decl" id="313SplitArg" title='SplitArg' data-type='const SmallVectorImpl&lt;llvm::CallLowering::ArgInfo&gt; &amp;' data-ref="313SplitArg" data-ref-filename="313SplitArg">SplitArg</dfn>,</td></tr>
<tr><th id="324">324</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>&gt; &amp;<dfn class="local col4 decl" id="314SplitArgs" title='SplitArgs' data-type='SmallVectorImpl&lt;llvm::CallLowering::ArgInfo&gt; &amp;' data-ref="314SplitArgs" data-ref-filename="314SplitArgs">SplitArgs</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col5 decl" id="315DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="315DL" data-ref-filename="315DL">DL</dfn>,</td></tr>
<tr><th id="325">325</th><td>    <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col6 decl" id="316CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="316CallConv" data-ref-filename="316CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col7 decl" id="317IsOutgoing" title='IsOutgoing' data-type='bool' data-ref="317IsOutgoing" data-ref-filename="317IsOutgoing">IsOutgoing</dfn>,</td></tr>
<tr><th id="326">326</th><td>    <a class="typedef" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering::SplitArgTy" title='llvm::AMDGPUCallLowering::SplitArgTy' data-type='std::function&lt;void (ArrayRef&lt;Register&gt;, Register, LLT, LLT, int)&gt;' data-ref="llvm::AMDGPUCallLowering::SplitArgTy" data-ref-filename="llvm..AMDGPUCallLowering..SplitArgTy">SplitArgTy</a> <dfn class="local col8 decl" id="318PerformArgSplit" title='PerformArgSplit' data-type='llvm::AMDGPUCallLowering::SplitArgTy' data-ref="318PerformArgSplit" data-ref-filename="318PerformArgSplit">PerformArgSplit</dfn>) <em>const</em> {</td></tr>
<tr><th id="327">327</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col9 decl" id="319Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="319Ctx" data-ref-filename="319Ctx">Ctx</dfn> = <a class="local col2 ref" href="#312OrigArg" title='OrigArg' data-ref="312OrigArg" data-ref-filename="312OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10getContextEv" title='llvm::Type::getContext' data-ref="_ZNK4llvm4Type10getContextEv" data-ref-filename="_ZNK4llvm4Type10getContextEv">getContext</a>();</td></tr>
<tr><th id="328">328</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col0 decl" id="320TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="320TLI" data-ref-filename="320TLI">TLI</dfn> = *<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv" data-ref-filename="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a>&gt;();</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i>// FIXME: This is mostly nasty pre-processing before handleAssignments. Most</i></td></tr>
<tr><th id="331">331</th><td><i>  // of this should be performed by handleAssignments.</i></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="321SplitIdx" title='SplitIdx' data-type='int' data-ref="321SplitIdx" data-ref-filename="321SplitIdx">SplitIdx</dfn> = <var>0</var>, <dfn class="local col2 decl" id="322e" title='e' data-type='int' data-ref="322e" data-ref-filename="322e">e</dfn> = <a class="local col3 ref" href="#313SplitArg" title='SplitArg' data-ref="313SplitArg" data-ref-filename="313SplitArg">SplitArg</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#321SplitIdx" title='SplitIdx' data-ref="321SplitIdx" data-ref-filename="321SplitIdx">SplitIdx</a> != <a class="local col2 ref" href="#322e" title='e' data-ref="322e" data-ref-filename="322e">e</a>; ++<a class="local col1 ref" href="#321SplitIdx" title='SplitIdx' data-ref="321SplitIdx" data-ref-filename="321SplitIdx">SplitIdx</a>) {</td></tr>
<tr><th id="334">334</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a> &amp;<dfn class="local col3 decl" id="323CurSplitArg" title='CurSplitArg' data-type='const llvm::CallLowering::ArgInfo &amp;' data-ref="323CurSplitArg" data-ref-filename="323CurSplitArg">CurSplitArg</dfn> = <a class="local col3 ref" href="#313SplitArg" title='SplitArg' data-ref="313SplitArg" data-ref-filename="313SplitArg">SplitArg</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#321SplitIdx" title='SplitIdx' data-ref="321SplitIdx" data-ref-filename="321SplitIdx">SplitIdx</a>]</a>;</td></tr>
<tr><th id="335">335</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="324Reg" title='Reg' data-type='llvm::Register' data-ref="324Reg" data-ref-filename="324Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#312OrigArg" title='OrigArg' data-ref="312OrigArg" data-ref-filename="312OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Regs" title='llvm::CallLowering::ArgInfo::Regs' data-ref="llvm::CallLowering::ArgInfo::Regs" data-ref-filename="llvm..CallLowering..ArgInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#321SplitIdx" title='SplitIdx' data-ref="321SplitIdx" data-ref-filename="321SplitIdx">SplitIdx</a>]</a>;</td></tr>
<tr><th id="336">336</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col5 decl" id="325VT" title='VT' data-type='llvm::EVT' data-ref="325VT" data-ref-filename="325VT">VT</dfn> = <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT6getEVTEPNS_4TypeEb" title='llvm::EVT::getEVT' data-ref="_ZN4llvm3EVT6getEVTEPNS_4TypeEb" data-ref-filename="_ZN4llvm3EVT6getEVTEPNS_4TypeEb">getEVT</a>(<a class="local col3 ref" href="#323CurSplitArg" title='CurSplitArg' data-ref="323CurSplitArg" data-ref-filename="323CurSplitArg">CurSplitArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a>);</td></tr>
<tr><th id="337">337</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="326LLTy" title='LLTy' data-type='llvm::LLT' data-ref="326LLTy" data-ref-filename="326LLTy">LLTy</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/LowLevelType.h.html#_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" title='llvm::getLLTForType' data-ref="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" data-ref-filename="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE">getLLTForType</a>(<span class='refarg'>*<a class="local col3 ref" href="#323CurSplitArg" title='CurSplitArg' data-ref="323CurSplitArg" data-ref-filename="323CurSplitArg">CurSplitArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a></span>, <a class="local col5 ref" href="#315DL" title='DL' data-ref="315DL" data-ref-filename="315DL">DL</a>);</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="327NumParts" title='NumParts' data-type='unsigned int' data-ref="327NumParts" data-ref-filename="327NumParts">NumParts</dfn> = <a class="local col0 ref" href="#320TLI" title='TLI' data-ref="320TLI" data-ref-filename="320TLI">TLI</a>.<a class="virtual ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::SITargetLowering::getNumRegistersForCallingConv' data-ref="_ZNK4llvm16SITargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE" data-ref-filename="_ZNK4llvm16SITargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE">getNumRegistersForCallingConv</a>(<span class='refarg'><a class="local col9 ref" href="#319Ctx" title='Ctx' data-ref="319Ctx" data-ref-filename="319Ctx">Ctx</a></span>, <a class="local col6 ref" href="#316CallConv" title='CallConv' data-ref="316CallConv" data-ref-filename="316CallConv">CallConv</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#325VT" title='VT' data-ref="325VT" data-ref-filename="325VT">VT</a>);</td></tr>
<tr><th id="340">340</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col8 decl" id="328RegVT" title='RegVT' data-type='llvm::MVT' data-ref="328RegVT" data-ref-filename="328RegVT">RegVT</dfn> = <a class="local col0 ref" href="#320TLI" title='TLI' data-ref="320TLI" data-ref-filename="320TLI">TLI</a>.<a class="virtual ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::SITargetLowering::getRegisterTypeForCallingConv' data-ref="_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE" data-ref-filename="_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE">getRegisterTypeForCallingConv</a>(<span class='refarg'><a class="local col9 ref" href="#319Ctx" title='Ctx' data-ref="319Ctx" data-ref-filename="319Ctx">Ctx</a></span>, <a class="local col6 ref" href="#316CallConv" title='CallConv' data-ref="316CallConv" data-ref-filename="316CallConv">CallConv</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#325VT" title='VT' data-ref="325VT" data-ref-filename="325VT">VT</a>);</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>    <b>if</b> (<a class="local col7 ref" href="#327NumParts" title='NumParts' data-ref="327NumParts" data-ref-filename="327NumParts">NumParts</a> == <var>1</var>) {</td></tr>
<tr><th id="343">343</th><td>      <i>// No splitting to do, but we want to replace the original type (e.g. [1 x</i></td></tr>
<tr><th id="344">344</th><td><i>      // double] -&gt; double).</i></td></tr>
<tr><th id="345">345</th><td>      <a class="local col4 ref" href="#314SplitArgs" title='SplitArgs' data-ref="314SplitArgs" data-ref-filename="314SplitArgs">SplitArgs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<span class='refarg'><a class="local col4 ref" href="#324Reg" title='Reg' data-ref="324Reg" data-ref-filename="324Reg">Reg</a></span>, <a class="local col3 ref" href="#323CurSplitArg" title='CurSplitArg' data-ref="323CurSplitArg" data-ref-filename="323CurSplitArg">CurSplitArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a>, <a class="local col2 ref" href="#312OrigArg" title='OrigArg' data-ref="312OrigArg" data-ref-filename="312OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Flags" title='llvm::CallLowering::BaseArgInfo::Flags' data-ref="llvm::CallLowering::BaseArgInfo::Flags" data-ref-filename="llvm..CallLowering..BaseArgInfo..Flags">Flags</a>,</td></tr>
<tr><th id="346">346</th><td>                             <a class="local col2 ref" href="#312OrigArg" title='OrigArg' data-ref="312OrigArg" data-ref-filename="312OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::IsFixed" title='llvm::CallLowering::BaseArgInfo::IsFixed' data-ref="llvm::CallLowering::BaseArgInfo::IsFixed" data-ref-filename="llvm..CallLowering..BaseArgInfo..IsFixed">IsFixed</a>);</td></tr>
<tr><th id="347">347</th><td>      <b>continue</b>;</td></tr>
<tr><th id="348">348</th><td>    }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="329SplitRegs" title='SplitRegs' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="329SplitRegs" data-ref-filename="329SplitRegs">SplitRegs</dfn>;</td></tr>
<tr><th id="351">351</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col0 decl" id="330PartTy" title='PartTy' data-type='llvm::Type *' data-ref="330PartTy" data-ref-filename="330PartTy">PartTy</dfn> = <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a><a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE">(</a><a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#328RegVT" title='RegVT' data-ref="328RegVT" data-ref-filename="328RegVT">RegVT</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" data-ref-filename="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col9 ref" href="#319Ctx" title='Ctx' data-ref="319Ctx" data-ref-filename="319Ctx">Ctx</a></span>);</td></tr>
<tr><th id="352">352</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="331PartLLT" title='PartLLT' data-type='llvm::LLT' data-ref="331PartLLT" data-ref-filename="331PartLLT">PartLLT</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/LowLevelType.h.html#_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" title='llvm::getLLTForType' data-ref="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" data-ref-filename="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE">getLLTForType</a>(<span class='refarg'>*<a class="local col0 ref" href="#330PartTy" title='PartTy' data-ref="330PartTy" data-ref-filename="330PartTy">PartTy</a></span>, <a class="local col5 ref" href="#315DL" title='DL' data-ref="315DL" data-ref-filename="315DL">DL</a>);</td></tr>
<tr><th id="353">353</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="332MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="332MRI" data-ref-filename="332MRI">MRI</dfn> = *<a class="local col1 ref" href="#311B" title='B' data-ref="311B" data-ref-filename="311B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>    <i>// FIXME: Should we be reporting all of the part registers for a single</i></td></tr>
<tr><th id="356">356</th><td><i>    // argument, and let handleAssignments take care of the repacking?</i></td></tr>
<tr><th id="357">357</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="333i" title='i' data-type='unsigned int' data-ref="333i" data-ref-filename="333i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#333i" title='i' data-ref="333i" data-ref-filename="333i">i</a> &lt; <a class="local col7 ref" href="#327NumParts" title='NumParts' data-ref="327NumParts" data-ref-filename="327NumParts">NumParts</a>; ++<a class="local col3 ref" href="#333i" title='i' data-ref="333i" data-ref-filename="333i">i</a>) {</td></tr>
<tr><th id="358">358</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="334PartReg" title='PartReg' data-type='llvm::Register' data-ref="334PartReg" data-ref-filename="334PartReg">PartReg</dfn> = <a class="local col2 ref" href="#332MRI" title='MRI' data-ref="332MRI" data-ref-filename="332MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#331PartLLT" title='PartLLT' data-ref="331PartLLT" data-ref-filename="331PartLLT">PartLLT</a>);</td></tr>
<tr><th id="359">359</th><td>      <a class="local col9 ref" href="#329SplitRegs" title='SplitRegs' data-ref="329SplitRegs" data-ref-filename="329SplitRegs">SplitRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#334PartReg" title='PartReg' data-ref="334PartReg" data-ref-filename="334PartReg">PartReg</a>);</td></tr>
<tr><th id="360">360</th><td>      <a class="local col4 ref" href="#314SplitArgs" title='SplitArgs' data-ref="314SplitArgs" data-ref-filename="314SplitArgs">SplitArgs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_">(</a><a class="local col4 ref" href="#334PartReg" title='PartReg' data-ref="334PartReg" data-ref-filename="334PartReg">PartReg</a>), <span class='refarg'><a class="local col0 ref" href="#330PartTy" title='PartTy' data-ref="330PartTy" data-ref-filename="330PartTy">PartTy</a></span>, <a class="local col2 ref" href="#312OrigArg" title='OrigArg' data-ref="312OrigArg" data-ref-filename="312OrigArg">OrigArg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Flags" title='llvm::CallLowering::BaseArgInfo::Flags' data-ref="llvm::CallLowering::BaseArgInfo::Flags" data-ref-filename="llvm..CallLowering..BaseArgInfo..Flags">Flags</a>);</td></tr>
<tr><th id="361">361</th><td>    }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>    <a class="local col8 ref" href="#318PerformArgSplit" title='PerformArgSplit' data-ref="318PerformArgSplit" data-ref-filename="318PerformArgSplit">PerformArgSplit</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col9 ref" href="#329SplitRegs" title='SplitRegs' data-ref="329SplitRegs" data-ref-filename="329SplitRegs">SplitRegs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#324Reg" title='Reg' data-ref="324Reg" data-ref-filename="324Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#326LLTy" title='LLTy' data-ref="326LLTy" data-ref-filename="326LLTy">LLTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#331PartLLT" title='PartLLT' data-ref="331PartLLT" data-ref-filename="331PartLLT">PartLLT</a>, <a class="local col1 ref" href="#321SplitIdx" title='SplitIdx' data-ref="321SplitIdx" data-ref-filename="321SplitIdx">SplitIdx</a>)</span>;</td></tr>
<tr><th id="364">364</th><td>  }</td></tr>
<tr><th id="365">365</th><td>}</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i  data-doc="_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_">// TODO: Move to generic code</i></td></tr>
<tr><th id="368">368</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_" title='unpackRegsToOrigType' data-type='void unpackRegsToOrigType(llvm::MachineIRBuilder &amp; B, ArrayRef&lt;llvm::Register&gt; DstRegs, llvm::Register SrcReg, const CallLowering::ArgInfo &amp; Info, llvm::LLT SrcTy, llvm::LLT PartTy)' data-ref="_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_" data-ref-filename="_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_">unpackRegsToOrigType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="335B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="335B" data-ref-filename="335B">B</dfn>,</td></tr>
<tr><th id="369">369</th><td>                                 <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col6 decl" id="336DstRegs" title='DstRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="336DstRegs" data-ref-filename="336DstRegs">DstRegs</dfn>,</td></tr>
<tr><th id="370">370</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="337SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="337SrcReg" data-ref-filename="337SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="371">371</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering" data-ref-filename="llvm..CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a> &amp;<dfn class="local col8 decl" id="338Info" title='Info' data-type='const CallLowering::ArgInfo &amp;' data-ref="338Info" data-ref-filename="338Info">Info</dfn>,</td></tr>
<tr><th id="372">372</th><td>                                 <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="339SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="339SrcTy" data-ref-filename="339SrcTy">SrcTy</dfn>,</td></tr>
<tr><th id="373">373</th><td>                                 <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="340PartTy" title='PartTy' data-type='llvm::LLT' data-ref="340PartTy" data-ref-filename="340PartTy">PartTy</dfn>) {</td></tr>
<tr><th id="374">374</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstRegs.size() &gt; <var>1</var> &amp;&amp; <q>"Nothing to unpack"</q>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="341PartSize" title='PartSize' data-type='const unsigned int' data-ref="341PartSize" data-ref-filename="341PartSize">PartSize</dfn> = <a class="local col0 ref" href="#340PartTy" title='PartTy' data-ref="340PartTy" data-ref-filename="340PartTy">PartTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (<a class="local col9 ref" href="#339SrcTy" title='SrcTy' data-ref="339SrcTy" data-ref-filename="339SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; !<a class="local col0 ref" href="#340PartTy" title='PartTy' data-ref="340PartTy" data-ref-filename="340PartTy">PartTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="379">379</th><td>      <a class="local col1 ref" href="#341PartSize" title='PartSize' data-ref="341PartSize" data-ref-filename="341PartSize">PartSize</a> &gt; <a class="local col9 ref" href="#339SrcTy" title='SrcTy' data-ref="339SrcTy" data-ref-filename="339SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="380">380</th><td>    <i>// Vector was scalarized, and the elements extended.</i></td></tr>
<tr><th id="381">381</th><td>    <em>auto</em> <dfn class="local col2 decl" id="342UnmergeToEltTy" title='UnmergeToEltTy' data-type='llvm::MachineInstrBuilder' data-ref="342UnmergeToEltTy" data-ref-filename="342UnmergeToEltTy">UnmergeToEltTy</dfn> = <a class="local col5 ref" href="#335B" title='B' data-ref="335B" data-ref-filename="335B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="local col9 ref" href="#339SrcTy" title='SrcTy' data-ref="339SrcTy" data-ref-filename="339SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#337SrcReg" title='SrcReg' data-ref="337SrcReg" data-ref-filename="337SrcReg">SrcReg</a>);</td></tr>
<tr><th id="382">382</th><td>    <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="343i" title='i' data-type='int' data-ref="343i" data-ref-filename="343i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="344e" title='e' data-type='int' data-ref="344e" data-ref-filename="344e">e</dfn> = <a class="local col6 ref" href="#336DstRegs" title='DstRegs' data-ref="336DstRegs" data-ref-filename="336DstRegs">DstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col3 ref" href="#343i" title='i' data-ref="343i" data-ref-filename="343i">i</a> != <a class="local col4 ref" href="#344e" title='e' data-ref="344e" data-ref-filename="344e">e</a>; ++<a class="local col3 ref" href="#343i" title='i' data-ref="343i" data-ref-filename="343i">i</a>)</td></tr>
<tr><th id="383">383</th><td>      <a class="local col5 ref" href="#335B" title='B' data-ref="335B" data-ref-filename="335B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#336DstRegs" title='DstRegs' data-ref="336DstRegs" data-ref-filename="336DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#343i" title='i' data-ref="343i" data-ref-filename="343i">i</a>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#342UnmergeToEltTy" title='UnmergeToEltTy' data-ref="342UnmergeToEltTy" data-ref-filename="342UnmergeToEltTy">UnmergeToEltTy</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col3 ref" href="#343i" title='i' data-ref="343i" data-ref-filename="343i">i</a>));</td></tr>
<tr><th id="384">384</th><td>    <b>return</b>;</td></tr>
<tr><th id="385">385</th><td>  }</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="345GCDTy" title='GCDTy' data-type='llvm::LLT' data-ref="345GCDTy" data-ref-filename="345GCDTy">GCDTy</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm10getGCDTypeENS_3LLTES0_" title='llvm::getGCDType' data-ref="_ZN4llvm10getGCDTypeENS_3LLTES0_" data-ref-filename="_ZN4llvm10getGCDTypeENS_3LLTES0_">getGCDType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#339SrcTy" title='SrcTy' data-ref="339SrcTy" data-ref-filename="339SrcTy">SrcTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#340PartTy" title='PartTy' data-ref="340PartTy" data-ref-filename="340PartTy">PartTy</a>);</td></tr>
<tr><th id="388">388</th><td>  <b>if</b> (<a class="local col5 ref" href="#345GCDTy" title='GCDTy' data-ref="345GCDTy" data-ref-filename="345GCDTy">GCDTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col0 ref" href="#340PartTy" title='PartTy' data-ref="340PartTy" data-ref-filename="340PartTy">PartTy</a>) {</td></tr>
<tr><th id="389">389</th><td>    <i>// If this already evenly divisible, we can create a simple unmerge.</i></td></tr>
<tr><th id="390">390</th><td>    <a class="local col5 ref" href="#335B" title='B' data-ref="335B" data-ref-filename="335B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col6 ref" href="#336DstRegs" title='DstRegs' data-ref="336DstRegs" data-ref-filename="336DstRegs">DstRegs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#337SrcReg" title='SrcReg' data-ref="337SrcReg" data-ref-filename="337SrcReg">SrcReg</a>);</td></tr>
<tr><th id="391">391</th><td>    <b>return</b>;</td></tr>
<tr><th id="392">392</th><td>  }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="346MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="346MRI" data-ref-filename="346MRI">MRI</dfn> = *<a class="local col5 ref" href="#335B" title='B' data-ref="335B" data-ref-filename="335B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="395">395</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="347DstTy" title='DstTy' data-type='llvm::LLT' data-ref="347DstTy" data-ref-filename="347DstTy">DstTy</dfn> = <a class="local col6 ref" href="#346MRI" title='MRI' data-ref="346MRI" data-ref-filename="346MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#336DstRegs" title='DstRegs' data-ref="336DstRegs" data-ref-filename="336DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="396">396</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="348LCMTy" title='LCMTy' data-type='llvm::LLT' data-ref="348LCMTy" data-ref-filename="348LCMTy">LCMTy</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm10getLCMTypeENS_3LLTES0_" title='llvm::getLCMType' data-ref="_ZN4llvm10getLCMTypeENS_3LLTES0_" data-ref-filename="_ZN4llvm10getLCMTypeENS_3LLTES0_">getLCMType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#339SrcTy" title='SrcTy' data-ref="339SrcTy" data-ref-filename="339SrcTy">SrcTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#340PartTy" title='PartTy' data-ref="340PartTy" data-ref-filename="340PartTy">PartTy</a>);</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="349LCMSize" title='LCMSize' data-type='const unsigned int' data-ref="349LCMSize" data-ref-filename="349LCMSize">LCMSize</dfn> = <a class="local col8 ref" href="#348LCMTy" title='LCMTy' data-ref="348LCMTy" data-ref-filename="348LCMTy">LCMTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="399">399</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="350DstSize" title='DstSize' data-type='const unsigned int' data-ref="350DstSize" data-ref-filename="350DstSize">DstSize</dfn> = <a class="local col7 ref" href="#347DstTy" title='DstTy' data-ref="347DstTy" data-ref-filename="347DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="400">400</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="351SrcSize" title='SrcSize' data-type='const unsigned int' data-ref="351SrcSize" data-ref-filename="351SrcSize">SrcSize</dfn> = <a class="local col9 ref" href="#339SrcTy" title='SrcTy' data-ref="339SrcTy" data-ref-filename="339SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="352UnmergeSrc" title='UnmergeSrc' data-type='llvm::Register' data-ref="352UnmergeSrc" data-ref-filename="352UnmergeSrc">UnmergeSrc</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#337SrcReg" title='SrcReg' data-ref="337SrcReg" data-ref-filename="337SrcReg">SrcReg</a>;</td></tr>
<tr><th id="403">403</th><td>  <b>if</b> (<a class="local col9 ref" href="#349LCMSize" title='LCMSize' data-ref="349LCMSize" data-ref-filename="349LCMSize">LCMSize</a> != <a class="local col1 ref" href="#351SrcSize" title='SrcSize' data-ref="351SrcSize" data-ref-filename="351SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="404">404</th><td>    <i>// Widen to the common type.</i></td></tr>
<tr><th id="405">405</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="353Undef" title='Undef' data-type='llvm::Register' data-ref="353Undef" data-ref-filename="353Undef">Undef</dfn> = <a class="local col5 ref" href="#335B" title='B' data-ref="335B" data-ref-filename="335B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#339SrcTy" title='SrcTy' data-ref="339SrcTy" data-ref-filename="339SrcTy">SrcTy</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="406">406</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <dfn class="local col4 decl" id="354MergeParts" title='MergeParts' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="354MergeParts" data-ref-filename="354MergeParts">MergeParts</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><var>1</var>, <a class="local col7 ref" href="#337SrcReg" title='SrcReg' data-ref="337SrcReg" data-ref-filename="337SrcReg">SrcReg</a>);</td></tr>
<tr><th id="407">407</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="355Size" title='Size' data-type='unsigned int' data-ref="355Size" data-ref-filename="355Size">Size</dfn> = <a class="local col1 ref" href="#351SrcSize" title='SrcSize' data-ref="351SrcSize" data-ref-filename="351SrcSize">SrcSize</a>; <a class="local col5 ref" href="#355Size" title='Size' data-ref="355Size" data-ref-filename="355Size">Size</a> != <a class="local col9 ref" href="#349LCMSize" title='LCMSize' data-ref="349LCMSize" data-ref-filename="349LCMSize">LCMSize</a>; <a class="local col5 ref" href="#355Size" title='Size' data-ref="355Size" data-ref-filename="355Size">Size</a> += <a class="local col1 ref" href="#351SrcSize" title='SrcSize' data-ref="351SrcSize" data-ref-filename="351SrcSize">SrcSize</a>)</td></tr>
<tr><th id="408">408</th><td>      <a class="local col4 ref" href="#354MergeParts" title='MergeParts' data-ref="354MergeParts" data-ref-filename="354MergeParts">MergeParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#353Undef" title='Undef' data-ref="353Undef" data-ref-filename="353Undef">Undef</a>);</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>    <a class="local col2 ref" href="#352UnmergeSrc" title='UnmergeSrc' data-ref="352UnmergeSrc" data-ref-filename="352UnmergeSrc">UnmergeSrc</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#335B" title='B' data-ref="335B" data-ref-filename="335B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#348LCMTy" title='LCMTy' data-ref="348LCMTy" data-ref-filename="348LCMTy">LCMTy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col4 ref" href="#354MergeParts" title='MergeParts' data-ref="354MergeParts" data-ref-filename="354MergeParts">MergeParts</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i>// Unmerge to the original registers and pad with dead defs.</i></td></tr>
<tr><th id="414">414</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <dfn class="local col6 decl" id="356UnmergeResults" title='UnmergeResults' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="356UnmergeResults" data-ref-filename="356UnmergeResults">UnmergeResults</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ETL0__S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ETL0__S1_" data-ref-filename="_ZN4llvm11SmallVectorC1ETL0__S1_">(</a><a class="local col6 ref" href="#336DstRegs" title='DstRegs' data-ref="336DstRegs" data-ref-filename="336DstRegs">DstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv" data-ref-filename="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col6 ref" href="#336DstRegs" title='DstRegs' data-ref="336DstRegs" data-ref-filename="336DstRegs">DstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv" data-ref-filename="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="415">415</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="357Size" title='Size' data-type='unsigned int' data-ref="357Size" data-ref-filename="357Size">Size</dfn> = <a class="local col0 ref" href="#350DstSize" title='DstSize' data-ref="350DstSize" data-ref-filename="350DstSize">DstSize</a> * <a class="local col6 ref" href="#336DstRegs" title='DstRegs' data-ref="336DstRegs" data-ref-filename="336DstRegs">DstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col7 ref" href="#357Size" title='Size' data-ref="357Size" data-ref-filename="357Size">Size</a> != <a class="local col9 ref" href="#349LCMSize" title='LCMSize' data-ref="349LCMSize" data-ref-filename="349LCMSize">LCMSize</a>;</td></tr>
<tr><th id="416">416</th><td>       <a class="local col7 ref" href="#357Size" title='Size' data-ref="357Size" data-ref-filename="357Size">Size</a> += <a class="local col0 ref" href="#350DstSize" title='DstSize' data-ref="350DstSize" data-ref-filename="350DstSize">DstSize</a>) {</td></tr>
<tr><th id="417">417</th><td>    <a class="local col6 ref" href="#356UnmergeResults" title='UnmergeResults' data-ref="356UnmergeResults" data-ref-filename="356UnmergeResults">UnmergeResults</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#346MRI" title='MRI' data-ref="346MRI" data-ref-filename="346MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#347DstTy" title='DstTy' data-ref="347DstTy" data-ref-filename="347DstTy">DstTy</a>));</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <a class="local col5 ref" href="#335B" title='B' data-ref="335B" data-ref-filename="335B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col6 ref" href="#356UnmergeResults" title='UnmergeResults' data-ref="356UnmergeResults" data-ref-filename="356UnmergeResults">UnmergeResults</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#352UnmergeSrc" title='UnmergeSrc' data-ref="352UnmergeSrc" data-ref-filename="352UnmergeSrc">UnmergeSrc</a>);</td></tr>
<tr><th id="421">421</th><td>}</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><em>bool</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm18AMDGPUCallLowering14canLowerReturnERNS_15MachineFunctionEjRNS_15SmallVectorImplINS_12CallLowering11BaseArgInfoEEEb" title='llvm::AMDGPUCallLowering::canLowerReturn' data-ref="_ZNK4llvm18AMDGPUCallLowering14canLowerReturnERNS_15MachineFunctionEjRNS_15SmallVectorImplINS_12CallLowering11BaseArgInfoEEEb" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering14canLowerReturnERNS_15MachineFunctionEjRNS_15SmallVectorImplINS_12CallLowering11BaseArgInfoEEEb">canLowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="358MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="358MF" data-ref-filename="358MF">MF</dfn>,</td></tr>
<tr><th id="424">424</th><td>                                        <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col9 decl" id="359CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="359CallConv" data-ref-filename="359CallConv">CallConv</dfn>,</td></tr>
<tr><th id="425">425</th><td>                                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo" title='llvm::CallLowering::BaseArgInfo' data-ref="llvm::CallLowering::BaseArgInfo" data-ref-filename="llvm..CallLowering..BaseArgInfo">BaseArgInfo</a>&gt; &amp;<dfn class="local col0 decl" id="360Outs" title='Outs' data-type='SmallVectorImpl&lt;llvm::CallLowering::BaseArgInfo&gt; &amp;' data-ref="360Outs" data-ref-filename="360Outs">Outs</dfn>,</td></tr>
<tr><th id="426">426</th><td>                                        <em>bool</em> <dfn class="local col1 decl" id="361IsVarArg" title='IsVarArg' data-type='bool' data-ref="361IsVarArg" data-ref-filename="361IsVarArg">IsVarArg</dfn>) <em>const</em> {</td></tr>
<tr><th id="427">427</th><td>  <i>// For shaders. Vector types should be explicitly handled by CC.</i></td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj" data-ref-filename="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</a>(<a class="local col9 ref" href="#359CallConv" title='CallConv' data-ref="359CallConv" data-ref-filename="359CallConv">CallConv</a>))</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="362ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="362ArgLocs" data-ref-filename="362ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="432">432</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col3 decl" id="363TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="363TLI" data-ref-filename="363TLI">TLI</dfn> = *<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv" data-ref-filename="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a>&gt;();</td></tr>
<tr><th id="433">433</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> <dfn class="local col4 decl" id="364CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="364CCInfo" data-ref-filename="364CCInfo">CCInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" data-ref-filename="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col9 ref" href="#359CallConv" title='CallConv' data-ref="359CallConv" data-ref-filename="359CallConv">CallConv</a>, <a class="local col1 ref" href="#361IsVarArg" title='IsVarArg' data-ref="361IsVarArg" data-ref-filename="361IsVarArg">IsVarArg</a>, <a class="local col8 ref" href="#358MF" title='MF' data-ref="358MF" data-ref-filename="358MF">MF</a>, <a class="local col2 ref" href="#362ArgLocs" title='ArgLocs' data-ref="362ArgLocs" data-ref-filename="362ArgLocs">ArgLocs</a>,</td></tr>
<tr><th id="434">434</th><td>                 <a class="local col8 ref" href="#358MF" title='MF' data-ref="358MF" data-ref-filename="358MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>());</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11checkReturnERNS_7CCStateERNS_15SmallVectorImplINS0_11BaseArgInfoEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyES2_E" title='llvm::CallLowering::checkReturn' data-ref="_ZNK4llvm12CallLowering11checkReturnERNS_7CCStateERNS_15SmallVectorImplINS0_11BaseArgInfoEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyES2_E" data-ref-filename="_ZNK4llvm12CallLowering11checkReturnERNS_7CCStateERNS_15SmallVectorImplINS0_11BaseArgInfoEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyES2_E">checkReturn</a>(<span class='refarg'><a class="local col4 ref" href="#364CCInfo" title='CCInfo' data-ref="364CCInfo" data-ref-filename="364CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col0 ref" href="#360Outs" title='Outs' data-ref="360Outs" data-ref-filename="360Outs">Outs</a></span>, <a class="local col3 ref" href="#363TLI" title='TLI' data-ref="363TLI" data-ref-filename="363TLI">TLI</a>.<a class="ref fn" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForReturn' data-ref="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</a>(<a class="local col9 ref" href="#359CallConv" title='CallConv' data-ref="359CallConv" data-ref-filename="359CallConv">CallConv</a>, <a class="local col1 ref" href="#361IsVarArg" title='IsVarArg' data-ref="361IsVarArg" data-ref-filename="361IsVarArg">IsVarArg</a>));</td></tr>
<tr><th id="437">437</th><td>}</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><i class="doc">/// Lower the return value for the already existing<span class="command"> \p</span> <span class="arg">Ret.</span> This assumes that</i></td></tr>
<tr><th id="440">440</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">B's</span> insertion point is correct.</i></td></tr>
<tr><th id="441">441</th><td><em>bool</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUCallLowering14lowerReturnValERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_19MachineInstrBuilderE" title='llvm::AMDGPUCallLowering::lowerReturnVal' data-ref="_ZNK4llvm18AMDGPUCallLowering14lowerReturnValERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_19MachineInstrBuilderE" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering14lowerReturnValERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_19MachineInstrBuilderE">lowerReturnVal</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="365B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="365B" data-ref-filename="365B">B</dfn>,</td></tr>
<tr><th id="442">442</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col6 decl" id="366Val" title='Val' data-type='const llvm::Value *' data-ref="366Val" data-ref-filename="366Val">Val</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col7 decl" id="367VRegs" title='VRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="367VRegs" data-ref-filename="367VRegs">VRegs</dfn>,</td></tr>
<tr><th id="443">443</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="368Ret" title='Ret' data-type='llvm::MachineInstrBuilder &amp;' data-ref="368Ret" data-ref-filename="368Ret">Ret</dfn>) <em>const</em> {</td></tr>
<tr><th id="444">444</th><td>  <b>if</b> (!<a class="local col6 ref" href="#366Val" title='Val' data-ref="366Val" data-ref-filename="366Val">Val</a>)</td></tr>
<tr><th id="445">445</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="369MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="369MF" data-ref-filename="369MF">MF</dfn> = <a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="448">448</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="370F" title='F' data-type='const llvm::Function &amp;' data-ref="370F" data-ref-filename="370F">F</dfn> = <a class="local col9 ref" href="#369MF" title='MF' data-ref="369MF" data-ref-filename="369MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="449">449</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col1 decl" id="371DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="371DL" data-ref-filename="371DL">DL</dfn> = <a class="local col9 ref" href="#369MF" title='MF' data-ref="369MF" data-ref-filename="369MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv" data-ref-filename="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="450">450</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="372MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="372MRI" data-ref-filename="372MRI">MRI</dfn> = <a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="451">451</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col3 decl" id="373Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="373Ctx" data-ref-filename="373Ctx">Ctx</dfn> = <a class="local col0 ref" href="#370F" title='F' data-ref="370F" data-ref-filename="370F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col4 decl" id="374CC" title='CC' data-type='CallingConv::ID' data-ref="374CC" data-ref-filename="374CC">CC</dfn> = <a class="local col0 ref" href="#370F" title='F' data-ref="370F" data-ref-filename="370F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="454">454</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col5 decl" id="375TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="375TLI" data-ref-filename="375TLI">TLI</dfn> = *<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv" data-ref-filename="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a>&gt;();</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="376SplitEVTs" title='SplitEVTs' data-type='SmallVector&lt;llvm::EVT, 8&gt;' data-ref="376SplitEVTs" data-ref-filename="376SplitEVTs">SplitEVTs</dfn>;</td></tr>
<tr><th id="457">457</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/Analysis.h.html#_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm" title='llvm::ComputeValueVTs' data-ref="_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm" data-ref-filename="_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm">ComputeValueVTs</a>(<a class="local col5 ref" href="#375TLI" title='TLI' data-ref="375TLI" data-ref-filename="375TLI">TLI</a>, <a class="local col1 ref" href="#371DL" title='DL' data-ref="371DL" data-ref-filename="371DL">DL</a>, <a class="local col6 ref" href="#366Val" title='Val' data-ref="366Val" data-ref-filename="366Val">Val</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col6 ref" href="#376SplitEVTs" title='SplitEVTs' data-ref="376SplitEVTs" data-ref-filename="376SplitEVTs">SplitEVTs</a></span>);</td></tr>
<tr><th id="458">458</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VRegs.size() == SplitEVTs.size() &amp;&amp;</td></tr>
<tr><th id="459">459</th><td>         <q>"For each split Type there should be exactly one VReg."</q>);</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i>// We pre-process the return value decomposed into EVTs.</i></td></tr>
<tr><th id="462">462</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="377PreSplitRetInfos" title='PreSplitRetInfos' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="377PreSplitRetInfos" data-ref-filename="377PreSplitRetInfos">PreSplitRetInfos</dfn>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <i>// Further processing is applied to split the arguments from PreSplitRetInfos</i></td></tr>
<tr><th id="465">465</th><td><i>  // into 32-bit pieces in SplitRetInfos before passing off to</i></td></tr>
<tr><th id="466">466</th><td><i>  // handleAssignments.</i></td></tr>
<tr><th id="467">467</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="378SplitRetInfos" title='SplitRetInfos' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="378SplitRetInfos" data-ref-filename="378SplitRetInfos">SplitRetInfos</dfn>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="379i" title='i' data-type='unsigned int' data-ref="379i" data-ref-filename="379i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#379i" title='i' data-ref="379i" data-ref-filename="379i">i</a> &lt; <a class="local col6 ref" href="#376SplitEVTs" title='SplitEVTs' data-ref="376SplitEVTs" data-ref-filename="376SplitEVTs">SplitEVTs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col9 ref" href="#379i" title='i' data-ref="379i" data-ref-filename="379i">i</a>) {</td></tr>
<tr><th id="470">470</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col0 decl" id="380VT" title='VT' data-type='llvm::EVT' data-ref="380VT" data-ref-filename="380VT">VT</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#376SplitEVTs" title='SplitEVTs' data-ref="376SplitEVTs" data-ref-filename="376SplitEVTs">SplitEVTs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#379i" title='i' data-ref="379i" data-ref-filename="379i">i</a>]</a>;</td></tr>
<tr><th id="471">471</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="381Reg" title='Reg' data-type='llvm::Register' data-ref="381Reg" data-ref-filename="381Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#367VRegs" title='VRegs' data-ref="367VRegs" data-ref-filename="367VRegs">VRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#379i" title='i' data-ref="379i" data-ref-filename="379i">i</a>]</a>;</td></tr>
<tr><th id="472">472</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a> <dfn class="local col2 decl" id="382RetInfo" title='RetInfo' data-type='llvm::CallLowering::ArgInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1ENS_8ArrayRefINS_8RegisterEEEPNS_4TypeENS2_INS_3ISD10ArgFlagsTyEEEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1ENS_8ArrayRefINS_8RegisterEEEPNS_4TypeENS2_INS_3ISD10ArgFlagsTyEEEb" data-ref-filename="_ZN4llvm12CallLowering7ArgInfoC1ENS_8ArrayRefINS_8RegisterEEEPNS_4TypeENS2_INS_3ISD10ArgFlagsTyEEEb">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col1 ref" href="#381Reg" title='Reg' data-ref="381Reg" data-ref-filename="381Reg">Reg</a>, <a class="local col0 ref" href="#380VT" title='VT' data-ref="380VT" data-ref-filename="380VT">VT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" data-ref-filename="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col3 ref" href="#373Ctx" title='Ctx' data-ref="373Ctx" data-ref-filename="373Ctx">Ctx</a></span>));</td></tr>
<tr><th id="473">473</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" data-ref-filename="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a></span>, <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList" data-ref-filename="llvm..AttributeList">AttributeList</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList::ReturnIndex" title='llvm::AttributeList::ReturnIndex' data-ref="llvm::AttributeList::ReturnIndex" data-ref-filename="llvm..AttributeList..ReturnIndex">ReturnIndex</a>, <a class="local col1 ref" href="#371DL" title='DL' data-ref="371DL" data-ref-filename="371DL">DL</a>, <a class="local col0 ref" href="#370F" title='F' data-ref="370F" data-ref-filename="370F">F</a>);</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>    <b>if</b> (<a class="local col0 ref" href="#380VT" title='VT' data-ref="380VT" data-ref-filename="380VT">VT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isScalarIntegerEv" title='llvm::EVT::isScalarInteger' data-ref="_ZNK4llvm3EVT15isScalarIntegerEv" data-ref-filename="_ZNK4llvm3EVT15isScalarIntegerEv">isScalarInteger</a>()) {</td></tr>
<tr><th id="476">476</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="383ExtendOp" title='ExtendOp' data-type='unsigned int' data-ref="383ExtendOp" data-ref-filename="383ExtendOp">ExtendOp</dfn> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT" data-ref-filename="llvm..TargetOpcode..G_ANYEXT">G_ANYEXT</a>;</td></tr>
<tr><th id="477">477</th><td>      <b>if</b> (<a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Flags" title='llvm::CallLowering::BaseArgInfo::Flags' data-ref="llvm::CallLowering::BaseArgInfo::Flags" data-ref-filename="llvm..CallLowering..BaseArgInfo..Flags">Flags</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" title='llvm::ISD::ArgFlagsTy::isSExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv">isSExt</a>()) {</td></tr>
<tr><th id="478">478</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RetInfo.Regs.size() == <var>1</var> &amp;&amp; <q>"expect only simple return values"</q>);</td></tr>
<tr><th id="479">479</th><td>        <a class="local col3 ref" href="#383ExtendOp" title='ExtendOp' data-ref="383ExtendOp" data-ref-filename="383ExtendOp">ExtendOp</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a>;</td></tr>
<tr><th id="480">480</th><td>      } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Flags" title='llvm::CallLowering::BaseArgInfo::Flags' data-ref="llvm::CallLowering::BaseArgInfo::Flags" data-ref-filename="llvm..CallLowering..BaseArgInfo..Flags">Flags</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</a>()) {</td></tr>
<tr><th id="481">481</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RetInfo.Regs.size() == <var>1</var> &amp;&amp; <q>"expect only simple return values"</q>);</td></tr>
<tr><th id="482">482</th><td>        <a class="local col3 ref" href="#383ExtendOp" title='ExtendOp' data-ref="383ExtendOp" data-ref-filename="383ExtendOp">ExtendOp</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>;</td></tr>
<tr><th id="483">483</th><td>      }</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="384ExtVT" title='ExtVT' data-type='llvm::EVT' data-ref="384ExtVT" data-ref-filename="384ExtVT">ExtVT</dfn> = <a class="local col5 ref" href="#375TLI" title='TLI' data-ref="375TLI" data-ref-filename="375TLI">TLI</a>.<a class="virtual ref fn" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE" title='llvm::AMDGPUTargetLowering::getTypeForExtReturn' data-ref="_ZNK4llvm20AMDGPUTargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE">getTypeForExtReturn</a>(<span class='refarg'><a class="local col3 ref" href="#373Ctx" title='Ctx' data-ref="373Ctx" data-ref-filename="373Ctx">Ctx</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#380VT" title='VT' data-ref="380VT" data-ref-filename="380VT">VT</a>,</td></tr>
<tr><th id="486">486</th><td>                                          <a class="tu ref fn" href="#_ZL23extOpcodeToISDExtOpcodej" title='extOpcodeToISDExtOpcode' data-use='c' data-ref="_ZL23extOpcodeToISDExtOpcodej" data-ref-filename="_ZL23extOpcodeToISDExtOpcodej">extOpcodeToISDExtOpcode</a>(<a class="local col3 ref" href="#383ExtendOp" title='ExtendOp' data-ref="383ExtendOp" data-ref-filename="383ExtendOp">ExtendOp</a>));</td></tr>
<tr><th id="487">487</th><td>      <b>if</b> (<a class="local col4 ref" href="#384ExtVT" title='ExtVT' data-ref="384ExtVT" data-ref-filename="384ExtVT">ExtVT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#380VT" title='VT' data-ref="380VT" data-ref-filename="380VT">VT</a>) {</td></tr>
<tr><th id="488">488</th><td>        <a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a> = <a class="local col4 ref" href="#384ExtVT" title='ExtVT' data-ref="384ExtVT" data-ref-filename="384ExtVT">ExtVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" data-ref-filename="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col3 ref" href="#373Ctx" title='Ctx' data-ref="373Ctx" data-ref-filename="373Ctx">Ctx</a></span>);</td></tr>
<tr><th id="489">489</th><td>        <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="385ExtTy" title='ExtTy' data-type='llvm::LLT' data-ref="385ExtTy" data-ref-filename="385ExtTy">ExtTy</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/LowLevelType.h.html#_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" title='llvm::getLLTForType' data-ref="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" data-ref-filename="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE">getLLTForType</a>(<span class='refarg'>*<a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a></span>, <a class="local col1 ref" href="#371DL" title='DL' data-ref="371DL" data-ref-filename="371DL">DL</a>);</td></tr>
<tr><th id="490">490</th><td>        <a class="local col1 ref" href="#381Reg" title='Reg' data-ref="381Reg" data-ref-filename="381Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col3 ref" href="#383ExtendOp" title='ExtendOp' data-ref="383ExtendOp" data-ref-filename="383ExtendOp">ExtendOp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#385ExtTy" title='ExtTy' data-ref="385ExtTy" data-ref-filename="385ExtTy">ExtTy</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#381Reg" title='Reg' data-ref="381Reg" data-ref-filename="381Reg">Reg</a>}).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="491">491</th><td>      }</td></tr>
<tr><th id="492">492</th><td>    }</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (<a class="local col1 ref" href="#381Reg" title='Reg' data-ref="381Reg" data-ref-filename="381Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Regs" title='llvm::CallLowering::ArgInfo::Regs' data-ref="llvm::CallLowering::ArgInfo::Regs" data-ref-filename="llvm..CallLowering..ArgInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>) {</td></tr>
<tr><th id="495">495</th><td>      <a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Regs" title='llvm::CallLowering::ArgInfo::Regs' data-ref="llvm::CallLowering::ArgInfo::Regs" data-ref-filename="llvm..CallLowering..ArgInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col1 ref" href="#381Reg" title='Reg' data-ref="381Reg" data-ref-filename="381Reg">Reg</a>;</td></tr>
<tr><th id="496">496</th><td>      <i>// Reset the arg flags after modifying Reg.</i></td></tr>
<tr><th id="497">497</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" data-ref-filename="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a></span>, <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList" data-ref-filename="llvm..AttributeList">AttributeList</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList::ReturnIndex" title='llvm::AttributeList::ReturnIndex' data-ref="llvm::AttributeList::ReturnIndex" data-ref-filename="llvm..AttributeList..ReturnIndex">ReturnIndex</a>, <a class="local col1 ref" href="#371DL" title='DL' data-ref="371DL" data-ref-filename="371DL">DL</a>, <a class="local col0 ref" href="#370F" title='F' data-ref="370F" data-ref-filename="370F">F</a>);</td></tr>
<tr><th id="498">498</th><td>    }</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>    <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" title='llvm::AMDGPUCallLowering::splitToValueTypes' data-ref="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj">splitToValueTypes</a>(<span class='refarg'><a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a></span>, <a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a>, <span class='refarg'><a class="local col7 ref" href="#377PreSplitRetInfos" title='PreSplitRetInfos' data-ref="377PreSplitRetInfos" data-ref-filename="377PreSplitRetInfos">PreSplitRetInfos</a></span>, <a class="local col1 ref" href="#371DL" title='DL' data-ref="371DL" data-ref-filename="371DL">DL</a>, <a class="local col4 ref" href="#374CC" title='CC' data-ref="374CC" data-ref-filename="374CC">CC</a>);</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>    <i>// FIXME: This splitting should mostly be done by handleAssignments</i></td></tr>
<tr><th id="503">503</th><td>    <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" title='llvm::AMDGPUCallLowering::processSplitArgs' data-ref="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456">processSplitArgs</a>(<span class='refarg'><a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a></span>, <a class="local col2 ref" href="#382RetInfo" title='RetInfo' data-ref="382RetInfo" data-ref-filename="382RetInfo">RetInfo</a>,</td></tr>
<tr><th id="504">504</th><td>                     <a class="local col7 ref" href="#377PreSplitRetInfos" title='PreSplitRetInfos' data-ref="377PreSplitRetInfos" data-ref-filename="377PreSplitRetInfos">PreSplitRetInfos</a>, <span class='refarg'><a class="local col8 ref" href="#378SplitRetInfos" title='SplitRetInfos' data-ref="378SplitRetInfos" data-ref-filename="378SplitRetInfos">SplitRetInfos</a></span>, <a class="local col1 ref" href="#371DL" title='DL' data-ref="371DL" data-ref-filename="371DL">DL</a>, <a class="local col4 ref" href="#374CC" title='CC' data-ref="374CC" data-ref-filename="374CC">CC</a>, <b>true</b>,</td></tr>
<tr><th id="505">505</th><td>                     <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[&amp;](<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col6 decl" id="386Regs" title='Regs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="386Regs" data-ref-filename="386Regs">Regs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="387SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="387SrcReg" data-ref-filename="387SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="388LLTy" title='LLTy' data-type='llvm::LLT' data-ref="388LLTy" data-ref-filename="388LLTy">LLTy</dfn>,</td></tr>
<tr><th id="506">506</th><td>                         <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="389PartLLT" title='PartLLT' data-type='llvm::LLT' data-ref="389PartLLT" data-ref-filename="389PartLLT">PartLLT</dfn>, <em>int</em> <dfn class="local col0 decl" id="390VTSplitIdx" title='VTSplitIdx' data-type='int' data-ref="390VTSplitIdx" data-ref-filename="390VTSplitIdx">VTSplitIdx</dfn>) {</td></tr>
<tr><th id="507">507</th><td>                       <a class="tu ref fn" href="#_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_" title='unpackRegsToOrigType' data-use='c' data-ref="_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_" data-ref-filename="_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_">unpackRegsToOrigType</a>(<span class='refarg'><a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col6 ref" href="#386Regs" title='Regs' data-ref="386Regs" data-ref-filename="386Regs">Regs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#387SrcReg" title='SrcReg' data-ref="387SrcReg" data-ref-filename="387SrcReg">SrcReg</a>,</td></tr>
<tr><th id="508">508</th><td>                                            <a class="local col7 ref" href="#377PreSplitRetInfos" title='PreSplitRetInfos' data-ref="377PreSplitRetInfos" data-ref-filename="377PreSplitRetInfos">PreSplitRetInfos</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#390VTSplitIdx" title='VTSplitIdx' data-ref="390VTSplitIdx" data-ref-filename="390VTSplitIdx">VTSplitIdx</a>]</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#388LLTy" title='LLTy' data-ref="388LLTy" data-ref-filename="388LLTy">LLTy</a>,</td></tr>
<tr><th id="509">509</th><td>                                            <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#389PartLLT" title='PartLLT' data-ref="389PartLLT" data-ref-filename="389PartLLT">PartLLT</a>);</td></tr>
<tr><th id="510">510</th><td>                     });</td></tr>
<tr><th id="511">511</th><td>    <a class="local col7 ref" href="#377PreSplitRetInfos" title='PreSplitRetInfos' data-ref="377PreSplitRetInfos" data-ref-filename="377PreSplitRetInfos">PreSplitRetInfos</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="512">512</th><td>  }</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col1 decl" id="391AssignFn" title='AssignFn' data-type='llvm::CCAssignFn *' data-ref="391AssignFn" data-ref-filename="391AssignFn">AssignFn</dfn> = <a class="local col5 ref" href="#375TLI" title='TLI' data-ref="375TLI" data-ref-filename="375TLI">TLI</a>.<a class="ref fn" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForReturn' data-ref="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</a>(<a class="local col4 ref" href="#374CC" title='CC' data-ref="374CC" data-ref-filename="374CC">CC</a>, <a class="local col0 ref" href="#370F" title='F' data-ref="370F" data-ref-filename="370F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv" data-ref-filename="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>());</td></tr>
<tr><th id="515">515</th><td>  <a class="tu type" href="#(anonymousnamespace)::AMDGPUOutgoingValueHandler" title='(anonymous namespace)::AMDGPUOutgoingValueHandler' data-ref="(anonymousnamespace)::AMDGPUOutgoingValueHandler" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingValueHandler">AMDGPUOutgoingValueHandler</a> <dfn class="local col2 decl" id="392RetHandler" title='RetHandler' data-type='(anonymous namespace)::AMDGPUOutgoingValueHandler' data-ref="392RetHandler" data-ref-filename="392RetHandler">RetHandler</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11C15426897" title='(anonymous namespace)::AMDGPUOutgoingValueHandler::AMDGPUOutgoingValueHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11C15426897" data-ref-filename="_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11C15426897">(</a><a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a>, *<a class="local col2 ref" href="#372MRI" title='MRI' data-ref="372MRI" data-ref-filename="372MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col8 ref" href="#368Ret" title='Ret' data-ref="368Ret" data-ref-filename="368Ret">Ret</a>, <a class="local col1 ref" href="#391AssignFn" title='AssignFn' data-ref="391AssignFn" data-ref-filename="391AssignFn">AssignFn</a>);</td></tr>
<tr><th id="516">516</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderERNS_15SmallVectorImplINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderERNS_15SmallVectorImplINS0_7ArgInfoEEERNS0_12ValueHandlerE" data-ref-filename="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderERNS_15SmallVectorImplINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a></span>, <span class='refarg'><a class="local col8 ref" href="#378SplitRetInfos" title='SplitRetInfos' data-ref="378SplitRetInfos" data-ref-filename="378SplitRetInfos">SplitRetInfos</a></span>, <span class='refarg'><a class="local col2 ref" href="#392RetHandler" title='RetHandler' data-ref="392RetHandler" data-ref-filename="392RetHandler">RetHandler</a></span>);</td></tr>
<tr><th id="517">517</th><td>}</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><em>bool</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm18AMDGPUCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoE" title='llvm::AMDGPUCallLowering::lowerReturn' data-ref="_ZNK4llvm18AMDGPUCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoE" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoE">lowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="393B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="393B" data-ref-filename="393B">B</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="394Val" title='Val' data-type='const llvm::Value *' data-ref="394Val" data-ref-filename="394Val">Val</dfn>,</td></tr>
<tr><th id="520">520</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col5 decl" id="395VRegs" title='VRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="395VRegs" data-ref-filename="395VRegs">VRegs</dfn>,</td></tr>
<tr><th id="521">521</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo" data-ref-filename="llvm..FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col6 decl" id="396FLI" title='FLI' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="396FLI" data-ref-filename="396FLI">FLI</dfn>) <em>const</em> {</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="397MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="397MF" data-ref-filename="397MF">MF</dfn> = <a class="local col3 ref" href="#393B" title='B' data-ref="393B" data-ref-filename="393B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="524">524</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="398MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="398MRI" data-ref-filename="398MRI">MRI</dfn> = <a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="525">525</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="399MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="399MFI" data-ref-filename="399MFI">MFI</dfn> = <a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="526">526</th><td>  <a class="local col9 ref" href="#399MFI" title='MFI' data-ref="399MFI" data-ref-filename="399MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb" title='llvm::SIMachineFunctionInfo::setIfReturnsVoid' data-ref="_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb">setIfReturnsVoid</a>(!<a class="local col4 ref" href="#394Val" title='Val' data-ref="394Val" data-ref-filename="394Val">Val</a>);</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Val == VRegs.empty() &amp;&amp; <q>"Return value without a vreg"</q>);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col0 decl" id="400CC" title='CC' data-type='CallingConv::ID' data-ref="400CC" data-ref-filename="400CC">CC</dfn> = <a class="local col3 ref" href="#393B" title='B' data-ref="393B" data-ref-filename="393B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="531">531</th><td>  <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="401IsShader" title='IsShader' data-type='const bool' data-ref="401IsShader" data-ref-filename="401IsShader">IsShader</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj" data-ref-filename="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col0 ref" href="#400CC" title='CC' data-ref="400CC" data-ref-filename="400CC">CC</a>);</td></tr>
<tr><th id="532">532</th><td>  <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="402IsWaveEnd" title='IsWaveEnd' data-type='const bool' data-ref="402IsWaveEnd" data-ref-filename="402IsWaveEnd">IsWaveEnd</dfn> =</td></tr>
<tr><th id="533">533</th><td>      (<a class="local col1 ref" href="#401IsShader" title='IsShader' data-ref="401IsShader" data-ref-filename="401IsShader">IsShader</a> &amp;&amp; <a class="local col9 ref" href="#399MFI" title='MFI' data-ref="399MFI" data-ref-filename="399MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv" title='llvm::SIMachineFunctionInfo::returnsVoid' data-ref="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv">returnsVoid</a>()) || <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isKernelEj" title='llvm::AMDGPU::isKernel' data-ref="_ZN4llvm6AMDGPU8isKernelEj" data-ref-filename="_ZN4llvm6AMDGPU8isKernelEj">isKernel</a>(<a class="local col0 ref" href="#400CC" title='CC' data-ref="400CC" data-ref-filename="400CC">CC</a>);</td></tr>
<tr><th id="534">534</th><td>  <b>if</b> (<a class="local col2 ref" href="#402IsWaveEnd" title='IsWaveEnd' data-ref="402IsWaveEnd" data-ref-filename="402IsWaveEnd">IsWaveEnd</a>) {</td></tr>
<tr><th id="535">535</th><td>    <a class="local col3 ref" href="#393B" title='B' data-ref="393B" data-ref-filename="393B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ENDPGM" title='llvm::AMDGPU::S_ENDPGM' data-ref="llvm::AMDGPU::S_ENDPGM" data-ref-filename="llvm..AMDGPU..S_ENDPGM">S_ENDPGM</a>)</td></tr>
<tr><th id="536">536</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="537">537</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <em>auto</em> <em>const</em> &amp;<dfn class="local col3 decl" id="403ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="403ST" data-ref-filename="403ST">ST</dfn> = <a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="404ReturnOpc" title='ReturnOpc' data-type='unsigned int' data-ref="404ReturnOpc" data-ref-filename="404ReturnOpc">ReturnOpc</dfn> =</td></tr>
<tr><th id="543">543</th><td>      <a class="local col1 ref" href="#401IsShader" title='IsShader' data-ref="401IsShader" data-ref-filename="401IsShader">IsShader</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_RETURN_TO_EPILOG" title='llvm::AMDGPU::SI_RETURN_TO_EPILOG' data-ref="llvm::AMDGPU::SI_RETURN_TO_EPILOG" data-ref-filename="llvm..AMDGPU..SI_RETURN_TO_EPILOG">SI_RETURN_TO_EPILOG</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETPC_B64_return" title='llvm::AMDGPU::S_SETPC_B64_return' data-ref="llvm::AMDGPU::S_SETPC_B64_return" data-ref-filename="llvm..AMDGPU..S_SETPC_B64_return">S_SETPC_B64_return</a>;</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <em>auto</em> <dfn class="local col5 decl" id="405Ret" title='Ret' data-type='llvm::MachineInstrBuilder' data-ref="405Ret" data-ref-filename="405Ret">Ret</dfn> = <a class="local col3 ref" href="#393B" title='B' data-ref="393B" data-ref-filename="393B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" title='llvm::MachineIRBuilder::buildInstrNoInsert' data-ref="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj">buildInstrNoInsert</a>(<a class="local col4 ref" href="#404ReturnOpc" title='ReturnOpc' data-ref="404ReturnOpc" data-ref-filename="404ReturnOpc">ReturnOpc</a>);</td></tr>
<tr><th id="546">546</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="406ReturnAddrVReg" title='ReturnAddrVReg' data-type='llvm::Register' data-ref="406ReturnAddrVReg" data-ref-filename="406ReturnAddrVReg">ReturnAddrVReg</dfn>;</td></tr>
<tr><th id="547">547</th><td>  <b>if</b> (<a class="local col4 ref" href="#404ReturnOpc" title='ReturnOpc' data-ref="404ReturnOpc" data-ref-filename="404ReturnOpc">ReturnOpc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETPC_B64_return" title='llvm::AMDGPU::S_SETPC_B64_return' data-ref="llvm::AMDGPU::S_SETPC_B64_return" data-ref-filename="llvm..AMDGPU..S_SETPC_B64_return">S_SETPC_B64_return</a>) {</td></tr>
<tr><th id="548">548</th><td>    <a class="local col6 ref" href="#406ReturnAddrVReg" title='ReturnAddrVReg' data-ref="406ReturnAddrVReg" data-ref-filename="406ReturnAddrVReg">ReturnAddrVReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#398MRI" title='MRI' data-ref="398MRI" data-ref-filename="398MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::CCR_SGPR_64RegClass" title='llvm::AMDGPU::CCR_SGPR_64RegClass' data-ref="llvm::AMDGPU::CCR_SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..CCR_SGPR_64RegClass">CCR_SGPR_64RegClass</a>);</td></tr>
<tr><th id="549">549</th><td>    <a class="local col5 ref" href="#405Ret" title='Ret' data-ref="405Ret" data-ref-filename="405Ret">Ret</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#406ReturnAddrVReg" title='ReturnAddrVReg' data-ref="406ReturnAddrVReg" data-ref-filename="406ReturnAddrVReg">ReturnAddrVReg</a>);</td></tr>
<tr><th id="550">550</th><td>  }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <b>if</b> (!<a class="local col6 ref" href="#396FLI" title='FLI' data-ref="396FLI" data-ref-filename="396FLI">FLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::CanLowerReturn" title='llvm::FunctionLoweringInfo::CanLowerReturn' data-ref="llvm::FunctionLoweringInfo::CanLowerReturn" data-ref-filename="llvm..FunctionLoweringInfo..CanLowerReturn">CanLowerReturn</a>)</td></tr>
<tr><th id="553">553</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering16insertSRetStoresERNS_16MachineIRBuilderEPNS_4TypeENS_8ArrayRefINS_8RegisterEEES6_" title='llvm::CallLowering::insertSRetStores' data-ref="_ZNK4llvm12CallLowering16insertSRetStoresERNS_16MachineIRBuilderEPNS_4TypeENS_8ArrayRefINS_8RegisterEEES6_" data-ref-filename="_ZNK4llvm12CallLowering16insertSRetStoresERNS_16MachineIRBuilderEPNS_4TypeENS_8ArrayRefINS_8RegisterEEES6_">insertSRetStores</a>(<span class='refarg'><a class="local col3 ref" href="#393B" title='B' data-ref="393B" data-ref-filename="393B">B</a></span>, <a class="local col4 ref" href="#394Val" title='Val' data-ref="394Val" data-ref-filename="394Val">Val</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col5 ref" href="#395VRegs" title='VRegs' data-ref="395VRegs" data-ref-filename="395VRegs">VRegs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#396FLI" title='FLI' data-ref="396FLI" data-ref-filename="396FLI">FLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::DemoteRegister" title='llvm::FunctionLoweringInfo::DemoteRegister' data-ref="llvm::FunctionLoweringInfo::DemoteRegister" data-ref-filename="llvm..FunctionLoweringInfo..DemoteRegister">DemoteRegister</a>);</td></tr>
<tr><th id="554">554</th><td>  <b>else</b> <b>if</b> (!<a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering14lowerReturnValERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_19MachineInstrBuilderE" title='llvm::AMDGPUCallLowering::lowerReturnVal' data-ref="_ZNK4llvm18AMDGPUCallLowering14lowerReturnValERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_19MachineInstrBuilderE" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering14lowerReturnValERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_19MachineInstrBuilderE">lowerReturnVal</a>(<span class='refarg'><a class="local col3 ref" href="#393B" title='B' data-ref="393B" data-ref-filename="393B">B</a></span>, <a class="local col4 ref" href="#394Val" title='Val' data-ref="394Val" data-ref-filename="394Val">Val</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col5 ref" href="#395VRegs" title='VRegs' data-ref="395VRegs" data-ref-filename="395VRegs">VRegs</a>, <span class='refarg'><a class="local col5 ref" href="#405Ret" title='Ret' data-ref="405Ret" data-ref-filename="405Ret">Ret</a></span>))</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <b>if</b> (<a class="local col4 ref" href="#404ReturnOpc" title='ReturnOpc' data-ref="404ReturnOpc" data-ref-filename="404ReturnOpc">ReturnOpc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETPC_B64_return" title='llvm::AMDGPU::S_SETPC_B64_return' data-ref="llvm::AMDGPU::S_SETPC_B64_return" data-ref-filename="llvm..AMDGPU..S_SETPC_B64_return">S_SETPC_B64_return</a>) {</td></tr>
<tr><th id="558">558</th><td>    <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col7 decl" id="407TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="407TRI" data-ref-filename="407TRI">TRI</dfn> = <a class="local col3 ref" href="#403ST" title='ST' data-ref="403ST" data-ref-filename="403ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="559">559</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="408LiveInReturn" title='LiveInReturn' data-type='llvm::Register' data-ref="408LiveInReturn" data-ref-filename="408LiveInReturn">LiveInReturn</dfn> = <a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="local col7 ref" href="#407TRI" title='TRI' data-ref="407TRI" data-ref-filename="407TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</a>(<a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a>),</td></tr>
<tr><th id="560">560</th><td>                                         &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>);</td></tr>
<tr><th id="561">561</th><td>    <a class="local col3 ref" href="#393B" title='B' data-ref="393B" data-ref-filename="393B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#406ReturnAddrVReg" title='ReturnAddrVReg' data-ref="406ReturnAddrVReg" data-ref-filename="406ReturnAddrVReg">ReturnAddrVReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#408LiveInReturn" title='LiveInReturn' data-ref="408LiveInReturn" data-ref-filename="408LiveInReturn">LiveInReturn</a>);</td></tr>
<tr><th id="562">562</th><td>  }</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <i>// TODO: Handle CalleeSavedRegsViaCopy.</i></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <a class="local col3 ref" href="#393B" title='B' data-ref="393B" data-ref-filename="393B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col5 ref" href="#405Ret" title='Ret' data-ref="405Ret" data-ref-filename="405Ret">Ret</a>);</td></tr>
<tr><th id="567">567</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="568">568</th><td>}</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><em>void</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm" title='llvm::AMDGPUCallLowering::lowerParameterPtr' data-ref="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm">lowerParameterPtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="409DstReg" title='DstReg' data-type='llvm::Register' data-ref="409DstReg" data-ref-filename="409DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="410B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="410B" data-ref-filename="410B">B</dfn>,</td></tr>
<tr><th id="571">571</th><td>                                           <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col1 decl" id="411ParamTy" title='ParamTy' data-type='llvm::Type *' data-ref="411ParamTy" data-ref-filename="411ParamTy">ParamTy</dfn>,</td></tr>
<tr><th id="572">572</th><td>                                           <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="412Offset" title='Offset' data-type='uint64_t' data-ref="412Offset" data-ref-filename="412Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="573">573</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="413MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="413MF" data-ref-filename="413MF">MF</dfn> = <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="574">574</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="414MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="414MFI" data-ref-filename="414MFI">MFI</dfn> = <a class="local col3 ref" href="#413MF" title='MF' data-ref="413MF" data-ref-filename="413MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="575">575</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="415MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="415MRI" data-ref-filename="415MRI">MRI</dfn> = <a class="local col3 ref" href="#413MF" title='MF' data-ref="413MF" data-ref-filename="413MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="576">576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="416KernArgSegmentPtr" title='KernArgSegmentPtr' data-type='llvm::Register' data-ref="416KernArgSegmentPtr" data-ref-filename="416KernArgSegmentPtr">KernArgSegmentPtr</dfn> =</td></tr>
<tr><th id="577">577</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#414MFI" title='MFI' data-ref="414MFI" data-ref-filename="414MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR" title='llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..KERNARG_SEGMENT_PTR">KERNARG_SEGMENT_PTR</a>);</td></tr>
<tr><th id="578">578</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="417KernArgSegmentVReg" title='KernArgSegmentVReg' data-type='llvm::Register' data-ref="417KernArgSegmentVReg" data-ref-filename="417KernArgSegmentVReg">KernArgSegmentVReg</dfn> = <a class="local col5 ref" href="#415MRI" title='MRI' data-ref="415MRI" data-ref-filename="415MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegENS_10MCRegisterE" title='llvm::MachineRegisterInfo::getLiveInVirtReg' data-ref="_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegENS_10MCRegisterE">getLiveInVirtReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#416KernArgSegmentPtr" title='KernArgSegmentPtr' data-ref="416KernArgSegmentPtr" data-ref-filename="416KernArgSegmentPtr">KernArgSegmentPtr</a>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>  <em>auto</em> <dfn class="local col8 decl" id="418OffsetReg" title='OffsetReg' data-type='llvm::MachineInstrBuilder' data-ref="418OffsetReg" data-ref-filename="418OffsetReg">OffsetReg</dfn> = <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>), <a class="local col2 ref" href="#412Offset" title='Offset' data-ref="412Offset" data-ref-filename="412Offset">Offset</a>);</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildPtrAdd' data-ref="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_">buildPtrAdd</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#409DstReg" title='DstReg' data-ref="409DstReg" data-ref-filename="409DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#417KernArgSegmentVReg" title='KernArgSegmentVReg' data-ref="417KernArgSegmentVReg" data-ref-filename="417KernArgSegmentVReg">KernArgSegmentVReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#418OffsetReg" title='OffsetReg' data-ref="418OffsetReg" data-ref-filename="418OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="583">583</th><td>}</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><em>void</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmNS_5AlignENS_8RegisterE" title='llvm::AMDGPUCallLowering::lowerParameter' data-ref="_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmNS_5AlignENS_8RegisterE" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmNS_5AlignENS_8RegisterE">lowerParameter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="419B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="419B" data-ref-filename="419B">B</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col0 decl" id="420ParamTy" title='ParamTy' data-type='llvm::Type *' data-ref="420ParamTy" data-ref-filename="420ParamTy">ParamTy</dfn>,</td></tr>
<tr><th id="586">586</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="421Offset" title='Offset' data-type='uint64_t' data-ref="421Offset" data-ref-filename="421Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col2 decl" id="422Alignment" title='Alignment' data-type='llvm::Align' data-ref="422Alignment" data-ref-filename="422Alignment">Alignment</dfn>,</td></tr>
<tr><th id="587">587</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="423DstReg" title='DstReg' data-type='llvm::Register' data-ref="423DstReg" data-ref-filename="423DstReg">DstReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="588">588</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="424MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="424MF" data-ref-filename="424MF">MF</dfn> = <a class="local col9 ref" href="#419B" title='B' data-ref="419B" data-ref-filename="419B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="589">589</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col5 decl" id="425F" title='F' data-type='const llvm::Function &amp;' data-ref="425F" data-ref-filename="425F">F</dfn> = <a class="local col4 ref" href="#424MF" title='MF' data-ref="424MF" data-ref-filename="424MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="590">590</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col6 decl" id="426DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="426DL" data-ref-filename="426DL">DL</dfn> = <a class="local col5 ref" href="#425F" title='F' data-ref="425F" data-ref-filename="425F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv" data-ref-filename="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv" data-ref-filename="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="591">591</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col7 decl" id="427PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="427PtrInfo" data-ref-filename="427PtrInfo">PtrInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ejl" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ejl" data-ref-filename="_ZN4llvm18MachinePointerInfoC1Ejl">(</a><span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="592">592</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="428TypeSize" title='TypeSize' data-type='unsigned int' data-ref="428TypeSize" data-ref-filename="428TypeSize">TypeSize</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col6 ref" href="#426DL" title='DL' data-ref="426DL" data-ref-filename="426DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeStoreSize' data-ref="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE">getTypeStoreSize</a>(<a class="local col0 ref" href="#420ParamTy" title='ParamTy' data-ref="420ParamTy" data-ref-filename="420ParamTy">ParamTy</a>);</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="429PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="429PtrTy" data-ref-filename="429PtrTy">PtrTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>, <var>64</var>);</td></tr>
<tr><th id="595">595</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="430PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="430PtrReg" data-ref-filename="430PtrReg">PtrReg</dfn> = <a class="local col9 ref" href="#419B" title='B' data-ref="419B" data-ref-filename="419B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#429PtrTy" title='PtrTy' data-ref="429PtrTy" data-ref-filename="429PtrTy">PtrTy</a>);</td></tr>
<tr><th id="596">596</th><td>  <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm" title='llvm::AMDGPUCallLowering::lowerParameterPtr' data-ref="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm">lowerParameterPtr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#430PtrReg" title='PtrReg' data-ref="430PtrReg" data-ref-filename="430PtrReg">PtrReg</a>, <span class='refarg'><a class="local col9 ref" href="#419B" title='B' data-ref="419B" data-ref-filename="419B">B</a></span>, <a class="local col0 ref" href="#420ParamTy" title='ParamTy' data-ref="420ParamTy" data-ref-filename="420ParamTy">ParamTy</a>, <a class="local col1 ref" href="#421Offset" title='Offset' data-ref="421Offset" data-ref-filename="421Offset">Offset</a>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="431MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="431MMO" data-ref-filename="431MMO">MMO</dfn> = <a class="local col4 ref" href="#424MF" title='MF' data-ref="424MF" data-ref-filename="424MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="599">599</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col7 ref" href="#427PtrInfo" title='PtrInfo' data-ref="427PtrInfo" data-ref-filename="427PtrInfo">PtrInfo</a>,</td></tr>
<tr><th id="600">600</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="601">601</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a>,</td></tr>
<tr><th id="602">602</th><td>      <a class="local col8 ref" href="#428TypeSize" title='TypeSize' data-ref="428TypeSize" data-ref-filename="428TypeSize">TypeSize</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col2 ref" href="#422Alignment" title='Alignment' data-ref="422Alignment" data-ref-filename="422Alignment">Alignment</a>);</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <a class="local col9 ref" href="#419B" title='B' data-ref="419B" data-ref-filename="419B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#423DstReg" title='DstReg' data-ref="423DstReg" data-ref-filename="423DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#430PtrReg" title='PtrReg' data-ref="430PtrReg" data-ref-filename="430PtrReg">PtrReg</a>, <span class='refarg'>*<a class="local col1 ref" href="#431MMO" title='MMO' data-ref="431MMO" data-ref-filename="431MMO">MMO</a></span>);</td></tr>
<tr><th id="605">605</th><td>}</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><i  data-doc="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">// Allocate special inputs passed in user SGPRs.</i></td></tr>
<tr><th id="608">608</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateHSAUserSGPRs' data-type='void allocateHSAUserSGPRs(llvm::CCState &amp; CCInfo, llvm::MachineIRBuilder &amp; B, llvm::MachineFunction &amp; MF, const llvm::SIRegisterInfo &amp; TRI, llvm::SIMachineFunctionInfo &amp; Info)' data-ref="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" data-ref-filename="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateHSAUserSGPRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> &amp;<dfn class="local col2 decl" id="432CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="432CCInfo" data-ref-filename="432CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="609">609</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="433B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="433B" data-ref-filename="433B">B</dfn>,</td></tr>
<tr><th id="610">610</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="434MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="434MF" data-ref-filename="434MF">MF</dfn>,</td></tr>
<tr><th id="611">611</th><td>                                 <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="435TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="435TRI" data-ref-filename="435TRI">TRI</dfn>,</td></tr>
<tr><th id="612">612</th><td>                                 <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col6 decl" id="436Info" title='Info' data-type='llvm::SIMachineFunctionInfo &amp;' data-ref="436Info" data-ref-filename="436Info">Info</dfn>) {</td></tr>
<tr><th id="613">613</th><td>  <i>// FIXME: How should these inputs interact with inreg / custom SGPR inputs?</i></td></tr>
<tr><th id="614">614</th><td>  <b>if</b> (<a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv" title='llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer' data-ref="_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv">hasPrivateSegmentBuffer</a>()) {</td></tr>
<tr><th id="615">615</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="437PrivateSegmentBufferReg" title='PrivateSegmentBufferReg' data-type='llvm::Register' data-ref="437PrivateSegmentBufferReg" data-ref-filename="437PrivateSegmentBufferReg">PrivateSegmentBufferReg</dfn> = <a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer' data-ref="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE">addPrivateSegmentBuffer</a>(<a class="local col5 ref" href="#435TRI" title='TRI' data-ref="435TRI" data-ref-filename="435TRI">TRI</a>);</td></tr>
<tr><th id="616">616</th><td>    <a class="local col4 ref" href="#434MF" title='MF' data-ref="434MF" data-ref-filename="434MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#437PrivateSegmentBufferReg" title='PrivateSegmentBufferReg' data-ref="437PrivateSegmentBufferReg" data-ref-filename="437PrivateSegmentBufferReg">PrivateSegmentBufferReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClass" title='llvm::AMDGPU::SGPR_128RegClass' data-ref="llvm::AMDGPU::SGPR_128RegClass" data-ref-filename="llvm..AMDGPU..SGPR_128RegClass">SGPR_128RegClass</a>);</td></tr>
<tr><th id="617">617</th><td>    <a class="local col2 ref" href="#432CCInfo" title='CCInfo' data-ref="432CCInfo" data-ref-filename="432CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#437PrivateSegmentBufferReg" title='PrivateSegmentBufferReg' data-ref="437PrivateSegmentBufferReg" data-ref-filename="437PrivateSegmentBufferReg">PrivateSegmentBufferReg</a>);</td></tr>
<tr><th id="618">618</th><td>  }</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <b>if</b> (<a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv" title='llvm::SIMachineFunctionInfo::hasDispatchPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv">hasDispatchPtr</a>()) {</td></tr>
<tr><th id="621">621</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="438DispatchPtrReg" title='DispatchPtrReg' data-type='llvm::Register' data-ref="438DispatchPtrReg" data-ref-filename="438DispatchPtrReg">DispatchPtrReg</dfn> = <a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE">addDispatchPtr</a>(<a class="local col5 ref" href="#435TRI" title='TRI' data-ref="435TRI" data-ref-filename="435TRI">TRI</a>);</td></tr>
<tr><th id="622">622</th><td>    <a class="local col4 ref" href="#434MF" title='MF' data-ref="434MF" data-ref-filename="434MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#438DispatchPtrReg" title='DispatchPtrReg' data-ref="438DispatchPtrReg" data-ref-filename="438DispatchPtrReg">DispatchPtrReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>);</td></tr>
<tr><th id="623">623</th><td>    <a class="local col2 ref" href="#432CCInfo" title='CCInfo' data-ref="432CCInfo" data-ref-filename="432CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#438DispatchPtrReg" title='DispatchPtrReg' data-ref="438DispatchPtrReg" data-ref-filename="438DispatchPtrReg">DispatchPtrReg</a>);</td></tr>
<tr><th id="624">624</th><td>  }</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <b>if</b> (<a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv" title='llvm::SIMachineFunctionInfo::hasQueuePtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv">hasQueuePtr</a>()) {</td></tr>
<tr><th id="627">627</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="439QueuePtrReg" title='QueuePtrReg' data-type='llvm::Register' data-ref="439QueuePtrReg" data-ref-filename="439QueuePtrReg">QueuePtrReg</dfn> = <a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addQueuePtr' data-ref="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE">addQueuePtr</a>(<a class="local col5 ref" href="#435TRI" title='TRI' data-ref="435TRI" data-ref-filename="435TRI">TRI</a>);</td></tr>
<tr><th id="628">628</th><td>    <a class="local col4 ref" href="#434MF" title='MF' data-ref="434MF" data-ref-filename="434MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#439QueuePtrReg" title='QueuePtrReg' data-ref="439QueuePtrReg" data-ref-filename="439QueuePtrReg">QueuePtrReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>);</td></tr>
<tr><th id="629">629</th><td>    <a class="local col2 ref" href="#432CCInfo" title='CCInfo' data-ref="432CCInfo" data-ref-filename="432CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#439QueuePtrReg" title='QueuePtrReg' data-ref="439QueuePtrReg" data-ref-filename="439QueuePtrReg">QueuePtrReg</a>);</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <b>if</b> (<a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv" title='llvm::SIMachineFunctionInfo::hasKernargSegmentPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv">hasKernargSegmentPtr</a>()) {</td></tr>
<tr><th id="633">633</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="440MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="440MRI" data-ref-filename="440MRI">MRI</dfn> = <a class="local col4 ref" href="#434MF" title='MF' data-ref="434MF" data-ref-filename="434MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="634">634</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="441InputPtrReg" title='InputPtrReg' data-type='llvm::Register' data-ref="441InputPtrReg" data-ref-filename="441InputPtrReg">InputPtrReg</dfn> = <a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addKernargSegmentPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE">addKernargSegmentPtr</a>(<a class="local col5 ref" href="#435TRI" title='TRI' data-ref="435TRI" data-ref-filename="435TRI">TRI</a>);</td></tr>
<tr><th id="635">635</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="442P4" title='P4' data-type='const llvm::LLT' data-ref="442P4" data-ref-filename="442P4">P4</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>, <var>64</var>);</td></tr>
<tr><th id="636">636</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="443VReg" title='VReg' data-type='llvm::Register' data-ref="443VReg" data-ref-filename="443VReg">VReg</dfn> = <a class="local col0 ref" href="#440MRI" title='MRI' data-ref="440MRI" data-ref-filename="440MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#442P4" title='P4' data-ref="442P4" data-ref-filename="442P4">P4</a>);</td></tr>
<tr><th id="637">637</th><td>    <a class="local col0 ref" href="#440MRI" title='MRI' data-ref="440MRI" data-ref-filename="440MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" data-ref-filename="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#441InputPtrReg" title='InputPtrReg' data-ref="441InputPtrReg" data-ref-filename="441InputPtrReg">InputPtrReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#443VReg" title='VReg' data-ref="443VReg" data-ref-filename="443VReg">VReg</a>);</td></tr>
<tr><th id="638">638</th><td>    <a class="local col3 ref" href="#433B" title='B' data-ref="433B" data-ref-filename="433B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#441InputPtrReg" title='InputPtrReg' data-ref="441InputPtrReg" data-ref-filename="441InputPtrReg">InputPtrReg</a>);</td></tr>
<tr><th id="639">639</th><td>    <a class="local col3 ref" href="#433B" title='B' data-ref="433B" data-ref-filename="433B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#443VReg" title='VReg' data-ref="443VReg" data-ref-filename="443VReg">VReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#441InputPtrReg" title='InputPtrReg' data-ref="441InputPtrReg" data-ref-filename="441InputPtrReg">InputPtrReg</a>);</td></tr>
<tr><th id="640">640</th><td>    <a class="local col2 ref" href="#432CCInfo" title='CCInfo' data-ref="432CCInfo" data-ref-filename="432CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#441InputPtrReg" title='InputPtrReg' data-ref="441InputPtrReg" data-ref-filename="441InputPtrReg">InputPtrReg</a>);</td></tr>
<tr><th id="641">641</th><td>  }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <b>if</b> (<a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv" title='llvm::SIMachineFunctionInfo::hasDispatchID' data-ref="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv">hasDispatchID</a>()) {</td></tr>
<tr><th id="644">644</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="444DispatchIDReg" title='DispatchIDReg' data-type='llvm::Register' data-ref="444DispatchIDReg" data-ref-filename="444DispatchIDReg">DispatchIDReg</dfn> = <a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchID' data-ref="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE">addDispatchID</a>(<a class="local col5 ref" href="#435TRI" title='TRI' data-ref="435TRI" data-ref-filename="435TRI">TRI</a>);</td></tr>
<tr><th id="645">645</th><td>    <a class="local col4 ref" href="#434MF" title='MF' data-ref="434MF" data-ref-filename="434MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#444DispatchIDReg" title='DispatchIDReg' data-ref="444DispatchIDReg" data-ref-filename="444DispatchIDReg">DispatchIDReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>);</td></tr>
<tr><th id="646">646</th><td>    <a class="local col2 ref" href="#432CCInfo" title='CCInfo' data-ref="432CCInfo" data-ref-filename="432CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#444DispatchIDReg" title='DispatchIDReg' data-ref="444DispatchIDReg" data-ref-filename="444DispatchIDReg">DispatchIDReg</a>);</td></tr>
<tr><th id="647">647</th><td>  }</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <b>if</b> (<a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>()) {</td></tr>
<tr><th id="650">650</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="445FlatScratchInitReg" title='FlatScratchInitReg' data-type='llvm::Register' data-ref="445FlatScratchInitReg" data-ref-filename="445FlatScratchInitReg">FlatScratchInitReg</dfn> = <a class="local col6 ref" href="#436Info" title='Info' data-ref="436Info" data-ref-filename="436Info">Info</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addFlatScratchInit' data-ref="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE">addFlatScratchInit</a>(<a class="local col5 ref" href="#435TRI" title='TRI' data-ref="435TRI" data-ref-filename="435TRI">TRI</a>);</td></tr>
<tr><th id="651">651</th><td>    <a class="local col4 ref" href="#434MF" title='MF' data-ref="434MF" data-ref-filename="434MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#445FlatScratchInitReg" title='FlatScratchInitReg' data-ref="445FlatScratchInitReg" data-ref-filename="445FlatScratchInitReg">FlatScratchInitReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>);</td></tr>
<tr><th id="652">652</th><td>    <a class="local col2 ref" href="#432CCInfo" title='CCInfo' data-ref="432CCInfo" data-ref-filename="432CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#445FlatScratchInitReg" title='FlatScratchInitReg' data-ref="445FlatScratchInitReg" data-ref-filename="445FlatScratchInitReg">FlatScratchInitReg</a>);</td></tr>
<tr><th id="653">653</th><td>  }</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <i>// TODO: Add GridWorkGroupCount user SGPRs when used. For now with HSA we read</i></td></tr>
<tr><th id="656">656</th><td><i>  // these from the dispatch pointer.</i></td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><em>bool</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUCallLowering26lowerFormalArgumentsKernelERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEE" title='llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel' data-ref="_ZNK4llvm18AMDGPUCallLowering26lowerFormalArgumentsKernelERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEE" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering26lowerFormalArgumentsKernelERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEE">lowerFormalArgumentsKernel</dfn>(</td></tr>
<tr><th id="660">660</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="446B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="446B" data-ref-filename="446B">B</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col7 decl" id="447F" title='F' data-type='const llvm::Function &amp;' data-ref="447F" data-ref-filename="447F">F</dfn>,</td></tr>
<tr><th id="661">661</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;&gt; <dfn class="local col8 decl" id="448VRegs" title='VRegs' data-type='ArrayRef&lt;ArrayRef&lt;llvm::Register&gt; &gt;' data-ref="448VRegs" data-ref-filename="448VRegs">VRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="662">662</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="449MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="449MF" data-ref-filename="449MF">MF</dfn> = <a class="local col6 ref" href="#446B" title='B' data-ref="446B" data-ref-filename="446B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="663">663</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="local col0 decl" id="450Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget *' data-ref="450Subtarget" data-ref-filename="450Subtarget">Subtarget</dfn> = &amp;<a class="local col9 ref" href="#449MF" title='MF' data-ref="449MF" data-ref-filename="449MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="664">664</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="451MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="451MRI" data-ref-filename="451MRI">MRI</dfn> = <a class="local col9 ref" href="#449MF" title='MF' data-ref="449MF" data-ref-filename="449MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="665">665</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="452Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="452Info" data-ref-filename="452Info">Info</dfn> = <a class="local col9 ref" href="#449MF" title='MF' data-ref="449MF" data-ref-filename="449MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="666">666</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col3 decl" id="453TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="453TRI" data-ref-filename="453TRI">TRI</dfn> = <a class="local col0 ref" href="#450Subtarget" title='Subtarget' data-ref="450Subtarget" data-ref-filename="450Subtarget">Subtarget</a>-&gt;<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="667">667</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col4 decl" id="454TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="454TLI" data-ref-filename="454TLI">TLI</dfn> = *<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv" data-ref-filename="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a>&gt;();</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col5 decl" id="455DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="455DL" data-ref-filename="455DL">DL</dfn> = <a class="local col7 ref" href="#447F" title='F' data-ref="447F" data-ref-filename="447F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv" data-ref-filename="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv" data-ref-filename="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="456ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="456ArgLocs" data-ref-filename="456ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="672">672</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> <dfn class="local col7 decl" id="457CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="457CCInfo" data-ref-filename="457CCInfo">CCInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" data-ref-filename="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col7 ref" href="#447F" title='F' data-ref="447F" data-ref-filename="447F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(), <a class="local col7 ref" href="#447F" title='F' data-ref="447F" data-ref-filename="447F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv" data-ref-filename="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>(), <a class="local col9 ref" href="#449MF" title='MF' data-ref="449MF" data-ref-filename="449MF">MF</a>, <a class="local col6 ref" href="#456ArgLocs" title='ArgLocs' data-ref="456ArgLocs" data-ref-filename="456ArgLocs">ArgLocs</a>, <a class="local col7 ref" href="#447F" title='F' data-ref="447F" data-ref-filename="447F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>());</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <a class="tu ref fn" href="#_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='allocateHSAUserSGPRs' data-use='c' data-ref="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" data-ref-filename="_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateHSAUserSGPRs</a>(<span class='refarg'><a class="local col7 ref" href="#457CCInfo" title='CCInfo' data-ref="457CCInfo" data-ref-filename="457CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col6 ref" href="#446B" title='B' data-ref="446B" data-ref-filename="446B">B</a></span>, <span class='refarg'><a class="local col9 ref" href="#449MF" title='MF' data-ref="449MF" data-ref-filename="449MF">MF</a></span>, *<a class="local col3 ref" href="#453TRI" title='TRI' data-ref="453TRI" data-ref-filename="453TRI">TRI</a>, <span class='refarg'>*<a class="local col2 ref" href="#452Info" title='Info' data-ref="452Info" data-ref-filename="452Info">Info</a></span>);</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="458i" title='i' data-type='unsigned int' data-ref="458i" data-ref-filename="458i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="677">677</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col9 decl" id="459KernArgBaseAlign" title='KernArgBaseAlign' data-type='const llvm::Align' data-ref="459KernArgBaseAlign" data-ref-filename="459KernArgBaseAlign">KernArgBaseAlign</dfn><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>16</var>);</td></tr>
<tr><th id="678">678</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="460BaseOffset" title='BaseOffset' data-type='const unsigned int' data-ref="460BaseOffset" data-ref-filename="460BaseOffset">BaseOffset</dfn> = <a class="local col0 ref" href="#450Subtarget" title='Subtarget' data-ref="450Subtarget" data-ref-filename="450Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget26getExplicitKernelArgOffsetERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getExplicitKernelArgOffset' data-ref="_ZNK4llvm15AMDGPUSubtarget26getExplicitKernelArgOffsetERKNS_8FunctionE" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget26getExplicitKernelArgOffsetERKNS_8FunctionE">getExplicitKernelArgOffset</a>(<a class="local col7 ref" href="#447F" title='F' data-ref="447F" data-ref-filename="447F">F</a>);</td></tr>
<tr><th id="679">679</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="461ExplicitArgOffset" title='ExplicitArgOffset' data-type='uint64_t' data-ref="461ExplicitArgOffset" data-ref-filename="461ExplicitArgOffset">ExplicitArgOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <i>// TODO: Align down to dword alignment and extract bits for extending loads.</i></td></tr>
<tr><th id="682">682</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="462Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="462Arg" data-ref-filename="462Arg">Arg</dfn> : <a class="local col7 ref" href="#447F" title='F' data-ref="447F" data-ref-filename="447F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv" data-ref-filename="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="683">683</th><td>    <em>const</em> <em>bool</em> <dfn class="local col3 decl" id="463IsByRef" title='IsByRef' data-type='const bool' data-ref="463IsByRef" data-ref-filename="463IsByRef">IsByRef</dfn> = <a class="local col2 ref" href="#462Arg" title='Arg' data-ref="462Arg" data-ref-filename="462Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasByRefAttrEv" title='llvm::Argument::hasByRefAttr' data-ref="_ZNK4llvm8Argument12hasByRefAttrEv" data-ref-filename="_ZNK4llvm8Argument12hasByRefAttrEv">hasByRefAttr</a>();</td></tr>
<tr><th id="684">684</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col4 decl" id="464ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="464ArgTy" data-ref-filename="464ArgTy">ArgTy</dfn> = <a class="local col3 ref" href="#463IsByRef" title='IsByRef' data-ref="463IsByRef" data-ref-filename="463IsByRef">IsByRef</a> ? <a class="local col2 ref" href="#462Arg" title='Arg' data-ref="462Arg" data-ref-filename="462Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument17getParamByRefTypeEv" title='llvm::Argument::getParamByRefType' data-ref="_ZNK4llvm8Argument17getParamByRefTypeEv" data-ref-filename="_ZNK4llvm8Argument17getParamByRefTypeEv">getParamByRefType</a>() : <a class="local col2 ref" href="#462Arg" title='Arg' data-ref="462Arg" data-ref-filename="462Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="685">685</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="465AllocSize" title='AllocSize' data-type='unsigned int' data-ref="465AllocSize" data-ref-filename="465AllocSize">AllocSize</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col5 ref" href="#455DL" title='DL' data-ref="455DL" data-ref-filename="455DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col4 ref" href="#464ArgTy" title='ArgTy' data-ref="464ArgTy" data-ref-filename="464ArgTy">ArgTy</a>);</td></tr>
<tr><th id="686">686</th><td>    <b>if</b> (<a class="local col5 ref" href="#465AllocSize" title='AllocSize' data-ref="465AllocSize" data-ref-filename="465AllocSize">AllocSize</a> == <var>0</var>)</td></tr>
<tr><th id="687">687</th><td>      <b>continue</b>;</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>    <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::MaybeAlign" title='llvm::MaybeAlign' data-ref="llvm::MaybeAlign" data-ref-filename="llvm..MaybeAlign">MaybeAlign</a> <dfn class="local col6 decl" id="466ABIAlign" title='ABIAlign' data-type='llvm::MaybeAlign' data-ref="466ABIAlign" data-ref-filename="466ABIAlign">ABIAlign</dfn> = <a class="local col3 ref" href="#463IsByRef" title='IsByRef' data-ref="463IsByRef" data-ref-filename="463IsByRef">IsByRef</a> ? <a class="local col2 ref" href="#462Arg" title='Arg' data-ref="462Arg" data-ref-filename="462Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument13getParamAlignEv" title='llvm::Argument::getParamAlign' data-ref="_ZNK4llvm8Argument13getParamAlignEv" data-ref-filename="_ZNK4llvm8Argument13getParamAlignEv">getParamAlign</a>() : <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#134" title='llvm::MaybeAlign::Optional' data-ref="_ZN4llvm10MaybeAlignCI1NS_8OptionalINS_5AlignEEEENS_8NoneTypeE" data-ref-filename="_ZN4llvm10MaybeAlignCI1NS_8OptionalINS_5AlignEEEENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="690">690</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#466ABIAlign" title='ABIAlign' data-ref="466ABIAlign" data-ref-filename="466ABIAlign">ABIAlign</a>)</td></tr>
<tr><th id="691">691</th><td>      <a class="local col6 ref" href="#466ABIAlign" title='ABIAlign' data-ref="466ABIAlign" data-ref-filename="466ABIAlign">ABIAlign</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm10MaybeAlignaSEOS0_" title='llvm::MaybeAlign::operator=' data-ref="_ZN4llvm10MaybeAlignaSEOS0_" data-ref-filename="_ZN4llvm10MaybeAlignaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#134" title='llvm::MaybeAlign::Optional' data-ref="_ZN4llvm10MaybeAlignCI1NS_8OptionalINS_5AlignEEEEOS2_" data-ref-filename="_ZN4llvm10MaybeAlignCI1NS_8OptionalINS_5AlignEEEEOS2_"></a><a class="local col5 ref" href="#455DL" title='DL' data-ref="455DL" data-ref-filename="455DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout15getABITypeAlignEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlign' data-ref="_ZNK4llvm10DataLayout15getABITypeAlignEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout15getABITypeAlignEPNS_4TypeE">getABITypeAlign</a>(<a class="local col4 ref" href="#464ArgTy" title='ArgTy' data-ref="464ArgTy" data-ref-filename="464ArgTy">ArgTy</a>);</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="467ArgOffset" title='ArgOffset' data-type='uint64_t' data-ref="467ArgOffset" data-ref-filename="467ArgOffset">ArgOffset</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm7alignToEmNS_10MaybeAlignE" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmNS_10MaybeAlignE" data-ref-filename="_ZN4llvm7alignToEmNS_10MaybeAlignE">alignTo</a>(<a class="local col1 ref" href="#461ExplicitArgOffset" title='ExplicitArgOffset' data-ref="461ExplicitArgOffset" data-ref-filename="461ExplicitArgOffset">ExplicitArgOffset</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm10MaybeAlignC1ERKS0_" title='llvm::MaybeAlign::MaybeAlign' data-ref="_ZN4llvm10MaybeAlignC1ERKS0_" data-ref-filename="_ZN4llvm10MaybeAlignC1ERKS0_"></a><a class="local col6 ref" href="#466ABIAlign" title='ABIAlign' data-ref="466ABIAlign" data-ref-filename="466ABIAlign">ABIAlign</a>) + <a class="local col0 ref" href="#460BaseOffset" title='BaseOffset' data-ref="460BaseOffset" data-ref-filename="460BaseOffset">BaseOffset</a>;</td></tr>
<tr><th id="694">694</th><td>    <a class="local col1 ref" href="#461ExplicitArgOffset" title='ExplicitArgOffset' data-ref="461ExplicitArgOffset" data-ref-filename="461ExplicitArgOffset">ExplicitArgOffset</a> = <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm7alignToEmNS_10MaybeAlignE" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmNS_10MaybeAlignE" data-ref-filename="_ZN4llvm7alignToEmNS_10MaybeAlignE">alignTo</a>(<a class="local col1 ref" href="#461ExplicitArgOffset" title='ExplicitArgOffset' data-ref="461ExplicitArgOffset" data-ref-filename="461ExplicitArgOffset">ExplicitArgOffset</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm10MaybeAlignC1ERKS0_" title='llvm::MaybeAlign::MaybeAlign' data-ref="_ZN4llvm10MaybeAlignC1ERKS0_" data-ref-filename="_ZN4llvm10MaybeAlignC1ERKS0_"></a><a class="local col6 ref" href="#466ABIAlign" title='ABIAlign' data-ref="466ABIAlign" data-ref-filename="466ABIAlign">ABIAlign</a>) + <a class="local col5 ref" href="#465AllocSize" title='AllocSize' data-ref="465AllocSize" data-ref-filename="465AllocSize">AllocSize</a>;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>    <b>if</b> (<a class="local col2 ref" href="#462Arg" title='Arg' data-ref="462Arg" data-ref-filename="462Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9use_emptyEv" title='llvm::Value::use_empty' data-ref="_ZNK4llvm5Value9use_emptyEv" data-ref-filename="_ZNK4llvm5Value9use_emptyEv">use_empty</a>()) {</td></tr>
<tr><th id="697">697</th><td>      ++<a class="local col8 ref" href="#458i" title='i' data-ref="458i" data-ref-filename="458i">i</a>;</td></tr>
<tr><th id="698">698</th><td>      <b>continue</b>;</td></tr>
<tr><th id="699">699</th><td>    }</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>    <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col8 decl" id="468Alignment" title='Alignment' data-type='llvm::Align' data-ref="468Alignment" data-ref-filename="468Alignment">Alignment</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm15commonAlignmentENS_5AlignEm" title='llvm::commonAlignment' data-ref="_ZN4llvm15commonAlignmentENS_5AlignEm" data-ref-filename="_ZN4llvm15commonAlignmentENS_5AlignEm">commonAlignment</a>(<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col9 ref" href="#459KernArgBaseAlign" title='KernArgBaseAlign' data-ref="459KernArgBaseAlign" data-ref-filename="459KernArgBaseAlign">KernArgBaseAlign</a>, <a class="local col7 ref" href="#467ArgOffset" title='ArgOffset' data-ref="467ArgOffset" data-ref-filename="467ArgOffset">ArgOffset</a>);</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>    <b>if</b> (<a class="local col3 ref" href="#463IsByRef" title='IsByRef' data-ref="463IsByRef" data-ref-filename="463IsByRef">IsByRef</a>) {</td></tr>
<tr><th id="704">704</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="469ByRefAS" title='ByRefAS' data-type='unsigned int' data-ref="469ByRefAS" data-ref-filename="469ByRefAS">ByRefAS</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType" data-ref-filename="llvm..PointerType">PointerType</a>&gt;(<a class="local col2 ref" href="#462Arg" title='Arg' data-ref="462Arg" data-ref-filename="462Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>())-&gt;<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv" data-ref-filename="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VRegs[i].size() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="707">707</th><td>             <q>"expected only one register for byval pointers"</q>);</td></tr>
<tr><th id="708">708</th><td>      <b>if</b> (<a class="local col9 ref" href="#469ByRefAS" title='ByRefAS' data-ref="469ByRefAS" data-ref-filename="469ByRefAS">ByRefAS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>) {</td></tr>
<tr><th id="709">709</th><td>        <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm" title='llvm::AMDGPUCallLowering::lowerParameterPtr' data-ref="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm">lowerParameterPtr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#448VRegs" title='VRegs' data-ref="448VRegs" data-ref-filename="448VRegs">VRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#458i" title='i' data-ref="458i" data-ref-filename="458i">i</a>]</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <span class='refarg'><a class="local col6 ref" href="#446B" title='B' data-ref="446B" data-ref-filename="446B">B</a></span>, <a class="local col4 ref" href="#464ArgTy" title='ArgTy' data-ref="464ArgTy" data-ref-filename="464ArgTy">ArgTy</a>, <a class="local col7 ref" href="#467ArgOffset" title='ArgOffset' data-ref="467ArgOffset" data-ref-filename="467ArgOffset">ArgOffset</a>);</td></tr>
<tr><th id="710">710</th><td>      } <b>else</b> {</td></tr>
<tr><th id="711">711</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="470ConstPtrTy" title='ConstPtrTy' data-type='const llvm::LLT' data-ref="470ConstPtrTy" data-ref-filename="470ConstPtrTy">ConstPtrTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>, <var>64</var>);</td></tr>
<tr><th id="712">712</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="471PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="471PtrReg" data-ref-filename="471PtrReg">PtrReg</dfn> = <a class="local col1 ref" href="#451MRI" title='MRI' data-ref="451MRI" data-ref-filename="451MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#470ConstPtrTy" title='ConstPtrTy' data-ref="470ConstPtrTy" data-ref-filename="470ConstPtrTy">ConstPtrTy</a>);</td></tr>
<tr><th id="713">713</th><td>        <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm" title='llvm::AMDGPUCallLowering::lowerParameterPtr' data-ref="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm">lowerParameterPtr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#471PtrReg" title='PtrReg' data-ref="471PtrReg" data-ref-filename="471PtrReg">PtrReg</a>, <span class='refarg'><a class="local col6 ref" href="#446B" title='B' data-ref="446B" data-ref-filename="446B">B</a></span>, <a class="local col4 ref" href="#464ArgTy" title='ArgTy' data-ref="464ArgTy" data-ref-filename="464ArgTy">ArgTy</a>, <a class="local col7 ref" href="#467ArgOffset" title='ArgOffset' data-ref="467ArgOffset" data-ref-filename="467ArgOffset">ArgOffset</a>);</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>        <a class="local col6 ref" href="#446B" title='B' data-ref="446B" data-ref-filename="446B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAddrSpaceCast' data-ref="_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE">buildAddrSpaceCast</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#448VRegs" title='VRegs' data-ref="448VRegs" data-ref-filename="448VRegs">VRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#458i" title='i' data-ref="458i" data-ref-filename="458i">i</a>]</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#471PtrReg" title='PtrReg' data-ref="471PtrReg" data-ref-filename="471PtrReg">PtrReg</a>);</td></tr>
<tr><th id="716">716</th><td>      }</td></tr>
<tr><th id="717">717</th><td>    } <b>else</b> {</td></tr>
<tr><th id="718">718</th><td>      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col2 decl" id="472OrigArgRegs" title='OrigArgRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="472OrigArgRegs" data-ref-filename="472OrigArgRegs">OrigArgRegs</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col8 ref" href="#448VRegs" title='VRegs' data-ref="448VRegs" data-ref-filename="448VRegs">VRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#458i" title='i' data-ref="458i" data-ref-filename="458i">i</a>]</a>;</td></tr>
<tr><th id="719">719</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="473ArgReg" title='ArgReg' data-type='llvm::Register' data-ref="473ArgReg" data-ref-filename="473ArgReg">ArgReg</dfn> =</td></tr>
<tr><th id="720">720</th><td>        <a class="local col2 ref" href="#472OrigArgRegs" title='OrigArgRegs' data-ref="472OrigArgRegs" data-ref-filename="472OrigArgRegs">OrigArgRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var></td></tr>
<tr><th id="721">721</th><td>        ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#472OrigArgRegs" title='OrigArgRegs' data-ref="472OrigArgRegs" data-ref-filename="472OrigArgRegs">OrigArgRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a></td></tr>
<tr><th id="722">722</th><td>        : <a class="local col1 ref" href="#451MRI" title='MRI' data-ref="451MRI" data-ref-filename="451MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/LowLevelType.h.html#_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" title='llvm::getLLTForType' data-ref="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" data-ref-filename="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE">getLLTForType</a>(<span class='refarg'>*<a class="local col4 ref" href="#464ArgTy" title='ArgTy' data-ref="464ArgTy" data-ref-filename="464ArgTy">ArgTy</a></span>, <a class="local col5 ref" href="#455DL" title='DL' data-ref="455DL" data-ref-filename="455DL">DL</a>));</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>      <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmNS_5AlignENS_8RegisterE" title='llvm::AMDGPUCallLowering::lowerParameter' data-ref="_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmNS_5AlignENS_8RegisterE" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmNS_5AlignENS_8RegisterE">lowerParameter</a>(<span class='refarg'><a class="local col6 ref" href="#446B" title='B' data-ref="446B" data-ref-filename="446B">B</a></span>, <a class="local col4 ref" href="#464ArgTy" title='ArgTy' data-ref="464ArgTy" data-ref-filename="464ArgTy">ArgTy</a>, <a class="local col7 ref" href="#467ArgOffset" title='ArgOffset' data-ref="467ArgOffset" data-ref-filename="467ArgOffset">ArgOffset</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col8 ref" href="#468Alignment" title='Alignment' data-ref="468Alignment" data-ref-filename="468Alignment">Alignment</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#473ArgReg" title='ArgReg' data-ref="473ArgReg" data-ref-filename="473ArgReg">ArgReg</a>);</td></tr>
<tr><th id="725">725</th><td>      <b>if</b> (<a class="local col2 ref" href="#472OrigArgRegs" title='OrigArgRegs' data-ref="472OrigArgRegs" data-ref-filename="472OrigArgRegs">OrigArgRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="726">726</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering10unpackRegsENS_8ArrayRefINS_8RegisterEEES2_PNS_4TypeERNS_16MachineIRBuilderE" title='llvm::CallLowering::unpackRegs' data-ref="_ZNK4llvm12CallLowering10unpackRegsENS_8ArrayRefINS_8RegisterEEES2_PNS_4TypeERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm12CallLowering10unpackRegsENS_8ArrayRefINS_8RegisterEEES2_PNS_4TypeERNS_16MachineIRBuilderE">unpackRegs</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col2 ref" href="#472OrigArgRegs" title='OrigArgRegs' data-ref="472OrigArgRegs" data-ref-filename="472OrigArgRegs">OrigArgRegs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#473ArgReg" title='ArgReg' data-ref="473ArgReg" data-ref-filename="473ArgReg">ArgReg</a>, <a class="local col4 ref" href="#464ArgTy" title='ArgTy' data-ref="464ArgTy" data-ref-filename="464ArgTy">ArgTy</a>, <span class='refarg'><a class="local col6 ref" href="#446B" title='B' data-ref="446B" data-ref-filename="446B">B</a></span>);</td></tr>
<tr><th id="727">727</th><td>    }</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>    ++<a class="local col8 ref" href="#458i" title='i' data-ref="458i" data-ref-filename="458i">i</a>;</td></tr>
<tr><th id="730">730</th><td>  }</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <a class="local col4 ref" href="#454TLI" title='TLI' data-ref="454TLI" data-ref-filename="454TLI">TLI</a>.<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='llvm::SITargetLowering::allocateSpecialEntryInputVGPRs' data-ref="_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" data-ref-filename="_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialEntryInputVGPRs</a>(<span class='refarg'><a class="local col7 ref" href="#457CCInfo" title='CCInfo' data-ref="457CCInfo" data-ref-filename="457CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col9 ref" href="#449MF" title='MF' data-ref="449MF" data-ref-filename="449MF">MF</a></span>, *<a class="local col3 ref" href="#453TRI" title='TRI' data-ref="453TRI" data-ref-filename="453TRI">TRI</a>, <span class='refarg'>*<a class="local col2 ref" href="#452Info" title='Info' data-ref="452Info" data-ref-filename="452Info">Info</a></span>);</td></tr>
<tr><th id="733">733</th><td>  <a class="local col4 ref" href="#454TLI" title='TLI' data-ref="454TLI" data-ref-filename="454TLI">TLI</a>.<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb" title='llvm::SITargetLowering::allocateSystemSGPRs' data-ref="_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb" data-ref-filename="_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb">allocateSystemSGPRs</a>(<span class='refarg'><a class="local col7 ref" href="#457CCInfo" title='CCInfo' data-ref="457CCInfo" data-ref-filename="457CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col9 ref" href="#449MF" title='MF' data-ref="449MF" data-ref-filename="449MF">MF</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#452Info" title='Info' data-ref="452Info" data-ref-filename="452Info">Info</a></span>, <a class="local col7 ref" href="#447F" title='F' data-ref="447F" data-ref-filename="447F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(), <b>false</b>);</td></tr>
<tr><th id="734">734</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="735">735</th><td>}</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><i class="doc" data-doc="_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_">/// Pack values<span class="command"> \p</span> <span class="arg">SrcRegs</span> to cover the vector type result<span class="command"> \p</span> <span class="arg">DstRegs.</span></i></td></tr>
<tr><th id="738">738</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="tu decl def fn" id="_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_" title='mergeVectorRegsToResultRegs' data-type='llvm::MachineInstrBuilder mergeVectorRegsToResultRegs(llvm::MachineIRBuilder &amp; B, ArrayRef&lt;llvm::Register&gt; DstRegs, ArrayRef&lt;llvm::Register&gt; SrcRegs)' data-ref="_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_" data-ref-filename="_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_">mergeVectorRegsToResultRegs</dfn>(</td></tr>
<tr><th id="739">739</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="474B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="474B" data-ref-filename="474B">B</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col5 decl" id="475DstRegs" title='DstRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="475DstRegs" data-ref-filename="475DstRegs">DstRegs</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col6 decl" id="476SrcRegs" title='SrcRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="476SrcRegs" data-ref-filename="476SrcRegs">SrcRegs</dfn>) {</td></tr>
<tr><th id="740">740</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="477MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="477MRI" data-ref-filename="477MRI">MRI</dfn> = *<a class="local col4 ref" href="#474B" title='B' data-ref="474B" data-ref-filename="474B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="741">741</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="478LLTy" title='LLTy' data-type='llvm::LLT' data-ref="478LLTy" data-ref-filename="478LLTy">LLTy</dfn> = <a class="local col7 ref" href="#477MRI" title='MRI' data-ref="477MRI" data-ref-filename="477MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#475DstRegs" title='DstRegs' data-ref="475DstRegs" data-ref-filename="475DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="742">742</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="479PartLLT" title='PartLLT' data-type='llvm::LLT' data-ref="479PartLLT" data-ref-filename="479PartLLT">PartLLT</dfn> = <a class="local col7 ref" href="#477MRI" title='MRI' data-ref="477MRI" data-ref-filename="477MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#476SrcRegs" title='SrcRegs' data-ref="476SrcRegs" data-ref-filename="476SrcRegs">SrcRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <i>// Deal with v3s16 split into v2s16</i></td></tr>
<tr><th id="745">745</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="480LCMTy" title='LCMTy' data-type='llvm::LLT' data-ref="480LCMTy" data-ref-filename="480LCMTy">LCMTy</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm10getLCMTypeENS_3LLTES0_" title='llvm::getLCMType' data-ref="_ZN4llvm10getLCMTypeENS_3LLTES0_" data-ref-filename="_ZN4llvm10getLCMTypeENS_3LLTES0_">getLCMType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#478LLTy" title='LLTy' data-ref="478LLTy" data-ref-filename="478LLTy">LLTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#479PartLLT" title='PartLLT' data-ref="479PartLLT" data-ref-filename="479PartLLT">PartLLT</a>);</td></tr>
<tr><th id="746">746</th><td>  <b>if</b> (<a class="local col0 ref" href="#480LCMTy" title='LCMTy' data-ref="480LCMTy" data-ref-filename="480LCMTy">LCMTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col8 ref" href="#478LLTy" title='LLTy' data-ref="478LLTy" data-ref-filename="478LLTy">LLTy</a>) {</td></tr>
<tr><th id="747">747</th><td>    <i>// Common case where no padding is needed.</i></td></tr>
<tr><th id="748">748</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstRegs.size() == <var>1</var>);</td></tr>
<tr><th id="749">749</th><td>    <b>return</b> <a class="local col4 ref" href="#474B" title='B' data-ref="474B" data-ref-filename="474B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildConcatVectors' data-ref="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildConcatVectors</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#475DstRegs" title='DstRegs' data-ref="475DstRegs" data-ref-filename="475DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col6 ref" href="#476SrcRegs" title='SrcRegs' data-ref="476SrcRegs" data-ref-filename="476SrcRegs">SrcRegs</a>);</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <em>const</em> <em>int</em> <dfn class="local col1 decl" id="481NumWide" title='NumWide' data-type='const int' data-ref="481NumWide" data-ref-filename="481NumWide">NumWide</dfn> =  <a class="local col0 ref" href="#480LCMTy" title='LCMTy' data-ref="480LCMTy" data-ref-filename="480LCMTy">LCMTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <a class="local col9 ref" href="#479PartLLT" title='PartLLT' data-ref="479PartLLT" data-ref-filename="479PartLLT">PartLLT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="753">753</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="482Undef" title='Undef' data-type='llvm::Register' data-ref="482Undef" data-ref-filename="482Undef">Undef</dfn> = <a class="local col4 ref" href="#474B" title='B' data-ref="474B" data-ref-filename="474B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#479PartLLT" title='PartLLT' data-ref="479PartLLT" data-ref-filename="479PartLLT">PartLLT</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <i>// Build vector of undefs.</i></td></tr>
<tr><th id="756">756</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <dfn class="local col3 decl" id="483WidenedSrcs" title='WidenedSrcs' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="483WidenedSrcs" data-ref-filename="483WidenedSrcs">WidenedSrcs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col1 ref" href="#481NumWide" title='NumWide' data-ref="481NumWide" data-ref-filename="481NumWide">NumWide</a>, <a class="local col2 ref" href="#482Undef" title='Undef' data-ref="482Undef" data-ref-filename="482Undef">Undef</a>);</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <i>// Replace the first sources with the real registers.</i></td></tr>
<tr><th id="759">759</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::copy' data-ref="_ZSt4copyT_S_T0_" data-ref-filename="_ZSt4copyT_S_T0_">copy</span>(<a class="local col6 ref" href="#476SrcRegs" title='SrcRegs' data-ref="476SrcRegs" data-ref-filename="476SrcRegs">SrcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv" data-ref-filename="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col6 ref" href="#476SrcRegs" title='SrcRegs' data-ref="476SrcRegs" data-ref-filename="476SrcRegs">SrcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv" data-ref-filename="_ZNK4llvm8ArrayRef3endEv">end</a>(), <a class="local col3 ref" href="#483WidenedSrcs" title='WidenedSrcs' data-ref="483WidenedSrcs" data-ref-filename="483WidenedSrcs">WidenedSrcs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>());</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>  <em>auto</em> <dfn class="local col4 decl" id="484Widened" title='Widened' data-type='llvm::MachineInstrBuilder' data-ref="484Widened" data-ref-filename="484Widened">Widened</dfn> = <a class="local col4 ref" href="#474B" title='B' data-ref="474B" data-ref-filename="474B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildConcatVectors' data-ref="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildConcatVectors</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#480LCMTy" title='LCMTy' data-ref="480LCMTy" data-ref-filename="480LCMTy">LCMTy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#483WidenedSrcs" title='WidenedSrcs' data-ref="483WidenedSrcs" data-ref-filename="483WidenedSrcs">WidenedSrcs</a>);</td></tr>
<tr><th id="762">762</th><td>  <em>int</em> <dfn class="local col5 decl" id="485NumDst" title='NumDst' data-type='int' data-ref="485NumDst" data-ref-filename="485NumDst">NumDst</dfn> = <a class="local col0 ref" href="#480LCMTy" title='LCMTy' data-ref="480LCMTy" data-ref-filename="480LCMTy">LCMTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <a class="local col8 ref" href="#478LLTy" title='LLTy' data-ref="478LLTy" data-ref-filename="478LLTy">LLTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <dfn class="local col6 decl" id="486PadDstRegs" title='PadDstRegs' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="486PadDstRegs" data-ref-filename="486PadDstRegs">PadDstRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col5 ref" href="#485NumDst" title='NumDst' data-ref="485NumDst" data-ref-filename="485NumDst">NumDst</a>);</td></tr>
<tr><th id="765">765</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::copy' data-ref="_ZSt4copyT_S_T0_" data-ref-filename="_ZSt4copyT_S_T0_">copy</span>(<a class="local col5 ref" href="#475DstRegs" title='DstRegs' data-ref="475DstRegs" data-ref-filename="475DstRegs">DstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv" data-ref-filename="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col5 ref" href="#475DstRegs" title='DstRegs' data-ref="475DstRegs" data-ref-filename="475DstRegs">DstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv" data-ref-filename="_ZNK4llvm8ArrayRef3endEv">end</a>(), <a class="local col6 ref" href="#486PadDstRegs" title='PadDstRegs' data-ref="486PadDstRegs" data-ref-filename="486PadDstRegs">PadDstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>());</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <i>// Create the excess dead defs for the unmerge.</i></td></tr>
<tr><th id="768">768</th><td>  <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="487I" title='I' data-type='int' data-ref="487I" data-ref-filename="487I">I</dfn> = <a class="local col5 ref" href="#475DstRegs" title='DstRegs' data-ref="475DstRegs" data-ref-filename="475DstRegs">DstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col7 ref" href="#487I" title='I' data-ref="487I" data-ref-filename="487I">I</a> != <a class="local col5 ref" href="#485NumDst" title='NumDst' data-ref="485NumDst" data-ref-filename="485NumDst">NumDst</a>; ++<a class="local col7 ref" href="#487I" title='I' data-ref="487I" data-ref-filename="487I">I</a>)</td></tr>
<tr><th id="769">769</th><td>    <a class="local col6 ref" href="#486PadDstRegs" title='PadDstRegs' data-ref="486PadDstRegs" data-ref-filename="486PadDstRegs">PadDstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#487I" title='I' data-ref="487I" data-ref-filename="487I">I</a>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#477MRI" title='MRI' data-ref="477MRI" data-ref-filename="477MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#478LLTy" title='LLTy' data-ref="478LLTy" data-ref-filename="478LLTy">LLTy</a>);</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>return</b> <a class="local col4 ref" href="#474B" title='B' data-ref="474B" data-ref-filename="474B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col6 ref" href="#486PadDstRegs" title='PadDstRegs' data-ref="486PadDstRegs" data-ref-filename="486PadDstRegs">PadDstRegs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#484Widened" title='Widened' data-ref="484Widened" data-ref-filename="484Widened">Widened</a>);</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i  data-doc="_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_">// TODO: Move this to generic code</i></td></tr>
<tr><th id="775">775</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_" title='packSplitRegsToOrigType' data-type='void packSplitRegsToOrigType(llvm::MachineIRBuilder &amp; B, ArrayRef&lt;llvm::Register&gt; OrigRegs, ArrayRef&lt;llvm::Register&gt; Regs, llvm::LLT LLTy, llvm::LLT PartLLT)' data-ref="_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_" data-ref-filename="_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_">packSplitRegsToOrigType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="488B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="488B" data-ref-filename="488B">B</dfn>,</td></tr>
<tr><th id="776">776</th><td>                                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col9 decl" id="489OrigRegs" title='OrigRegs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="489OrigRegs" data-ref-filename="489OrigRegs">OrigRegs</dfn>,</td></tr>
<tr><th id="777">777</th><td>                                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col0 decl" id="490Regs" title='Regs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="490Regs" data-ref-filename="490Regs">Regs</dfn>,</td></tr>
<tr><th id="778">778</th><td>                                    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="491LLTy" title='LLTy' data-type='llvm::LLT' data-ref="491LLTy" data-ref-filename="491LLTy">LLTy</dfn>,</td></tr>
<tr><th id="779">779</th><td>                                    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="492PartLLT" title='PartLLT' data-type='llvm::LLT' data-ref="492PartLLT" data-ref-filename="492PartLLT">PartLLT</dfn>) {</td></tr>
<tr><th id="780">780</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="493MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="493MRI" data-ref-filename="493MRI">MRI</dfn> = *<a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <b>if</b> (!<a class="local col1 ref" href="#491LLTy" title='LLTy' data-ref="491LLTy" data-ref-filename="491LLTy">LLTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; !<a class="local col2 ref" href="#492PartLLT" title='PartLLT' data-ref="492PartLLT" data-ref-filename="492PartLLT">PartLLT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="783">783</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OrigRegs.size() == <var>1</var>);</td></tr>
<tr><th id="784">784</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="494OrigTy" title='OrigTy' data-type='llvm::LLT' data-ref="494OrigTy" data-ref-filename="494OrigTy">OrigTy</dfn> = <a class="local col3 ref" href="#493MRI" title='MRI' data-ref="493MRI" data-ref-filename="493MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#489OrigRegs" title='OrigRegs' data-ref="489OrigRegs" data-ref-filename="489OrigRegs">OrigRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="495SrcSize" title='SrcSize' data-type='unsigned int' data-ref="495SrcSize" data-ref-filename="495SrcSize">SrcSize</dfn> = <a class="local col2 ref" href="#492PartLLT" title='PartLLT' data-ref="492PartLLT" data-ref-filename="492PartLLT">PartLLT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() * <a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="787">787</th><td>    <b>if</b> (<a class="local col5 ref" href="#495SrcSize" title='SrcSize' data-ref="495SrcSize" data-ref-filename="495SrcSize">SrcSize</a> == <a class="local col4 ref" href="#494OrigTy" title='OrigTy' data-ref="494OrigTy" data-ref-filename="494OrigTy">OrigTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="788">788</th><td>      <a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#489OrigRegs" title='OrigRegs' data-ref="489OrigRegs" data-ref-filename="489OrigRegs">OrigRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a>);</td></tr>
<tr><th id="789">789</th><td>    <b>else</b> {</td></tr>
<tr><th id="790">790</th><td>      <em>auto</em> <dfn class="local col6 decl" id="496Widened" title='Widened' data-type='llvm::MachineInstrBuilder' data-ref="496Widened" data-ref-filename="496Widened">Widened</dfn> = <a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col5 ref" href="#495SrcSize" title='SrcSize' data-ref="495SrcSize" data-ref-filename="495SrcSize">SrcSize</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a>);</td></tr>
<tr><th id="791">791</th><td>      <a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#489OrigRegs" title='OrigRegs' data-ref="489OrigRegs" data-ref-filename="489OrigRegs">OrigRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#496Widened" title='Widened' data-ref="496Widened" data-ref-filename="496Widened">Widened</a>);</td></tr>
<tr><th id="792">792</th><td>    }</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>    <b>return</b>;</td></tr>
<tr><th id="795">795</th><td>  }</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <b>if</b> (<a class="local col1 ref" href="#491LLTy" title='LLTy' data-ref="491LLTy" data-ref-filename="491LLTy">LLTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col2 ref" href="#492PartLLT" title='PartLLT' data-ref="492PartLLT" data-ref-filename="492PartLLT">PartLLT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="798">798</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OrigRegs.size() == <var>1</var>);</td></tr>
<tr><th id="799">799</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LLTy.getElementType() == PartLLT.getElementType());</td></tr>
<tr><th id="800">800</th><td>    <a class="tu ref fn" href="#_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_" title='mergeVectorRegsToResultRegs' data-use='c' data-ref="_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_" data-ref-filename="_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_">mergeVectorRegsToResultRegs</a>(<span class='refarg'><a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col9 ref" href="#489OrigRegs" title='OrigRegs' data-ref="489OrigRegs" data-ref-filename="489OrigRegs">OrigRegs</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a>);</td></tr>
<tr><th id="801">801</th><td>    <b>return</b>;</td></tr>
<tr><th id="802">802</th><td>  }</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LLTy.isVector() &amp;&amp; !PartLLT.isVector());</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="497DstEltTy" title='DstEltTy' data-type='llvm::LLT' data-ref="497DstEltTy" data-ref-filename="497DstEltTy">DstEltTy</dfn> = <a class="local col1 ref" href="#491LLTy" title='LLTy' data-ref="491LLTy" data-ref-filename="491LLTy">LLTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <i>// Pointer information was discarded. We'll need to coerce some register types</i></td></tr>
<tr><th id="809">809</th><td><i>  // to avoid violating type constraints.</i></td></tr>
<tr><th id="810">810</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="498RealDstEltTy" title='RealDstEltTy' data-type='llvm::LLT' data-ref="498RealDstEltTy" data-ref-filename="498RealDstEltTy">RealDstEltTy</dfn> = <a class="local col3 ref" href="#493MRI" title='MRI' data-ref="493MRI" data-ref-filename="493MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#489OrigRegs" title='OrigRegs' data-ref="489OrigRegs" data-ref-filename="489OrigRegs">OrigRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstEltTy.getSizeInBits() == RealDstEltTy.getSizeInBits());</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <b>if</b> (<a class="local col7 ref" href="#497DstEltTy" title='DstEltTy' data-ref="497DstEltTy" data-ref-filename="497DstEltTy">DstEltTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col2 ref" href="#492PartLLT" title='PartLLT' data-ref="492PartLLT" data-ref-filename="492PartLLT">PartLLT</a>) {</td></tr>
<tr><th id="815">815</th><td>    <i>// Vector was trivially scalarized.</i></td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>    <b>if</b> (<a class="local col8 ref" href="#498RealDstEltTy" title='RealDstEltTy' data-ref="498RealDstEltTy" data-ref-filename="498RealDstEltTy">RealDstEltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv" data-ref-filename="_ZNK4llvm3LLT9isPointerEv">isPointer</a>()) {</td></tr>
<tr><th id="818">818</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="499Reg" title='Reg' data-type='llvm::Register' data-ref="499Reg" data-ref-filename="499Reg">Reg</dfn> : <a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a>)</td></tr>
<tr><th id="819">819</th><td>        <a class="local col3 ref" href="#493MRI" title='MRI' data-ref="493MRI" data-ref-filename="493MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#499Reg" title='Reg' data-ref="499Reg" data-ref-filename="499Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#498RealDstEltTy" title='RealDstEltTy' data-ref="498RealDstEltTy" data-ref-filename="498RealDstEltTy">RealDstEltTy</a>);</td></tr>
<tr><th id="820">820</th><td>    }</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>    <a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#489OrigRegs" title='OrigRegs' data-ref="489OrigRegs" data-ref-filename="489OrigRegs">OrigRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a>);</td></tr>
<tr><th id="823">823</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#497DstEltTy" title='DstEltTy' data-ref="497DstEltTy" data-ref-filename="497DstEltTy">DstEltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <a class="local col2 ref" href="#492PartLLT" title='PartLLT' data-ref="492PartLLT" data-ref-filename="492PartLLT">PartLLT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="824">824</th><td>    <i>// Deal with vector with 64-bit elements decomposed to 32-bit</i></td></tr>
<tr><th id="825">825</th><td><i>    // registers. Need to create intermediate 64-bit elements.</i></td></tr>
<tr><th id="826">826</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="500EltMerges" title='EltMerges' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="500EltMerges" data-ref-filename="500EltMerges">EltMerges</dfn>;</td></tr>
<tr><th id="827">827</th><td>    <em>int</em> <dfn class="local col1 decl" id="501PartsPerElt" title='PartsPerElt' data-type='int' data-ref="501PartsPerElt" data-ref-filename="501PartsPerElt">PartsPerElt</dfn> = <a class="local col7 ref" href="#497DstEltTy" title='DstEltTy' data-ref="497DstEltTy" data-ref-filename="497DstEltTy">DstEltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <a class="local col2 ref" href="#492PartLLT" title='PartLLT' data-ref="492PartLLT" data-ref-filename="492PartLLT">PartLLT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstEltTy.getSizeInBits() % PartLLT.getSizeInBits() == <var>0</var>);</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>    <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="502I" title='I' data-type='int' data-ref="502I" data-ref-filename="502I">I</dfn> = <var>0</var>, <dfn class="local col3 decl" id="503NumElts" title='NumElts' data-type='int' data-ref="503NumElts" data-ref-filename="503NumElts">NumElts</dfn> = <a class="local col1 ref" href="#491LLTy" title='LLTy' data-ref="491LLTy" data-ref-filename="491LLTy">LLTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>(); <a class="local col2 ref" href="#502I" title='I' data-ref="502I" data-ref-filename="502I">I</a> != <a class="local col3 ref" href="#503NumElts" title='NumElts' data-ref="503NumElts" data-ref-filename="503NumElts">NumElts</a>; ++<a class="local col2 ref" href="#502I" title='I' data-ref="502I" data-ref-filename="502I">I</a>)  {</td></tr>
<tr><th id="832">832</th><td>      <em>auto</em> <dfn class="local col4 decl" id="504Merge" title='Merge' data-type='llvm::MachineInstrBuilder' data-ref="504Merge" data-ref-filename="504Merge">Merge</dfn> = <a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#498RealDstEltTy" title='RealDstEltTy' data-ref="498RealDstEltTy" data-ref-filename="498RealDstEltTy">RealDstEltTy</a>, <a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef10take_frontEm" title='llvm::ArrayRef::take_front' data-ref="_ZNK4llvm8ArrayRef10take_frontEm" data-ref-filename="_ZNK4llvm8ArrayRef10take_frontEm">take_front</a>(<a class="local col1 ref" href="#501PartsPerElt" title='PartsPerElt' data-ref="501PartsPerElt" data-ref-filename="501PartsPerElt">PartsPerElt</a>));</td></tr>
<tr><th id="833">833</th><td>      <i>// Fix the type in case this is really a vector of pointers.</i></td></tr>
<tr><th id="834">834</th><td>      <a class="local col3 ref" href="#493MRI" title='MRI' data-ref="493MRI" data-ref-filename="493MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="local col4 ref" href="#504Merge" title='Merge' data-ref="504Merge" data-ref-filename="504Merge">Merge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#498RealDstEltTy" title='RealDstEltTy' data-ref="498RealDstEltTy" data-ref-filename="498RealDstEltTy">RealDstEltTy</a>);</td></tr>
<tr><th id="835">835</th><td>      <a class="local col0 ref" href="#500EltMerges" title='EltMerges' data-ref="500EltMerges" data-ref-filename="500EltMerges">EltMerges</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#504Merge" title='Merge' data-ref="504Merge" data-ref-filename="504Merge">Merge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="836">836</th><td>      <a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::operator=' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEaSEOS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEaSEOS2_">=</a> <a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef10drop_frontEm" title='llvm::ArrayRef::drop_front' data-ref="_ZNK4llvm8ArrayRef10drop_frontEm" data-ref-filename="_ZNK4llvm8ArrayRef10drop_frontEm">drop_front</a>(<a class="local col1 ref" href="#501PartsPerElt" title='PartsPerElt' data-ref="501PartsPerElt" data-ref-filename="501PartsPerElt">PartsPerElt</a>);</td></tr>
<tr><th id="837">837</th><td>    }</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>    <a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#489OrigRegs" title='OrigRegs' data-ref="489OrigRegs" data-ref-filename="489OrigRegs">OrigRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col0 ref" href="#500EltMerges" title='EltMerges' data-ref="500EltMerges" data-ref-filename="500EltMerges">EltMerges</a>);</td></tr>
<tr><th id="840">840</th><td>  } <b>else</b> {</td></tr>
<tr><th id="841">841</th><td>    <i>// Vector was split, and elements promoted to a wider type.</i></td></tr>
<tr><th id="842">842</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="505BVType" title='BVType' data-type='llvm::LLT' data-ref="505BVType" data-ref-filename="505BVType">BVType</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<a class="local col1 ref" href="#491LLTy" title='LLTy' data-ref="491LLTy" data-ref-filename="491LLTy">LLTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>(), <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#492PartLLT" title='PartLLT' data-ref="492PartLLT" data-ref-filename="492PartLLT">PartLLT</a>);</td></tr>
<tr><th id="843">843</th><td>    <em>auto</em> <dfn class="local col6 decl" id="506BV" title='BV' data-type='llvm::MachineInstrBuilder' data-ref="506BV" data-ref-filename="506BV">BV</dfn> = <a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#505BVType" title='BVType' data-ref="505BVType" data-ref-filename="505BVType">BVType</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col0 ref" href="#490Regs" title='Regs' data-ref="490Regs" data-ref-filename="490Regs">Regs</a>);</td></tr>
<tr><th id="844">844</th><td>    <a class="local col8 ref" href="#488B" title='B' data-ref="488B" data-ref-filename="488B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#489OrigRegs" title='OrigRegs' data-ref="489OrigRegs" data-ref-filename="489OrigRegs">OrigRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#506BV" title='BV' data-ref="506BV" data-ref-filename="506BV">BV</a>);</td></tr>
<tr><th id="845">845</th><td>  }</td></tr>
<tr><th id="846">846</th><td>}</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><em>bool</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE" title='llvm::AMDGPUCallLowering::lowerFormalArguments' data-ref="_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE">lowerFormalArguments</dfn>(</td></tr>
<tr><th id="849">849</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="507B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="507B" data-ref-filename="507B">B</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col8 decl" id="508F" title='F' data-type='const llvm::Function &amp;' data-ref="508F" data-ref-filename="508F">F</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;&gt; <dfn class="local col9 decl" id="509VRegs" title='VRegs' data-type='ArrayRef&lt;ArrayRef&lt;llvm::Register&gt; &gt;' data-ref="509VRegs" data-ref-filename="509VRegs">VRegs</dfn>,</td></tr>
<tr><th id="850">850</th><td>    <a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo" data-ref-filename="llvm..FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col0 decl" id="510FLI" title='FLI' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="510FLI" data-ref-filename="510FLI">FLI</dfn>) <em>const</em> {</td></tr>
<tr><th id="851">851</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col1 decl" id="511CC" title='CC' data-type='CallingConv::ID' data-ref="511CC" data-ref-filename="511CC">CC</dfn> = <a class="local col8 ref" href="#508F" title='F' data-ref="508F" data-ref-filename="508F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <i>// The infrastructure for normal calling convention lowering is essentially</i></td></tr>
<tr><th id="854">854</th><td><i>  // useless for kernels. We want to avoid any kind of legalization or argument</i></td></tr>
<tr><th id="855">855</th><td><i>  // splitting.</i></td></tr>
<tr><th id="856">856</th><td>  <b>if</b> (<a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL" data-ref-filename="llvm..CallingConv..AMDGPU_KERNEL">AMDGPU_KERNEL</a>)</td></tr>
<tr><th id="857">857</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering26lowerFormalArgumentsKernelERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEE" title='llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel' data-ref="_ZNK4llvm18AMDGPUCallLowering26lowerFormalArgumentsKernelERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEE" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering26lowerFormalArgumentsKernelERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEE">lowerFormalArgumentsKernel</a>(<span class='refarg'><a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a></span>, <a class="local col8 ref" href="#508F" title='F' data-ref="508F" data-ref-filename="508F">F</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::ArrayRef&lt;llvm::Register&gt; &gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS0_INS_8RegisterEEEEC1ERKS3_" data-ref-filename="_ZN4llvm8ArrayRefINS0_INS_8RegisterEEEEC1ERKS3_"></a><a class="local col9 ref" href="#509VRegs" title='VRegs' data-ref="509VRegs" data-ref-filename="509VRegs">VRegs</a>);</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="512IsGraphics" title='IsGraphics' data-type='const bool' data-ref="512IsGraphics" data-ref-filename="512IsGraphics">IsGraphics</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU10isGraphicsEj" title='llvm::AMDGPU::isGraphics' data-ref="_ZN4llvm6AMDGPU10isGraphicsEj" data-ref-filename="_ZN4llvm6AMDGPU10isGraphicsEj">isGraphics</a>(<a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a>);</td></tr>
<tr><th id="860">860</th><td>  <em>const</em> <em>bool</em> <dfn class="local col3 decl" id="513IsEntryFunc" title='IsEntryFunc' data-type='const bool' data-ref="513IsEntryFunc" data-ref-filename="513IsEntryFunc">IsEntryFunc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj" data-ref-filename="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</a>(<a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a>);</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="514MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="514MF" data-ref-filename="514MF">MF</dfn> = <a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="863">863</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="515MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="515MBB" data-ref-filename="515MBB">MBB</dfn> = <a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="864">864</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="516MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="516MRI" data-ref-filename="516MRI">MRI</dfn> = <a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="865">865</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="517Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="517Info" data-ref-filename="517Info">Info</dfn> = <a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="866">866</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="518Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget &amp;' data-ref="518Subtarget" data-ref-filename="518Subtarget">Subtarget</dfn> = <a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="867">867</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col9 decl" id="519TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="519TRI" data-ref-filename="519TRI">TRI</dfn> = <a class="local col8 ref" href="#518Subtarget" title='Subtarget' data-ref="518Subtarget" data-ref-filename="518Subtarget">Subtarget</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="868">868</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col0 decl" id="520DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="520DL" data-ref-filename="520DL">DL</dfn> = <a class="local col8 ref" href="#508F" title='F' data-ref="508F" data-ref-filename="508F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv" data-ref-filename="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv" data-ref-filename="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="521ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="521ArgLocs" data-ref-filename="521ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="872">872</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> <dfn class="local col2 decl" id="522CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" data-ref-filename="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a>, <a class="local col8 ref" href="#508F" title='F' data-ref="508F" data-ref-filename="508F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv" data-ref-filename="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>(), <a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a>, <a class="local col1 ref" href="#521ArgLocs" title='ArgLocs' data-ref="521ArgLocs" data-ref-filename="521ArgLocs">ArgLocs</a>, <a class="local col8 ref" href="#508F" title='F' data-ref="508F" data-ref-filename="508F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>());</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <b>if</b> (!<a class="local col3 ref" href="#513IsEntryFunc" title='IsEntryFunc' data-ref="513IsEntryFunc" data-ref-filename="513IsEntryFunc">IsEntryFunc</a>) {</td></tr>
<tr><th id="875">875</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="523ReturnAddrReg" title='ReturnAddrReg' data-type='llvm::Register' data-ref="523ReturnAddrReg" data-ref-filename="523ReturnAddrReg">ReturnAddrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#519TRI" title='TRI' data-ref="519TRI" data-ref-filename="519TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</a>(<a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a>);</td></tr>
<tr><th id="876">876</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="524LiveInReturn" title='LiveInReturn' data-type='llvm::Register' data-ref="524LiveInReturn" data-ref-filename="524LiveInReturn">LiveInReturn</dfn> = <a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#523ReturnAddrReg" title='ReturnAddrReg' data-ref="523ReturnAddrReg" data-ref-filename="523ReturnAddrReg">ReturnAddrReg</a>,</td></tr>
<tr><th id="877">877</th><td>                                         &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>);</td></tr>
<tr><th id="878">878</th><td>    <a class="local col5 ref" href="#515MBB" title='MBB' data-ref="515MBB" data-ref-filename="515MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#523ReturnAddrReg" title='ReturnAddrReg' data-ref="523ReturnAddrReg" data-ref-filename="523ReturnAddrReg">ReturnAddrReg</a>);</td></tr>
<tr><th id="879">879</th><td>    <a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#524LiveInReturn" title='LiveInReturn' data-ref="524LiveInReturn" data-ref-filename="524LiveInReturn">LiveInReturn</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#523ReturnAddrReg" title='ReturnAddrReg' data-ref="523ReturnAddrReg" data-ref-filename="523ReturnAddrReg">ReturnAddrReg</a>);</td></tr>
<tr><th id="880">880</th><td>  }</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>  <b>if</b> (<a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv" title='llvm::SIMachineFunctionInfo::hasImplicitBufferPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv">hasImplicitBufferPtr</a>()) {</td></tr>
<tr><th id="883">883</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="525ImplicitBufferPtrReg" title='ImplicitBufferPtrReg' data-type='llvm::Register' data-ref="525ImplicitBufferPtrReg" data-ref-filename="525ImplicitBufferPtrReg">ImplicitBufferPtrReg</dfn> = <a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addImplicitBufferPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE">addImplicitBufferPtr</a>(*<a class="local col9 ref" href="#519TRI" title='TRI' data-ref="519TRI" data-ref-filename="519TRI">TRI</a>);</td></tr>
<tr><th id="884">884</th><td>    <a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#525ImplicitBufferPtrReg" title='ImplicitBufferPtrReg' data-ref="525ImplicitBufferPtrReg" data-ref-filename="525ImplicitBufferPtrReg">ImplicitBufferPtrReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>);</td></tr>
<tr><th id="885">885</th><td>    <a class="local col2 ref" href="#522CCInfo" title='CCInfo' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#525ImplicitBufferPtrReg" title='ImplicitBufferPtrReg' data-ref="525ImplicitBufferPtrReg" data-ref-filename="525ImplicitBufferPtrReg">ImplicitBufferPtrReg</a>);</td></tr>
<tr><th id="886">886</th><td>  }</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="526SplitArg" title='SplitArg' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="526SplitArg" data-ref-filename="526SplitArg">SplitArg</dfn>;</td></tr>
<tr><th id="889">889</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>, <var>32</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="527SplitArgs" title='SplitArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 32&gt;' data-ref="527SplitArgs" data-ref-filename="527SplitArgs">SplitArgs</dfn>;</td></tr>
<tr><th id="890">890</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="528Idx" title='Idx' data-type='unsigned int' data-ref="528Idx" data-ref-filename="528Idx">Idx</dfn> = <var>0</var>;</td></tr>
<tr><th id="891">891</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="529PSInputNum" title='PSInputNum' data-type='unsigned int' data-ref="529PSInputNum" data-ref-filename="529PSInputNum">PSInputNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <i>// Insert the hidden sret parameter if the return value won't fit in the</i></td></tr>
<tr><th id="894">894</th><td><i>  // return registers.</i></td></tr>
<tr><th id="895">895</th><td>  <b>if</b> (!<a class="local col0 ref" href="#510FLI" title='FLI' data-ref="510FLI" data-ref-filename="510FLI">FLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::CanLowerReturn" title='llvm::FunctionLoweringInfo::CanLowerReturn' data-ref="llvm::FunctionLoweringInfo::CanLowerReturn" data-ref-filename="llvm..FunctionLoweringInfo..CanLowerReturn">CanLowerReturn</a>)</td></tr>
<tr><th id="896">896</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering26insertSRetIncomingArgumentERKNS_8FunctionERNS_15SmallVectorImplINS0_7ArgInfoEEERNS_8RegisterERNS_19MachineRegisterInfoERKNS_10DataLayoutE" title='llvm::CallLowering::insertSRetIncomingArgument' data-ref="_ZNK4llvm12CallLowering26insertSRetIncomingArgumentERKNS_8FunctionERNS_15SmallVectorImplINS0_7ArgInfoEEERNS_8RegisterERNS_19MachineRegisterInfoERKNS_10DataLayoutE" data-ref-filename="_ZNK4llvm12CallLowering26insertSRetIncomingArgumentERKNS_8FunctionERNS_15SmallVectorImplINS0_7ArgInfoEEERNS_8RegisterERNS_19MachineRegisterInfoERKNS_10DataLayoutE">insertSRetIncomingArgument</a>(<a class="local col8 ref" href="#508F" title='F' data-ref="508F" data-ref-filename="508F">F</a>, <span class='refarg'><a class="local col7 ref" href="#527SplitArgs" title='SplitArgs' data-ref="527SplitArgs" data-ref-filename="527SplitArgs">SplitArgs</a></span>, <span class='refarg'><a class="local col0 ref" href="#510FLI" title='FLI' data-ref="510FLI" data-ref-filename="510FLI">FLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::DemoteRegister" title='llvm::FunctionLoweringInfo::DemoteRegister' data-ref="llvm::FunctionLoweringInfo::DemoteRegister" data-ref-filename="llvm..FunctionLoweringInfo..DemoteRegister">DemoteRegister</a></span>, <span class='refarg'><a class="local col6 ref" href="#516MRI" title='MRI' data-ref="516MRI" data-ref-filename="516MRI">MRI</a></span>, <a class="local col0 ref" href="#520DL" title='DL' data-ref="520DL" data-ref-filename="520DL">DL</a>);</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="530Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="530Arg" data-ref-filename="530Arg">Arg</dfn> : <a class="local col8 ref" href="#508F" title='F' data-ref="508F" data-ref-filename="508F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv" data-ref-filename="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="899">899</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col0 ref" href="#520DL" title='DL' data-ref="520DL" data-ref-filename="520DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeStoreSize' data-ref="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE">getTypeStoreSize</a>(<a class="local col0 ref" href="#530Arg" title='Arg' data-ref="530Arg" data-ref-filename="530Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()) == <var>0</var>)</td></tr>
<tr><th id="900">900</th><td>      <b>continue</b>;</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>    <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="531InReg" title='InReg' data-type='const bool' data-ref="531InReg" data-ref-filename="531InReg">InReg</dfn> = <a class="local col0 ref" href="#530Arg" title='Arg' data-ref="530Arg" data-ref-filename="530Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#19" title='llvm::Attribute::InReg' data-ref="llvm::Attribute::InReg" data-ref-filename="llvm..Attribute..InReg">InReg</a>);</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>    <i>// SGPR arguments to functions not implemented.</i></td></tr>
<tr><th id="905">905</th><td>    <b>if</b> (!<a class="local col2 ref" href="#512IsGraphics" title='IsGraphics' data-ref="512IsGraphics" data-ref-filename="512IsGraphics">IsGraphics</a> &amp;&amp; <a class="local col1 ref" href="#531InReg" title='InReg' data-ref="531InReg" data-ref-filename="531InReg">InReg</a>)</td></tr>
<tr><th id="906">906</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <b>if</b> (<a class="local col0 ref" href="#530Arg" title='Arg' data-ref="530Arg" data-ref-filename="530Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#69" title='llvm::Attribute::SwiftSelf' data-ref="llvm::Attribute::SwiftSelf" data-ref-filename="llvm..Attribute..SwiftSelf">SwiftSelf</a>) ||</td></tr>
<tr><th id="909">909</th><td>        <a class="local col0 ref" href="#530Arg" title='Arg' data-ref="530Arg" data-ref-filename="530Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#68" title='llvm::Attribute::SwiftError' data-ref="llvm::Attribute::SwiftError" data-ref-filename="llvm..Attribute..SwiftError">SwiftError</a>) ||</td></tr>
<tr><th id="910">910</th><td>        <a class="local col0 ref" href="#530Arg" title='Arg' data-ref="530Arg" data-ref-filename="530Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#26" title='llvm::Attribute::Nest' data-ref="llvm::Attribute::Nest" data-ref-filename="llvm..Attribute..Nest">Nest</a>))</td></tr>
<tr><th id="911">911</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>    <b>if</b> (<a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a> &amp;&amp; !<a class="local col1 ref" href="#531InReg" title='InReg' data-ref="531InReg" data-ref-filename="531InReg">InReg</a> &amp;&amp; <a class="local col9 ref" href="#529PSInputNum" title='PSInputNum' data-ref="529PSInputNum" data-ref-filename="529PSInputNum">PSInputNum</a> &lt;= <var>15</var>) {</td></tr>
<tr><th id="914">914</th><td>      <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="532ArgUsed" title='ArgUsed' data-type='const bool' data-ref="532ArgUsed" data-ref-filename="532ArgUsed">ArgUsed</dfn> = !<a class="local col0 ref" href="#530Arg" title='Arg' data-ref="530Arg" data-ref-filename="530Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9use_emptyEv" title='llvm::Value::use_empty' data-ref="_ZNK4llvm5Value9use_emptyEv" data-ref-filename="_ZNK4llvm5Value9use_emptyEv">use_empty</a>();</td></tr>
<tr><th id="915">915</th><td>      <em>bool</em> <dfn class="local col3 decl" id="533SkipArg" title='SkipArg' data-type='bool' data-ref="533SkipArg" data-ref-filename="533SkipArg">SkipArg</dfn> = !<a class="local col2 ref" href="#532ArgUsed" title='ArgUsed' data-ref="532ArgUsed" data-ref-filename="532ArgUsed">ArgUsed</a> &amp;&amp; !<a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::isPSInputAllocated' data-ref="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj">isPSInputAllocated</a>(<a class="local col9 ref" href="#529PSInputNum" title='PSInputNum' data-ref="529PSInputNum" data-ref-filename="529PSInputNum">PSInputNum</a>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>      <b>if</b> (!<a class="local col3 ref" href="#533SkipArg" title='SkipArg' data-ref="533SkipArg" data-ref-filename="533SkipArg">SkipArg</a>) {</td></tr>
<tr><th id="918">918</th><td>        <a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::markPSInputAllocated' data-ref="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj">markPSInputAllocated</a>(<a class="local col9 ref" href="#529PSInputNum" title='PSInputNum' data-ref="529PSInputNum" data-ref-filename="529PSInputNum">PSInputNum</a>);</td></tr>
<tr><th id="919">919</th><td>        <b>if</b> (<a class="local col2 ref" href="#532ArgUsed" title='ArgUsed' data-ref="532ArgUsed" data-ref-filename="532ArgUsed">ArgUsed</a>)</td></tr>
<tr><th id="920">920</th><td>          <a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" title='llvm::SIMachineFunctionInfo::markPSInputEnabled' data-ref="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj">markPSInputEnabled</a>(<a class="local col9 ref" href="#529PSInputNum" title='PSInputNum' data-ref="529PSInputNum" data-ref-filename="529PSInputNum">PSInputNum</a>);</td></tr>
<tr><th id="921">921</th><td>      }</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>      ++<a class="local col9 ref" href="#529PSInputNum" title='PSInputNum' data-ref="529PSInputNum" data-ref-filename="529PSInputNum">PSInputNum</a>;</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>      <b>if</b> (<a class="local col3 ref" href="#533SkipArg" title='SkipArg' data-ref="533SkipArg" data-ref-filename="533SkipArg">SkipArg</a>) {</td></tr>
<tr><th id="926">926</th><td>        <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="534I" title='I' data-type='int' data-ref="534I" data-ref-filename="534I">I</dfn> = <var>0</var>, <dfn class="local col5 decl" id="535E" title='E' data-type='int' data-ref="535E" data-ref-filename="535E">E</dfn> = <a class="local col9 ref" href="#509VRegs" title='VRegs' data-ref="509VRegs" data-ref-filename="509VRegs">VRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#528Idx" title='Idx' data-ref="528Idx" data-ref-filename="528Idx">Idx</a>]</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col4 ref" href="#534I" title='I' data-ref="534I" data-ref-filename="534I">I</a> != <a class="local col5 ref" href="#535E" title='E' data-ref="535E" data-ref-filename="535E">E</a>; ++<a class="local col4 ref" href="#534I" title='I' data-ref="534I" data-ref-filename="534I">I</a>)</td></tr>
<tr><th id="927">927</th><td>          <a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#509VRegs" title='VRegs' data-ref="509VRegs" data-ref-filename="509VRegs">VRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#528Idx" title='Idx' data-ref="528Idx" data-ref-filename="528Idx">Idx</a>]</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#534I" title='I' data-ref="534I" data-ref-filename="534I">I</a>]</a>);</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>        ++<a class="local col8 ref" href="#528Idx" title='Idx' data-ref="528Idx" data-ref-filename="528Idx">Idx</a>;</td></tr>
<tr><th id="930">930</th><td>        <b>continue</b>;</td></tr>
<tr><th id="931">931</th><td>      }</td></tr>
<tr><th id="932">932</th><td>    }</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a> <dfn class="local col6 decl" id="536OrigArg" title='OrigArg' data-type='llvm::CallLowering::ArgInfo' data-ref="536OrigArg" data-ref-filename="536OrigArg">OrigArg</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1ENS_8ArrayRefINS_8RegisterEEEPNS_4TypeENS2_INS_3ISD10ArgFlagsTyEEEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1ENS_8ArrayRefINS_8RegisterEEEPNS_4TypeENS2_INS_3ISD10ArgFlagsTyEEEb" data-ref-filename="_ZN4llvm12CallLowering7ArgInfoC1ENS_8ArrayRefINS_8RegisterEEEPNS_4TypeENS2_INS_3ISD10ArgFlagsTyEEEb">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col9 ref" href="#509VRegs" title='VRegs' data-ref="509VRegs" data-ref-filename="509VRegs">VRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#528Idx" title='Idx' data-ref="528Idx" data-ref-filename="528Idx">Idx</a>]</a>, <a class="local col0 ref" href="#530Arg" title='Arg' data-ref="530Arg" data-ref-filename="530Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="935">935</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="537OrigArgIdx" title='OrigArgIdx' data-type='const unsigned int' data-ref="537OrigArgIdx" data-ref-filename="537OrigArgIdx">OrigArgIdx</dfn> = <a class="local col8 ref" href="#528Idx" title='Idx' data-ref="528Idx" data-ref-filename="528Idx">Idx</a> + <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList" data-ref-filename="llvm..AttributeList">AttributeList</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList::FirstArgIndex" title='llvm::AttributeList::FirstArgIndex' data-ref="llvm::AttributeList::FirstArgIndex" data-ref-filename="llvm..AttributeList..FirstArgIndex">FirstArgIndex</a>;</td></tr>
<tr><th id="936">936</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" data-ref-filename="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col6 ref" href="#536OrigArg" title='OrigArg' data-ref="536OrigArg" data-ref-filename="536OrigArg">OrigArg</a></span>, <a class="local col7 ref" href="#537OrigArgIdx" title='OrigArgIdx' data-ref="537OrigArgIdx" data-ref-filename="537OrigArgIdx">OrigArgIdx</a>, <a class="local col0 ref" href="#520DL" title='DL' data-ref="520DL" data-ref-filename="520DL">DL</a>, <a class="local col8 ref" href="#508F" title='F' data-ref="508F" data-ref-filename="508F">F</a>);</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>    <a class="local col6 ref" href="#526SplitArg" title='SplitArg' data-ref="526SplitArg" data-ref-filename="526SplitArg">SplitArg</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="939">939</th><td>    <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" title='llvm::AMDGPUCallLowering::splitToValueTypes' data-ref="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj">splitToValueTypes</a>(<span class='refarg'><a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a></span>, <a class="local col6 ref" href="#536OrigArg" title='OrigArg' data-ref="536OrigArg" data-ref-filename="536OrigArg">OrigArg</a>, <span class='refarg'><a class="local col6 ref" href="#526SplitArg" title='SplitArg' data-ref="526SplitArg" data-ref-filename="526SplitArg">SplitArg</a></span>, <a class="local col0 ref" href="#520DL" title='DL' data-ref="520DL" data-ref-filename="520DL">DL</a>, <a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a>);</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>    <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" title='llvm::AMDGPUCallLowering::processSplitArgs' data-ref="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456">processSplitArgs</a>(<span class='refarg'><a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a></span>, <a class="local col6 ref" href="#536OrigArg" title='OrigArg' data-ref="536OrigArg" data-ref-filename="536OrigArg">OrigArg</a>, <a class="local col6 ref" href="#526SplitArg" title='SplitArg' data-ref="526SplitArg" data-ref-filename="526SplitArg">SplitArg</a>, <span class='refarg'><a class="local col7 ref" href="#527SplitArgs" title='SplitArgs' data-ref="527SplitArgs" data-ref-filename="527SplitArgs">SplitArgs</a></span>, <a class="local col0 ref" href="#520DL" title='DL' data-ref="520DL" data-ref-filename="520DL">DL</a>, <a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a>, <b>false</b>,</td></tr>
<tr><th id="942">942</th><td>                     <i>// FIXME: We should probably be passing multiple registers</i></td></tr>
<tr><th id="943">943</th><td><i>                     // to handleAssignments to do this</i></td></tr>
<tr><th id="944">944</th><td>                     <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[&amp;](<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col8 decl" id="538Regs" title='Regs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="538Regs" data-ref-filename="538Regs">Regs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="539DstReg" title='DstReg' data-type='llvm::Register' data-ref="539DstReg" data-ref-filename="539DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="540LLTy" title='LLTy' data-type='llvm::LLT' data-ref="540LLTy" data-ref-filename="540LLTy">LLTy</dfn>,</td></tr>
<tr><th id="945">945</th><td>                         <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="541PartLLT" title='PartLLT' data-type='llvm::LLT' data-ref="541PartLLT" data-ref-filename="541PartLLT">PartLLT</dfn>, <em>int</em> <dfn class="local col2 decl" id="542VTSplitIdx" title='VTSplitIdx' data-type='int' data-ref="542VTSplitIdx" data-ref-filename="542VTSplitIdx">VTSplitIdx</dfn>) {</td></tr>
<tr><th id="946">946</th><td>                       <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstReg == VRegs[Idx][VTSplitIdx]);</td></tr>
<tr><th id="947">947</th><td>                       <a class="tu ref fn" href="#_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_" title='packSplitRegsToOrigType' data-use='c' data-ref="_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_" data-ref-filename="_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_">packSplitRegsToOrigType</a>(<span class='refarg'><a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col9 ref" href="#509VRegs" title='VRegs' data-ref="509VRegs" data-ref-filename="509VRegs">VRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#528Idx" title='Idx' data-ref="528Idx" data-ref-filename="528Idx">Idx</a>]</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#542VTSplitIdx" title='VTSplitIdx' data-ref="542VTSplitIdx" data-ref-filename="542VTSplitIdx">VTSplitIdx</a>]</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col8 ref" href="#538Regs" title='Regs' data-ref="538Regs" data-ref-filename="538Regs">Regs</a>,</td></tr>
<tr><th id="948">948</th><td>                                               <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#540LLTy" title='LLTy' data-ref="540LLTy" data-ref-filename="540LLTy">LLTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#541PartLLT" title='PartLLT' data-ref="541PartLLT" data-ref-filename="541PartLLT">PartLLT</a>);</td></tr>
<tr><th id="949">949</th><td>                     });</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>    ++<a class="local col8 ref" href="#528Idx" title='Idx' data-ref="528Idx" data-ref-filename="528Idx">Idx</a>;</td></tr>
<tr><th id="952">952</th><td>  }</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>  <i>// At least one interpolation mode must be enabled or else the GPU will</i></td></tr>
<tr><th id="955">955</th><td><i>  // hang.</i></td></tr>
<tr><th id="956">956</th><td><i>  //</i></td></tr>
<tr><th id="957">957</th><td><i>  // Check PSInputAddr instead of PSInputEnable. The idea is that if the user</i></td></tr>
<tr><th id="958">958</th><td><i>  // set PSInputAddr, the user wants to enable some bits after the compilation</i></td></tr>
<tr><th id="959">959</th><td><i>  // based on run-time states. Since we can't know what the final PSInputEna</i></td></tr>
<tr><th id="960">960</th><td><i>  // will look like, so we shouldn't do anything here and the user should take</i></td></tr>
<tr><th id="961">961</th><td><i>  // responsibility for the correct programming.</i></td></tr>
<tr><th id="962">962</th><td><i>  //</i></td></tr>
<tr><th id="963">963</th><td><i>  // Otherwise, the following restrictions apply:</i></td></tr>
<tr><th id="964">964</th><td><i>  // - At least one of PERSP_* (0xF) or LINEAR_* (0x70) must be enabled.</i></td></tr>
<tr><th id="965">965</th><td><i>  // - If POS_W_FLOAT (11) is enabled, at least one of PERSP_* must be</i></td></tr>
<tr><th id="966">966</th><td><i>  //   enabled too.</i></td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (<a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a>) {</td></tr>
<tr><th id="968">968</th><td>    <b>if</b> ((<a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</a>() &amp; <var>0x7F</var>) == <var>0</var> ||</td></tr>
<tr><th id="969">969</th><td>        ((<a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</a>() &amp; <var>0xF</var>) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="970">970</th><td>         <a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::isPSInputAllocated' data-ref="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj">isPSInputAllocated</a>(<var>11</var>))) {</td></tr>
<tr><th id="971">971</th><td>      <a class="local col2 ref" href="#522CCInfo" title='CCInfo' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR0" title='llvm::AMDGPU::VGPR0' data-ref="llvm::AMDGPU::VGPR0" data-ref-filename="llvm..AMDGPU..VGPR0">VGPR0</a>);</td></tr>
<tr><th id="972">972</th><td>      <a class="local col2 ref" href="#522CCInfo" title='CCInfo' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR1" title='llvm::AMDGPU::VGPR1' data-ref="llvm::AMDGPU::VGPR1" data-ref-filename="llvm..AMDGPU..VGPR1">VGPR1</a>);</td></tr>
<tr><th id="973">973</th><td>      <a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::markPSInputAllocated' data-ref="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj">markPSInputAllocated</a>(<var>0</var>);</td></tr>
<tr><th id="974">974</th><td>      <a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" title='llvm::SIMachineFunctionInfo::markPSInputEnabled' data-ref="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj">markPSInputEnabled</a>(<var>0</var>);</td></tr>
<tr><th id="975">975</th><td>    }</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>    <b>if</b> (<a class="local col8 ref" href="#518Subtarget" title='Subtarget' data-ref="518Subtarget" data-ref-filename="518Subtarget">Subtarget</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv" title='llvm::AMDGPUSubtarget::isAmdPalOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv">isAmdPalOS</a>()) {</td></tr>
<tr><th id="978">978</th><td>      <i>// For isAmdPalOS, the user does not enable some bits after compilation</i></td></tr>
<tr><th id="979">979</th><td><i>      // based on run-time states; the register values being generated here are</i></td></tr>
<tr><th id="980">980</th><td><i>      // the final ones set in hardware. Therefore we need to apply the</i></td></tr>
<tr><th id="981">981</th><td><i>      // workaround to PSInputAddr and PSInputEnable together.  (The case where</i></td></tr>
<tr><th id="982">982</th><td><i>      // a bit is set in PSInputAddr but not PSInputEnable is where the frontend</i></td></tr>
<tr><th id="983">983</th><td><i>      // set up an input arg for a particular interpolation mode, but nothing</i></td></tr>
<tr><th id="984">984</th><td><i>      // uses that input arg. Really we should have an earlier pass that removes</i></td></tr>
<tr><th id="985">985</th><td><i>      // such an arg.)</i></td></tr>
<tr><th id="986">986</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="543PsInputBits" title='PsInputBits' data-type='unsigned int' data-ref="543PsInputBits" data-ref-filename="543PsInputBits">PsInputBits</dfn> = <a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</a>() &amp; <a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv" title='llvm::SIMachineFunctionInfo::getPSInputEnable' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv">getPSInputEnable</a>();</td></tr>
<tr><th id="987">987</th><td>      <b>if</b> ((<a class="local col3 ref" href="#543PsInputBits" title='PsInputBits' data-ref="543PsInputBits" data-ref-filename="543PsInputBits">PsInputBits</a> &amp; <var>0x7F</var>) == <var>0</var> ||</td></tr>
<tr><th id="988">988</th><td>          ((<a class="local col3 ref" href="#543PsInputBits" title='PsInputBits' data-ref="543PsInputBits" data-ref-filename="543PsInputBits">PsInputBits</a> &amp; <var>0xF</var>) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="989">989</th><td>           (<a class="local col3 ref" href="#543PsInputBits" title='PsInputBits' data-ref="543PsInputBits" data-ref-filename="543PsInputBits">PsInputBits</a> &gt;&gt; <var>11</var> &amp; <var>1</var>)))</td></tr>
<tr><th id="990">990</th><td>        <a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" title='llvm::SIMachineFunctionInfo::markPSInputEnabled' data-ref="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj">markPSInputEnabled</a>(</td></tr>
<tr><th id="991">991</th><td>          <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" data-ref-filename="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</a>(), <a class="enum" href="../../../include/llvm/Support/MathExtras.h.html#llvm::ZB_Undefined" title='llvm::ZB_Undefined' data-ref="llvm::ZB_Undefined" data-ref-filename="llvm..ZB_Undefined">ZB_Undefined</a>));</td></tr>
<tr><th id="992">992</th><td>    }</td></tr>
<tr><th id="993">993</th><td>  }</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col4 decl" id="544TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="544TLI" data-ref-filename="544TLI">TLI</dfn> = *<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv" data-ref-filename="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a>&gt;();</td></tr>
<tr><th id="996">996</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col5 decl" id="545AssignFn" title='AssignFn' data-type='llvm::CCAssignFn *' data-ref="545AssignFn" data-ref-filename="545AssignFn">AssignFn</dfn> = <a class="local col4 ref" href="#544TLI" title='TLI' data-ref="544TLI" data-ref-filename="544TLI">TLI</a>.<a class="ref fn" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a>, <a class="local col8 ref" href="#508F" title='F' data-ref="508F" data-ref-filename="508F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv" data-ref-filename="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>());</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <b>if</b> (!<a class="local col5 ref" href="#515MBB" title='MBB' data-ref="515MBB" data-ref-filename="515MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>())</td></tr>
<tr><th id="999">999</th><td>    <a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#515MBB" title='MBB' data-ref="515MBB" data-ref-filename="515MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()</span>);</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <b>if</b> (!<a class="local col3 ref" href="#513IsEntryFunc" title='IsEntryFunc' data-ref="513IsEntryFunc" data-ref-filename="513IsEntryFunc">IsEntryFunc</a>) {</td></tr>
<tr><th id="1002">1002</th><td>    <i>// For the fixed ABI, pass workitem IDs in the last argument register.</i></td></tr>
<tr><th id="1003">1003</th><td>    <b>if</b> (<a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<a class="ref" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" title='llvm::AMDGPUTargetMachine::EnableFixedFunctionABI' data-ref="llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" data-ref-filename="llvm..AMDGPUTargetMachine..EnableFixedFunctionABI">EnableFixedFunctionABI</a>)</td></tr>
<tr><th id="1004">1004</th><td>      <a class="local col4 ref" href="#544TLI" title='TLI' data-ref="544TLI" data-ref-filename="544TLI">TLI</a>.<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering30allocateSpecialInputVGPRsFixedERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='llvm::SITargetLowering::allocateSpecialInputVGPRsFixed' data-ref="_ZNK4llvm16SITargetLowering30allocateSpecialInputVGPRsFixedERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" data-ref-filename="_ZNK4llvm16SITargetLowering30allocateSpecialInputVGPRsFixedERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialInputVGPRsFixed</a>(<span class='refarg'><a class="local col2 ref" href="#522CCInfo" title='CCInfo' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a></span>, *<a class="local col9 ref" href="#519TRI" title='TRI' data-ref="519TRI" data-ref-filename="519TRI">TRI</a>, <span class='refarg'>*<a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a></span>);</td></tr>
<tr><th id="1005">1005</th><td>  }</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  <a class="tu type" href="#(anonymousnamespace)::FormalArgHandler" title='(anonymous namespace)::FormalArgHandler' data-ref="(anonymousnamespace)::FormalArgHandler" data-ref-filename="(anonymousnamespace)..FormalArgHandler">FormalArgHandler</a> <dfn class="local col6 decl" id="546Handler" title='Handler' data-type='(anonymous namespace)::FormalArgHandler' data-ref="546Handler" data-ref-filename="546Handler">Handler</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE" title='(anonymous namespace)::FormalArgHandler::FormalArgHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE" data-ref-filename="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE">(</a><a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a>, <a class="local col6 ref" href="#516MRI" title='MRI' data-ref="516MRI" data-ref-filename="516MRI">MRI</a>, <a class="local col5 ref" href="#545AssignFn" title='AssignFn' data-ref="545AssignFn" data-ref-filename="545AssignFn">AssignFn</a>);</td></tr>
<tr><th id="1008">1008</th><td>  <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE" data-ref-filename="_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col2 ref" href="#522CCInfo" title='CCInfo' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col1 ref" href="#521ArgLocs" title='ArgLocs' data-ref="521ArgLocs" data-ref-filename="521ArgLocs">ArgLocs</a></span>, <span class='refarg'><a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a></span>, <span class='refarg'><a class="local col7 ref" href="#527SplitArgs" title='SplitArgs' data-ref="527SplitArgs" data-ref-filename="527SplitArgs">SplitArgs</a></span>, <span class='refarg'><a class="local col6 ref" href="#546Handler" title='Handler' data-ref="546Handler" data-ref-filename="546Handler">Handler</a></span>))</td></tr>
<tr><th id="1009">1009</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <b>if</b> (!<a class="local col3 ref" href="#513IsEntryFunc" title='IsEntryFunc' data-ref="513IsEntryFunc" data-ref-filename="513IsEntryFunc">IsEntryFunc</a> &amp;&amp; !<a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<a class="ref" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" title='llvm::AMDGPUTargetMachine::EnableFixedFunctionABI' data-ref="llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" data-ref-filename="llvm..AMDGPUTargetMachine..EnableFixedFunctionABI">EnableFixedFunctionABI</a>) {</td></tr>
<tr><th id="1012">1012</th><td>    <i>// Special inputs come after user arguments.</i></td></tr>
<tr><th id="1013">1013</th><td>    <a class="local col4 ref" href="#544TLI" title='TLI' data-ref="544TLI" data-ref-filename="544TLI">TLI</a>.<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering25allocateSpecialInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='llvm::SITargetLowering::allocateSpecialInputVGPRs' data-ref="_ZNK4llvm16SITargetLowering25allocateSpecialInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" data-ref-filename="_ZNK4llvm16SITargetLowering25allocateSpecialInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialInputVGPRs</a>(<span class='refarg'><a class="local col2 ref" href="#522CCInfo" title='CCInfo' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a></span>, *<a class="local col9 ref" href="#519TRI" title='TRI' data-ref="519TRI" data-ref-filename="519TRI">TRI</a>, <span class='refarg'>*<a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a></span>);</td></tr>
<tr><th id="1014">1014</th><td>  }</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <i>// Start adding system SGPRs.</i></td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (<a class="local col3 ref" href="#513IsEntryFunc" title='IsEntryFunc' data-ref="513IsEntryFunc" data-ref-filename="513IsEntryFunc">IsEntryFunc</a>) {</td></tr>
<tr><th id="1018">1018</th><td>    <a class="local col4 ref" href="#544TLI" title='TLI' data-ref="544TLI" data-ref-filename="544TLI">TLI</a>.<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb" title='llvm::SITargetLowering::allocateSystemSGPRs' data-ref="_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb" data-ref-filename="_ZNK4llvm16SITargetLowering19allocateSystemSGPRsERNS_7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb">allocateSystemSGPRs</a>(<span class='refarg'><a class="local col2 ref" href="#522CCInfo" title='CCInfo' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a></span>, <a class="local col1 ref" href="#511CC" title='CC' data-ref="511CC" data-ref-filename="511CC">CC</a>, <a class="local col2 ref" href="#512IsGraphics" title='IsGraphics' data-ref="512IsGraphics" data-ref-filename="512IsGraphics">IsGraphics</a>);</td></tr>
<tr><th id="1019">1019</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1020">1020</th><td>    <b>if</b> (!<a class="local col8 ref" href="#518Subtarget" title='Subtarget' data-ref="518Subtarget" data-ref-filename="518Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>())</td></tr>
<tr><th id="1021">1021</th><td>      <a class="local col2 ref" href="#522CCInfo" title='CCInfo' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>());</td></tr>
<tr><th id="1022">1022</th><td>    <a class="local col4 ref" href="#544TLI" title='TLI' data-ref="544TLI" data-ref-filename="544TLI">TLI</a>.<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering25allocateSpecialInputSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" title='llvm::SITargetLowering::allocateSpecialInputSGPRs' data-ref="_ZNK4llvm16SITargetLowering25allocateSpecialInputSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE" data-ref-filename="_ZNK4llvm16SITargetLowering25allocateSpecialInputSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE">allocateSpecialInputSGPRs</a>(<span class='refarg'><a class="local col2 ref" href="#522CCInfo" title='CCInfo' data-ref="522CCInfo" data-ref-filename="522CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col4 ref" href="#514MF" title='MF' data-ref="514MF" data-ref-filename="514MF">MF</a></span>, *<a class="local col9 ref" href="#519TRI" title='TRI' data-ref="519TRI" data-ref-filename="519TRI">TRI</a>, <span class='refarg'>*<a class="local col7 ref" href="#517Info" title='Info' data-ref="517Info" data-ref-filename="517Info">Info</a></span>);</td></tr>
<tr><th id="1023">1023</th><td>  }</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <i>// Move back to the end of the basic block.</i></td></tr>
<tr><th id="1026">1026</th><td>  <a class="local col7 ref" href="#507B" title='B' data-ref="507B" data-ref-filename="507B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'><a class="local col5 ref" href="#515MBB" title='MBB' data-ref="515MBB" data-ref-filename="515MBB">MBB</a></span>);</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1029">1029</th><td>}</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><em>bool</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744" title='llvm::AMDGPUCallLowering::passSpecialInputs' data-ref="_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744">passSpecialInputs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="547MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="1032">1032</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> &amp;<dfn class="local col8 decl" id="548CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="548CCInfo" data-ref-filename="548CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="1033">1033</th><td>                                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;&gt; &amp;<dfn class="local col9 decl" id="549ArgRegs" title='ArgRegs' data-type='SmallVectorImpl&lt;std::pair&lt;MCRegister, Register&gt; &gt; &amp;' data-ref="549ArgRegs" data-ref-filename="549ArgRegs">ArgRegs</dfn>,</td></tr>
<tr><th id="1034">1034</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo" title='llvm::CallLowering::CallLoweringInfo' data-ref="llvm::CallLowering::CallLoweringInfo" data-ref-filename="llvm..CallLowering..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col0 decl" id="550Info" title='Info' data-type='llvm::CallLowering::CallLoweringInfo &amp;' data-ref="550Info" data-ref-filename="550Info">Info</dfn>) <em>const</em> {</td></tr>
<tr><th id="1035">1035</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="551MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="551MF" data-ref-filename="551MF">MF</dfn> = <a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> *<dfn class="local col2 decl" id="552CalleeArgInfo" title='CalleeArgInfo' data-type='const llvm::AMDGPUFunctionArgInfo *' data-ref="552CalleeArgInfo" data-ref-filename="552CalleeArgInfo">CalleeArgInfo</dfn></td></tr>
<tr><th id="1038">1038</th><td>    = &amp;<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUArgumentUsageInfo" title='llvm::AMDGPUArgumentUsageInfo' data-ref="llvm::AMDGPUArgumentUsageInfo" data-ref-filename="llvm..AMDGPUArgumentUsageInfo">AMDGPUArgumentUsageInfo</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUArgumentUsageInfo::FixedABIFunctionInfo" title='llvm::AMDGPUArgumentUsageInfo::FixedABIFunctionInfo' data-ref="llvm::AMDGPUArgumentUsageInfo::FixedABIFunctionInfo" data-ref-filename="llvm..AMDGPUArgumentUsageInfo..FixedABIFunctionInfo">FixedABIFunctionInfo</a>;</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col3 decl" id="553MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="553MFI" data-ref-filename="553MFI">MFI</dfn> = <a class="local col1 ref" href="#551MF" title='MF' data-ref="551MF" data-ref-filename="551MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1041">1041</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> &amp;<dfn class="local col4 decl" id="554CallerArgInfo" title='CallerArgInfo' data-type='const llvm::AMDGPUFunctionArgInfo &amp;' data-ref="554CallerArgInfo" data-ref-filename="554CallerArgInfo">CallerArgInfo</dfn> = <a class="local col3 ref" href="#553MFI" title='MFI' data-ref="553MFI" data-ref-filename="553MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv" title='llvm::SIMachineFunctionInfo::getArgInfo' data-ref="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv">getArgInfo</a>();</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <i>// TODO: Unify with private memory register handling. This is complicated by</i></td></tr>
<tr><th id="1045">1045</th><td><i>  // the fact that at least in kernels, the input argument is not necessarily</i></td></tr>
<tr><th id="1046">1046</th><td><i>  // in the same location as the input.</i></td></tr>
<tr><th id="1047">1047</th><td>  <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PreloadedValue">PreloadedValue</a> <dfn class="local col5 decl" id="555InputRegs" title='InputRegs' data-type='AMDGPUFunctionArgInfo::PreloadedValue [7]' data-ref="555InputRegs" data-ref-filename="555InputRegs">InputRegs</dfn>[] = {</td></tr>
<tr><th id="1048">1048</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR" title='llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DISPATCH_PTR">DISPATCH_PTR</a>,</td></tr>
<tr><th id="1049">1049</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QUEUE_PTR" title='llvm::AMDGPUFunctionArgInfo::QUEUE_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::QUEUE_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..QUEUE_PTR">QUEUE_PTR</a>,</td></tr>
<tr><th id="1050">1050</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR" title='llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..IMPLICIT_ARG_PTR">IMPLICIT_ARG_PTR</a>,</td></tr>
<tr><th id="1051">1051</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DISPATCH_ID" title='llvm::AMDGPUFunctionArgInfo::DISPATCH_ID' data-ref="llvm::AMDGPUFunctionArgInfo::DISPATCH_ID" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DISPATCH_ID">DISPATCH_ID</a>,</td></tr>
<tr><th id="1052">1052</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X" title='llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X' data-ref="llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKGROUP_ID_X">WORKGROUP_ID_X</a>,</td></tr>
<tr><th id="1053">1053</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y" title='llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y' data-ref="llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKGROUP_ID_Y">WORKGROUP_ID_Y</a>,</td></tr>
<tr><th id="1054">1054</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z" title='llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z' data-ref="llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKGROUP_ID_Z">WORKGROUP_ID_Z</a></td></tr>
<tr><th id="1055">1055</th><td>  };</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="556MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="556MRI" data-ref-filename="556MRI">MRI</dfn> = <a class="local col1 ref" href="#551MF" title='MF' data-ref="551MF" data-ref-filename="551MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="557ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="557ST" data-ref-filename="557ST">ST</dfn> = <a class="local col1 ref" href="#551MF" title='MF' data-ref="551MF" data-ref-filename="551MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1060">1060</th><td>  <em>const</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a> *<dfn class="local col8 decl" id="558LI" title='LI' data-type='const llvm::AMDGPULegalizerInfo *' data-ref="558LI" data-ref-filename="558LI">LI</dfn></td></tr>
<tr><th id="1061">1061</th><td>    = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>*&gt;(<a class="local col7 ref" href="#557ST" title='ST' data-ref="557ST" data-ref-filename="557ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16getLegalizerInfoEv" title='llvm::GCNSubtarget::getLegalizerInfo' data-ref="_ZNK4llvm12GCNSubtarget16getLegalizerInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16getLegalizerInfoEv">getLegalizerInfo</a>());</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="559InputID" title='InputID' data-type='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="559InputID" data-ref-filename="559InputID">InputID</dfn> : <a class="local col5 ref" href="#555InputRegs" title='InputRegs' data-ref="555InputRegs" data-ref-filename="555InputRegs">InputRegs</a>) {</td></tr>
<tr><th id="1064">1064</th><td>    <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *<dfn class="local col0 decl" id="560OutgoingArg" title='OutgoingArg' data-type='const llvm::ArgDescriptor *' data-ref="560OutgoingArg" data-ref-filename="560OutgoingArg">OutgoingArg</dfn>;</td></tr>
<tr><th id="1065">1065</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="561ArgRC" title='ArgRC' data-type='const llvm::TargetRegisterClass *' data-ref="561ArgRC" data-ref-filename="561ArgRC">ArgRC</dfn>;</td></tr>
<tr><th id="1066">1066</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col2 decl" id="562ArgTy" title='ArgTy' data-type='llvm::LLT' data-ref="562ArgTy" data-ref-filename="562ArgTy">ArgTy</dfn>;</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col0 ref" href="#560OutgoingArg" title='OutgoingArg' data-ref="560OutgoingArg" data-ref-filename="560OutgoingArg">OutgoingArg</a></span>, <span class='refarg'><a class="local col1 ref" href="#561ArgRC" title='ArgRC' data-ref="561ArgRC" data-ref-filename="561ArgRC">ArgRC</a></span>, <span class='refarg'><a class="local col2 ref" href="#562ArgTy" title='ArgTy' data-ref="562ArgTy" data-ref-filename="562ArgTy">ArgTy</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE">=</span></td></tr>
<tr><th id="1069">1069</th><td>        <a class="local col2 ref" href="#552CalleeArgInfo" title='CalleeArgInfo' data-ref="552CalleeArgInfo" data-ref-filename="552CalleeArgInfo">CalleeArgInfo</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="local col9 ref" href="#559InputID" title='InputID' data-ref="559InputID" data-ref-filename="559InputID">InputID</a>);</td></tr>
<tr><th id="1070">1070</th><td>    <b>if</b> (!<a class="local col0 ref" href="#560OutgoingArg" title='OutgoingArg' data-ref="560OutgoingArg" data-ref-filename="560OutgoingArg">OutgoingArg</a>)</td></tr>
<tr><th id="1071">1071</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>    <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *<dfn class="local col3 decl" id="563IncomingArg" title='IncomingArg' data-type='const llvm::ArgDescriptor *' data-ref="563IncomingArg" data-ref-filename="563IncomingArg">IncomingArg</dfn>;</td></tr>
<tr><th id="1074">1074</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="564IncomingArgRC" title='IncomingArgRC' data-type='const llvm::TargetRegisterClass *' data-ref="564IncomingArgRC" data-ref-filename="564IncomingArgRC">IncomingArgRC</dfn>;</td></tr>
<tr><th id="1075">1075</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col3 ref" href="#563IncomingArg" title='IncomingArg' data-ref="563IncomingArg" data-ref-filename="563IncomingArg">IncomingArg</a></span>, <span class='refarg'><a class="local col4 ref" href="#564IncomingArgRC" title='IncomingArgRC' data-ref="564IncomingArgRC" data-ref-filename="564IncomingArgRC">IncomingArgRC</a></span>, <span class='refarg'><a class="local col2 ref" href="#562ArgTy" title='ArgTy' data-ref="562ArgTy" data-ref-filename="562ArgTy">ArgTy</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE">=</span></td></tr>
<tr><th id="1076">1076</th><td>        <a class="local col4 ref" href="#554CallerArgInfo" title='CallerArgInfo' data-ref="554CallerArgInfo" data-ref-filename="554CallerArgInfo">CallerArgInfo</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="local col9 ref" href="#559InputID" title='InputID' data-ref="559InputID" data-ref-filename="559InputID">InputID</a>);</td></tr>
<tr><th id="1077">1077</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IncomingArgRC == ArgRC);</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="565InputReg" title='InputReg' data-type='llvm::Register' data-ref="565InputReg" data-ref-filename="565InputReg">InputReg</dfn> = <a class="local col6 ref" href="#556MRI" title='MRI' data-ref="556MRI" data-ref-filename="556MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#562ArgTy" title='ArgTy' data-ref="562ArgTy" data-ref-filename="562ArgTy">ArgTy</a>);</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>    <b>if</b> (<a class="local col3 ref" href="#563IncomingArg" title='IncomingArg' data-ref="563IncomingArg" data-ref-filename="563IncomingArg">IncomingArg</a>) {</td></tr>
<tr><th id="1082">1082</th><td>      <a class="local col8 ref" href="#558LI" title='LI' data-ref="558LI" data-ref-filename="558LI">LI</a>-&gt;<a class="ref fn" href="AMDGPULegalizerInfo.h.html#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE">loadInputValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#565InputReg" title='InputReg' data-ref="565InputReg" data-ref-filename="565InputReg">InputReg</a>, <span class='refarg'><a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a></span>, <a class="local col3 ref" href="#563IncomingArg" title='IncomingArg' data-ref="563IncomingArg" data-ref-filename="563IncomingArg">IncomingArg</a>, <a class="local col1 ref" href="#561ArgRC" title='ArgRC' data-ref="561ArgRC" data-ref-filename="561ArgRC">ArgRC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#562ArgTy" title='ArgTy' data-ref="562ArgTy" data-ref-filename="562ArgTy">ArgTy</a>);</td></tr>
<tr><th id="1083">1083</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1084">1084</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(InputID == AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR);</td></tr>
<tr><th id="1085">1085</th><td>      <a class="local col8 ref" href="#558LI" title='LI' data-ref="558LI" data-ref-filename="558LI">LI</a>-&gt;<a class="ref fn" href="AMDGPULegalizerInfo.h.html#_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::getImplicitArgPtr' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">getImplicitArgPtr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#565InputReg" title='InputReg' data-ref="565InputReg" data-ref-filename="565InputReg">InputReg</a>, <span class='refarg'><a class="local col6 ref" href="#556MRI" title='MRI' data-ref="556MRI" data-ref-filename="556MRI">MRI</a></span>, <span class='refarg'><a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="1086">1086</th><td>    }</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>    <b>if</b> (<a class="local col0 ref" href="#560OutgoingArg" title='OutgoingArg' data-ref="560OutgoingArg" data-ref-filename="560OutgoingArg">OutgoingArg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor10isRegisterEv" title='llvm::ArgDescriptor::isRegister' data-ref="_ZNK4llvm13ArgDescriptor10isRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor10isRegisterEv">isRegister</a>()) {</td></tr>
<tr><th id="1089">1089</th><td>      <a class="local col9 ref" href="#549ArgRegs" title='ArgRegs' data-ref="549ArgRegs" data-ref-filename="549ArgRegs">ArgRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<a class="local col0 ref" href="#560OutgoingArg" title='OutgoingArg' data-ref="560OutgoingArg" data-ref-filename="560OutgoingArg">OutgoingArg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>(), <span class='refarg'><a class="local col5 ref" href="#565InputReg" title='InputReg' data-ref="565InputReg" data-ref-filename="565InputReg">InputReg</a></span>);</td></tr>
<tr><th id="1090">1090</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#548CCInfo" title='CCInfo' data-ref="548CCInfo" data-ref-filename="548CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#560OutgoingArg" title='OutgoingArg' data-ref="560OutgoingArg" data-ref-filename="560OutgoingArg">OutgoingArg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>()))</td></tr>
<tr><th id="1091">1091</th><td>        <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"failed to allocate implicit input argument"</q>);</td></tr>
<tr><th id="1092">1092</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1093">1093</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unhandled stack passed implicit input argument\n"</q>);</td></tr>
<tr><th id="1094">1094</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1095">1095</th><td>    }</td></tr>
<tr><th id="1096">1096</th><td>  }</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>  <i>// Pack workitem IDs into a single register or pass it as is if already</i></td></tr>
<tr><th id="1099">1099</th><td><i>  // packed.</i></td></tr>
<tr><th id="1100">1100</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *<dfn class="local col6 decl" id="566OutgoingArg" title='OutgoingArg' data-type='const llvm::ArgDescriptor *' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</dfn>;</td></tr>
<tr><th id="1101">1101</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="567ArgRC" title='ArgRC' data-type='const llvm::TargetRegisterClass *' data-ref="567ArgRC" data-ref-filename="567ArgRC">ArgRC</dfn>;</td></tr>
<tr><th id="1102">1102</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col8 decl" id="568ArgTy" title='ArgTy' data-type='llvm::LLT' data-ref="568ArgTy" data-ref-filename="568ArgTy">ArgTy</dfn>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#566OutgoingArg" title='OutgoingArg' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</a></span>, <span class='refarg'><a class="local col7 ref" href="#567ArgRC" title='ArgRC' data-ref="567ArgRC" data-ref-filename="567ArgRC">ArgRC</a></span>, <span class='refarg'><a class="local col8 ref" href="#568ArgTy" title='ArgTy' data-ref="568ArgTy" data-ref-filename="568ArgTy">ArgTy</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE">=</span></td></tr>
<tr><th id="1105">1105</th><td>      <a class="local col2 ref" href="#552CalleeArgInfo" title='CalleeArgInfo' data-ref="552CalleeArgInfo" data-ref-filename="552CalleeArgInfo">CalleeArgInfo</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X" title='llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X' data-ref="llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKITEM_ID_X">WORKITEM_ID_X</a>);</td></tr>
<tr><th id="1106">1106</th><td>  <b>if</b> (!<a class="local col6 ref" href="#566OutgoingArg" title='OutgoingArg' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</a>)</td></tr>
<tr><th id="1107">1107</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#566OutgoingArg" title='OutgoingArg' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</a></span>, <span class='refarg'><a class="local col7 ref" href="#567ArgRC" title='ArgRC' data-ref="567ArgRC" data-ref-filename="567ArgRC">ArgRC</a></span>, <span class='refarg'><a class="local col8 ref" href="#568ArgTy" title='ArgTy' data-ref="568ArgTy" data-ref-filename="568ArgTy">ArgTy</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE">=</span></td></tr>
<tr><th id="1108">1108</th><td>        <a class="local col2 ref" href="#552CalleeArgInfo" title='CalleeArgInfo' data-ref="552CalleeArgInfo" data-ref-filename="552CalleeArgInfo">CalleeArgInfo</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y" title='llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y' data-ref="llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKITEM_ID_Y">WORKITEM_ID_Y</a>);</td></tr>
<tr><th id="1109">1109</th><td>  <b>if</b> (!<a class="local col6 ref" href="#566OutgoingArg" title='OutgoingArg' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</a>)</td></tr>
<tr><th id="1110">1110</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#566OutgoingArg" title='OutgoingArg' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</a></span>, <span class='refarg'><a class="local col7 ref" href="#567ArgRC" title='ArgRC' data-ref="567ArgRC" data-ref-filename="567ArgRC">ArgRC</a></span>, <span class='refarg'><a class="local col8 ref" href="#568ArgTy" title='ArgTy' data-ref="568ArgTy" data-ref-filename="568ArgTy">ArgTy</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE">=</span></td></tr>
<tr><th id="1111">1111</th><td>        <a class="local col2 ref" href="#552CalleeArgInfo" title='CalleeArgInfo' data-ref="552CalleeArgInfo" data-ref-filename="552CalleeArgInfo">CalleeArgInfo</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z" title='llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z' data-ref="llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKITEM_ID_Z">WORKITEM_ID_Z</a>);</td></tr>
<tr><th id="1112">1112</th><td>  <b>if</b> (!<a class="local col6 ref" href="#566OutgoingArg" title='OutgoingArg' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</a>)</td></tr>
<tr><th id="1113">1113</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>  <em>auto</em> <dfn class="local col9 decl" id="569WorkitemIDX" title='WorkitemIDX' data-type='std::tuple&lt;const llvm::ArgDescriptor *, const llvm::TargetRegisterClass *, llvm::LLT&gt;' data-ref="569WorkitemIDX" data-ref-filename="569WorkitemIDX">WorkitemIDX</dfn> =</td></tr>
<tr><th id="1116">1116</th><td>      <a class="local col4 ref" href="#554CallerArgInfo" title='CallerArgInfo' data-ref="554CallerArgInfo" data-ref-filename="554CallerArgInfo">CallerArgInfo</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X" title='llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X' data-ref="llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKITEM_ID_X">WORKITEM_ID_X</a>);</td></tr>
<tr><th id="1117">1117</th><td>  <em>auto</em> <dfn class="local col0 decl" id="570WorkitemIDY" title='WorkitemIDY' data-type='std::tuple&lt;const llvm::ArgDescriptor *, const llvm::TargetRegisterClass *, llvm::LLT&gt;' data-ref="570WorkitemIDY" data-ref-filename="570WorkitemIDY">WorkitemIDY</dfn> =</td></tr>
<tr><th id="1118">1118</th><td>      <a class="local col4 ref" href="#554CallerArgInfo" title='CallerArgInfo' data-ref="554CallerArgInfo" data-ref-filename="554CallerArgInfo">CallerArgInfo</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y" title='llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y' data-ref="llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKITEM_ID_Y">WORKITEM_ID_Y</a>);</td></tr>
<tr><th id="1119">1119</th><td>  <em>auto</em> <dfn class="local col1 decl" id="571WorkitemIDZ" title='WorkitemIDZ' data-type='std::tuple&lt;const llvm::ArgDescriptor *, const llvm::TargetRegisterClass *, llvm::LLT&gt;' data-ref="571WorkitemIDZ" data-ref-filename="571WorkitemIDZ">WorkitemIDZ</dfn> =</td></tr>
<tr><th id="1120">1120</th><td>      <a class="local col4 ref" href="#554CallerArgInfo" title='CallerArgInfo' data-ref="554CallerArgInfo" data-ref-filename="554CallerArgInfo">CallerArgInfo</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z" title='llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z' data-ref="llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKITEM_ID_Z">WORKITEM_ID_Z</a>);</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *<dfn class="local col2 decl" id="572IncomingArgX" title='IncomingArgX' data-type='const llvm::ArgDescriptor *' data-ref="572IncomingArgX" data-ref-filename="572IncomingArgX">IncomingArgX</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col9 ref" href="#569WorkitemIDX" title='WorkitemIDX' data-ref="569WorkitemIDX" data-ref-filename="569WorkitemIDX">WorkitemIDX</a></span>);</td></tr>
<tr><th id="1123">1123</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *<dfn class="local col3 decl" id="573IncomingArgY" title='IncomingArgY' data-type='const llvm::ArgDescriptor *' data-ref="573IncomingArgY" data-ref-filename="573IncomingArgY">IncomingArgY</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col0 ref" href="#570WorkitemIDY" title='WorkitemIDY' data-ref="570WorkitemIDY" data-ref-filename="570WorkitemIDY">WorkitemIDY</a></span>);</td></tr>
<tr><th id="1124">1124</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *<dfn class="local col4 decl" id="574IncomingArgZ" title='IncomingArgZ' data-type='const llvm::ArgDescriptor *' data-ref="574IncomingArgZ" data-ref-filename="574IncomingArgZ">IncomingArgZ</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col1 ref" href="#571WorkitemIDZ" title='WorkitemIDZ' data-ref="571WorkitemIDZ" data-ref-filename="571WorkitemIDZ">WorkitemIDZ</a></span>);</td></tr>
<tr><th id="1125">1125</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="575S32" title='S32' data-type='const llvm::LLT' data-ref="575S32" data-ref-filename="575S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>  <i>// If incoming ids are not packed we need to pack them.</i></td></tr>
<tr><th id="1128">1128</th><td><i>  // FIXME: Should consider known workgroup size to eliminate known 0 cases.</i></td></tr>
<tr><th id="1129">1129</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="576InputReg" title='InputReg' data-type='llvm::Register' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</dfn>;</td></tr>
<tr><th id="1130">1130</th><td>  <b>if</b> (<a class="local col2 ref" href="#572IncomingArgX" title='IncomingArgX' data-ref="572IncomingArgX" data-ref-filename="572IncomingArgX">IncomingArgX</a> &amp;&amp; !<a class="local col2 ref" href="#572IncomingArgX" title='IncomingArgX' data-ref="572IncomingArgX" data-ref-filename="572IncomingArgX">IncomingArgX</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor8isMaskedEv" title='llvm::ArgDescriptor::isMasked' data-ref="_ZNK4llvm13ArgDescriptor8isMaskedEv" data-ref-filename="_ZNK4llvm13ArgDescriptor8isMaskedEv">isMasked</a>() &amp;&amp; <a class="ref fn fake" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptorcvbEv" title='llvm::ArgDescriptor::operator bool' data-ref="_ZNK4llvm13ArgDescriptorcvbEv" data-ref-filename="_ZNK4llvm13ArgDescriptorcvbEv"></a><a class="local col2 ref" href="#552CalleeArgInfo" title='CalleeArgInfo' data-ref="552CalleeArgInfo" data-ref-filename="552CalleeArgInfo">CalleeArgInfo</a>-&gt;<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDX" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDX" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkItemIDX">WorkItemIDX</a>) {</td></tr>
<tr><th id="1131">1131</th><td>    <a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#556MRI" title='MRI' data-ref="556MRI" data-ref-filename="556MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>);</td></tr>
<tr><th id="1132">1132</th><td>    <a class="local col8 ref" href="#558LI" title='LI' data-ref="558LI" data-ref-filename="558LI">LI</a>-&gt;<a class="ref fn" href="AMDGPULegalizerInfo.h.html#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE">loadInputValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a>, <span class='refarg'><a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a></span>, <a class="local col2 ref" href="#572IncomingArgX" title='IncomingArgX' data-ref="572IncomingArgX" data-ref-filename="572IncomingArgX">IncomingArgX</a>,</td></tr>
<tr><th id="1133">1133</th><td>                       <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col9 ref" href="#569WorkitemIDX" title='WorkitemIDX' data-ref="569WorkitemIDX" data-ref-filename="569WorkitemIDX">WorkitemIDX</a></span>), <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>2</var>&gt;(<span class='refarg'><a class="local col9 ref" href="#569WorkitemIDX" title='WorkitemIDX' data-ref="569WorkitemIDX" data-ref-filename="569WorkitemIDX">WorkitemIDX</a></span>));</td></tr>
<tr><th id="1134">1134</th><td>  }</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <b>if</b> (<a class="local col3 ref" href="#573IncomingArgY" title='IncomingArgY' data-ref="573IncomingArgY" data-ref-filename="573IncomingArgY">IncomingArgY</a> &amp;&amp; !<a class="local col3 ref" href="#573IncomingArgY" title='IncomingArgY' data-ref="573IncomingArgY" data-ref-filename="573IncomingArgY">IncomingArgY</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor8isMaskedEv" title='llvm::ArgDescriptor::isMasked' data-ref="_ZNK4llvm13ArgDescriptor8isMaskedEv" data-ref-filename="_ZNK4llvm13ArgDescriptor8isMaskedEv">isMasked</a>() &amp;&amp; <a class="ref fn fake" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptorcvbEv" title='llvm::ArgDescriptor::operator bool' data-ref="_ZNK4llvm13ArgDescriptorcvbEv" data-ref-filename="_ZNK4llvm13ArgDescriptorcvbEv"></a><a class="local col2 ref" href="#552CalleeArgInfo" title='CalleeArgInfo' data-ref="552CalleeArgInfo" data-ref-filename="552CalleeArgInfo">CalleeArgInfo</a>-&gt;<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDY" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDY" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkItemIDY">WorkItemIDY</a>) {</td></tr>
<tr><th id="1137">1137</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="577Y" title='Y' data-type='llvm::Register' data-ref="577Y" data-ref-filename="577Y">Y</dfn> = <a class="local col6 ref" href="#556MRI" title='MRI' data-ref="556MRI" data-ref-filename="556MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>);</td></tr>
<tr><th id="1138">1138</th><td>    <a class="local col8 ref" href="#558LI" title='LI' data-ref="558LI" data-ref-filename="558LI">LI</a>-&gt;<a class="ref fn" href="AMDGPULegalizerInfo.h.html#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE">loadInputValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#577Y" title='Y' data-ref="577Y" data-ref-filename="577Y">Y</a>, <span class='refarg'><a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a></span>, <a class="local col3 ref" href="#573IncomingArgY" title='IncomingArgY' data-ref="573IncomingArgY" data-ref-filename="573IncomingArgY">IncomingArgY</a>, <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col0 ref" href="#570WorkitemIDY" title='WorkitemIDY' data-ref="570WorkitemIDY" data-ref-filename="570WorkitemIDY">WorkitemIDY</a></span>),</td></tr>
<tr><th id="1139">1139</th><td>                       <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>2</var>&gt;(<span class='refarg'><a class="local col0 ref" href="#570WorkitemIDY" title='WorkitemIDY' data-ref="570WorkitemIDY" data-ref-filename="570WorkitemIDY">WorkitemIDY</a></span>));</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>    <a class="local col7 ref" href="#577Y" title='Y' data-ref="577Y" data-ref-filename="577Y">Y</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#577Y" title='Y' data-ref="577Y" data-ref-filename="577Y">Y</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>, <var>10</var>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1142">1142</th><td>    <a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a> ? <a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildOr' data-ref="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_">buildOr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#577Y" title='Y' data-ref="577Y" data-ref-filename="577Y">Y</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>) : <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#577Y" title='Y' data-ref="577Y" data-ref-filename="577Y">Y</a>;</td></tr>
<tr><th id="1143">1143</th><td>  }</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>  <b>if</b> (<a class="local col4 ref" href="#574IncomingArgZ" title='IncomingArgZ' data-ref="574IncomingArgZ" data-ref-filename="574IncomingArgZ">IncomingArgZ</a> &amp;&amp; !<a class="local col4 ref" href="#574IncomingArgZ" title='IncomingArgZ' data-ref="574IncomingArgZ" data-ref-filename="574IncomingArgZ">IncomingArgZ</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor8isMaskedEv" title='llvm::ArgDescriptor::isMasked' data-ref="_ZNK4llvm13ArgDescriptor8isMaskedEv" data-ref-filename="_ZNK4llvm13ArgDescriptor8isMaskedEv">isMasked</a>() &amp;&amp; <a class="ref fn fake" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptorcvbEv" title='llvm::ArgDescriptor::operator bool' data-ref="_ZNK4llvm13ArgDescriptorcvbEv" data-ref-filename="_ZNK4llvm13ArgDescriptorcvbEv"></a><a class="local col2 ref" href="#552CalleeArgInfo" title='CalleeArgInfo' data-ref="552CalleeArgInfo" data-ref-filename="552CalleeArgInfo">CalleeArgInfo</a>-&gt;<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDZ" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkItemIDZ">WorkItemIDZ</a>) {</td></tr>
<tr><th id="1146">1146</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="578Z" title='Z' data-type='llvm::Register' data-ref="578Z" data-ref-filename="578Z">Z</dfn> = <a class="local col6 ref" href="#556MRI" title='MRI' data-ref="556MRI" data-ref-filename="556MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>);</td></tr>
<tr><th id="1147">1147</th><td>    <a class="local col8 ref" href="#558LI" title='LI' data-ref="558LI" data-ref-filename="558LI">LI</a>-&gt;<a class="ref fn" href="AMDGPULegalizerInfo.h.html#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE">loadInputValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#578Z" title='Z' data-ref="578Z" data-ref-filename="578Z">Z</a>, <span class='refarg'><a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a></span>, <a class="local col4 ref" href="#574IncomingArgZ" title='IncomingArgZ' data-ref="574IncomingArgZ" data-ref-filename="574IncomingArgZ">IncomingArgZ</a>, <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col1 ref" href="#571WorkitemIDZ" title='WorkitemIDZ' data-ref="571WorkitemIDZ" data-ref-filename="571WorkitemIDZ">WorkitemIDZ</a></span>),</td></tr>
<tr><th id="1148">1148</th><td>                       <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>2</var>&gt;(<span class='refarg'><a class="local col1 ref" href="#571WorkitemIDZ" title='WorkitemIDZ' data-ref="571WorkitemIDZ" data-ref-filename="571WorkitemIDZ">WorkitemIDZ</a></span>));</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td>    <a class="local col8 ref" href="#578Z" title='Z' data-ref="578Z" data-ref-filename="578Z">Z</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#578Z" title='Z' data-ref="578Z" data-ref-filename="578Z">Z</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>, <var>20</var>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1151">1151</th><td>    <a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a> ? <a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildOr' data-ref="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_">buildOr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#578Z" title='Z' data-ref="578Z" data-ref-filename="578Z">Z</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>) : <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#578Z" title='Z' data-ref="578Z" data-ref-filename="578Z">Z</a>;</td></tr>
<tr><th id="1152">1152</th><td>  }</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a>) {</td></tr>
<tr><th id="1155">1155</th><td>    <a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#556MRI" title='MRI' data-ref="556MRI" data-ref-filename="556MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>);</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>    <i>// Workitem ids are already packed, any of present incoming arguments will</i></td></tr>
<tr><th id="1158">1158</th><td><i>    // carry all required fields.</i></td></tr>
<tr><th id="1159">1159</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> <dfn class="local col9 decl" id="579IncomingArg" title='IncomingArg' data-type='llvm::ArgDescriptor' data-ref="579IncomingArg" data-ref-filename="579IncomingArg">IncomingArg</dfn> = <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor9createArgERKS0_j" title='llvm::ArgDescriptor::createArg' data-ref="_ZN4llvm13ArgDescriptor9createArgERKS0_j" data-ref-filename="_ZN4llvm13ArgDescriptor9createArgERKS0_j">createArg</a>(</td></tr>
<tr><th id="1160">1160</th><td>      <a class="local col2 ref" href="#572IncomingArgX" title='IncomingArgX' data-ref="572IncomingArgX" data-ref-filename="572IncomingArgX">IncomingArgX</a> ? *<a class="local col2 ref" href="#572IncomingArgX" title='IncomingArgX' data-ref="572IncomingArgX" data-ref-filename="572IncomingArgX">IncomingArgX</a> :</td></tr>
<tr><th id="1161">1161</th><td>        <a class="local col3 ref" href="#573IncomingArgY" title='IncomingArgY' data-ref="573IncomingArgY" data-ref-filename="573IncomingArgY">IncomingArgY</a> ? *<a class="local col3 ref" href="#573IncomingArgY" title='IncomingArgY' data-ref="573IncomingArgY" data-ref-filename="573IncomingArgY">IncomingArgY</a> : *<a class="local col4 ref" href="#574IncomingArgZ" title='IncomingArgZ' data-ref="574IncomingArgZ" data-ref-filename="574IncomingArgZ">IncomingArgZ</a>, ~<var>0u</var>);</td></tr>
<tr><th id="1162">1162</th><td>    <a class="local col8 ref" href="#558LI" title='LI' data-ref="558LI" data-ref-filename="558LI">LI</a>-&gt;<a class="ref fn" href="AMDGPULegalizerInfo.h.html#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE">loadInputValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a>, <span class='refarg'><a class="local col7 ref" href="#547MIRBuilder" title='MIRBuilder' data-ref="547MIRBuilder" data-ref-filename="547MIRBuilder">MIRBuilder</a></span>, &amp;<a class="local col9 ref" href="#579IncomingArg" title='IncomingArg' data-ref="579IncomingArg" data-ref-filename="579IncomingArg">IncomingArg</a>,</td></tr>
<tr><th id="1163">1163</th><td>                       &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#575S32" title='S32' data-ref="575S32" data-ref-filename="575S32">S32</a>);</td></tr>
<tr><th id="1164">1164</th><td>  }</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td>  <b>if</b> (<a class="local col6 ref" href="#566OutgoingArg" title='OutgoingArg' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor10isRegisterEv" title='llvm::ArgDescriptor::isRegister' data-ref="_ZNK4llvm13ArgDescriptor10isRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor10isRegisterEv">isRegister</a>()) {</td></tr>
<tr><th id="1167">1167</th><td>    <a class="local col9 ref" href="#549ArgRegs" title='ArgRegs' data-ref="549ArgRegs" data-ref-filename="549ArgRegs">ArgRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<a class="local col6 ref" href="#566OutgoingArg" title='OutgoingArg' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>(), <span class='refarg'><a class="local col6 ref" href="#576InputReg" title='InputReg' data-ref="576InputReg" data-ref-filename="576InputReg">InputReg</a></span>);</td></tr>
<tr><th id="1168">1168</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#548CCInfo" title='CCInfo' data-ref="548CCInfo" data-ref-filename="548CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#566OutgoingArg" title='OutgoingArg' data-ref="566OutgoingArg" data-ref-filename="566OutgoingArg">OutgoingArg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>()))</td></tr>
<tr><th id="1169">1169</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"failed to allocate implicit input argument"</q>);</td></tr>
<tr><th id="1170">1170</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1171">1171</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unhandled stack passed implicit input argument\n"</q>);</td></tr>
<tr><th id="1172">1172</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1173">1173</th><td>  }</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1176">1176</th><td>}</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td><i class="doc" data-doc="_ZL17getAssignFnsForCCjRKN4llvm16SITargetLoweringE">/// Returns a pair containing the fixed CCAssignFn and the vararg CCAssignFn for</i></td></tr>
<tr><th id="1179">1179</th><td><i class="doc" data-doc="_ZL17getAssignFnsForCCjRKN4llvm16SITargetLoweringE">/// CC.</i></td></tr>
<tr><th id="1180">1180</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *, <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *&gt;</td></tr>
<tr><th id="1181">1181</th><td><dfn class="tu decl def fn" id="_ZL17getAssignFnsForCCjRKN4llvm16SITargetLoweringE" title='getAssignFnsForCC' data-type='std::pair&lt;CCAssignFn *, CCAssignFn *&gt; getAssignFnsForCC(CallingConv::ID CC, const llvm::SITargetLowering &amp; TLI)' data-ref="_ZL17getAssignFnsForCCjRKN4llvm16SITargetLoweringE" data-ref-filename="_ZL17getAssignFnsForCCjRKN4llvm16SITargetLoweringE">getAssignFnsForCC</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col0 decl" id="580CC" title='CC' data-type='CallingConv::ID' data-ref="580CC" data-ref-filename="580CC">CC</dfn>, <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col1 decl" id="581TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="581TLI" data-ref-filename="581TLI">TLI</dfn>) {</td></tr>
<tr><th id="1182">1182</th><td>  <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col1 ref" href="#581TLI" title='TLI' data-ref="581TLI" data-ref-filename="581TLI">TLI</a>.<a class="ref fn" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col0 ref" href="#580CC" title='CC' data-ref="580CC" data-ref-filename="580CC">CC</a>, <b>false</b>), <a class="local col1 ref" href="#581TLI" title='TLI' data-ref="581TLI" data-ref-filename="581TLI">TLI</a>.<a class="ref fn" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col0 ref" href="#580CC" title='CC' data-ref="580CC" data-ref-filename="580CC">CC</a>, <b>true</b>)};</td></tr>
<tr><th id="1183">1183</th><td>}</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL13getCallOpcodeRKN4llvm15MachineFunctionEbb" title='getCallOpcode' data-type='unsigned int getCallOpcode(const llvm::MachineFunction &amp; CallerF, bool IsIndirect, bool IsTailCall)' data-ref="_ZL13getCallOpcodeRKN4llvm15MachineFunctionEbb" data-ref-filename="_ZL13getCallOpcodeRKN4llvm15MachineFunctionEbb">getCallOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="582CallerF" title='CallerF' data-type='const llvm::MachineFunction &amp;' data-ref="582CallerF" data-ref-filename="582CallerF">CallerF</dfn>, <em>bool</em> <dfn class="local col3 decl" id="583IsIndirect" title='IsIndirect' data-type='bool' data-ref="583IsIndirect" data-ref-filename="583IsIndirect">IsIndirect</dfn>,</td></tr>
<tr><th id="1186">1186</th><td>                              <em>bool</em> <dfn class="local col4 decl" id="584IsTailCall" title='IsTailCall' data-type='bool' data-ref="584IsTailCall" data-ref-filename="584IsTailCall">IsTailCall</dfn>) {</td></tr>
<tr><th id="1187">1187</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_CALL" title='llvm::AMDGPU::SI_CALL' data-ref="llvm::AMDGPU::SI_CALL" data-ref-filename="llvm..AMDGPU..SI_CALL">SI_CALL</a>;</td></tr>
<tr><th id="1188">1188</th><td>}</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td><i  data-doc="_ZL21addCallTargetOperandsRN4llvm19MachineInstrBuilderERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE">// Add operands to call instruction to track the callee.</i></td></tr>
<tr><th id="1191">1191</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21addCallTargetOperandsRN4llvm19MachineInstrBuilderERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE" title='addCallTargetOperands' data-type='bool addCallTargetOperands(llvm::MachineInstrBuilder &amp; CallInst, llvm::MachineIRBuilder &amp; MIRBuilder, AMDGPUCallLowering::CallLoweringInfo &amp; Info)' data-ref="_ZL21addCallTargetOperandsRN4llvm19MachineInstrBuilderERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE" data-ref-filename="_ZL21addCallTargetOperandsRN4llvm19MachineInstrBuilderERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE">addCallTargetOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="585CallInst" title='CallInst' data-type='llvm::MachineInstrBuilder &amp;' data-ref="585CallInst" data-ref-filename="585CallInst">CallInst</dfn>,</td></tr>
<tr><th id="1192">1192</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="586MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="586MIRBuilder" data-ref-filename="586MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="1193">1193</th><td>                                  <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo" title='llvm::CallLowering::CallLoweringInfo' data-ref="llvm::CallLowering::CallLoweringInfo" data-ref-filename="llvm..CallLowering..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col7 decl" id="587Info" title='Info' data-type='AMDGPUCallLowering::CallLoweringInfo &amp;' data-ref="587Info" data-ref-filename="587Info">Info</dfn>) {</td></tr>
<tr><th id="1194">1194</th><td>  <b>if</b> (<a class="local col7 ref" href="#587Info" title='Info' data-ref="587Info" data-ref-filename="587Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::Callee" title='llvm::CallLowering::CallLoweringInfo::Callee' data-ref="llvm::CallLowering::CallLoweringInfo::Callee" data-ref-filename="llvm..CallLowering..CallLoweringInfo..Callee">Callee</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1195">1195</th><td>    <a class="local col5 ref" href="#585CallInst" title='CallInst' data-ref="585CallInst" data-ref-filename="585CallInst">CallInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#587Info" title='Info' data-ref="587Info" data-ref-filename="587Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::Callee" title='llvm::CallLowering::CallLoweringInfo::Callee' data-ref="llvm::CallLowering::CallLoweringInfo::Callee" data-ref-filename="llvm..CallLowering..CallLoweringInfo..Callee">Callee</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1196">1196</th><td>    <a class="local col5 ref" href="#585CallInst" title='CallInst' data-ref="585CallInst" data-ref-filename="585CallInst">CallInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1197">1197</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#587Info" title='Info' data-ref="587Info" data-ref-filename="587Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::Callee" title='llvm::CallLowering::CallLoweringInfo::Callee' data-ref="llvm::CallLowering::CallLoweringInfo::Callee" data-ref-filename="llvm..CallLowering..CallLoweringInfo..Callee">Callee</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp; <a class="local col7 ref" href="#587Info" title='Info' data-ref="587Info" data-ref-filename="587Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::Callee" title='llvm::CallLowering::CallLoweringInfo::Callee' data-ref="llvm::CallLowering::CallLoweringInfo::Callee" data-ref-filename="llvm..CallLowering..CallLoweringInfo..Callee">Callee</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() == <var>0</var>) {</td></tr>
<tr><th id="1198">1198</th><td>    <i>// The call lowering lightly assumed we can directly encode a call target in</i></td></tr>
<tr><th id="1199">1199</th><td><i>    // the instruction, which is not the case. Materialize the address here.</i></td></tr>
<tr><th id="1200">1200</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="588GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="588GV" data-ref-filename="588GV">GV</dfn> = <a class="local col7 ref" href="#587Info" title='Info' data-ref="587Info" data-ref-filename="587Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::Callee" title='llvm::CallLowering::CallLoweringInfo::Callee' data-ref="llvm::CallLowering::CallLoweringInfo::Callee" data-ref-filename="llvm..CallLowering..CallLoweringInfo..Callee">Callee</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="1201">1201</th><td>    <em>auto</em> <dfn class="local col9 decl" id="589Ptr" title='Ptr' data-type='llvm::MachineInstrBuilder' data-ref="589Ptr" data-ref-filename="589Ptr">Ptr</dfn> = <a class="local col6 ref" href="#586MIRBuilder" title='MIRBuilder' data-ref="586MIRBuilder" data-ref-filename="586MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildGlobalValueERKNS_5DstOpEPKNS_11GlobalValueE" title='llvm::MachineIRBuilder::buildGlobalValue' data-ref="_ZN4llvm16MachineIRBuilder16buildGlobalValueERKNS_5DstOpEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildGlobalValueERKNS_5DstOpEPKNS_11GlobalValueE">buildGlobalValue</a>(</td></tr>
<tr><th id="1202">1202</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<a class="local col8 ref" href="#588GV" title='GV' data-ref="588GV" data-ref-filename="588GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue15getAddressSpaceEv" title='llvm::GlobalValue::getAddressSpace' data-ref="_ZNK4llvm11GlobalValue15getAddressSpaceEv" data-ref-filename="_ZNK4llvm11GlobalValue15getAddressSpaceEv">getAddressSpace</a>(), <var>64</var>), <a class="local col8 ref" href="#588GV" title='GV' data-ref="588GV" data-ref-filename="588GV">GV</a>);</td></tr>
<tr><th id="1203">1203</th><td>    <a class="local col5 ref" href="#585CallInst" title='CallInst' data-ref="585CallInst" data-ref-filename="585CallInst">CallInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col9 ref" href="#589Ptr" title='Ptr' data-ref="589Ptr" data-ref-filename="589Ptr">Ptr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1204">1204</th><td>    <a class="local col5 ref" href="#585CallInst" title='CallInst' data-ref="585CallInst" data-ref-filename="585CallInst">CallInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#587Info" title='Info' data-ref="587Info" data-ref-filename="587Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::Callee" title='llvm::CallLowering::CallLoweringInfo::Callee' data-ref="llvm::CallLowering::CallLoweringInfo::Callee" data-ref-filename="llvm..CallLowering..CallLoweringInfo..Callee">Callee</a>);</td></tr>
<tr><th id="1205">1205</th><td>  } <b>else</b></td></tr>
<tr><th id="1206">1206</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1209">1209</th><td>}</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td><em>bool</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering" data-ref-filename="llvm..AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE" title='llvm::AMDGPUCallLowering::lowerCall' data-ref="_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE">lowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="590MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="1212">1212</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo" title='llvm::CallLowering::CallLoweringInfo' data-ref="llvm::CallLowering::CallLoweringInfo" data-ref-filename="llvm..CallLowering..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col1 decl" id="591Info" title='Info' data-type='llvm::CallLowering::CallLoweringInfo &amp;' data-ref="591Info" data-ref-filename="591Info">Info</dfn>) <em>const</em> {</td></tr>
<tr><th id="1213">1213</th><td>  <b>if</b> (<a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::IsVarArg" title='llvm::CallLowering::CallLoweringInfo::IsVarArg' data-ref="llvm::CallLowering::CallLoweringInfo::IsVarArg" data-ref-filename="llvm..CallLowering..CallLoweringInfo..IsVarArg">IsVarArg</a>) {</td></tr>
<tr><th id="1214">1214</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Variadic functions not implemented\n"</q>);</td></tr>
<tr><th id="1215">1215</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1216">1216</th><td>  }</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="592MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="592MF" data-ref-filename="592MF">MF</dfn> = <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="1219">1219</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="593ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="593ST" data-ref-filename="593ST">ST</dfn> = <a class="local col2 ref" href="#592MF" title='MF' data-ref="592MF" data-ref-filename="592MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1220">1220</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col4 decl" id="594TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="594TRI" data-ref-filename="594TRI">TRI</dfn> = <a class="local col3 ref" href="#593ST" title='ST' data-ref="593ST" data-ref-filename="593ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col5 decl" id="595F" title='F' data-type='const llvm::Function &amp;' data-ref="595F" data-ref-filename="595F">F</dfn> = <a class="local col2 ref" href="#592MF" title='MF' data-ref="592MF" data-ref-filename="592MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="1223">1223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="596MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="596MRI" data-ref-filename="596MRI">MRI</dfn> = <a class="local col2 ref" href="#592MF" title='MF' data-ref="592MF" data-ref-filename="592MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1224">1224</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> &amp;<dfn class="local col7 decl" id="597TLI" title='TLI' data-type='const llvm::SITargetLowering &amp;' data-ref="597TLI" data-ref-filename="597TLI">TLI</dfn> = *<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv" data-ref-filename="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a>&gt;();</td></tr>
<tr><th id="1225">1225</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col8 decl" id="598DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="598DL" data-ref-filename="598DL">DL</dfn> = <a class="local col5 ref" href="#595F" title='F' data-ref="595F" data-ref-filename="595F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv" data-ref-filename="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv" data-ref-filename="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="1226">1226</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col9 decl" id="599CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="599CallConv" data-ref-filename="599CallConv">CallConv</dfn> = <a class="local col5 ref" href="#595F" title='F' data-ref="595F" data-ref-filename="595F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>  <b>if</b> (!<a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<a class="ref" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" title='llvm::AMDGPUTargetMachine::EnableFixedFunctionABI' data-ref="llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" data-ref-filename="llvm..AMDGPUTargetMachine..EnableFixedFunctionABI">EnableFixedFunctionABI</a> &amp;&amp;</td></tr>
<tr><th id="1229">1229</th><td>      <a class="local col9 ref" href="#599CallConv" title='CallConv' data-ref="599CallConv" data-ref-filename="599CallConv">CallConv</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_Gfx" title='llvm::CallingConv::AMDGPU_Gfx' data-ref="llvm::CallingConv::AMDGPU_Gfx" data-ref-filename="llvm..CallingConv..AMDGPU_Gfx">AMDGPU_Gfx</a>) {</td></tr>
<tr><th id="1230">1230</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Variable function ABI not implemented\n"</q>);</td></tr>
<tr><th id="1231">1231</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1232">1232</th><td>  }</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj" data-ref-filename="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col9 ref" href="#599CallConv" title='CallConv' data-ref="599CallConv" data-ref-filename="599CallConv">CallConv</a>)) {</td></tr>
<tr><th id="1235">1235</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unhandled call from graphics shader\n"</q>);</td></tr>
<tr><th id="1236">1236</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1237">1237</th><td>  }</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="600OutArgs" title='OutArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="600OutArgs" data-ref-filename="600OutArgs">OutArgs</dfn>;</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="601SplitArg" title='SplitArg' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="601SplitArg" data-ref-filename="601SplitArg">SplitArg</dfn>;</td></tr>
<tr><th id="1242">1242</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="602OrigArg" title='OrigArg' data-type='llvm::CallLowering::ArgInfo &amp;' data-ref="602OrigArg" data-ref-filename="602OrigArg">OrigArg</dfn> : <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::OrigArgs" title='llvm::CallLowering::CallLoweringInfo::OrigArgs' data-ref="llvm::CallLowering::CallLoweringInfo::OrigArgs" data-ref-filename="llvm..CallLowering..CallLoweringInfo..OrigArgs">OrigArgs</a>) {</td></tr>
<tr><th id="1243">1243</th><td>    <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" title='llvm::AMDGPUCallLowering::splitToValueTypes' data-ref="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj">splitToValueTypes</a>(<span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <a class="local col2 ref" href="#602OrigArg" title='OrigArg' data-ref="602OrigArg" data-ref-filename="602OrigArg">OrigArg</a>, <span class='refarg'><a class="local col1 ref" href="#601SplitArg" title='SplitArg' data-ref="601SplitArg" data-ref-filename="601SplitArg">SplitArg</a></span>, <a class="local col8 ref" href="#598DL" title='DL' data-ref="598DL" data-ref-filename="598DL">DL</a>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CallConv" title='llvm::CallLowering::CallLoweringInfo::CallConv' data-ref="llvm::CallLowering::CallLoweringInfo::CallConv" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CallConv">CallConv</a>);</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>    <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" title='llvm::AMDGPUCallLowering::processSplitArgs' data-ref="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456">processSplitArgs</a>(</td></tr>
<tr><th id="1246">1246</th><td>      <span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <a class="local col2 ref" href="#602OrigArg" title='OrigArg' data-ref="602OrigArg" data-ref-filename="602OrigArg">OrigArg</a>, <a class="local col1 ref" href="#601SplitArg" title='SplitArg' data-ref="601SplitArg" data-ref-filename="601SplitArg">SplitArg</a>, <span class='refarg'><a class="local col0 ref" href="#600OutArgs" title='OutArgs' data-ref="600OutArgs" data-ref-filename="600OutArgs">OutArgs</a></span>, <a class="local col8 ref" href="#598DL" title='DL' data-ref="598DL" data-ref-filename="598DL">DL</a>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CallConv" title='llvm::CallLowering::CallLoweringInfo::CallConv' data-ref="llvm::CallLowering::CallLoweringInfo::CallConv" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CallConv">CallConv</a>, <b>true</b>,</td></tr>
<tr><th id="1247">1247</th><td>      <i>// FIXME: We should probably be passing multiple registers to</i></td></tr>
<tr><th id="1248">1248</th><td><i>      // handleAssignments to do this</i></td></tr>
<tr><th id="1249">1249</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[&amp;](<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col3 decl" id="603Regs" title='Regs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="603Regs" data-ref-filename="603Regs">Regs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="604SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="604SrcReg" data-ref-filename="604SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="605LLTy" title='LLTy' data-type='llvm::LLT' data-ref="605LLTy" data-ref-filename="605LLTy">LLTy</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="606PartLLT" title='PartLLT' data-type='llvm::LLT' data-ref="606PartLLT" data-ref-filename="606PartLLT">PartLLT</dfn>,</td></tr>
<tr><th id="1250">1250</th><td>          <em>int</em> <dfn class="local col7 decl" id="607VTSplitIdx" title='VTSplitIdx' data-type='int' data-ref="607VTSplitIdx" data-ref-filename="607VTSplitIdx">VTSplitIdx</dfn>) {</td></tr>
<tr><th id="1251">1251</th><td>        <a class="tu ref fn" href="#_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_" title='unpackRegsToOrigType' data-use='c' data-ref="_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_" data-ref-filename="_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_">unpackRegsToOrigType</a>(<span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col3 ref" href="#603Regs" title='Regs' data-ref="603Regs" data-ref-filename="603Regs">Regs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#604SrcReg" title='SrcReg' data-ref="604SrcReg" data-ref-filename="604SrcReg">SrcReg</a>, <a class="local col2 ref" href="#602OrigArg" title='OrigArg' data-ref="602OrigArg" data-ref-filename="602OrigArg">OrigArg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#605LLTy" title='LLTy' data-ref="605LLTy" data-ref-filename="605LLTy">LLTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#606PartLLT" title='PartLLT' data-ref="606PartLLT" data-ref-filename="606PartLLT">PartLLT</a>);</td></tr>
<tr><th id="1252">1252</th><td>      });</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>    <a class="local col1 ref" href="#601SplitArg" title='SplitArg' data-ref="601SplitArg" data-ref-filename="601SplitArg">SplitArg</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1255">1255</th><td>  }</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td>  <i>// If we can lower as a tail call, do that instead.</i></td></tr>
<tr><th id="1258">1258</th><td>  <em>bool</em> <dfn class="local col8 decl" id="608CanTailCallOpt" title='CanTailCallOpt' data-type='bool' data-ref="608CanTailCallOpt" data-ref-filename="608CanTailCallOpt">CanTailCallOpt</dfn> = <b>false</b>;</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <i>// We must emit a tail call if we have musttail.</i></td></tr>
<tr><th id="1261">1261</th><td>  <b>if</b> (<a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::IsMustTailCall" title='llvm::CallLowering::CallLoweringInfo::IsMustTailCall' data-ref="llvm::CallLowering::CallLoweringInfo::IsMustTailCall" data-ref-filename="llvm..CallLowering..CallLoweringInfo..IsMustTailCall">IsMustTailCall</a> &amp;&amp; !<a class="local col8 ref" href="#608CanTailCallOpt" title='CanTailCallOpt' data-ref="608CanTailCallOpt" data-ref-filename="608CanTailCallOpt">CanTailCallOpt</a>) {</td></tr>
<tr><th id="1262">1262</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to lower musttail call as tail call\n"</q>);</td></tr>
<tr><th id="1263">1263</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1264">1264</th><td>  }</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <i>// Find out which ABI gets to decide where things go.</i></td></tr>
<tr><th id="1267">1267</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col9 decl" id="609AssignFnFixed" title='AssignFnFixed' data-type='llvm::CCAssignFn *' data-ref="609AssignFnFixed" data-ref-filename="609AssignFnFixed">AssignFnFixed</dfn>;</td></tr>
<tr><th id="1268">1268</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col0 decl" id="610AssignFnVarArg" title='AssignFnVarArg' data-type='llvm::CCAssignFn *' data-ref="610AssignFnVarArg" data-ref-filename="610AssignFnVarArg">AssignFnVarArg</dfn>;</td></tr>
<tr><th id="1269">1269</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col9 ref" href="#609AssignFnFixed" title='AssignFnFixed' data-ref="609AssignFnFixed" data-ref-filename="609AssignFnFixed">AssignFnFixed</a></span>, <span class='refarg'><a class="local col0 ref" href="#610AssignFnVarArg" title='AssignFnVarArg' data-ref="610AssignFnVarArg" data-ref-filename="610AssignFnVarArg">AssignFnVarArg</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="1270">1270</th><td>      <a class="tu ref fn" href="#_ZL17getAssignFnsForCCjRKN4llvm16SITargetLoweringE" title='getAssignFnsForCC' data-use='c' data-ref="_ZL17getAssignFnsForCCjRKN4llvm16SITargetLoweringE" data-ref-filename="_ZL17getAssignFnsForCCjRKN4llvm16SITargetLoweringE">getAssignFnsForCC</a>(<a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CallConv" title='llvm::CallLowering::CallLoweringInfo::CallConv' data-ref="llvm::CallLowering::CallLoweringInfo::CallConv" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CallConv">CallConv</a>, <a class="local col7 ref" href="#597TLI" title='TLI' data-ref="597TLI" data-ref-filename="597TLI">TLI</a>);</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>  <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::ADJCALLSTACKUP" title='llvm::AMDGPU::ADJCALLSTACKUP' data-ref="llvm::AMDGPU::ADJCALLSTACKUP" data-ref-filename="llvm..AMDGPU..ADJCALLSTACKUP">ADJCALLSTACKUP</a>)</td></tr>
<tr><th id="1273">1273</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1274">1274</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td>  <i>// Create a temporarily-floating call instruction so we can add the implicit</i></td></tr>
<tr><th id="1277">1277</th><td><i>  // uses of arg registers.</i></td></tr>
<tr><th id="1278">1278</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="611Opc" title='Opc' data-type='unsigned int' data-ref="611Opc" data-ref-filename="611Opc">Opc</dfn> = <a class="tu ref fn" href="#_ZL13getCallOpcodeRKN4llvm15MachineFunctionEbb" title='getCallOpcode' data-use='c' data-ref="_ZL13getCallOpcodeRKN4llvm15MachineFunctionEbb" data-ref-filename="_ZL13getCallOpcodeRKN4llvm15MachineFunctionEbb">getCallOpcode</a>(<a class="local col2 ref" href="#592MF" title='MF' data-ref="592MF" data-ref-filename="592MF">MF</a>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::Callee" title='llvm::CallLowering::CallLoweringInfo::Callee' data-ref="llvm::CallLowering::CallLoweringInfo::Callee" data-ref-filename="llvm..CallLowering..CallLoweringInfo..Callee">Callee</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>(), <b>false</b>);</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>  <em>auto</em> <dfn class="local col2 decl" id="612MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="612MIB" data-ref-filename="612MIB">MIB</dfn> = <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" title='llvm::MachineIRBuilder::buildInstrNoInsert' data-ref="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj">buildInstrNoInsert</a>(<a class="local col1 ref" href="#611Opc" title='Opc' data-ref="611Opc" data-ref-filename="611Opc">Opc</a>);</td></tr>
<tr><th id="1281">1281</th><td>  <a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#594TRI" title='TRI' data-ref="594TRI" data-ref-filename="594TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</a>(<a class="local col2 ref" href="#592MF" title='MF' data-ref="592MF" data-ref-filename="592MF">MF</a>));</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL21addCallTargetOperandsRN4llvm19MachineInstrBuilderERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE" title='addCallTargetOperands' data-use='c' data-ref="_ZL21addCallTargetOperandsRN4llvm19MachineInstrBuilderERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE" data-ref-filename="_ZL21addCallTargetOperandsRN4llvm19MachineInstrBuilderERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE">addCallTargetOperands</a>(<span class='refarg'><a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a></span>, <span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <span class='refarg'><a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a></span>))</td></tr>
<tr><th id="1284">1284</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <i>// Tell the call which registers are clobbered.</i></td></tr>
<tr><th id="1287">1287</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="613Mask" title='Mask' data-type='const uint32_t *' data-ref="613Mask" data-ref-filename="613Mask">Mask</dfn> = <a class="local col4 ref" href="#594TRI" title='TRI' data-ref="594TRI" data-ref-filename="594TRI">TRI</a>-&gt;<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(<a class="local col2 ref" href="#592MF" title='MF' data-ref="592MF" data-ref-filename="592MF">MF</a>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CallConv" title='llvm::CallLowering::CallLoweringInfo::CallConv' data-ref="llvm::CallLowering::CallLoweringInfo::CallConv" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CallConv">CallConv</a>);</td></tr>
<tr><th id="1288">1288</th><td>  <a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" title='llvm::MachineInstrBuilder::addRegMask' data-ref="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj">addRegMask</a>(<a class="local col3 ref" href="#613Mask" title='Mask' data-ref="613Mask" data-ref-filename="613Mask">Mask</a>);</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="614ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="614ArgLocs" data-ref-filename="614ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="1291">1291</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> <dfn class="local col5 decl" id="615CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="615CCInfo" data-ref-filename="615CCInfo">CCInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" data-ref-filename="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CallConv" title='llvm::CallLowering::CallLoweringInfo::CallConv' data-ref="llvm::CallLowering::CallLoweringInfo::CallConv" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CallConv">CallConv</a>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::IsVarArg" title='llvm::CallLowering::CallLoweringInfo::IsVarArg' data-ref="llvm::CallLowering::CallLoweringInfo::IsVarArg" data-ref-filename="llvm..CallLowering..CallLoweringInfo..IsVarArg">IsVarArg</a>, <a class="local col2 ref" href="#592MF" title='MF' data-ref="592MF" data-ref-filename="592MF">MF</a>, <a class="local col4 ref" href="#614ArgLocs" title='ArgLocs' data-ref="614ArgLocs" data-ref-filename="614ArgLocs">ArgLocs</a>, <a class="local col5 ref" href="#595F" title='F' data-ref="595F" data-ref-filename="595F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>());</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td>  <i>// We could pass MIB and directly add the implicit uses to the call</i></td></tr>
<tr><th id="1294">1294</th><td><i>  // now. However, as an aesthetic choice, place implicit argument operands</i></td></tr>
<tr><th id="1295">1295</th><td><i>  // after the ordinary user argument registers.</i></td></tr>
<tr><th id="1296">1296</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;, <var>12</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="616ImplicitArgRegs" title='ImplicitArgRegs' data-type='SmallVector&lt;std::pair&lt;MCRegister, Register&gt;, 12&gt;' data-ref="616ImplicitArgRegs" data-ref-filename="616ImplicitArgRegs">ImplicitArgRegs</dfn>;</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>  <b>if</b> (<a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<a class="ref" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" title='llvm::AMDGPUTargetMachine::EnableFixedFunctionABI' data-ref="llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" data-ref-filename="llvm..AMDGPUTargetMachine..EnableFixedFunctionABI">EnableFixedFunctionABI</a>) {</td></tr>
<tr><th id="1299">1299</th><td>    <i>// With a fixed ABI, allocate fixed registers before user arguments.</i></td></tr>
<tr><th id="1300">1300</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744" title='llvm::AMDGPUCallLowering::passSpecialInputs' data-ref="_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744">passSpecialInputs</a>(<span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <span class='refarg'><a class="local col5 ref" href="#615CCInfo" title='CCInfo' data-ref="615CCInfo" data-ref-filename="615CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col6 ref" href="#616ImplicitArgRegs" title='ImplicitArgRegs' data-ref="616ImplicitArgRegs" data-ref-filename="616ImplicitArgRegs">ImplicitArgRegs</a></span>, <span class='refarg'><a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a></span>))</td></tr>
<tr><th id="1301">1301</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1302">1302</th><td>  }</td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td>  <i>// Do the actual argument marshalling.</i></td></tr>
<tr><th id="1305">1305</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="617PhysRegs" title='PhysRegs' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="617PhysRegs" data-ref-filename="617PhysRegs">PhysRegs</dfn>;</td></tr>
<tr><th id="1306">1306</th><td>  <a class="tu type" href="#(anonymousnamespace)::AMDGPUOutgoingArgHandler" title='(anonymous namespace)::AMDGPUOutgoingArgHandler' data-ref="(anonymousnamespace)::AMDGPUOutgoingArgHandler" data-ref-filename="(anonymousnamespace)..AMDGPUOutgoingArgHandler">AMDGPUOutgoingArgHandler</a> <dfn class="local col8 decl" id="618Handler" title='Handler' data-type='(anonymous namespace)::AMDGPUOutgoingArgHandler' data-ref="618Handler" data-ref-filename="618Handler">Handler</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCV1026333" title='(anonymous namespace)::AMDGPUOutgoingArgHandler::AMDGPUOutgoingArgHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCV1026333" data-ref-filename="_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCV1026333">(</a><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>, <a class="local col6 ref" href="#596MRI" title='MRI' data-ref="596MRI" data-ref-filename="596MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a>, <a class="local col9 ref" href="#609AssignFnFixed" title='AssignFnFixed' data-ref="609AssignFnFixed" data-ref-filename="609AssignFnFixed">AssignFnFixed</a>,</td></tr>
<tr><th id="1307">1307</th><td>                                   <a class="local col0 ref" href="#610AssignFnVarArg" title='AssignFnVarArg' data-ref="610AssignFnVarArg" data-ref-filename="610AssignFnVarArg">AssignFnVarArg</a>, <b>false</b>);</td></tr>
<tr><th id="1308">1308</th><td>  <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE" data-ref-filename="_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col5 ref" href="#615CCInfo" title='CCInfo' data-ref="615CCInfo" data-ref-filename="615CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col4 ref" href="#614ArgLocs" title='ArgLocs' data-ref="614ArgLocs" data-ref-filename="614ArgLocs">ArgLocs</a></span>, <span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <span class='refarg'><a class="local col0 ref" href="#600OutArgs" title='OutArgs' data-ref="600OutArgs" data-ref-filename="600OutArgs">OutArgs</a></span>, <span class='refarg'><a class="local col8 ref" href="#618Handler" title='Handler' data-ref="618Handler" data-ref-filename="618Handler">Handler</a></span>))</td></tr>
<tr><th id="1309">1309</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="619MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="619MFI" data-ref-filename="619MFI">MFI</dfn> = <a class="local col2 ref" href="#592MF" title='MF' data-ref="592MF" data-ref-filename="592MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>  <b>if</b> (!<a class="local col3 ref" href="#593ST" title='ST' data-ref="593ST" data-ref-filename="593ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>()) {</td></tr>
<tr><th id="1314">1314</th><td>    <i>// Insert copies for the SRD. In the HSA case, this should be an identity</i></td></tr>
<tr><th id="1315">1315</th><td><i>    // copy.</i></td></tr>
<tr><th id="1316">1316</th><td>    <em>auto</em> <dfn class="local col0 decl" id="620ScratchRSrcReg" title='ScratchRSrcReg' data-type='llvm::MachineInstrBuilder' data-ref="620ScratchRSrcReg" data-ref-filename="620ScratchRSrcReg">ScratchRSrcReg</dfn> = <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>),</td></tr>
<tr><th id="1317">1317</th><td>                                               <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#619MFI" title='MFI' data-ref="619MFI" data-ref-filename="619MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>());</td></tr>
<tr><th id="1318">1318</th><td>    <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej" data-ref-filename="_ZN4llvm5DstOpC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3" title='llvm::AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3' data-ref="llvm::AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3" data-ref-filename="llvm..AMDGPU..SGPR0_SGPR1_SGPR2_SGPR3">SGPR0_SGPR1_SGPR2_SGPR3</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#620ScratchRSrcReg" title='ScratchRSrcReg' data-ref="620ScratchRSrcReg" data-ref-filename="620ScratchRSrcReg">ScratchRSrcReg</a>);</td></tr>
<tr><th id="1319">1319</th><td>    <a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3" title='llvm::AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3' data-ref="llvm::AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3" data-ref-filename="llvm..AMDGPU..SGPR0_SGPR1_SGPR2_SGPR3">SGPR0_SGPR1_SGPR2_SGPR3</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1320">1320</th><td>  }</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>  <b>for</b> (<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col1 decl" id="621ArgReg" title='ArgReg' data-type='std::pair&lt;MCRegister, Register&gt;' data-ref="621ArgReg" data-ref-filename="621ArgReg">ArgReg</dfn> : <a class="local col6 ref" href="#616ImplicitArgRegs" title='ImplicitArgRegs' data-ref="616ImplicitArgRegs" data-ref-filename="616ImplicitArgRegs">ImplicitArgRegs</a>) {</td></tr>
<tr><th id="1323">1323</th><td>    <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>)<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col1 ref" href="#621ArgReg" title='ArgReg' data-ref="621ArgReg" data-ref-filename="621ArgReg">ArgReg</a>.<span class='ref field' title='std::pair&lt;llvm::MCRegister, llvm::Register&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#621ArgReg" title='ArgReg' data-ref="621ArgReg" data-ref-filename="621ArgReg">ArgReg</a>.<span class='ref field' title='std::pair&lt;llvm::MCRegister, llvm::Register&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="1324">1324</th><td>    <a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#621ArgReg" title='ArgReg' data-ref="621ArgReg" data-ref-filename="621ArgReg">ArgReg</a>.<span class='ref field' title='std::pair&lt;llvm::MCRegister, llvm::Register&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1325">1325</th><td>  }</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>  <i>// Get a count of how many bytes are to be pushed on the stack.</i></td></tr>
<tr><th id="1328">1328</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="622NumBytes" title='NumBytes' data-type='unsigned int' data-ref="622NumBytes" data-ref-filename="622NumBytes">NumBytes</dfn> = <a class="local col5 ref" href="#615CCInfo" title='CCInfo' data-ref="615CCInfo" data-ref-filename="615CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getNextStackOffsetEv" title='llvm::CCState::getNextStackOffset' data-ref="_ZNK4llvm7CCState18getNextStackOffsetEv" data-ref-filename="_ZNK4llvm7CCState18getNextStackOffsetEv">getNextStackOffset</a>();</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>  <i>// If Callee is a reg, since it is used by a target specific</i></td></tr>
<tr><th id="1331">1331</th><td><i>  // instruction, it must have a register class matching the</i></td></tr>
<tr><th id="1332">1332</th><td><i>  // constraint of that instruction.</i></td></tr>
<tr><th id="1333">1333</th><td><i></i></td></tr>
<tr><th id="1334">1334</th><td><i>  // FIXME: We should define regbankselectable call instructions to handle</i></td></tr>
<tr><th id="1335">1335</th><td><i>  // divergent call targets.</i></td></tr>
<tr><th id="1336">1336</th><td>  <b>if</b> (<a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1337">1337</th><td>    <a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998" data-ref-filename="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998">constrainOperandRegClass</a>(</td></tr>
<tr><th id="1338">1338</th><td>        <a class="local col2 ref" href="#592MF" title='MF' data-ref="592MF" data-ref-filename="592MF">MF</a>, *<a class="local col4 ref" href="#594TRI" title='TRI' data-ref="594TRI" data-ref-filename="594TRI">TRI</a>, <span class='refarg'><a class="local col6 ref" href="#596MRI" title='MRI' data-ref="596MRI" data-ref-filename="596MRI">MRI</a></span>, *<a class="local col3 ref" href="#593ST" title='ST' data-ref="593ST" data-ref-filename="593ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>(),</td></tr>
<tr><th id="1339">1339</th><td>        *<a class="local col3 ref" href="#593ST" title='ST' data-ref="593ST" data-ref-filename="593ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getRegBankInfoEv" title='llvm::GCNSubtarget::getRegBankInfo' data-ref="_ZNK4llvm12GCNSubtarget14getRegBankInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14getRegBankInfoEv">getRegBankInfo</a>(), <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a></span>, <a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <span class='refarg'><a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>,</td></tr>
<tr><th id="1340">1340</th><td>        <var>1</var>));</td></tr>
<tr><th id="1341">1341</th><td>  }</td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td>  <em>auto</em> <dfn class="local col3 decl" id="623OrigInsertPt" title='OrigInsertPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="623OrigInsertPt" data-ref-filename="623OrigInsertPt">OrigInsertPt</dfn> = <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11getInsertPtEv" title='llvm::MachineIRBuilder::getInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11getInsertPtEv" data-ref-filename="_ZN4llvm16MachineIRBuilder11getInsertPtEv">getInsertPt</a>();</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>  <i>// Now we can add the actual call instruction to the correct position.</i></td></tr>
<tr><th id="1346">1346</th><td>  <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a>);</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td>  <i>// Insert this now to give us an anchor point for managing the insert point.</i></td></tr>
<tr><th id="1349">1349</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="624CallSeqEnd" title='CallSeqEnd' data-type='llvm::MachineInstrBuilder' data-ref="624CallSeqEnd" data-ref-filename="624CallSeqEnd">CallSeqEnd</dfn> =</td></tr>
<tr><th id="1350">1350</th><td>    <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::ADJCALLSTACKDOWN" title='llvm::AMDGPU::ADJCALLSTACKDOWN' data-ref="llvm::AMDGPU::ADJCALLSTACKDOWN" data-ref-filename="llvm..AMDGPU..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>);</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="625InArgs" title='InArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="625InArgs" data-ref-filename="625InArgs">InArgs</dfn>;</td></tr>
<tr><th id="1353">1353</th><td>  <b>if</b> (!<a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CanLowerReturn" title='llvm::CallLowering::CallLoweringInfo::CanLowerReturn' data-ref="llvm::CallLowering::CallLoweringInfo::CanLowerReturn" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CanLowerReturn">CanLowerReturn</a>) {</td></tr>
<tr><th id="1354">1354</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering15insertSRetLoadsERNS_16MachineIRBuilderEPNS_4TypeENS_8ArrayRefINS_8RegisterEEES6_i" title='llvm::CallLowering::insertSRetLoads' data-ref="_ZNK4llvm12CallLowering15insertSRetLoadsERNS_16MachineIRBuilderEPNS_4TypeENS_8ArrayRefINS_8RegisterEEES6_i" data-ref-filename="_ZNK4llvm12CallLowering15insertSRetLoadsERNS_16MachineIRBuilderEPNS_4TypeENS_8ArrayRefINS_8RegisterEEES6_i">insertSRetLoads</a>(<span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::OrigRet" title='llvm::CallLowering::CallLoweringInfo::OrigRet' data-ref="llvm::CallLowering::CallLoweringInfo::OrigRet" data-ref-filename="llvm..CallLowering..CallLoweringInfo..OrigRet">OrigRet</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::OrigRet" title='llvm::CallLowering::CallLoweringInfo::OrigRet' data-ref="llvm::CallLowering::CallLoweringInfo::OrigRet" data-ref-filename="llvm..CallLowering..CallLoweringInfo..OrigRet">OrigRet</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Regs" title='llvm::CallLowering::ArgInfo::Regs' data-ref="llvm::CallLowering::ArgInfo::Regs" data-ref-filename="llvm..CallLowering..ArgInfo..Regs">Regs</a>,</td></tr>
<tr><th id="1355">1355</th><td>                    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::DemoteRegister" title='llvm::CallLowering::CallLoweringInfo::DemoteRegister' data-ref="llvm::CallLowering::CallLoweringInfo::DemoteRegister" data-ref-filename="llvm..CallLowering..CallLoweringInfo..DemoteRegister">DemoteRegister</a>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::DemoteStackIndex" title='llvm::CallLowering::CallLoweringInfo::DemoteStackIndex' data-ref="llvm::CallLowering::CallLoweringInfo::DemoteStackIndex" data-ref-filename="llvm..CallLowering..CallLoweringInfo..DemoteStackIndex">DemoteStackIndex</a>);</td></tr>
<tr><th id="1356">1356</th><td>  } <b>else</b> <b>if</b> (!<a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::OrigRet" title='llvm::CallLowering::CallLoweringInfo::OrigRet' data-ref="llvm::CallLowering::CallLoweringInfo::OrigRet" data-ref-filename="llvm..CallLowering..CallLoweringInfo..OrigRet">OrigRet</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isVoidTyEv" title='llvm::Type::isVoidTy' data-ref="_ZNK4llvm4Type8isVoidTyEv" data-ref-filename="_ZNK4llvm4Type8isVoidTyEv">isVoidTy</a>()) {</td></tr>
<tr><th id="1357">1357</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo" data-ref-filename="llvm..CallLowering..ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="626PreSplitRetInfos" title='PreSplitRetInfos' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="626PreSplitRetInfos" data-ref-filename="626PreSplitRetInfos">PreSplitRetInfos</dfn>;</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td>    <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" title='llvm::AMDGPUCallLowering::splitToValueTypes' data-ref="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj">splitToValueTypes</a>(</td></tr>
<tr><th id="1360">1360</th><td>      <span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::OrigRet" title='llvm::CallLowering::CallLoweringInfo::OrigRet' data-ref="llvm::CallLowering::CallLoweringInfo::OrigRet" data-ref-filename="llvm..CallLowering..CallLoweringInfo..OrigRet">OrigRet</a>, <span class='refarg'><a class="local col6 ref" href="#626PreSplitRetInfos" title='PreSplitRetInfos' data-ref="626PreSplitRetInfos" data-ref-filename="626PreSplitRetInfos">PreSplitRetInfos</a></span><i>/*InArgs*/</i>, <a class="local col8 ref" href="#598DL" title='DL' data-ref="598DL" data-ref-filename="598DL">DL</a>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CallConv" title='llvm::CallLowering::CallLoweringInfo::CallConv' data-ref="llvm::CallLowering::CallLoweringInfo::CallConv" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CallConv">CallConv</a>);</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>    <a class="member fn" href="#_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" title='llvm::AMDGPUCallLowering::processSplitArgs' data-ref="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456" data-ref-filename="_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456">processSplitArgs</a>(<span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::OrigRet" title='llvm::CallLowering::CallLoweringInfo::OrigRet' data-ref="llvm::CallLowering::CallLoweringInfo::OrigRet" data-ref-filename="llvm..CallLowering..CallLoweringInfo..OrigRet">OrigRet</a>,</td></tr>
<tr><th id="1363">1363</th><td>                     <a class="local col6 ref" href="#626PreSplitRetInfos" title='PreSplitRetInfos' data-ref="626PreSplitRetInfos" data-ref-filename="626PreSplitRetInfos">PreSplitRetInfos</a>, <span class='refarg'><a class="local col5 ref" href="#625InArgs" title='InArgs' data-ref="625InArgs" data-ref-filename="625InArgs">InArgs</a></span><i>/*SplitRetInfos*/</i>, <a class="local col8 ref" href="#598DL" title='DL' data-ref="598DL" data-ref-filename="598DL">DL</a>, <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CallConv" title='llvm::CallLowering::CallLoweringInfo::CallConv' data-ref="llvm::CallLowering::CallLoweringInfo::CallConv" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CallConv">CallConv</a>, <b>false</b>,</td></tr>
<tr><th id="1364">1364</th><td>                     <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[&amp;](<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col7 decl" id="627Regs" title='Regs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="627Regs" data-ref-filename="627Regs">Regs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="628DstReg" title='DstReg' data-type='llvm::Register' data-ref="628DstReg" data-ref-filename="628DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1365">1365</th><td>                         <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="629LLTy" title='LLTy' data-type='llvm::LLT' data-ref="629LLTy" data-ref-filename="629LLTy">LLTy</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="630PartLLT" title='PartLLT' data-type='llvm::LLT' data-ref="630PartLLT" data-ref-filename="630PartLLT">PartLLT</dfn>, <em>int</em> <dfn class="local col1 decl" id="631VTSplitIdx" title='VTSplitIdx' data-type='int' data-ref="631VTSplitIdx" data-ref-filename="631VTSplitIdx">VTSplitIdx</dfn>) {</td></tr>
<tr><th id="1366">1366</th><td>                       <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstReg == Info.OrigRet.Regs[VTSplitIdx]);</td></tr>
<tr><th id="1367">1367</th><td>                       <a class="tu ref fn" href="#_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_" title='packSplitRegsToOrigType' data-use='c' data-ref="_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_" data-ref-filename="_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_">packSplitRegsToOrigType</a>(<span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::OrigRet" title='llvm::CallLowering::CallLoweringInfo::OrigRet' data-ref="llvm::CallLowering::CallLoweringInfo::OrigRet" data-ref-filename="llvm..CallLowering..CallLoweringInfo..OrigRet">OrigRet</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Regs" title='llvm::CallLowering::ArgInfo::Regs' data-ref="llvm::CallLowering::ArgInfo::Regs" data-ref-filename="llvm..CallLowering..ArgInfo..Regs">Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#631VTSplitIdx" title='VTSplitIdx' data-ref="631VTSplitIdx" data-ref-filename="631VTSplitIdx">VTSplitIdx</a>]</a>,</td></tr>
<tr><th id="1368">1368</th><td>                                               <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::Register&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_8RegisterEEC1ERKS2_"></a><a class="local col7 ref" href="#627Regs" title='Regs' data-ref="627Regs" data-ref-filename="627Regs">Regs</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#629LLTy" title='LLTy' data-ref="629LLTy" data-ref-filename="629LLTy">LLTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#630PartLLT" title='PartLLT' data-ref="630PartLLT" data-ref-filename="630PartLLT">PartLLT</a>);</td></tr>
<tr><th id="1369">1369</th><td>                     });</td></tr>
<tr><th id="1370">1370</th><td>  }</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td>  <i>// Make sure the raw argument copies are inserted before the marshalling to</i></td></tr>
<tr><th id="1373">1373</th><td><i>  // the original types.</i></td></tr>
<tr><th id="1374">1374</th><td>  <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEEv" title='llvm::MachineInstrBuilder::operator MachineInstrBundleIterator' data-ref="_ZNK4llvm19MachineInstrBuildercvNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEEv"></a><a class="local col4 ref" href="#624CallSeqEnd" title='CallSeqEnd' data-ref="624CallSeqEnd" data-ref-filename="624CallSeqEnd">CallSeqEnd</a>);</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>  <i>// Finally we can copy the returned value back into its virtual-register. In</i></td></tr>
<tr><th id="1377">1377</th><td><i>  // symmetry with the arguments, the physical register must be an</i></td></tr>
<tr><th id="1378">1378</th><td><i>  // implicit-define of the call instruction.</i></td></tr>
<tr><th id="1379">1379</th><td>  <b>if</b> (<a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CanLowerReturn" title='llvm::CallLowering::CallLoweringInfo::CanLowerReturn' data-ref="llvm::CallLowering::CallLoweringInfo::CanLowerReturn" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CanLowerReturn">CanLowerReturn</a> &amp;&amp; !<a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::OrigRet" title='llvm::CallLowering::CallLoweringInfo::OrigRet' data-ref="llvm::CallLowering::CallLoweringInfo::OrigRet" data-ref-filename="llvm..CallLowering..CallLoweringInfo..OrigRet">OrigRet</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::BaseArgInfo::Ty" title='llvm::CallLowering::BaseArgInfo::Ty' data-ref="llvm::CallLowering::BaseArgInfo::Ty" data-ref-filename="llvm..CallLowering..BaseArgInfo..Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isVoidTyEv" title='llvm::Type::isVoidTy' data-ref="_ZNK4llvm4Type8isVoidTyEv" data-ref-filename="_ZNK4llvm4Type8isVoidTyEv">isVoidTy</a>()) {</td></tr>
<tr><th id="1380">1380</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col2 decl" id="632RetAssignFn" title='RetAssignFn' data-type='llvm::CCAssignFn *' data-ref="632RetAssignFn" data-ref-filename="632RetAssignFn">RetAssignFn</dfn> = <a class="local col7 ref" href="#597TLI" title='TLI' data-ref="597TLI" data-ref-filename="597TLI">TLI</a>.<a class="ref fn" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForReturn' data-ref="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</a>(<a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::CallConv" title='llvm::CallLowering::CallLoweringInfo::CallConv' data-ref="llvm::CallLowering::CallLoweringInfo::CallConv" data-ref-filename="llvm..CallLowering..CallLoweringInfo..CallConv">CallConv</a>,</td></tr>
<tr><th id="1381">1381</th><td>                                                      <a class="local col1 ref" href="#591Info" title='Info' data-ref="591Info" data-ref-filename="591Info">Info</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::CallLoweringInfo::IsVarArg" title='llvm::CallLowering::CallLoweringInfo::IsVarArg' data-ref="llvm::CallLowering::CallLoweringInfo::IsVarArg" data-ref-filename="llvm..CallLowering..CallLoweringInfo..IsVarArg">IsVarArg</a>);</td></tr>
<tr><th id="1382">1382</th><td>    <a class="tu type" href="#(anonymousnamespace)::CallReturnHandler" title='(anonymous namespace)::CallReturnHandler' data-ref="(anonymousnamespace)::CallReturnHandler" data-ref-filename="(anonymousnamespace)..CallReturnHandler">CallReturnHandler</a> <dfn class="local col3 decl" id="633Handler" title='Handler' data-type='(anonymous namespace)::CallReturnHandler' data-ref="633Handler" data-ref-filename="633Handler">Handler</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssig6924574" title='(anonymous namespace)::CallReturnHandler::CallReturnHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssig6924574" data-ref-filename="_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssig6924574">(</a><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>, <a class="local col6 ref" href="#596MRI" title='MRI' data-ref="596MRI" data-ref-filename="596MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col2 ref" href="#612MIB" title='MIB' data-ref="612MIB" data-ref-filename="612MIB">MIB</a>, <a class="local col2 ref" href="#632RetAssignFn" title='RetAssignFn' data-ref="632RetAssignFn" data-ref-filename="632RetAssignFn">RetAssignFn</a>);</td></tr>
<tr><th id="1383">1383</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderERNS_15SmallVectorImplINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderERNS_15SmallVectorImplINS0_7ArgInfoEEERNS0_12ValueHandlerE" data-ref-filename="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderERNS_15SmallVectorImplINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a></span>, <span class='refarg'><a class="local col5 ref" href="#625InArgs" title='InArgs' data-ref="625InArgs" data-ref-filename="625InArgs">InArgs</a></span>, <span class='refarg'><a class="local col3 ref" href="#633Handler" title='Handler' data-ref="633Handler" data-ref-filename="633Handler">Handler</a></span>))</td></tr>
<tr><th id="1384">1384</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1385">1385</th><td>  }</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="634CalleePopBytes" title='CalleePopBytes' data-type='uint64_t' data-ref="634CalleePopBytes" data-ref-filename="634CalleePopBytes">CalleePopBytes</dfn> = <a class="local col2 ref" href="#622NumBytes" title='NumBytes' data-ref="622NumBytes" data-ref-filename="622NumBytes">NumBytes</a>;</td></tr>
<tr><th id="1388">1388</th><td>  <a class="local col4 ref" href="#624CallSeqEnd" title='CallSeqEnd' data-ref="624CallSeqEnd" data-ref-filename="624CallSeqEnd">CallSeqEnd</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1389">1389</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#634CalleePopBytes" title='CalleePopBytes' data-ref="634CalleePopBytes" data-ref-filename="634CalleePopBytes">CalleePopBytes</a>);</td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td>  <i>// Restore the insert point to after the call sequence.</i></td></tr>
<tr><th id="1392">1392</th><td>  <a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col0 ref" href="#590MIRBuilder" title='MIRBuilder' data-ref="590MIRBuilder" data-ref-filename="590MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#623OrigInsertPt" title='OrigInsertPt' data-ref="623OrigInsertPt" data-ref-filename="623OrigInsertPt">OrigInsertPt</a>);</td></tr>
<tr><th id="1393">1393</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1394">1394</th><td>}</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>