# compile vhdl design source files
vhdl xil_defaultlib  "../../../prj_5.srcs/sources_1/ip/axi_bram_if/sim/axi_bram_if.vhd"
vhdl xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_axi_uart_0/sim/sim_axi_uart_0.vhd"
vhdl xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_0_0/sim/sim_axi_gpio_0_0.vhd"
vhdl xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_1_0/sim/sim_axi_gpio_1_0.vhd"
vhdl xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_2_0/sim/sim_axi_gpio_2_0.vhd"
vhdl xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_3_0/sim/sim_axi_gpio_3_0.vhd"
vhdl xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_4_0/sim/sim_axi_gpio_4_0.vhd"
vhdl xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_5_0/sim/sim_axi_gpio_5_0.vhd"
vhdl xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_6_0/sim/sim_axi_gpio_6_0.vhd"
vhdl xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_7_0/sim/sim_axi_gpio_7_0.vhd"

# Do not sort compile order
nosort
