Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: vga_driver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_driver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_driver"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : vga_driver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student1/m7jo/coe758/simplegame/SimpleVideoGame/vga_driver.vhd" in Library work.
Entity <vga_driver> compiled.
Entity <vga_driver> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga_driver> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vga_driver> in library <work> (Architecture <behavioral>).
Entity <vga_driver> analyzed. Unit <vga_driver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_driver>.
    Related source file is "/home/student1/m7jo/coe758/simplegame/SimpleVideoGame/vga_driver.vhd".
WARNING:Xst:1780 - Signal <start_game> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ball_up> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ball_right> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <out_clk_half>.
    Found 1-bit register for signal <h_sync>.
    Found 1-bit register for signal <v_sync>.
    Found 8-bit register for signal <Rout>.
    Found 8-bit register for signal <Gout>.
    Found 8-bit register for signal <Bout>.
    Found 10-bit adder for signal <add0000$add0000> created at line 247.
    Found 9-bit adder for signal <add0001$add0000> created at line 247.
    Found 9-bit adder carry out for signal <add0002$addsub0000> created at line 291.
    Found 9-bit adder carry out for signal <add0003$addsub0000> created at line 298.
    Found 10-bit register for signal <ball_pos_h1>.
    Found 10-bit adder for signal <ball_pos_h1$addsub0000> created at line 214.
    Found 9-bit register for signal <ball_pos_v1>.
    Found 9-bit adder for signal <ball_pos_v1$addsub0000> created at line 215.
    Found 10-bit comparator greatequal for signal <ball_pos_v1$cmp_ge0000> created at line 165.
    Found 9-bit comparator greater for signal <ball_pos_v1$cmp_gt0000> created at line 167.
    Found 10-bit comparator greater for signal <ball_pos_v1$cmp_gt0001> created at line 165.
    Found 9-bit comparator lessequal for signal <ball_pos_v1$cmp_le0000> created at line 167.
    Found 10-bit comparator lessequal for signal <ball_pos_v1$cmp_le0001> created at line 165.
    Found 10-bit comparator less for signal <ball_pos_v1$cmp_lt0000> created at line 165.
    Found 3-bit register for signal <ball_speedx>.
    Found 10-bit comparator greatequal for signal <ball_speedx$cmp_ge0000> created at line 174.
    Found 10-bit comparator greatequal for signal <ball_speedx$cmp_ge0001> created at line 183.
    Found 10-bit comparator greatequal for signal <ball_speedx$cmp_ge0002> created at line 183.
    Found 10-bit comparator greatequal for signal <ball_speedx$cmp_ge0003> created at line 198.
    Found 9-bit comparator greater for signal <ball_speedx$cmp_gt0000> created at line 174.
    Found 10-bit comparator greater for signal <ball_speedx$cmp_gt0001> created at line 193.
    Found 10-bit comparator greater for signal <ball_speedx$cmp_gt0002> created at line 203.
    Found 9-bit comparator greater for signal <ball_speedx$cmp_gt0003> created at line 203.
    Found 10-bit comparator greater for signal <ball_speedx$cmp_gt0004> created at line 198.
    Found 9-bit comparator greater for signal <ball_speedx$cmp_gt0005> created at line 193.
    Found 10-bit comparator greater for signal <ball_speedx$cmp_gt0006> created at line 173.
    Found 9-bit comparator greater for signal <ball_speedx$cmp_gt0007> created at line 173.
    Found 9-bit comparator lessequal for signal <ball_speedx$cmp_le0000> created at line 174.
    Found 10-bit comparator lessequal for signal <ball_speedx$cmp_le0001> created at line 173.
    Found 9-bit comparator lessequal for signal <ball_speedx$cmp_le0002> created at line 183.
    Found 10-bit comparator lessequal for signal <ball_speedx$cmp_le0003> created at line 198.
    Found 9-bit comparator lessequal for signal <ball_speedx$cmp_le0004> created at line 198.
    Found 10-bit comparator lessequal for signal <ball_speedx$cmp_le0005> created at line 203.
    Found 10-bit comparator lessequal for signal <ball_speedx$cmp_le0006> created at line 193.
    Found 9-bit comparator lessequal for signal <ball_speedx$cmp_le0007> created at line 173.
    Found 10-bit comparator less for signal <ball_speedx$cmp_lt0000> created at line 203.
    Found 10-bit comparator less for signal <ball_speedx$cmp_lt0001> created at line 193.
    Found 10-bit comparator less for signal <ball_speedx$cmp_lt0002> created at line 183.
    Found 3-bit register for signal <ball_speedy>.
    Found 9-bit comparator greatequal for signal <ball_speedy$cmp_ge0000> created at line 209.
    Found 10-bit comparator greatequal for signal <ball_speedy$cmp_ge0001> created at line 209.
    Found 9-bit comparator greater for signal <ball_speedy$cmp_gt0000> created at line 208.
    Found 10-bit comparator lessequal for signal <ball_speedy$cmp_le0000> created at line 209.
    Found 9-bit comparator lessequal for signal <ball_speedy$cmp_le0001> created at line 208.
    Found 1-bit register for signal <clk_half>.
    Found 10-bit comparator less for signal <Gout$cmp_lt0000> created at line 252.
    Found 9-bit comparator less for signal <Gout$cmp_lt0001> created at line 252.
    Found 32-bit up counter for signal <h_pos>.
    Found 32-bit comparator greater for signal <h_sync$cmp_gt0000> created at line 103.
    Found 32-bit comparator lessequal for signal <h_sync$cmp_le0000> created at line 103.
    Found 32-bit up counter for signal <increment>.
    Found 9-bit updown accumulator for signal <paddle_v1>.
    Found 9-bit comparator greatequal for signal <paddle_v1$cmp_ge0000> created at line 149.
    Found 9-bit comparator greater for signal <paddle_v1$cmp_gt0000> created at line 150.
    Found 9-bit comparator less for signal <paddle_v1$cmp_lt0000> created at line 149.
    Found 9-bit updown accumulator for signal <paddle_v2>.
    Found 9-bit comparator greatequal for signal <paddle_v2$cmp_ge0000> created at line 157.
    Found 9-bit comparator greater for signal <paddle_v2$cmp_gt0000> created at line 158.
    Found 9-bit comparator less for signal <paddle_v2$cmp_lt0000> created at line 157.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0000> created at line 224.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0001> created at line 224.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0002> created at line 227.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0003> created at line 231.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0004> created at line 235.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0005> created at line 239.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0006> created at line 247.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0007> created at line 247.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0008> created at line 291.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0009> created at line 291.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0010> created at line 298.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0011> created at line 298.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0000> created at line 259.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0001> created at line 259.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0002> created at line 265.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0003> created at line 271.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0004> created at line 276.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0005> created at line 281.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0006> created at line 286.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0000> created at line 224.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0001> created at line 224.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0002> created at line 227.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0003> created at line 227.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0004> created at line 231.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0005> created at line 235.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0006> created at line 247.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0007> created at line 247.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0008> created at line 291.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0009> created at line 291.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0010> created at line 298.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0011> created at line 298.
    Found 32-bit comparator less for signal <Rout$cmp_lt0000> created at line 259.
    Found 32-bit comparator less for signal <Rout$cmp_lt0001> created at line 259.
    Found 32-bit comparator less for signal <Rout$cmp_lt0002> created at line 265.
    Found 32-bit comparator less for signal <Rout$cmp_lt0003> created at line 271.
    Found 32-bit comparator less for signal <Rout$cmp_lt0004> created at line 276.
    Found 32-bit comparator less for signal <Rout$cmp_lt0005> created at line 281.
    Found 32-bit comparator less for signal <Rout$cmp_lt0006> created at line 286.
    Found 32-bit up counter for signal <v_pos>.
    Found 32-bit comparator greater for signal <v_sync$cmp_gt0000> created at line 116.
    Found 32-bit comparator lessequal for signal <v_sync$cmp_le0000> created at line 116.
    Found 1-bit register for signal <video_on>.
    Found 32-bit comparator lessequal for signal <video_on$cmp_le0000> created at line 129.
    Found 32-bit comparator lessequal for signal <video_on$cmp_le0001> created at line 129.
    Summary:
	inferred   3 Counter(s).
	inferred   2 Accumulator(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  86 Comparator(s).
Unit <vga_driver> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 9-bit adder                                           : 2
 9-bit adder carry out                                 : 2
# Counters                                             : 3
 32-bit up counter                                     : 3
# Accumulators                                         : 2
 9-bit updown accumulator                              : 2
# Registers                                            : 12
 1-bit register                                        : 5
 10-bit register                                       : 1
 3-bit register                                        : 2
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 86
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 6
 32-bit comparator greatequal                          : 12
 32-bit comparator greater                             : 9
 32-bit comparator less                                : 7
 32-bit comparator lessequal                           : 16
 9-bit comparator greatequal                           : 3
 9-bit comparator greater                              : 8
 9-bit comparator less                                 : 3
 9-bit comparator lessequal                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <ball_speedy_0> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speedy_1> has a constant value of 1 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 9-bit adder                                           : 2
 9-bit adder carry out                                 : 2
# Counters                                             : 3
 32-bit up counter                                     : 3
# Accumulators                                         : 2
 9-bit updown accumulator                              : 2
# Registers                                            : 54
 Flip-Flops                                            : 54
# Comparators                                          : 86
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 6
 32-bit comparator greatequal                          : 12
 32-bit comparator greater                             : 9
 32-bit comparator less                                : 7
 32-bit comparator lessequal                           : 16
 9-bit comparator greatequal                           : 3
 9-bit comparator greater                              : 8
 9-bit comparator less                                 : 3
 9-bit comparator lessequal                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ball_speedy_0> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speedy_1> has a constant value of 1 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Rout_0> in Unit <vga_driver> is equivalent to the following 5 FFs/Latches, which will be removed : <Rout_1> <Rout_2> <Rout_3> <Rout_4> <Rout_6> 
WARNING:Xst:1293 - FF/Latch <ball_pos_v1_0> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Rout_5> in Unit <vga_driver> is equivalent to the following FF/Latch, which will be removed : <Rout_7> 
INFO:Xst:2261 - The FF/Latch <Bout_4> in Unit <vga_driver> is equivalent to the following 3 FFs/Latches, which will be removed : <Bout_5> <Bout_6> <Bout_7> 
INFO:Xst:2261 - The FF/Latch <Bout_0> in Unit <vga_driver> is equivalent to the following 3 FFs/Latches, which will be removed : <Bout_1> <Bout_2> <Bout_3> 

Optimizing unit <vga_driver> ...
INFO:Xst:2261 - The FF/Latch <Gout_0> in Unit <vga_driver> is equivalent to the following 6 FFs/Latches, which will be removed : <Gout_1> <Gout_2> <Gout_3> <Gout_4> <Gout_6> <Gout_7> 
INFO:Xst:2261 - The FF/Latch <Gout_0> in Unit <vga_driver> is equivalent to the following 6 FFs/Latches, which will be removed : <Gout_1> <Gout_2> <Gout_3> <Gout_4> <Gout_6> <Gout_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_driver, actual ratio is 11.
FlipFlop v_pos_1 has been replicated 1 time(s)
FlipFlop v_pos_2 has been replicated 1 time(s)
FlipFlop v_pos_3 has been replicated 1 time(s)
FlipFlop v_pos_4 has been replicated 1 time(s)
FlipFlop v_pos_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_driver.ngr
Top Level Output File Name         : vga_driver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 1891
#      GND                         : 1
#      INV                         : 106
#      LUT1                        : 164
#      LUT2                        : 275
#      LUT2_D                      : 2
#      LUT2_L                      : 6
#      LUT3                        : 56
#      LUT3_D                      : 5
#      LUT3_L                      : 4
#      LUT4                        : 361
#      LUT4_D                      : 7
#      LUT4_L                      : 11
#      MULT_AND                    : 2
#      MUXCY                       : 735
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 150
# FlipFlops/Latches                : 152
#      FD                          : 1
#      FDC                         : 41
#      FDCE                        : 37
#      FDE                         : 72
#      FDR                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 3
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      524  out of   4656    11%  
 Number of Slice Flip Flops:            152  out of   9312     1%  
 Number of 4 input LUTs:                997  out of   9312    10%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
clk_half1                          | BUFG                   | 150   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 78    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.263ns (Maximum Frequency: 107.961MHz)
   Minimum input arrival time before clock: 6.934ns
   Maximum output required time after clock: 4.285ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.760ns (frequency: 568.069MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.760ns (Levels of Logic = 0)
  Source:            clk_half (FF)
  Destination:       clk_half (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_half to clk_half
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  clk_half (clk_half1)
     FDR:R                     0.795          clk_half
    ----------------------------------------
    Total                      1.760ns (1.309ns logic, 0.451ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_half1'
  Clock period: 9.263ns (frequency: 107.961MHz)
  Total number of paths / destination ports: 27766 / 227
-------------------------------------------------------------------------
Delay:               9.263ns (Levels of Logic = 22)
  Source:            ball_pos_h1_1 (FF)
  Destination:       Gout_0 (FF)
  Source Clock:      clk_half1 rising
  Destination Clock: clk_half1 rising

  Data Path: ball_pos_h1_1 to Gout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.514   0.754  ball_pos_h1_1 (ball_pos_h1_1)
     LUT1:I0->O            1   0.612   0.000  Madd_add0000_add0000_cy<1>_rt (Madd_add0000_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_add0000_add0000_cy<1> (Madd_add0000_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0000_add0000_cy<2> (Madd_add0000_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0000_add0000_cy<3> (Madd_add0000_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0000_add0000_cy<4> (Madd_add0000_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0000_add0000_cy<5> (Madd_add0000_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0000_add0000_cy<6> (Madd_add0000_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0000_add0000_cy<7> (Madd_add0000_add0000_cy<7>)
     MUXCY:CI->O           0   0.051   0.000  Madd_add0000_add0000_cy<8> (Madd_add0000_add0000_cy<8>)
     XORCY:CI->O           9   0.699   0.766  Madd_add0000_add0000_xor<9> (add0000_add0000<9>)
     LUT2:I1->O            1   0.612   0.000  Mcompar_Rout_cmp_le0006_lut<9> (Mcompar_Rout_cmp_le0006_lut<9>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_Rout_cmp_le0006_cy<9> (Mcompar_Rout_cmp_le0006_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_Rout_cmp_le0006_cy<10> (Mcompar_Rout_cmp_le0006_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_Rout_cmp_le0006_cy<11> (Mcompar_Rout_cmp_le0006_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_Rout_cmp_le0006_cy<12> (Mcompar_Rout_cmp_le0006_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_Rout_cmp_le0006_cy<13> (Mcompar_Rout_cmp_le0006_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_Rout_cmp_le0006_cy<14> (Mcompar_Rout_cmp_le0006_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_Rout_cmp_le0006_cy<15> (Mcompar_Rout_cmp_le0006_cy<15>)
     MUXCY:CI->O           1   0.399   0.360  Mcompar_Rout_cmp_le0006_cy<16> (Rout_cmp_le0006)
     LUT4:I3->O            7   0.612   0.605  Rout_and00061 (Rout_and0006)
     LUT4:I3->O            1   0.612   0.360  Gout_mux0017<0>1352 (N35)
     LUT4:I3->O            1   0.612   0.000  Gout_mux0017<0>2 (N14)
     FDC:D                     0.268          Gout_0
    ----------------------------------------
    Total                      9.263ns (6.418ns logic, 2.845ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_half1'
  Total number of paths / destination ports: 234 / 90
-------------------------------------------------------------------------
Offset:              6.934ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       ball_speedx_0 (FF)
  Destination Clock: clk_half1 rising

  Data Path: rst to ball_speedx_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            85   1.106   1.239  rst_IBUF (rst_IBUF)
     LUT4:I0->O            1   0.612   0.387  ball_pos_v1_and0000166 (ball_pos_v1_and0000166)
     LUT4:I2->O            2   0.612   0.410  ball_pos_v1_and0000176 (N13)
     LUT4:I2->O            2   0.612   0.410  ball_speedx_and000021 (N34)
     LUT4:I2->O            3   0.612   0.451  ball_speedx_and000046 (ball_speedx_and0000)
     FDE:CE                    0.483          ball_speedx_0
    ----------------------------------------
    Total                      6.934ns (4.037ns logic, 2.897ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_half1'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              4.285ns (Levels of Logic = 1)
  Source:            Gout_0 (FF)
  Destination:       Gout<7> (PAD)
  Source Clock:      clk_half1 rising

  Data Path: Gout_0 to Gout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.514   0.602  Gout_0 (Gout_0)
     OBUF:I->O                 3.169          Gout_7_OBUF (Gout<7>)
    ----------------------------------------
    Total                      4.285ns (3.683ns logic, 0.602ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            out_clk_half (FF)
  Destination:       out_clk_half (PAD)
  Source Clock:      clk rising

  Data Path: out_clk_half to out_clk_half
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  out_clk_half (out_clk_half_OBUF)
     OBUF:I->O                 3.169          out_clk_half_OBUF (out_clk_half)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 6.46 secs
 
--> 


Total memory usage is 660736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    6 (   0 filtered)

