// Seed: 1506741855
module module_0;
  logic id_1;
  ;
  assign module_1.id_4 = 0;
  parameter id_2 = 1;
  always id_1 <= 1;
  logic id_3;
  ;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  wire id_4,
    output tri0 id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd38
) (
    output wand id_0,
    output wand id_1,
    output supply0 id_2,
    input tri1 id_3[id_5 : -1],
    input wire id_4
    , id_9,
    input wor _id_5,
    input wire id_6,
    output supply1 id_7
);
  logic id_10;
  ;
  module_0 modCall_1 ();
  wire id_11;
endmodule
