srcscan starts
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
E:/Xilinx/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd(972): WARNING: directive wired_three_state expects one argument (VHDL-1382)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file E:/Xilinx/Vivado/2017.1/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "E:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing module add (VERI-9002)
C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/add.v(28): WARNING: redeclaration of ansi port warning_1 is not allowed (VERI-1372)
C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/add.v(28): WARNING: redeclaration of ansi port warning_2 is not allowed (VERI-1372)
C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/add.v(29): WARNING: redeclaration of ansi port warning is not allowed (VERI-1372)
INFO: analyzing module design_1_add_0_2 (VERI-9002)
INFO: analyzing module glbl (VERI-9002)
-- Analyzing VHDL file "c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_add_0_2/design_1_add_0_2_sim_netlist.vhdl" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity design_1_add_0_2 (VHDL-1012)
INFO: analyzing architecture STRUCTURE of entity design_1_add_0_2 (VHDL-9006)
Listing tops:
VeriTop library:xil_defaultlib mod:add
VeriTop library:xil_defaultlib mod:design_1_add_0_2
VeriTop library:xil_defaultlib mod:glbl
VHDL top: library:xil_defaultlib entity:design_1_add_0_2 arch:
VHDL top: library:xil_defaultlib entity:design_1_add_0_2 arch:
END of tops
C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/add.v(23): INFO: compiling module add (VERI-1018)
c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_add_0_2/design_1_add_0_2_sim_netlist.v(17): INFO: compiling module design_1_add_0_2 (VERI-1018)
c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_add_0_2/design_1_add_0_2_sim_netlist.v(40): INFO: compiling module glbl (VERI-1018)
c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_add_0_2/design_1_add_0_2_sim_netlist.vhdl(17): INFO: executing design_1_add_0_2(STRUCTURE) (VHDL-1067)
srcscan exits with return value 0
