<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v</a>
defines: 
time_elapsed: 1.928s
ram usage: 36868 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppji0icxs/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_main --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v:1</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v:1</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v:1</a>: Top level module &#34;work@main&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v:10</a>: Cannot find a module definition for &#34;work@main::test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_main --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@main), id:84
|vpiName:work@main
|uhdmallPackages:
\_package: builtin, id:85, parent:work@main
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:86
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:87
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:88
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:89
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@main, id:90, file:<a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v</a>, line:1, parent:work@main
  |vpiDefName:work@main
  |vpiFullName:work@main
  |vpiProcess:
  \_initial: , id:6
    |vpiStmt:
    \_begin: , id:7, line:13
      |vpiFullName:work@main
      |vpiStmt:
      \_assignment: , id:10, line:14
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), id:8, line:14
          |vpiName:clk
          |vpiFullName:work@main.clk
        |vpiRhs:
        \_constant: , id:9, line:14
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_for_stmt: , id:11, line:15
        |vpiFullName:work@main
        |vpiCondition:
        \_operation: , id:16, line:15
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (idx), id:15, line:15
            |vpiName:idx
            |vpiFullName:work@main.idx
          |vpiOperand:
          \_ref_obj: (ITERATIONS), id:17, line:15
            |vpiName:ITERATIONS
            |vpiFullName:work@main.ITERATIONS
        |vpiForInitStmt:
        \_assign_stmt: , id:12
          |vpiRhs:
          \_unsupported_expr: , id:14, line:1
          |vpiLhs:
          \_logic_var: (@@BAD_SYMBOL@@), id:13, line:15
            |vpiName:@@BAD_SYMBOL@@
            |vpiFullName:work@main.@@BAD_SYMBOL@@
        |vpiForIncStmt:
        \_operation: , id:19, line:15
          |vpiOperand:
          \_ref_obj: (idx), id:18, line:15
            |vpiName:idx
        |vpiStmt:
        \_begin: , id:20, line:15
          |vpiFullName:work@main
          |vpiStmt:
          \_assignment: , id:23, line:16
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (src0), id:21, line:16
              |vpiName:src0
              |vpiFullName:work@main.src0
            |vpiRhs:
            \_sys_func_call: ($random), id:22, line:16
              |vpiName:$random
          |vpiStmt:
          \_assignment: , id:26, line:17
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (src1), id:24, line:17
              |vpiName:src1
              |vpiFullName:work@main.src1
            |vpiRhs:
            \_sys_func_call: ($random), id:25, line:17
              |vpiName:$random
          |vpiStmt:
          \_assignment: , id:31, line:18
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (ref_dst), id:27, line:18
              |vpiName:ref_dst
              |vpiFullName:work@main.ref_dst
            |vpiRhs:
            \_operation: , id:29, line:18
              |vpiOpType:30
              |vpiOperand:
              \_ref_obj: (src0), id:28, line:18
                |vpiName:src0
                |vpiFullName:work@main.src0
              |vpiOperand:
              \_ref_obj: (src1), id:30, line:18
                |vpiName:src1
                |vpiFullName:work@main.src1
          |vpiStmt:
          \_delay_control: , id:32, line:19
            |#1
            |vpiStmt:
            \_assignment: , id:35, line:19
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (clk), id:33, line:19
                |vpiName:clk
                |vpiFullName:work@main.clk
              |vpiRhs:
              \_constant: , id:34, line:19
                |vpiConstType:7
                |vpiSize:32
                |INT:1
          |vpiStmt:
          \_delay_control: , id:36, line:20
            |#1
            |vpiStmt:
            \_if_stmt: , id:40, line:20
              |vpiCondition:
              \_operation: , id:38, line:20
                |vpiOperand:
                \_ref_obj: (dst), id:37, line:20
                  |vpiName:dst
                  |vpiFullName:work@main.dst
                |vpiOperand:
                \_ref_obj: (ref_dst), id:39, line:20
                  |vpiName:ref_dst
                  |vpiFullName:work@main.ref_dst
              |vpiStmt:
              \_begin: , id:41, line:20
                |vpiFullName:work@main
                |vpiStmt:
                \_sys_func_call: ($display), id:42, line:21
                  |vpiName:$display
                  |vpiArgument:
                  \_constant: , id:43, line:21
                    |vpiConstType:6
                    |vpiSize:41
                    |STRING:&#34;FAILED: src0=%b, src1=%b dst=%b, ref=%b&#34;
                  |vpiArgument:
                  \_ref_obj: (src0), id:44, line:22
                    |vpiName:src0
                  |vpiArgument:
                  \_ref_obj: (src1), id:45, line:22
                    |vpiName:src1
                  |vpiArgument:
                  \_ref_obj: (dst), id:46, line:22
                    |vpiName:dst
                  |vpiArgument:
                  \_ref_obj: (ref_dst), id:47, line:22
                    |vpiName:ref_dst
                |vpiStmt:
                \_sys_func_call: ($finish), id:48, line:23
                  |vpiName:$finish
          |vpiStmt:
          \_assignment: , id:51, line:25
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (clk), id:49, line:25
              |vpiName:clk
              |vpiFullName:work@main.clk
            |vpiRhs:
            \_constant: , id:50, line:25
              |vpiConstType:7
              |vpiSize:32
              |INT:0
      |vpiStmt:
      \_sys_func_call: ($display), id:52, line:27
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:53, line:27
          |vpiConstType:6
          |vpiSize:8
          |STRING:&#34;PASSED&#34;
  |vpiNet:
  \_logic_net: (src0), id:91, line:6
    |vpiName:src0
    |vpiFullName:work@main.src0
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (src1), id:92, line:6
    |vpiName:src1
    |vpiFullName:work@main.src1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (ref_dst), id:93, line:6
    |vpiName:ref_dst
    |vpiFullName:work@main.ref_dst
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (clk), id:94, line:7
    |vpiName:clk
    |vpiFullName:work@main.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (dst), id:95, line:8
    |vpiName:dst
    |vpiFullName:work@main.dst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (idx), id:96, line:12
    |vpiName:idx
    |vpiFullName:work@main.idx
  |vpiParamAssign:
  \_param_assign: , id:1, line:3
    |vpiRhs:
    \_constant: , id:2, line:3
      |vpiConstType:7
      |vpiSize:32
      |INT:8
    |vpiLhs:
    \_parameter: (WIDTH), id:0, line:3
      |vpiName:WIDTH
  |vpiParamAssign:
  \_param_assign: , id:4, line:4
    |vpiRhs:
    \_constant: , id:5, line:4
      |vpiConstType:7
      |vpiSize:32
      |INT:1000
    |vpiLhs:
    \_parameter: (ITERATIONS), id:3, line:4
      |vpiName:ITERATIONS
  |vpiParameter:
  \_parameter: (WIDTH), id:0, line:3
  |vpiParameter:
  \_parameter: (ITERATIONS), id:3, line:4
|uhdmtopModules:
\_module: work@main (work@main), id:97, file:<a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v</a>, line:1
  |vpiDefName:work@main
  |vpiName:work@main
  |vpiModule:
  \_module: work@main::test (test0), id:100, file:<a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v</a>, line:10, parent:work@main
    |vpiDefName:work@main::test
    |vpiName:test0
    |vpiFullName:work@main.test0
    |vpiPort:
    \_port: (dst), id:73, parent:test0
      |vpiName:dst
      |vpiHighConn:
      \_ref_obj: (dst), id:74, line:10
        |vpiName:dst
        |vpiActual:
        \_logic_net: (dst), id:70, line:8, parent:work@main
          |vpiName:dst
          |vpiFullName:work@main.dst
          |vpiNetType:1
          |vpiRange:
          \_range: , id:69
            |vpiLeftRange:
            \_constant: , id:67
              |INT:7
            |vpiRightRange:
            \_constant: , id:68
              |INT:0
    |vpiPort:
    \_port: (src0), id:76, parent:test0
      |vpiName:src0
      |vpiHighConn:
      \_ref_obj: (src0), id:77, line:10
        |vpiName:src0
        |vpiActual:
        \_logic_net: (src0), id:57, line:6, parent:work@main
          |vpiName:src0
          |vpiFullName:work@main.src0
          |vpiNetType:48
          |vpiRange:
          \_range: , id:56
            |vpiLeftRange:
            \_constant: , id:54
              |INT:7
            |vpiRightRange:
            \_constant: , id:55
              |INT:0
    |vpiPort:
    \_port: (src1), id:79, parent:test0
      |vpiName:src1
      |vpiHighConn:
      \_ref_obj: (src1), id:80, line:10
        |vpiName:src1
        |vpiActual:
        \_logic_net: (src1), id:61, line:6, parent:work@main
          |vpiName:src1
          |vpiFullName:work@main.src1
          |vpiNetType:48
          |vpiRange:
          \_range: , id:60
            |vpiLeftRange:
            \_constant: , id:58
              |INT:7
            |vpiRightRange:
            \_constant: , id:59
              |INT:0
    |vpiPort:
    \_port: (clk), id:82, parent:test0
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (clk), id:83, line:10
        |vpiName:clk
        |vpiActual:
        \_logic_net: (clk), id:66, line:7, parent:work@main
          |vpiName:clk
          |vpiFullName:work@main.clk
          |vpiNetType:48
    |vpiInstance:
    \_module: work@main (work@main), id:97, file:<a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v</a>, line:1
    |vpiModule:
    \_module: work@main (work@main), id:97, file:<a href="../../../../third_party/tests/ivtest/ivltests/test_forgen.v.html" target="file-frame">third_party/tests/ivtest/ivltests/test_forgen.v</a>, line:1
  |vpiNet:
  \_logic_net: (src0), id:57, line:6, parent:work@main
  |vpiNet:
  \_logic_net: (src1), id:61, line:6, parent:work@main
  |vpiNet:
  \_logic_net: (ref_dst), id:65, line:6, parent:work@main
    |vpiName:ref_dst
    |vpiFullName:work@main.ref_dst
    |vpiNetType:48
    |vpiRange:
    \_range: , id:64
      |vpiLeftRange:
      \_constant: , id:62
        |INT:7
      |vpiRightRange:
      \_constant: , id:63
        |INT:0
  |vpiNet:
  \_logic_net: (clk), id:66, line:7, parent:work@main
  |vpiNet:
  \_logic_net: (dst), id:70, line:8, parent:work@main
  |vpiNet:
  \_logic_net: (idx), id:71, line:12, parent:work@main
    |vpiName:idx
    |vpiFullName:work@main.idx
  |vpiParameter:
  \_parameter: (ITERATIONS), id:98, line:4
    |vpiName:ITERATIONS
    |INT:1000
  |vpiParameter:
  \_parameter: (WIDTH), id:99, line:3
    |vpiName:WIDTH
    |INT:8

Object: work_main of type 32 @ 1
Object:  of type 40 @ 3
Object: WIDTH of type 41 @ 3
Object:  of type 7 @ 3
Object:  of type 40 @ 4
Object: ITERATIONS of type 41 @ 4
Object:  of type 7 @ 4
Object:  of type 24 @ 0
Object: work_main of type 4 @ 13
Object:  of type 3 @ 14
Object:  of type 7 @ 14
Object: clk of type 608 @ 14
Object: work_main of type 15 @ 15
%Error: 	! Unhandled type: 15
Object: $display of type 56 @ 27
Object:  of type 7 @ 27
%Error: 	! Encountered unhandled SysFuncCall: $display
Object: builtin of type 600 @ 0
Object: work_main of type 32 @ 1
Object: test0 of type 32 @ 10
Object: dst of type 608 @ 10
Object: src0 of type 608 @ 10
Object: src1 of type 608 @ 10
Object: clk of type 608 @ 10
Object: src0 of type 36 @ 6
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: src1 of type 36 @ 6
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: ref_dst of type 36 @ 6
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: clk of type 36 @ 7
Object: dst of type 36 @ 8
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: idx of type 36 @ 12
%Error: 	! Unhandled net type: 0
%Error: Exiting due to 3 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_main --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>