AMEM_ERR: alpddr5_chn0@196703377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196703377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196704627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196704627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196705877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196705877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196707127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196707127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196708377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196708377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196709627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196709627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196710877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196710877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196860877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196860877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196862127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196862127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196863377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196863377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196864627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196864627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196865877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196865877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196867127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196867127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@196868377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@196868377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197018377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197018377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197019627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197019627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197020877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197020877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197022127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197022127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197023377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197023377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197024627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197024627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197025877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197025877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197175252000 : [LPDDR5-2.2.3.3#1] If ALPDDR5_BANK_BG would like to choose, need to change BK/BG ORG:MR3 OP[4:3] during Power-up, Initialization sequence.  
AMEM_ERR: alpddr5_chn1@197175252000 : [LPDDR5-2.2.3.3#1] If ALPDDR5_BANK_BG would like to choose, need to change BK/BG ORG:MR3 OP[4:3] during Power-up, Initialization sequence.  
AMEM_ERR: alpddr5_chn0@197175877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197175877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197177127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197177127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197178377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197178377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197179627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197179627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197180877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197180877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197182127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197182127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197183377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197183377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197333377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197333377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197334627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197334627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197335877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197335877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197337127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197337127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197338377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197338377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197339627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197339627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197340877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197340877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197490877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197490877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197492127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197492127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197493377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197493377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197494627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197494627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197495877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197495877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197497127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197497127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197498377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197498377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197645877000 : [LPDDR5-7.6.4.1.3#1] The CS input is required to be LOW (detected 'b1) during tODTUP(250000ps) when CK or/and CA ODT is changed  
AMEM_ERR: alpddr5_chn1@197645877000 : [LPDDR5-7.6.4.1.3#1] The CS input is required to be LOW (detected 'b1) during tODTUP(250000ps) when CK or/and CA ODT is changed  
AMEM_ERR: alpddr5_chn0@197648377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197648377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197649627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197649627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197650877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197650877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197652127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197652127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197653377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197653377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197654627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197654627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197655877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197655877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197804002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 156250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@197804002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 156250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@197805252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 157500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@197805252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 157500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@197805877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197805877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197807127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197807127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197808377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197808377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197809627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197809627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197810877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197810877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197812127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197812127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197813377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197813377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197966502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 318750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@197966502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 318750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@197967752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 320000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@197967752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 320000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@197968377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197968377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197969627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197969627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197970877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197970877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197972127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197972127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197973377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197973377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197974627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197974627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@197975877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@197975877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198119002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 471250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@198119002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 471250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@198120252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 472500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@198120252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 472500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@198120877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198120877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198122127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198122127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198123377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198123377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198124627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198124627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198125877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198125877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198127127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198127127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198128377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198128377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198276502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 628750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@198276502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 628750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@198277752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 630000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@198277752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 630000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@198278377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198278377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198279627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198279627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198280877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198280877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198282127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198282127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198283377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198283377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198284627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198284627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198285877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198285877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198374002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 726250ps), only DES command is allowed. MPC is detected  
AMEM_ERR: alpddr5_chn1@198374002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 726250ps), only DES command is allowed. MPC is detected  
AMEM_ERR: alpddr5_chn0@198374627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198374627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198375877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198375877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198377127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198377127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198378377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198378377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198379627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198379627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198380877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198380877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198382127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198382127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198383377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198383377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198384627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198384627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198385877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198385877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198387127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198387127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198388377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198388377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198389627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198389627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198390877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198390877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198392127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198392127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198393377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198393377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198394627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198394627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198395877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198395877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198397127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198397127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198398377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198398377000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198399627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198399627000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198400877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198400877000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198402127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_B.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn1@198402127000 : [LPDDR5-15.1.7#5] hdl_top.chipA.sub_channel_A.<protected>: tCK(avg 2500000) minimum violation, measured 1250000.  
AMEM_ERR: alpddr5_chn0@198434002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 786250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@198434002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 786250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@198435252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 787500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@198435252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 787500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@198591502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 943750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@198591502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 943750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@198592752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 945000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@198592752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 945000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@198749002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1101250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@198749002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1101250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@198750252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1102500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@198750252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1102500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@198906502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1258750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@198906502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1258750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@198907752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1260000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@198907752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1260000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@199064002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1416250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@199064002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1416250ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@199065252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1417500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@199065252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1417500ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@199221502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1573750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@199221502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1573750ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@199222752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1575000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@199222752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1575000ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@199417752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1770000ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@199417752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1770000ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@199419002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1771250ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@199419002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1771250ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@199575252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1927500ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@199575252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1927500ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@199576502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1928750ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@199576502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 1928750ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@199732752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2085000ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@199732752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2085000ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@199734002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2086250ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@199734002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2086250ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@199750252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2102500ps), only DES command is allowed. REF is detected  
AMEM_ERR: alpddr5_chn1@199750252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2102500ps), only DES command is allowed. REF is detected  
AMEM_ERR: alpddr5_chn0@199890252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2242500ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@199890252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2242500ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@199891502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2243750ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@199891502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2243750ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@200047752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2400000ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn1@200047752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2400000ps), only DES command is allowed. MRW-1 is detected  
AMEM_ERR: alpddr5_chn0@200049002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2401250ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn1@200049002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2401250ps), only DES command is allowed. MRW-2 is detected  
AMEM_ERR: alpddr5_chn0@200269002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2621250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@200269002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2621250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@200270252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2622500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@200270252000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn0@200270252000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn0@200270252000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn0@200270252000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn0@200270252000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn0@200270252000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@200270252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2622500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@200270252000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn1@200270252000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn1@200270252000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn1@200270252000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn1@200270252000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@200270252000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: alpddr5_chn0@200276502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2628750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@200276502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2628750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@200277752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2630000ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@200277752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2630000ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@200287752000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2167500ps), WCK and Data input is prohibited. CAS is detected  
AMEM_ERR: alpddr5_chn0@200287752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2640000ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn1@200287752000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2167500ps), WCK and Data input is prohibited. CAS is detected  
AMEM_ERR: alpddr5_chn1@200287752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2640000ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn0@200289002000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2168750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200289002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2641250ps), only DES command is allowed. RD16 is detected  
AMEM_ERR: alpddr5_chn1@200289002000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2168750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200289002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2641250ps), only DES command is allowed. RD16 is detected  
AMEM_ERR: mon_trackerB@200289003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h4255940, 'h4255940, size= 1  
AMEM_ERR: alpddr5_chn0@200289627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2168750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200289627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2168750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200289785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@200289785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200289785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@200289785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@200290877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2170000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200290877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2170000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200292127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2171250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200292127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2171250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200293377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2172500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200293377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2172500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200294627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2173750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200294627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2173750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200294785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200294785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200295252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 690000) minimum violation, measured 625000.  
AMEM_ERR: alpddr5_chn0@200295252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 690000) minimum violation, measured 625000.  
AMEM_ERR: alpddr5_chn1@200295877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 690000) minimum violation, measured 625000.  
AMEM_ERR: alpddr5_chn0@200295877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 690000) minimum violation, measured 625000.  
AMEM_ERR: alpddr5_chn0@200295877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2175000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200295877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2175000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200296035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200296035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200296189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200296189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200296502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200296502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200296814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200296814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200297127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200297127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200297127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2176250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200297127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2176250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200297439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200297439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: mon_trackerB@200297752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@200297752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@200297752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@200297752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn1@200297752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200297752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200298064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200298064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200298377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200298377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200298377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2177500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200298377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2177500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200298689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200298689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200299002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200299002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200299314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200299314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200299627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200299627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200299627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2178750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200299627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2178750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200299939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200299939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200300252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200300252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200300564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200300564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200300877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200300877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200300877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2180000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200300877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2180000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200301189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200301189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200301502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200301502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200301814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200301814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200302127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200302127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200302127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2181250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200302127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2181250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200302439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200302439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200302752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200302752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200303064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200303064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200303377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200303377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200303377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2182500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200303377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2182500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200303689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200303689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200304002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200304002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200304314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200304314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200304627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200304627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200304627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2183750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200304627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2183750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200304939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200304939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200305252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200305252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200305564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200305564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200305877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200305877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200305877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2185000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200305877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2185000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200306189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200306189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200306502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200306502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200306814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200306814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200307127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200307127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200307127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2186250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200307127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2186250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200307439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200307439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200307752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200307752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200308064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200308064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200308377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200308377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200308377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2187500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200308377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2187500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200308689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200308689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200309002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200309002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200309314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200309314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200309627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200309627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200309627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2188750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200309627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2188750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200309939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200309939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200310252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200310252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: mon_trackerB@200310354000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 0, size= 0  
AMEM_ERR: alpddr5_chn1@200310511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200310511000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 1, size= 0  
AMEM_ERR: alpddr5_chn0@200310511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200310511000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 1, size= 0  
AMEM_ERR: alpddr5_chn1@200310564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200310564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200310667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200310667000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 2, size= 0  
AMEM_ERR: alpddr5_chn0@200310667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200310667000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 2, size= 0  
AMEM_ERR: alpddr5_chn1@200310823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200310823000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 3, size= 0  
AMEM_ERR: alpddr5_chn0@200310823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200310823000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 3, size= 0  
AMEM_ERR: alpddr5_chn1@200310877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200310877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200310979000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200310979000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 4, size= 0  
AMEM_ERR: alpddr5_chn0@200310979000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200310979000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 4, size= 0  
AMEM_ERR: alpddr5_chn1@200311136000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311136000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 5, size= 0  
AMEM_ERR: alpddr5_chn0@200311136000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311136000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 5, size= 0  
AMEM_ERR: alpddr5_chn1@200311189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200311189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200311292000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311292000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 6, size= 0  
AMEM_ERR: alpddr5_chn0@200311292000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311292000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 6, size= 0  
AMEM_ERR: alpddr5_chn1@200311448000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311448000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 7, size= 0  
AMEM_ERR: alpddr5_chn0@200311448000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311448000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 7, size= 0  
AMEM_ERR: alpddr5_chn1@200311502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200311502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200311502000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2191250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200311502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2663750ps), only DES command is allowed. MWR is detected  
AMEM_ERR: alpddr5_chn1@200311502000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2191250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200311502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2663750ps), only DES command is allowed. MWR is detected  
AMEM_ERR: mon_trackerB@200311503000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h7a5ea0, 'h7a5ea0, size= 1  
AMEM_ERR: alpddr5_chn1@200311604000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311604000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 8, size= 0  
AMEM_ERR: alpddr5_chn0@200311604000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311604000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 8, size= 0  
AMEM_ERR: alpddr5_chn1@200311761000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311761000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 9, size= 0  
AMEM_ERR: alpddr5_chn0@200311761000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311761000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 9, size= 0  
AMEM_ERR: alpddr5_chn1@200311814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200311814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200311917000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311917000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 10, size= 0  
AMEM_ERR: alpddr5_chn0@200311917000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200311917000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 10, size= 0  
AMEM_ERR: alpddr5_chn1@200312073000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312073000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 11, size= 0  
AMEM_ERR: alpddr5_chn0@200312073000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312073000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 11, size= 0  
AMEM_ERR: alpddr5_chn1@200312127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200312127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200312127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2191250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200312127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2191250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200312229000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312229000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 12, size= 0  
AMEM_ERR: alpddr5_chn0@200312229000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312229000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 12, size= 0  
AMEM_ERR: alpddr5_chn1@200312386000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312386000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 13, size= 0  
AMEM_ERR: alpddr5_chn0@200312386000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312386000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 13, size= 0  
AMEM_ERR: alpddr5_chn1@200312439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200312439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200312542000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312542000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 14, size= 0  
AMEM_ERR: alpddr5_chn0@200312542000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312542000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 14, size= 0  
AMEM_ERR: alpddr5_chn1@200312698000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312698000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 15, size= 0  
AMEM_ERR: alpddr5_chn0@200312698000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200312698000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 15, size= 0  
AMEM_ERR: alpddr5_chn1@200312752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200312752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200313064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200313064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200313377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200313377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200313377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2192500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200313377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2192500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200313689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200313689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200314002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200314002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200314314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200314314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200314627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200314627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200314627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2193750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200314627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2193750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200314939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200314939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200315252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200315252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200315564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200315564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200315877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200315877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200315877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2195000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200315877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2195000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200316189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200316189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200316502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200316502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200316814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200316814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200317127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200317127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200317127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2196250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200317127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2196250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200317439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200317439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200317752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200317752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200318064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200318064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200318377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200318377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200318377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2197500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200318377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2197500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200318689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200318689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200319002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200319002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200319314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200319314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200319627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200319627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200319627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2198750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200319627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2198750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200319939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200319939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200320252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200320252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200320564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200320564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200320877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200320877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200320877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2200000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200320877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2200000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200321189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200321189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200321502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200321502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200321814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200321814000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200322127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200322127000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200322127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2201250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200322127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2201250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: mon_trackerB@200322427000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 0, size= 0  
AMEM_ERR: mon_trackerB@200322427000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 0, size= 0  
AMEM_ERR: alpddr5_chn1@200322439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200322439000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: mon_trackerB@200322583000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 1, size= 0  
AMEM_ERR: mon_trackerB@200322583000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 1, size= 0  
AMEM_ERR: mon_trackerB@200322739000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 2, size= 0  
AMEM_ERR: mon_trackerB@200322739000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 2, size= 0  
AMEM_ERR: alpddr5_chn1@200322752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200322752000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: mon_trackerB@200322896000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 3, size= 0  
AMEM_ERR: mon_trackerB@200322896000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 3, size= 0  
AMEM_ERR: mon_trackerB@200323052000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 4, size= 0  
AMEM_ERR: mon_trackerB@200323052000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 4, size= 0  
AMEM_ERR: alpddr5_chn1@200323064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200323064000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: mon_trackerB@200323208000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 5, size= 0  
AMEM_ERR: mon_trackerB@200323208000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 5, size= 0  
AMEM_ERR: mon_trackerB@200323364000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 6, size= 0  
AMEM_ERR: mon_trackerB@200323364000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 6, size= 0  
AMEM_ERR: alpddr5_chn1@200323377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200323377000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200323377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2202500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200323377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2202500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: mon_trackerB@200323521000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 7, size= 0  
AMEM_ERR: mon_trackerB@200323521000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 7, size= 0  
AMEM_ERR: mon_trackerB@200323677000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 8, size= 0  
AMEM_ERR: mon_trackerB@200323677000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 8, size= 0  
AMEM_ERR: alpddr5_chn1@200323689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200323689000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: mon_trackerB@200323833000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 9, size= 0  
AMEM_ERR: mon_trackerB@200323833000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 9, size= 0  
AMEM_ERR: mon_trackerB@200323989000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 10, size= 0  
AMEM_ERR: mon_trackerB@200323989000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 10, size= 0  
AMEM_ERR: alpddr5_chn1@200324002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200324002000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: mon_trackerB@200324146000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 11, size= 0  
AMEM_ERR: mon_trackerB@200324146000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 11, size= 0  
AMEM_ERR: mon_trackerB@200324302000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 12, size= 0  
AMEM_ERR: mon_trackerB@200324302000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 12, size= 0  
AMEM_ERR: alpddr5_chn1@200324314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200324314000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: mon_trackerB@200324458000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 13, size= 0  
AMEM_ERR: mon_trackerB@200324458000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 13, size= 0  
AMEM_ERR: mon_trackerB@200324614000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 14, size= 0  
AMEM_ERR: mon_trackerB@200324614000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 14, size= 0  
AMEM_ERR: alpddr5_chn1@200324627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200324627000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200324627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2203750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200324627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2203750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: mon_trackerB@200324771000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 15, size= 0  
AMEM_ERR: mon_trackerB@200324771000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 15, size= 0  
AMEM_ERR: alpddr5_chn1@200324939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200324939000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200325252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200325252000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200325564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200325564000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200325877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200325877000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200325877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2205000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200325877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2205000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200326189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200326189000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn1@200326502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_A.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200326502000 : [LPDDR5-15.2.10#5] hdl_top.chipA.sub_channel_B.<protected>: WCK[0] (avg 345000) minimum violation, measured 312000.  
AMEM_ERR: alpddr5_chn0@200327127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2206250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200327127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2206250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200328377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2207500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200328377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2207500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200330252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2682500ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn1@200330252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2682500ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn0@200371502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2723750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@200371502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2723750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@200372752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2725000ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@200372752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2725000ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@200379002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2731250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@200379002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2731250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@200380252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2732500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@200380252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2732500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@200390252000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2270000ps), WCK and Data input is prohibited. CAS is detected  
AMEM_ERR: alpddr5_chn0@200390252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2742500ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn1@200390252000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2270000ps), WCK and Data input is prohibited. CAS is detected  
AMEM_ERR: alpddr5_chn1@200390252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2742500ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn0@200391502000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2271250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200391502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2743750ps), only DES command is allowed. RD16 is detected  
AMEM_ERR: alpddr5_chn1@200391502000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2271250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200391502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2743750ps), only DES command is allowed. RD16 is detected  
AMEM_ERR: mon_trackerB@200391503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h685a7d0, 'h685a7d0, size= 1  
AMEM_ERR: alpddr5_chn0@200392127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2271250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200392127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2271250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200392285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@200392285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200392285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@200392285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@200393377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2272500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200393377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2272500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200394627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2273750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200394627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2273750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200395877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2275000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200395877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2275000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200397127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2276250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200397127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2276250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200397285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200397285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@200398377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2277500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200398377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2277500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200398535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200398535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@200399627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2278750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200399627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2278750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: mon_trackerB@200400252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@200400252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@200400252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@200400252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@200400877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2280000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200400877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2280000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200402127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2281250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200402127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2281250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200403377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2282500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200403377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2282500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200404627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2283750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200404627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2283750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200405877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2285000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200405877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2285000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200407127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2286250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200407127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2286250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200408377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2287500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200408377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2287500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200409627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2288750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200409627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2288750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200411502000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2291250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200411502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2763750ps), only DES command is allowed. MWR is detected  
AMEM_ERR: alpddr5_chn1@200411502000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2291250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200411502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2763750ps), only DES command is allowed. MWR is detected  
AMEM_ERR: mon_trackerB@200411503000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h97741b0, 'h97741b0, size= 2  
AMEM_ERR: alpddr5_chn0@200412127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2291250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200412127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2291250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: mon_trackerB@200412854000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 0, size= 0  
AMEM_ERR: alpddr5_chn1@200413011000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413011000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 1, size= 0  
AMEM_ERR: alpddr5_chn0@200413011000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413011000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 1, size= 0  
AMEM_ERR: alpddr5_chn1@200413167000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413167000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 2, size= 0  
AMEM_ERR: alpddr5_chn0@200413167000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413167000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 2, size= 0  
AMEM_ERR: alpddr5_chn1@200413323000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413323000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 3, size= 0  
AMEM_ERR: alpddr5_chn0@200413323000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413323000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 3, size= 0  
AMEM_ERR: alpddr5_chn0@200413377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2292500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200413377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2292500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200413479000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413479000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 4, size= 0  
AMEM_ERR: alpddr5_chn0@200413479000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413479000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 4, size= 0  
AMEM_ERR: mon_trackerB@200413636000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 5, size= 0  
AMEM_ERR: mon_trackerB@200413636000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 5, size= 0  
AMEM_ERR: alpddr5_chn1@200413792000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413792000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 6, size= 0  
AMEM_ERR: alpddr5_chn0@200413792000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413792000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 6, size= 0  
AMEM_ERR: alpddr5_chn1@200413948000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413948000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 7, size= 0  
AMEM_ERR: alpddr5_chn0@200413948000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200413948000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 7, size= 0  
AMEM_ERR: alpddr5_chn1@200414104000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414104000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 8, size= 0  
AMEM_ERR: alpddr5_chn0@200414104000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414104000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 8, size= 0  
AMEM_ERR: alpddr5_chn1@200414261000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414261000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 9, size= 0  
AMEM_ERR: alpddr5_chn0@200414261000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414261000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 9, size= 0  
AMEM_ERR: alpddr5_chn1@200414417000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414417000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 10, size= 0  
AMEM_ERR: alpddr5_chn0@200414417000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414417000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 10, size= 0  
AMEM_ERR: alpddr5_chn1@200414573000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414573000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 11, size= 0  
AMEM_ERR: alpddr5_chn0@200414573000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414573000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 11, size= 0  
AMEM_ERR: alpddr5_chn0@200414627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2293750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200414627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2293750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200414729000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414729000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 12, size= 0  
AMEM_ERR: alpddr5_chn0@200414729000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414729000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 12, size= 0  
AMEM_ERR: alpddr5_chn1@200414886000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414886000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 13, size= 0  
AMEM_ERR: alpddr5_chn0@200414886000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200414886000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 13, size= 0  
AMEM_ERR: alpddr5_chn1@200415042000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200415042000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 14, size= 0  
AMEM_ERR: alpddr5_chn0@200415042000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200415042000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 14, size= 0  
AMEM_ERR: alpddr5_chn1@200415198000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200415198000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 15, size= 0  
AMEM_ERR: alpddr5_chn0@200415198000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@200415198000 : [DDRMON-000#3] No matched monitored read command for chip 0 with data offset 0 and beat 15, size= 0  
AMEM_ERR: alpddr5_chn0@200415877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2295000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200415877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2295000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200417127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2296250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200417127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2296250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200418377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2297500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200418377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2297500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200419627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2298750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200419627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2298750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200420877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2300000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200420877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2300000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200422127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2301250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200422127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2301250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: mon_trackerB@200422427000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 0, size= 0  
AMEM_ERR: mon_trackerB@200422427000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 0, size= 0  
AMEM_ERR: mon_trackerB@200422583000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 1, size= 0  
AMEM_ERR: mon_trackerB@200422583000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 1, size= 0  
AMEM_ERR: mon_trackerB@200422739000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 2, size= 0  
AMEM_ERR: mon_trackerB@200422739000 : [DDRMON-000#3] No matched monitored write command for chip 0 with data offset 0 and beat 2, size= 0  
AMEM_ERR: alpddr5_chn0@200423377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2302500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200423377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2302500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200424627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2303750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200424627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2303750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200425877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2305000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200425877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2305000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200427127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2306250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200427127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2306250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200428377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2307500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200428377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2307500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200430252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2782500ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn1@200430252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2782500ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn0@200469002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2821250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@200469002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2821250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@200470252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2822500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@200470252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2822500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@200479002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2831250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@200479002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2831250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@200480252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2832500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@200480252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2832500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@200482752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2835000ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@200482752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2835000ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@200485252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2837500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@200485252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2837500ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@200487752000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2367500ps), WCK and Data input is prohibited. CAS is detected  
AMEM_ERR: alpddr5_chn0@200487752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2840000ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn1@200487752000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2367500ps), WCK and Data input is prohibited. CAS is detected  
AMEM_ERR: alpddr5_chn1@200487752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2840000ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn0@200489002000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2368750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200489002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2841250ps), only DES command is allowed. RD16 is detected  
AMEM_ERR: alpddr5_chn1@200489002000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2368750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200489002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2841250ps), only DES command is allowed. RD16 is detected  
AMEM_ERR: mon_trackerB@200489003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h11106a50, 'h11106a50, size= 1  
AMEM_ERR: alpddr5_chn0@200489627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2368750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200489627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2368750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200489785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@200489785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200489785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@200489785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@200490877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2370000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200490877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2370000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200492127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2371250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200492127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2371250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200494002000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2373750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200494002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2846250ps), only DES command is allowed. RD16 is detected  
AMEM_ERR: alpddr5_chn1@200494002000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2373750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200494002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2846250ps), only DES command is allowed. RD16 is detected  
AMEM_ERR: mon_trackerB@200494003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h11106a50, 'h11106a50, size= 2  
AMEM_ERR: alpddr5_chn0@200494627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2373750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200494627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2373750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200494785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200494785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@200495877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2375000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200495877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2375000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200496035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@200496035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@200497127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2376250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200497127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2376250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: mon_trackerB@200497752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@200497752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@200497752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@200497752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@200498377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2377500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200498377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2377500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200499627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2378750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200499627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2378750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200500877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2380000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200500877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2380000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200502127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2381250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200502127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2381250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200503377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2382500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200503377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2382500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200504627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2383750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200504627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2383750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200505877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2385000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200505877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2385000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200507127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2386250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200507127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2386250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200508377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2387500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200508377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2387500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200509627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2388750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200509627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2388750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200510511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200510511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200510667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200510667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200510823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200510823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200510877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2390000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200510877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2390000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200510979000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200510979000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200511136000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200511136000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200511292000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200511292000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200511448000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200511448000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200511604000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200511604000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200511761000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200511761000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200511917000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200511917000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200512073000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200512073000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200512127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2391250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200512127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2391250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200512229000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200512229000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200512386000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200512386000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200512542000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200512542000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200512698000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200512698000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200514002000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2393750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200514002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2866250ps), only DES command is allowed. MWR is detected  
AMEM_ERR: alpddr5_chn1@200514002000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2393750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200514002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2866250ps), only DES command is allowed. MWR is detected  
AMEM_ERR: mon_trackerB@200514003000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h22d9e30, 'h22d9e30, size= 1  
AMEM_ERR: alpddr5_chn0@200514627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2393750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200514627000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2393750ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200515511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200515511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200515667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200515667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200515823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200515823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200515979000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200515979000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200516136000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200516136000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200516292000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200516292000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200516448000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200516448000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200516502000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2396250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200516502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2868750ps), only DES command is allowed. MWR is detected  
AMEM_ERR: alpddr5_chn1@200516502000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2396250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200516502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2868750ps), only DES command is allowed. MWR is detected  
AMEM_ERR: mon_trackerB@200516503000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'ha2d9e30, 'ha2d9e30, size= 1  
AMEM_ERR: alpddr5_chn1@200516604000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200516604000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200516761000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200516761000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200516917000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200516917000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200517073000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200517073000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200517127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2396250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200517127000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2396250ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200517229000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200517229000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200517386000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200517386000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200517542000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200517542000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@200517698000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200517698000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@200518377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2397500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200518377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2397500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200520252000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2400000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200520252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2872500ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn1@200520252000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2400000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200520252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2872500ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn0@200520877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2400000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200520877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2400000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200522752000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2402500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200522752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2875000ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn1@200522752000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2402500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200522752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2875000ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn0@200523377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2402500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200523377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2402500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200525252000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2405000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200525252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2877500ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn1@200525252000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2405000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200525252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2877500ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn0@200525877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2405000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200525877000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2405000ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200527752000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2407500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200527752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2880000ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn1@200527752000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2407500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200527752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2880000ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn0@200528377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2407500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn1@200528377000 : [LPDDR5-7.6.10#2] During tVREFDQ_Weak(1000000000ps, measured 2407500ps), WCK and Data input is prohibited. WCK is detected  
AMEM_ERR: alpddr5_chn0@200530252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2882500ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn1@200530252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2882500ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn0@200535252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2887500ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn1@200535252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2887500ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn0@200565252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2917500ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn1@200565252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2917500ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn0@200567752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2920000ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn1@200567752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2920000ps), only DES command is allowed. PRE is detected  
AMEM_ERR: alpddr5_chn0@200587752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2940000ps), only DES command is allowed. SRE is detected  
AMEM_ERR: alpddr5_chn1@200587752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 2940000ps), only DES command is allowed. SRE is detected  
AMEM_ERR: alpddr5_chn0@200705877000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3058750ps), only DES command is allowed. PDE is detected  
AMEM_ERR: alpddr5_chn0@200705877000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@200705877000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@200705877000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3058750ps), only DES command is allowed. PDE is detected  
AMEM_ERR: alpddr5_chn1@200705877000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@200705877000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@201323377000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3676250ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201323377000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3676250ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201324627000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3677500ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201324627000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3677500ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201325877000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3678750ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201325877000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3678750ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201327127000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3680000ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201327127000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3680000ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201328377000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3681250ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201328377000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3681250ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201329627000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3682500ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201329627000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3682500ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201330877000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3683750ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201330877000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3683750ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201332127000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3685000ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201332127000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3685000ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201333377000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3686250ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201333377000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3686250ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201334627000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3687500ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn1@201334627000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3687500ps), only DES command is allowed. NOP is detected  
AMEM_ERR: alpddr5_chn0@201429627000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3782500ps), only DES command is allowed. SRX is detected  
AMEM_ERR: alpddr5_chn1@201429627000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 3782500ps), only DES command is allowed. SRX is detected  
AMEM_ERR: alpddr5_chn0@201820252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4172500ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@201820252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4172500ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@201821502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4173750ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@201821502000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn0@201821502000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn0@201821502000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn0@201821502000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn0@201821502000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn0@201821502000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@201821502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4173750ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@201821502000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn1@201821502000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn1@201821502000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn1@201821502000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn1@201821502000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@201821502000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: alpddr5_chn0@201824002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4176250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@201824002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4176250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@201826502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4178750ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@201826502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4178750ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@201829002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4181250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@201829002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4181250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@201831502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4183750ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@201831502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4183750ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@201834002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4186250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@201834002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4186250ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@201836502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4188750ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@201836502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4188750ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@201839002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4191250ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn1@201839002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4191250ps), only DES command is allowed. CAS is detected  
AMEM_ERR: alpddr5_chn0@201840252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4192500ps), only DES command is allowed. MWR is detected  
AMEM_ERR: alpddr5_chn1@201840252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4192500ps), only DES command is allowed. MWR is detected  
AMEM_ERR: mon_trackerB@201840253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h72d5240, 'h72d5240, size= 1  
AMEM_ERR: alpddr5_chn0@201841035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@201841035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@201841035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@201841035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@201841502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4193750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@201841502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4193750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@201842752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4195000ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@201842752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4195000ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@201845252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4197500ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@201845252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4197500ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@201846035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@201846035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@201847285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@201847285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@201847752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4200000ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@201847752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4200000ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: mon_trackerB@201849002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@201849002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@201849002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@201849002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@201850252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4202500ps), only DES command is allowed. MWR is detected  
AMEM_ERR: alpddr5_chn1@201850252000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4202500ps), only DES command is allowed. MWR is detected  
AMEM_ERR: mon_trackerB@201850253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'ha55e720, 'ha55e720, size= 2  
AMEM_ERR: alpddr5_chn0@201851502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4203750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@201851502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4203750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@201852752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4205000ps), only DES command is allowed. MWR is detected  
AMEM_ERR: alpddr5_chn1@201852752000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4205000ps), only DES command is allowed. MWR is detected  
AMEM_ERR: mon_trackerB@201852753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h20425c0, 'h20425c0, size= 1  
AMEM_ERR: alpddr5_chn0@201854002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4206250ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@201854002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4206250ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@201856502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4208750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn1@201856502000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4208750ps), only DES command is allowed. ACT-1 is detected  
AMEM_ERR: alpddr5_chn0@201859002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4211250ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn1@201859002000 : [LPDDR5-7.6.9#2] During tVREFCA_Weak(1000000000ps, measured 4211250ps), only DES command is allowed. ACT-2 is detected  
AMEM_ERR: alpddr5_chn0@201877752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 1) to RD16(ap: 0, ba: 8) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@201877752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 1) to RD16(ap: 0, ba: 8) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: mon_trackerB@201877753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1121db00, 'h1121db00, size= 1  
AMEM_ERR: alpddr5_chn0@201878535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@201878535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@201878535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@201878535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@201880253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h18cba8f0, 'h18cba8f0, size= 2  
AMEM_ERR: mon_trackerB@201882753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h8cba8f0, 'h8cba8f0, size= 3  
AMEM_ERR: alpddr5_chn0@201883535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@201883535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@201884785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@201884785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@201885253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1395850, 'h1395850, size= 4  
AMEM_ERR: mon_trackerB@201887753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1bfcaa20, 'h1bfcaa20, size= 5  
AMEM_ERR: mon_trackerB@201890253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h5481ec0, 'h5481ec0, size= 6  
AMEM_ERR: mon_trackerB@201892753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hd481ec0, 'hd481ec0, size= 7  
AMEM_ERR: mon_trackerB@201895253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h13fcaa20, 'h13fcaa20, size= 8  
AMEM_ERR: mon_trackerB@201897753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hd481ec0, 'hd481ec0, size= 9  
AMEM_ERR: alpddr5_chn1@201899261000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201899261000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201899417000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201899417000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201899573000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201899573000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201899729000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201899729000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201899886000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201899886000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201900042000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201900042000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201900198000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201900198000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@201900253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h14fd92d0, 'h14fd92d0, size= 8  
AMEM_ERR: alpddr5_chn1@201900354000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201900354000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201900511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201900511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201900667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201900667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201900823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201900823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201900979000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201900979000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201901136000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201901136000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201901292000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201901292000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201901448000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201901448000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201901761000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201901761000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201901917000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201901917000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201902073000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201902073000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201902229000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201902229000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201902386000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201902386000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201902542000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201902542000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201902698000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201902698000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201902854000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201902854000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201903011000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201903011000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201903167000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201903167000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201903323000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201903323000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201903479000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201903479000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201903636000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201903636000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201903792000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201903792000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201903948000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201903948000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@201904002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@201904002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@201904002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@201904002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn1@201904261000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201904261000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201904417000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201904417000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201904573000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201904573000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201904729000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201904729000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201904886000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201904886000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201905042000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201905042000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201905198000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201905198000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@201905253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1cfd92d0, 'h1cfd92d0, size= 5  
AMEM_ERR: alpddr5_chn1@201905354000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201905354000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201905511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201905511000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201905667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201905667000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn1@201905823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: alpddr5_chn0@201905823000 : [DDRMON-000#1] latched read DQ data has X for bit offset 0, data='b0xxxxxxxx  
AMEM_ERR: mon_trackerB@201910253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hf91fd20, 'hf91fd20, size= 2  
AMEM_ERR: mon_trackerB@201915253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1fad3bb0, 'h1fad3bb0, size= 1  
AMEM_ERR: mon_trackerB@201920253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1791fd20, 'h1791fd20, size= 1  
AMEM_ERR: mon_trackerB@201941503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h791fd20, 'h791fd20, size= 1  
AMEM_ERR: mon_trackerB@201946503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h791fd20, 'h791fd20, size= 1  
AMEM_ERR: mon_trackerB@201951503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h43c05e0, 'h43c05e0, size= 2  
AMEM_ERR: mon_trackerB@201956503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hc3c05e0, 'hc3c05e0, size= 3  
AMEM_ERR: mon_trackerB@201959003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hcba8f0, 'hcba8f0, size= 4  
AMEM_ERR: mon_trackerB@201961503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'ha5b0460, 'ha5b0460, size= 5  
AMEM_ERR: mon_trackerB@201979003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hefd92d0, 'hefd92d0, size= 1  
AMEM_ERR: mon_trackerB@201984003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1f91fd20, 'h1f91fd20, size= 1  
AMEM_ERR: mon_trackerB@202009003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h752da40, 'h752da40, size= 1  
AMEM_ERR: mon_trackerB@202014003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1fcaa30, 'h1fcaa30, size= 2  
AMEM_ERR: mon_trackerB@202019003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h40e0810, 'h40e0810, size= 3  
AMEM_ERR: mon_trackerB@202024003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h40e0810, 'h40e0810, size= 4  
AMEM_ERR: mon_trackerB@202040253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hf52da40, 'hf52da40, size= 1  
AMEM_ERR: mon_trackerB@202045253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1fec8a60, 'h1fec8a60, size= 1  
AMEM_ERR: mon_trackerB@202050253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1fec8a60, 'h1fec8a60, size= 1  
AMEM_ERR: mon_trackerB@202071503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h6b92870, 'h6b92870, size= 1  
AMEM_ERR: mon_trackerB@202076503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hbb8570, 'hbb8570, size= 1  
AMEM_ERR: mon_trackerB@202170253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h12600d60, 'h12600d60, size= 1  
AMEM_ERR: alpddr5_chn0@202171035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202171035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202171035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202171035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202172753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h1b56fa90, 'h1b56fa90, size= 2  
AMEM_ERR: mon_trackerB@202175253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h16e9bc70, 'h16e9bc70, size= 3  
AMEM_ERR: alpddr5_chn0@202176035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202176035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202177285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202177285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202177753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h188c4d80, 'h188c4d80, size= 4  
AMEM_ERR: mon_trackerB@202179002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202179002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202179002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202179002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202209003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1eb92870, 'h1eb92870, size= 1  
AMEM_ERR: alpddr5_chn0@202209785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202209785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202209785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202209785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202211503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h61b1260, 'h61b1260, size= 2  
AMEM_ERR: alpddr5_chn0@202214785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202214785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202216035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202216035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202217752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202217752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202217752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202217752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202231503000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h1491b430, 'h1491b430, size= 1  
AMEM_ERR: mon_trackerB@202234003000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h9800090, 'h9800090, size= 1  
AMEM_ERR: alpddr5_chn0@202259002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@202259002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: mon_trackerB@202259003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1e103c10, 'h1e103c10, size= 1  
AMEM_ERR: alpddr5_chn0@202259785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202259785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202259785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202259785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202264785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202264785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202266035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202266035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202267752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202267752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202267752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202267752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202271503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h6103c10, 'h6103c10, size= 2  
AMEM_ERR: mon_trackerB@202291503000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h13800090, 'h13800090, size= 1  
AMEM_ERR: mon_trackerB@202294003000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h193d5240, 'h193d5240, size= 1  
AMEM_ERR: mon_trackerB@202296503000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h161a9410, 'h161a9410, size= 1  
AMEM_ERR: mon_trackerB@202325253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1fbb4ec0, 'h1fbb4ec0, size= 1  
AMEM_ERR: alpddr5_chn0@202326035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202326035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202326035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202326035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202331035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202331035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202332285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202332285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202334002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202334002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202334002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202334002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202380253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h133e6e30, 'h133e6e30, size= 1  
AMEM_ERR: alpddr5_chn0@202381035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202381035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202381035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202381035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202382753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h8e85790, 'h8e85790, size= 2  
AMEM_ERR: mon_trackerB@202385253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h793be90, 'h793be90, size= 3  
AMEM_ERR: alpddr5_chn0@202386035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202386035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202387285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202387285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202387753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h1d9c9400, 'h1d9c9400, size= 4  
AMEM_ERR: mon_trackerB@202389002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202389002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202389002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202389002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202390253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h15d68650, 'h15d68650, size= 5  
AMEM_ERR: mon_trackerB@202415253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'he2371f0, 'he2371f0, size= 1  
AMEM_ERR: alpddr5_chn0@202416035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202416035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202416035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202416035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202421035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202421035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202422285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202422285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202424002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202424002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202424002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202424002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202446503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1f23d730, 'h1f23d730, size= 1  
AMEM_ERR: alpddr5_chn0@202447285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202447285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202447285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202447285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202452285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202452285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202453535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202453535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202454003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1723d730, 'h1723d730, size= 2  
AMEM_ERR: mon_trackerB@202457752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202457752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202457752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202457752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202475253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h66f1180, 'h66f1180, size= 1  
AMEM_ERR: mon_trackerB@202506503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h5756e90, 'h5756e90, size= 1  
AMEM_ERR: alpddr5_chn0@202507285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202507285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202507285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202507285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202511503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1f756ea0, 'h1f756ea0, size= 2  
AMEM_ERR: alpddr5_chn0@202512285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202512285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202513535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202513535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202515252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202515252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202515252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202515252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202531503000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h16064430, 'h16064430, size= 1  
AMEM_ERR: mon_trackerB@202534003000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'haf836c0, 'haf836c0, size= 1  
AMEM_ERR: mon_trackerB@202572753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h1f93be90, 'h1f93be90, size= 1  
AMEM_ERR: alpddr5_chn0@202573535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202573535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202573535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202573535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202578535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202578535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202579785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202579785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202581502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202581502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202581502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202581502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202612753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h264b130, 'h264b130, size= 1  
AMEM_ERR: alpddr5_chn0@202613535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202613535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202613535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202613535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202617753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1864b140, 'h1864b140, size= 2  
AMEM_ERR: alpddr5_chn0@202618535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202618535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202619785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202619785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202622753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1064b140, 'h1064b140, size= 3  
AMEM_ERR: mon_trackerB@202624002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202624002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202624002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202624002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202627753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'ha64b130, 'ha64b130, size= 4  
AMEM_ERR: mon_trackerB@202647753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h162371f0, 'h162371f0, size= 1  
AMEM_ERR: mon_trackerB@202706503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h181cc980, 'h181cc980, size= 1  
AMEM_ERR: alpddr5_chn0@202707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202726503000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h8e3f580, 'h8e3f580, size= 2  
AMEM_ERR: mon_trackerB@202855253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1efcce0, 'h1efcce0, size= 1  
AMEM_ERR: alpddr5_chn0@202856035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202856035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202856035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202856035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202857753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h9efcce0, 'h9efcce0, size= 2  
AMEM_ERR: alpddr5_chn0@202861035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202861035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202862285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202862285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202864002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202864002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202864002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202864002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202877753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h19389260, 'h19389260, size= 1  
AMEM_ERR: mon_trackerB@202906503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'ha4c2630, 'ha4c2630, size= 1  
AMEM_ERR: alpddr5_chn0@202907285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@202907285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202907285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@202907285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202912285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202912285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@202913535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@202913535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@202915252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@202915252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202915252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@202915252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@202929003000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'hc0226f0, 'hc0226f0, size= 1  
AMEM_ERR: mon_trackerB@203009003000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h92cde10, 'h92cde10, size= 1  
AMEM_ERR: alpddr5_chn0@203009785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203009785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203009785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203009785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203014785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203014785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203016035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203016035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203017752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203017752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203017752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203017752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@203029003000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h166b4620, 'h166b4620, size= 2  
AMEM_ERR: mon_trackerB@203031503000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h6fbe650, 'h6fbe650, size= 1  
AMEM_ERR: mon_trackerB@203107753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h12fe1c60, 'h12fe1c60, size= 1  
AMEM_ERR: alpddr5_chn0@203108535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203108535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203108535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203108535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203112753000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h12fe1c60, 'h12fe1c60, size= 2  
AMEM_ERR: alpddr5_chn0@203113535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203113535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203114785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203114785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203116502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203116502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203116502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203116502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@203132753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'heb912f0, 'heb912f0, size= 1  
AMEM_ERR: mon_trackerB@203210253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1f372090, 'h1f372090, size= 1  
AMEM_ERR: alpddr5_chn0@203211035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203211035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203211035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203211035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203216035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203216035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203217285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203217285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203219002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203219002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203219002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203219002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@203230253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h166c6190, 'h166c6190, size= 2  
AMEM_ERR: mon_trackerB@203317753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h1a799c30, 'h1a799c30, size= 1  
AMEM_ERR: alpddr5_chn0@203318535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203318535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203318535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203318535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203323535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203323535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203324785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203324785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203326502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203326502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203326502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203326502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@203410253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h71a8640, 'h71a8640, size= 1  
AMEM_ERR: alpddr5_chn0@203411035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203411035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203411035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203411035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203415253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h71a8640, 'h71a8640, size= 2  
AMEM_ERR: alpddr5_chn0@203416035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203416035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203417285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203417285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203419002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203419002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203419002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203419002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@203540253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h66eba10, 'h66eba10, size= 1  
AMEM_ERR: alpddr5_chn0@203541035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203541035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203541035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203541035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203545253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h66eba10, 'h66eba10, size= 2  
AMEM_ERR: alpddr5_chn0@203546035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203546035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203547285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203547285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203549002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203549002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203549002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203549002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@203561503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hf78be20, 'hf78be20, size= 3  
AMEM_ERR: mon_trackerB@203584003000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'hbeec980, 'hbeec980, size= 1  
AMEM_ERR: mon_trackerB@203610253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h198c0e10, 'h198c0e10, size= 1  
AMEM_ERR: alpddr5_chn0@203611035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203611035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203611035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203611035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203616035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203616035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203617285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203617285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203619002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203619002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203619002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203619002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_trackerB@203630253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'hfc6b080, 'hfc6b080, size= 2  
AMEM_ERR: mon_trackerB@203632753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h13b4040, 'h13b4040, size= 1  
AMEM_ERR: alpddr5_chn0@203707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@203809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@203908535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203908535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203908535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203908535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203913535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203913535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203914785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203914785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203916502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@203916502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203916502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203916502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204014785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204014785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204014785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204014785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204019785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204019785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204021035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204021035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204022752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204022752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204022752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204022752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204107285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204107285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204107285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204107285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204112285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204112285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204113535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204113535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204115252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204115252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204115252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204115252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204252285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204252285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204252285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204252285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204257285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204257285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204258535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204258535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204260252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204260252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204260252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204260252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204312752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 2) to RD16(ap: 0, ba: 5) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@204312752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 2) to RD16(ap: 0, ba: 5) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@204313535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204313535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204313535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204313535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204318535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204318535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204319785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204319785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204321502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204321502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204321502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204321502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204409785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204409785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204409785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204409785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204414785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204414785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204416035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204416035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204417752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204417752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204417752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204417752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204497285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204497285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204497285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204497285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204502285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204502285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204503535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204503535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204505252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204505252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204505252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204505252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204612285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204612285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204612285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204612285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204617285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204617285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204618535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204618535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204620252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204620252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204620252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204620252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204708535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204708535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204708535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204708535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204713535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204713535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204714785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204714785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204716502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204716502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204951035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204951035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204951035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204951035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204956035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204956035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204957285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204957285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204959002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@204959002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204959002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204959002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@204999785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204999785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204999785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204999785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205004785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205004785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205006035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205006035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205007752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205007752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205007752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205007752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205061035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205061035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205061035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205061035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205066035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205066035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205067285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205067285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205069002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205069002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205069002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205069002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205111035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205111035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205111035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205111035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205116035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205116035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205117285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205117285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205119002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205119002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205119002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205119002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205192285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205192285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205192285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205192285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205197285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205197285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205198535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205198535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205201502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205201502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205201502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205201502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205282285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205282285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205282285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205282285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205287285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205287285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205288535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205288535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205291502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205291502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205291502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205291502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205411035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205411035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205411035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205411035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205416035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205416035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205417285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205417285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205419002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205419002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205419002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205419002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205507285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205507285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205507285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205507285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205512285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205512285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205513535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205513535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205515252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205515252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205515252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205515252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205634785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205634785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205634785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205634785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205639785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205639785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205641035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205641035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205642752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205642752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205642752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205642752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205876035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205876035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205876035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205876035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205881035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205881035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205882285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205882285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205885252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205885252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205885252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205885252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205899002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 7) to RD16(ap: 0, ba: 11) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@205899002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 7) to RD16(ap: 0, ba: 11) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@205899785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205899785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205899785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205899785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205904785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205904785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205906035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205906035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205907752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205907752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205907752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205907752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@205967285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205967285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205967285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205967285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205972285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205972285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205973535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205973535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205975252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@205975252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205975252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205975252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@206015252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 1) to RD16(ap: 0, ba: 11) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@206015252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 1) to RD16(ap: 0, ba: 11) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@206016035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206016035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206016035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206016035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206021035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206021035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206022285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206022285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206024002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@206024002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206024002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206024002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@206114785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206114785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206114785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206114785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206119785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206119785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206121035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206121035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206122752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@206122752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206122752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206122752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@206137752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 9) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@206137752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 9) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@206138535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206138535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206138535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206138535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206143535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206143535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206144785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206144785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206146502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@206146502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206146502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206146502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@206188535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206188535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206188535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206188535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206193535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206193535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206194785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206194785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206196502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@206196502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206196502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206196502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@206211502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 10) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@206211502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 10) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@206212285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206212285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206212285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206212285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206217285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206217285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206218535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206218535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206220252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@206220252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206220252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206220252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@206308535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206308535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206308535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206308535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206313535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206313535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206314785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206314785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206317752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@206317752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206317752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206317752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@206343535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206343535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206343535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206343535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206348535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206348535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206349785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206349785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206351502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@206351502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206351502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206351502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@206412285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206412285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206412285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206412285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206417285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206417285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206418535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206418535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206420252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@206420252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206420252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206420252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@206508535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206508535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206508535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206508535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206513535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206513535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206514785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206514785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206516502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@206516502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206516502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206516502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@207200877000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@207200877000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@207200877000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@207200877000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: alpddr5_chn0@208336035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208336035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208336035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208336035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208341035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208341035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208342285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208342285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208344002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208344002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208344002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208344002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208362285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208362285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208362285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208362285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208367285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208367285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208368535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208368535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208370252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208370252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208370252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208370252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208390252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 8) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@208390252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 8) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@208391035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208391035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208391035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208391035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208396035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208396035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208397285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208397285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208399002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208399002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208399002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208399002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208459785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208459785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208459785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208459785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208464785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208464785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208466035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208466035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208469002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208469002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208469002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208469002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208486502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 3) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@208486502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 3) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn0@208487285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208487285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208487285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208487285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208492285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208492285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208493535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208493535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208495252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208495252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208495252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208495252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208559002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 5) to RD16(ap: 0, ba: 1) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@208559002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 5) to RD16(ap: 0, ba: 1) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@208559785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208559785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208559785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208559785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208564785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208564785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208566035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208566035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208569002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208569002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208569002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208569002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208666035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208666035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208666035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208666035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208671035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208671035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208672285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208672285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208674002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208674002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208674002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208674002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208716502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208716502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208736502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 3) to RD16(ap: 0, ba: 14) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@208736502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 3) to RD16(ap: 0, ba: 14) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn0@208737285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208737285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208737285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208737285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208742285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208742285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208743535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208743535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208745252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208745252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208745252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208745252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208812285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208812285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208812285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208812285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208817285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208817285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208818535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208818535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208820252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208820252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208820252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208820252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208876035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208876035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208876035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208876035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208881035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208881035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208882285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208882285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208884002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208884002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208884002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208884002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@208943535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208943535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208943535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208943535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208948535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208948535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208949785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208949785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208951502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@208951502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208951502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208951502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209008535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209008535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209008535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209008535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209013535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209013535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209014785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209014785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209016502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209016502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209016502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209016502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209108535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209108535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209108535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209108535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209113535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209113535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209114785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209114785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209116502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209116502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209116502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209116502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209196035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209196035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209196035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209196035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209201035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209201035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209202285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209202285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209204002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209204002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209204002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209204002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209221502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 0) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@209221502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 0) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@209222285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209222285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209222285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209222285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209227285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209227285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209228535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209228535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209230252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209230252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209230252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209230252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209286035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209286035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209286035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209286035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209291035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209291035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209292285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209292285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209294002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209294002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209294002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209294002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209379785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209379785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209379785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209379785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209384785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209384785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209386035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209386035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209387752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209387752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209387752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209387752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209418535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209418535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209418535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209418535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209423535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209423535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209424785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209424785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209426502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209426502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209426502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209426502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209463535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209463535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209463535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209463535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209468535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209468535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209469785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209469785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209471502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209471502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209471502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209471502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209511502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 0) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@209511502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 0) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@209512285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209512285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209512285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209512285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209517285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209517285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209518535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209518535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209520252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209520252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209520252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209520252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209613535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209613535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209613535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209613535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209618535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209618535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209619785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209619785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209621502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209621502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209621502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209621502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209684785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209684785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209684785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209684785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209689785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209689785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209691035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209691035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209692752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209692752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209692752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209692752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209716035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209716035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209716035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209716035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209721035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209721035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209722285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209722285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209724002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209724002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209724002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209724002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209739002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 7) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@209739002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 7) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@209739785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209739785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209739785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209739785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209744785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209744785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209746035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209746035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209747752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209747752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209747752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209747752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209778535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209778535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209778535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209778535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209783535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209783535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209784785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209784785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209786502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209786502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209786502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209786502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209800252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 11) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 18 cycles)  
AMEM_ERR: alpddr5_chn1@209800252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 11) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 18 cycles)  
AMEM_ERR: alpddr5_chn0@209862285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209862285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209862285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209862285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209867285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209867285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209868535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209868535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209870252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209870252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209870252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209870252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@209913535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209913535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209913535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209913535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209918535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209918535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209919785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209919785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209921502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@209921502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209921502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209921502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210003535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210003535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210003535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210003535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210008535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210008535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210009785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210009785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210011502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210011502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210011502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210011502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210143535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210143535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210143535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210143535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210148535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210148535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210149785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210149785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210151502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210151502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210151502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210151502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210169002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 8) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@210169002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 8) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn0@210169785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210169785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210169785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210169785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210174785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210174785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210176035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210176035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210177752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210177752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210177752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210177752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210228535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210228535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210228535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210228535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210233535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210233535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210234785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210234785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210236502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210236502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210236502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210236502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210291035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210291035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210291035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210291035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210296035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210296035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210297285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210297285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210299002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210299002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210299002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210299002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210511035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210511035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210511035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210511035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210516035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210516035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210517285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210517285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210519002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210519002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210519002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210519002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210562285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210562285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210562285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210562285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210567285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210567285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210568535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210568535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210570252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210570252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210570252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210570252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210609785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210609785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210609785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210609785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210614785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210614785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210616035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210616035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210617752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210617752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210617752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210617752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210731035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210731035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210731035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210731035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210736035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210736035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210737285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210737285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210739002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210739002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210739002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210739002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210833535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210833535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210833535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210833535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210838535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210838535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210839785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210839785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210841502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210841502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210841502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210841502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210901035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210901035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210901035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210901035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210906035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210906035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210907285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210907285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210909002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210909002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210909002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210909002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
AMEM_ERR: alpddr5_chn0@210964785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210964785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210964785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210964785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210969785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210969785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210971035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210971035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210972752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@210972752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210972752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210972752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
AMEM_ERR: mon_tracker@211020252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211020252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211112752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211112752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211180252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211180252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211217752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211217752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211315252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211315252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211389002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211389002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211431502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211431502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211572752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211572752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211655252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211655252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211915252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211915252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211992752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211992752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: alpddr5_chn0@212009002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 8) to RD16(ap: 0, ba: 7) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@212009002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 8) to RD16(ap: 0, ba: 7) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: mon_tracker@212017752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212017752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212100252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212100252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212246502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212246502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212317752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212317752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212400252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212400252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212517752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212517752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212617752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212617752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212812752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212812752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212879002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212879002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212919002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212919002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@213020252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@213020252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: alpddr5_chn0@213678377000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@213678377000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@213678377000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@213678377000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: mon_tracker@214821502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214821502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214851502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214851502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: alpddr5_chn0@214866502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 3) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@214866502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 3) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: mon_tracker@214877752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214877752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214946502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214946502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215001502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215001502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: alpddr5_chn0@215037752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 11) to RD16(ap: 0, ba: 12) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 18 cycles)  
AMEM_ERR: alpddr5_chn1@215037752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 11) to RD16(ap: 0, ba: 12) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 18 cycles)  
AMEM_ERR: mon_tracker@215140252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215140252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: alpddr5_chn0@215157752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 15) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@215157752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 15) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: mon_tracker@215166502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215166502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215231502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215231502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215379002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215379002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215515252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215515252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215615252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215615252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215676502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215676502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215855252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215855252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215921502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215921502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216017752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216017752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216119002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216119002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216425252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216425252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216547752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216547752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216591502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216591502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216657752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216657752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216696502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216696502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: alpddr5_chn0@216711502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 2) to RD16(ap: 0, ba: 10) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@216711502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 2) to RD16(ap: 0, ba: 10) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: mon_tracker@216720252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216720252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216785252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216785252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: alpddr5_chn0@216815252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@216815252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: mon_tracker@216824002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216824002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216874002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216874002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216935252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216935252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216972752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216972752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: alpddr5_chn0@216990252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 3) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@216990252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 3) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: mon_tracker@216999002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216999002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217054002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217054002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217257752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217257752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217516502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217516502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217794002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217794002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: alpddr5_chn0@220057127000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@220057127000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@220057127000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@220057127000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
 LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,132,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,132,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,132,752,000|    MWRITE|  0  |  1/3  |  00002E44|  000002F0|00000000EB912F0|00000000EB912F0|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203132753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'heb912f0, 'heb912f0, size= 1  
|   203,150,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,151,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,150,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,151,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,172,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,172,752,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,174,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,175,252,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,189,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,190,252,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,190,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,191,502,000|     ACT-2|  0  |       |  00004DC8|          |               |               |        |          |   |          |   0 |     |
|   203,193,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,194,002,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,195,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,196,502,000|     ACT-2|  0  |       |  00001B18|          |               |               |        |          |   |          |   0 |     |
|   203,197,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,197,752,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,208,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,209,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,208,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,209,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,209,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,209,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,210,252,000|      RD16|  0  |  3/3  |  00004DC8|  00000090|00000001F372090|00000001F372090|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203210253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h1f372090, 'h1f372090, size= 1  
AMEM_ERR: alpddr5_chn0@203211035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203211035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203211035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203211035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203216035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203216035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203217285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203217285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203219002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,218,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,219,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@203219002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203219002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203219002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,229,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,229,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,230,252,000|    MWRITE|  0  |  2/3  |  00001B18|  00000190|0000000166C6190|0000000166C6190|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203230253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h166c6190, 'h166c6190, size= 2  
|   203,233,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,234,002,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,248,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,249,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,248,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,249,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,252,127,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,252,752,000|   REFRESH|  0  |  1/3  |PAIRED:3/3|       RFM|               |               |        |          |   |          |   0 |     |
|   203,274,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,275,252,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,292,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,292,752,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,293,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,294,002,000|     ACT-2|  0  |       |  00001E67|          |               |               |        |          |   |          |   0 |     |
|   203,315,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,316,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,315,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,316,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,317,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,317,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,317,752,000|    MWRITE|  0  |  3/1  |  00001E67|  00000030|00000001A799C30|00000001A799C30|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203317753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h1a799c30, 'h1a799c30, size= 1  
AMEM_ERR: alpddr5_chn0@203318535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203318535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203318535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203318535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203323535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203323535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203324785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203324785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203326502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   203,325,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,326,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@203326502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203326502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203326502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   203,335,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,336,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,335,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,336,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,372,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,372,752,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,389,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,390,252,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,390,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,391,502,000|     ACT-2|  0  |       |  000046A1|          |               |               |        |          |   |          |   0 |     |
|   203,408,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,409,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,408,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,409,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,409,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,409,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,410,252,000|      RD16|  0  |  0/3  |  000046A1|  00000240|0000000071A8640|0000000071A8640|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203410253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h71a8640, 'h71a8640, size= 1  
AMEM_ERR: alpddr5_chn0@203411035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203411035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203411035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203411035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   203,414,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,414,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,415,252,000|      RD16|  0  |  0/3  |  000046A1|  00000240|0000000071A8640|0000000071A8640|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203415253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h71a8640, 'h71a8640, size= 2  
AMEM_ERR: alpddr5_chn0@203416035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203416035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203417285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203417285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203419002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,418,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,419,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@203419002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203419002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203419002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,444,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,445,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,444,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,445,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,468,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,469,002,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,478,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,479,002,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,485,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,486,502,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,487,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,487,752,000|     ACT-2|  0  |       |  00001BAE|          |               |               |        |          |   |          |   0 |     |
|   203,538,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,539,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,538,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,539,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,539,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,539,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,540,252,000|      RD16|  0  |  0/3  |  00001BAE|  00000210|0000000066EBA10|0000000066EBA10|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203540253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h66eba10, 'h66eba10, size= 1  
AMEM_ERR: alpddr5_chn0@203541035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203541035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203541035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203541035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   203,540,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,541,502,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,542,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,542,752,000|     ACT-2|  0  |       |  00005E2F|          |               |               |        |          |   |          |   0 |     |
|   203,544,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,544,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,545,252,000|      RD16|  0  |  0/3  |  00001BAE|  00000210|0000000066EBA10|0000000066EBA10|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203545253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h66eba10, 'h66eba10, size= 2  
AMEM_ERR: alpddr5_chn0@203546035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203546035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   203,545,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,546,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@203547285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203547285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   203,547,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,547,752,000|     ACT-2|  0  |       |  00007BB2|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@203549002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,548,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,549,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@203549002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203549002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203549002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,560,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,560,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,561,502,000|      RD16|  0  |  1/3  |  00005E2F|  00000220|00000000F78BE20|00000000F78BE20|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203561503000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'hf78be20, 'hf78be20, size= 3  
|   203,572,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,572,752,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,578,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,579,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,583,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,583,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,584,002,000|    MWRITE|  0  |  1/1  |  00007BB2|  00000180|00000000BEEC980|00000000BEEC980|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203584003000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'hbeec980, 'hbeec980, size= 1  
|   203,584,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,585,252,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,589,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,590,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,590,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,591,502,000|     ACT-2|  0  |       |  00006303|          |               |               |        |          |   |          |   0 |     |
|   203,595,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,596,502,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,597,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,597,752,000|     ACT-2|  0  |       |  00004ED0|          |               |               |        |          |   |          |   0 |     |
|   203,602,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,602,752,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,603,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,604,002,000|     ACT-2|  0  |       |  000071AC|          |               |               |        |          |   |          |   0 |     |
|   203,604,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,605,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,604,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,605,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,608,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,609,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,608,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,609,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,609,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,609,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,610,252,000|      RD16|  0  |  3/0  |  00006303|  00000210|0000000198C0E10|0000000198C0E10|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203610253000 : [DDRMON-000#2] No matched monitored read command for chip 0 with physical/logical address 'h198c0e10, 'h198c0e10, size= 1  
AMEM_ERR: alpddr5_chn0@203611035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203611035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203611035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203611035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203616035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203616035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203617285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203617285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203619002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,618,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,619,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@203619002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203619002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203619002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,629,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,629,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,630,252,000|    MWRITE|  0  |  1/3  |  000071AC|  00000080|00000000FC6B080|00000000FC6B080|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203630253000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'hfc6b080, 'hfc6b080, size= 2  
|   203,632,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,632,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,632,752,000|    MWRITE|  0  |  0/0  |  00004ED0|  00000040|0000000013B4040|0000000013B4040|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@203632753000 : [DDRMON-000#2] No matched monitored write command for chip 0 with physical/logical address 'h13b4040, 'h13b4040, size= 1  
|   203,650,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,651,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,650,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,651,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,668,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,669,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,677,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,677,752,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,685,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,686,502,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,687,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,687,752,000|     ACT-2|  0  |       |  00005C7A|          |               |               |        |          |   |          |   0 |     |
|   203,694,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,695,252,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,695,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,696,502,000|     ACT-2|  0  |       |  00004343|          |               |               |        |          |   |          |   0 |     |
|   203,704,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,705,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,704,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,705,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,705,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,705,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,706,502,000|      RD16|  0  |  2/1  |  00005C7A|  00000350|00000001371EB50|00000001371EB50|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@203707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,714,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,715,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@203715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,728,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,728,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,729,002,000|    MWRITE|  0  |  2/0  |  00004343|  00000210|0000000110D0E10|0000000110D0E10|        |          |   |         0|   0 |     |
|   203,747,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,747,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,747,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,747,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,770,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,771,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,773,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,774,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,775,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,776,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,778,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,779,002,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,780,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,781,502,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,788,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,789,002,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,789,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,790,252,000|     ACT-2|  0  |       |  00000673|          |               |               |        |          |   |          |   0 |     |
|   203,792,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,792,752,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,794,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,795,252,000|     ACT-2|  0  |       |  00000673|          |               |               |        |          |   |          |   0 |     |
|   203,797,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,797,752,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,799,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,800,252,000|     ACT-2|  0  |       |  00000673|          |               |               |        |          |   |          |   0 |     |
|   203,802,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,802,752,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,804,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,805,252,000|     ACT-2|  0  |       |  00000673|          |               |               |        |          |   |          |   0 |     |
|   203,807,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,807,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,807,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,807,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,809,002,000|      RD16|  0  |  1/0  |  00000673|  00000200|00000000819CE00|00000000819CE00|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@203809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   203,809,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,810,252,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   203,810,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,811,502,000|     ACT-2|  0  |       |  000026B5|          |               |               |        |          |   |          |   0 |     |
|   203,813,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,813,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,814,002,000|      RD16|  0  |  2/1  |  00000673|  00000210|00000001219CE10|00000001219CE10|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@203814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,817,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,817,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@203817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,818,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,818,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,819,002,000|      RD16|  0  |  0/1  |  00000673|  00000210|00000000219CE10|00000000219CE10|        |          |   |         0|   0 |     |
|   203,823,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,823,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,824,002,000|      RD16|  0  |  3/1  |  00000673|  00000210|00000001A19CE10|00000001A19CE10|        |          |   |         0|   0 |     |
|   203,843,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,843,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,844,002,000|    MWRITE|  0  |  0/3  |  000026B5|  00000110|0000000069AD510|0000000069AD510|        |          |   |         0|   0 |     |
|   203,862,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,862,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,862,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,862,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,869,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,870,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,872,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,872,752,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,874,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,875,252,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,877,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,877,752,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,883,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,884,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,885,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,886,502,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,887,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,887,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,888,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,889,002,000|     ACT-2|  0  |       |  00006DB3|          |               |               |        |          |   |          |   0 |     |
|   203,890,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,891,502,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,893,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,894,002,000|     ACT-2|  0  |       |  00006DB3|          |               |               |        |          |   |          |   0 |     |
|   203,895,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,896,502,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,898,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,899,002,000|     ACT-2|  0  |       |  00006DB3|          |               |               |        |          |   |          |   0 |     |
|   203,900,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,901,502,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,903,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,904,002,000|     ACT-2|  0  |       |  00004315|          |               |               |        |          |   |          |   0 |     |
|   203,905,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,906,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,905,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,906,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   203,907,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,907,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,907,752,000|      RD16|  0  |  0/0  |  00006DB3|  00000190|000000001B6CD90|000000001B6CD90|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@203908535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@203908535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203908535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@203908535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   203,908,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,909,002,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,909,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,910,252,000|     ACT-2|  0  |       |  00004315|          |               |               |        |          |   |          |   0 |     |
|   203,912,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,912,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,912,752,000|      RD16|  0  |  1/0  |  00006DB3|  00000190|000000009B6CD90|000000009B6CD90|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@203913535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203913535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@203914785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@203914785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@203916502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,915,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,916,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@203916502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203916502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@203916502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   203,917,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,917,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,917,752,000|      RD16|  0  |  2/0  |  00006DB3|  00000190|000000011B6CD90|000000011B6CD90|        |          |   |         0|   0 |     |
|   203,935,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,936,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,937,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,937,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,937,752,000|    MWRITE|  0  |  3/1  |  00004315|  00000010|00000001B0C5410|00000001B0C5410|        |          |   |         0|   0 |     |
|   203,939,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   203,939,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,940,252,000|    MWRITE|  0  |  2/1  |  00004315|  00000010|0000000130C5410|0000000130C5410|        |          |   |         0|   0 |     |
|   203,954,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,955,252,000|   REFRESH|  0  |  1/0  |PAIRED:3/0|       RFM|               |               |        |          |   |          |   0 |     |
|   203,958,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,959,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,958,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,959,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   203,975,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,976,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,979,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,980,252,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,990,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,991,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,993,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,994,002,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   203,994,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,995,252,000|     ACT-2|  0  |       |  00004103|          |               |               |        |          |   |          |   0 |     |
|   203,997,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   203,997,752,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   203,999,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,000,252,000|     ACT-2|  0  |       |  00004103|          |               |               |        |          |   |          |   0 |     |
|   204,008,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,009,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,009,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,010,252,000|     ACT-2|  0  |       |  000024A6|          |               |               |        |          |   |          |   0 |     |
|   204,012,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,012,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,012,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,012,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,013,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,013,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,014,002,000|      RD16|  0  |  2/0  |  00004103|  000001C0|000000011040DC0|000000011040DC0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204014785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204014785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204014785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204014785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   204,018,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,018,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,019,002,000|      RD16|  0  |  1/1  |  00004103|  000001D0|00000000B040DD0|00000000B040DD0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204019785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204019785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204021035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204021035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204022752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,022,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,022,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204022752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204022752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204022752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,038,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,038,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,039,002,000|    MWRITE|  0  |  2/1  |  000024A6|  00000150|000000012929950|000000012929950|        |          |   |         0|   0 |     |
|   204,057,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,057,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,057,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,057,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,068,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,069,002,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,074,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,075,252,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,085,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,086,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,087,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,087,752,000|     ACT-2|  0  |       |  00002637|          |               |               |        |          |   |          |   0 |     |
|   204,092,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,092,752,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,093,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,094,002,000|     ACT-2|  0  |       |  0000491C|          |               |               |        |          |   |          |   0 |     |
|   204,104,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,105,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,104,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,105,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,105,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,105,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,106,502,000|      RD16|  0  |  1/1  |  00002637|  00000040|00000000A98DC40|00000000A98DC40|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204107285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204107285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204107285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204107285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204112285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204112285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204113535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204113535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204115252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,114,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,115,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204115252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204115252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204115252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,125,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,125,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,126,502,000|    MWRITE|  0  |  3/2  |  0000491C|  000000C0|00000001D2470C0|00000001D2470C0|        |          |   |         0|   0 |     |
|   204,144,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,145,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,144,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,145,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,174,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,175,252,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,225,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,226,502,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,228,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,229,002,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,229,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,230,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,230,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,231,502,000|     ACT-2|  0  |       |  00006DB3|          |               |               |        |          |   |          |   0 |     |
|   204,233,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,234,002,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,235,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,236,502,000|     ACT-2|  0  |       |  00001E9E|          |               |               |        |          |   |          |   0 |     |
|   204,243,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,244,002,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,244,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,245,252,000|     ACT-2|  0  |       |  00001E9E|          |               |               |        |          |   |          |   0 |     |
|   204,247,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,247,752,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,249,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,250,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,249,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,250,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,250,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,250,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,251,502,000|      RD16|  0  |  3/0  |  00006DB3|  00000190|000000019B6CD90|000000019B6CD90|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204252285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204252285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204252285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204252285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   204,252,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,252,752,000|     ACT-2|  0  |       |  0000725A|          |               |               |        |          |   |          |   0 |     |
|   204,254,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,254,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,255,252,000|      RD16|  0  |  2/2  |  00001E9E|  00000260|0000000147A7A60|0000000147A7A60|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204257285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204257285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204258535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204258535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204260252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,259,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,260,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204260252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204260252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204260252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,263,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,263,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,264,002,000|      RD16|  0  |  3/2  |  00001E9E|  00000260|00000001C7A7A60|00000001C7A7A60|        |          |   |         0|   0 |     |
|   204,268,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,268,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,269,002,000|      RD16|  0  |  3/2  |  00001E9E|  00000260|00000001C7A7A60|00000001C7A7A60|        |          |   |         0|   0 |     |
|   204,269,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,270,252,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,272,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,272,752,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,274,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,275,252,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,287,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,287,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,288,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,288,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,289,002,000|    MWRITE|  0  |  0/2  |  0000725A|  00000100|000000005C96900|000000005C96900|        |          |   |         0|   0 |     |
|   204,289,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,290,252,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,290,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,291,502,000|     ACT-2|  0  |       |  000023D8|          |               |               |        |          |   |          |   0 |     |
|   204,293,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,294,002,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,295,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,296,502,000|     ACT-2|  0  |       |  00004103|          |               |               |        |          |   |          |   0 |     |
|   204,298,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,299,002,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,300,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,301,502,000|     ACT-2|  0  |       |  000023D8|          |               |               |        |          |   |          |   0 |     |
|   204,304,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,305,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,305,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,306,502,000|     ACT-2|  0  |       |  00007072|          |               |               |        |          |   |          |   0 |     |
|   204,307,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,307,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,307,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,307,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,310,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,311,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,310,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,311,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,312,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,312,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@204312752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 2) to RD16(ap: 0, ba: 5) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@204312752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 2) to RD16(ap: 0, ba: 5) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   204,312,752,000|      RD16|  0  |  1/1  |  000023D8|  000003E0|00000000A8F63E0|00000000A8F63E0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204313535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204313535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204313535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204313535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   204,314,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,314,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,315,252,000|      RD16|  0  |  3/0  |  00004103|  000001C0|000000019040DC0|000000019040DC0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204318535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204318535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   204,319,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,319,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@204319785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204319785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   204,320,252,000|      RD16|  0  |  0/1  |  000023D8|  000003E0|0000000028F63E0|0000000028F63E0|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@204321502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,320,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,321,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204321502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204321502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204321502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,339,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,339,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,340,252,000|    MWRITE|  0  |  3/2  |  00007072|  00000280|00000001DC1CA80|00000001DC1CA80|        |          |   |         0|   0 |     |
|   204,358,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,359,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,358,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,359,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,370,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,371,502,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,375,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,376,502,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,388,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,389,002,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,389,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,390,252,000|     ACT-2|  0  |       |  00003304|          |               |               |        |          |   |          |   0 |     |
|   204,393,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,394,002,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,394,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,395,252,000|     ACT-2|  0  |       |  00007E8B|          |               |               |        |          |   |          |   0 |     |
|   204,395,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,396,502,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,407,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,407,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,407,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,407,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,408,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,408,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,409,002,000|      RD16|  0  |  1/1  |  00003304|  00000370|00000000ACC1370|00000000ACC1370|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204409785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204409785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204409785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204409785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204414785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204414785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204416035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204416035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204417752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,417,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,417,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204417752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204417752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204417752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,428,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,428,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,429,002,000|    MWRITE|  0  |  0/0  |  00007E8B|  00000100|000000001FA2D00|000000001FA2D00|        |          |   |         0|   0 |     |
|   204,432,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,432,752,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,447,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,447,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,447,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,447,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,450,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,451,502,000|   REFRESH|  0  |  1/1  |PAIRED:3/1|       RFM|               |               |        |          |   |          |   0 |     |
|   204,468,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,469,002,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,470,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,471,502,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,475,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,476,502,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,477,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,477,752,000|     ACT-2|  0  |       |  00006430|          |               |               |        |          |   |          |   0 |     |
|   204,479,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,480,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,482,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,482,752,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,484,627,000|                  |   REFRESH|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,485,252,000|   REFRESH|  1  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   204,485,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,486,502,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,487,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,487,752,000|     ACT-2|  0  |       |  00006430|          |               |               |        |          |   |          |   0 |     |
|   204,488,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,489,002,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   204,489,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,490,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,492,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,492,752,000|     ACT-2|  0  |       |  00006430|          |               |               |        |          |   |          |   0 |     |
|   204,494,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,495,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,494,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,495,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,495,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,495,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,496,502,000|      RD16|  0  |  1/0  |  00006430|  00000200|00000000990C200|00000000990C200|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204497285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204497285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204497285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204497285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   204,499,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,500,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,500,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,501,502,000|     ACT-2|  0  |       |  00006430|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@204502285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204502285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204503535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204503535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204505252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,504,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,505,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204505252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204505252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204505252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,505,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,505,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,506,502,000|      RD16|  0  |  2/0  |  00006430|  00000200|00000001190C200|00000001190C200|        |          |   |         0|   0 |     |
|   204,507,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,507,752,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   204,508,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,509,002,000|     ACT-2|  0  |       |  00006808|          |               |               |        |          |   |          |   0 |     |
|   204,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,511,502,000|      RD16|  0  |  3/0  |  00006430|  00000200|00000001990C200|00000001990C200|        |          |   |         0|   0 |     |
|   204,519,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,519,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,520,252,000|      RD16|  0  |  2/1  |  00006430|  00000210|00000001390C210|00000001390C210|        |          |   |         0|   0 |     |
|   204,529,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,530,252,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,539,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,539,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,540,252,000|    MWRITE|  0  |  0/3  |  00006808|  00000150|000000007A02150|000000007A02150|        |          |   |         0|   0 |     |
|   204,558,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,559,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,558,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,559,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,573,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,574,002,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,590,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,591,502,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,592,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,592,752,000|     ACT-2|  0  |       |  00002513|          |               |               |        |          |   |          |   0 |     |
|   204,609,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,610,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,609,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,610,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,610,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,610,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,611,502,000|      RD16|  0  |  3/0  |  00002513|  000002C0|000000018944EC0|000000018944EC0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204612285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204612285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204612285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204612285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204617285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204617285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204618535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204618535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204620252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,619,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,620,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204620252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204620252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204620252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,640,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,641,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,640,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,641,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,669,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,670,252,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,674,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,675,252,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,687,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,687,752,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,688,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,689,002,000|     ACT-2|  0  |       |  00000304|          |               |               |        |          |   |          |   0 |     |
|   204,692,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,692,752,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,693,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,694,002,000|     ACT-2|  0  |       |  000030A2|          |               |               |        |          |   |          |   0 |     |
|   204,705,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,706,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,705,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,706,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,707,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,707,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,707,752,000|      RD16|  0  |  0/2  |  00000304|  000001F0|0000000040C11F0|0000000040C11F0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204708535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204708535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204708535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204708535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   204,710,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,711,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   204,712,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,712,752,000|     ACT-2|  0  |       |  00003AD6|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@204713535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204713535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204714785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204714785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204716502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,715,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,716,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204716502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,717,127,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,717,752,000|   REFRESH|  0  |  0/0  |PAIRED:2/0|       RFM|               |               |        |          |   |          |   0 |     |
|   204,727,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,727,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,727,752,000|    MWRITE|  0  |  3/2  |  000030A2|  00000290|00000001CC28A90|00000001CC28A90|        |          |   |         0|   0 |     |
|   204,730,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,730,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,731,502,000|    MWRITE|  0  |  1/1  |  00003AD6|  00000350|00000000AEB5B50|00000000AEB5B50|        |          |   |         0|   0 |     |
|   204,749,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,750,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,749,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,750,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,770,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,771,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,773,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,774,002,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,788,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,789,002,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,789,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,790,252,000|     ACT-2|  0  |       |  0000551E|          |               |               |        |          |   |          |   0 |     |
|   204,792,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,792,752,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,794,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,795,252,000|     ACT-2|  0  |       |  000061F0|          |               |               |        |          |   |          |   0 |     |
|   204,807,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,807,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,807,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,807,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,809,002,000|      RD16|  0  |  1/0  |  0000551E|  000003E0|000000009547BE0|000000009547BE0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,817,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,817,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,830,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,830,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,831,502,000|    MWRITE|  0  |  1/2  |  000061F0|  00000380|00000000D87C380|00000000D87C380|        |          |   |         0|   0 |     |
|   204,849,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,850,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,849,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,850,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,912,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,912,752,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   204,914,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,915,252,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,929,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,930,252,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   204,930,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,931,502,000|     ACT-2|  0  |       |  00007C1C|          |               |               |        |          |   |          |   0 |     |
|   204,933,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,934,002,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,935,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,936,502,000|     ACT-2|  0  |       |  00006870|          |               |               |        |          |   |          |   0 |     |
|   204,937,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,937,752,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   204,948,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,949,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,948,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,949,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,949,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,949,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,950,252,000|      RD16|  0  |  2/3  |  00007C1C|  00000380|000000017F07380|000000017F07380|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204951035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204951035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204951035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204951035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204956035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204956035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@204957285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204957285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@204959002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,958,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,959,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@204959002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204959002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@204959002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   204,970,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,971,502,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,972,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,972,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,972,752,000|    MWRITE|  0  |  2/2  |  00006870|  000002A0|000000015A1C2A0|000000015A1C2A0|        |          |   |         0|   0 |     |
|   204,974,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,975,252,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   204,977,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,977,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,978,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,979,002,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,979,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,980,252,000|     ACT-2|  0  |       |  00006430|          |               |               |        |          |   |          |   0 |     |
|   204,982,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,982,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,984,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,985,252,000|     ACT-2|  0  |       |  00002513|          |               |               |        |          |   |          |   0 |     |
|   204,988,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,989,002,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   204,989,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,990,252,000|     ACT-2|  0  |       |  00003896|          |               |               |        |          |   |          |   0 |     |
|   204,990,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,991,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,990,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,991,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   204,994,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,995,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   204,995,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,996,502,000|     ACT-2|  0  |       |  0000260A|          |               |               |        |          |   |          |   0 |     |
|   204,997,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,997,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,997,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,997,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   204,998,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   204,998,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   204,999,002,000|      RD16|  0  |  0/0  |  00006430|  00000200|00000000190C200|00000000190C200|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@204999785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@204999785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@204999785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@204999785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   205,000,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,001,502,000|   REFRESH|  0  |  0/3  |PAIRED:2/3|       RFM|               |               |        |          |   |          |   0 |     |
|   205,003,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,003,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,004,002,000|      RD16|  0  |  2/0  |  00002513|  000002C0|000000010944EC0|000000010944EC0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205004785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205004785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205006035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205006035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205007752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,007,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,007,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205007752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205007752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205007752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,008,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,008,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,009,002,000|      RD16|  0  |  3/0  |  00003896|  000001C0|000000018E259C0|000000018E259C0|        |          |   |         0|   0 |     |
|   205,022,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,022,752,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,030,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,030,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,031,502,000|    MWRITE|  0  |  3/2  |  0000260A|  000003D0|00000001C982BD0|00000001C982BD0|        |          |   |         0|   0 |     |
|   205,039,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,040,252,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,040,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,041,502,000|     ACT-2|  0  |       |  00002513|          |               |               |        |          |   |          |   0 |     |
|   205,049,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,050,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,049,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,050,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,058,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,059,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,058,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,059,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,059,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,059,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,060,252,000|      RD16|  0  |  0/0  |  00002513|  000002C0|000000000944EC0|000000000944EC0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205061035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205061035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205061035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205061035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205066035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205066035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205067285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205067285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205069002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,068,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,069,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205069002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205069002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205069002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,072,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,072,752,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,074,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,075,252,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,080,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,081,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,089,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,090,252,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,090,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,091,502,000|     ACT-2|  0  |       |  000022A0|          |               |               |        |          |   |          |   0 |     |
|   205,092,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,092,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,092,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,092,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,093,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,094,002,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,095,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,096,502,000|     ACT-2|  0  |       |  000022A0|          |               |               |        |          |   |          |   0 |     |
|   205,098,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,099,002,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,100,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,101,502,000|     ACT-2|  0  |       |  00001F28|          |               |               |        |          |   |          |   0 |     |
|   205,108,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,109,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,108,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,109,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,109,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,109,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,110,252,000|      RD16|  0  |  1/3  |  000022A0|  000003A0|00000000E8A83A0|00000000E8A83A0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205111035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205111035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205111035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205111035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   205,114,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,114,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,115,252,000|      RD16|  0  |  2/2  |  000022A0|  000003A0|0000000148A83A0|0000000148A83A0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205116035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205116035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205117285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205117285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205119002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,118,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,119,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205119002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205119002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205119002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,137,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,137,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,137,752,000|    MWRITE|  0  |  2/0  |  00001F28|  00000120|0000000107CA120|0000000107CA120|        |          |   |         0|   0 |     |
|   205,155,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,156,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,155,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,156,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,170,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,171,502,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,172,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,172,752,000|     ACT-2|  0  |       |  0000375A|          |               |               |        |          |   |          |   0 |     |
|   205,175,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,176,502,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,178,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,179,002,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,189,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,190,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,189,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,190,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,190,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,190,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,191,502,000|      RD16|  0  |  3/3  |  0000375A|  00000230|00000001EDD6A30|00000001EDD6A30|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205192285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205192285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205192285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205192285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   205,193,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,194,002,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,194,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,195,252,000|     ACT-2|  0  |       |  0000375A|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205197285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205197285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   205,197,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,197,752,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205198535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205198535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   205,199,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,200,252,000|     ACT-2|  0  |       |  000018C2|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@205201502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,200,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,201,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205201502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205201502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205201502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,213,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,213,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,214,002,000|      RD16|  0  |  1/3  |  0000375A|  00000230|00000000EDD6A30|00000000EDD6A30|        |          |   |         0|   0 |     |
|   205,233,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,233,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,234,002,000|    MWRITE|  0  |  2/2  |  000018C2|  00000070|000000014630870|000000014630870|        |          |   |         0|   0 |     |
|   205,252,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,252,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,252,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,252,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,260,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,261,502,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,262,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,262,752,000|     ACT-2|  0  |       |  000022A0|          |               |               |        |          |   |          |   0 |     |
|   205,268,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,269,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,270,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,271,502,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,279,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,280,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,279,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,280,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,280,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,280,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,281,502,000|      RD16|  0  |  0/3  |  000022A0|  000003A0|0000000068A83A0|0000000068A83A0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205282285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205282285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205282285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205282285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   205,282,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,282,752,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,285,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,286,502,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205287285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205287285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   205,287,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,287,752,000|     ACT-2|  0  |       |  00007607|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205288535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205288535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   205,289,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,290,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@205291502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,290,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,291,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205291502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205291502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205291502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,292,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,292,752,000|     ACT-2|  0  |       |  00007607|          |               |               |        |          |   |          |   0 |     |
|   205,297,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,297,752,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,299,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,300,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,300,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,301,502,000|     ACT-2|  0  |       |  00007BCC|          |               |               |        |          |   |          |   0 |     |
|   205,304,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,305,252,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,305,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,305,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,306,502,000|      RD16|  0  |  0/0  |  00007607|  000002A0|000000001D81EA0|000000001D81EA0|        |          |   |         0|   0 |     |
|   205,310,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,310,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,311,502,000|      RD16|  0  |  3/0  |  00007607|  000002A0|000000019D81EA0|000000019D81EA0|        |          |   |         0|   0 |     |
|   205,322,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,322,752,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,323,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,324,002,000|     ACT-2|  0  |       |  0000375A|          |               |               |        |          |   |          |   0 |     |
|   205,334,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,335,252,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,342,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,342,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,342,752,000|      RD16|  0  |  0/3  |  0000375A|  00000230|000000006DD6A30|000000006DD6A30|        |          |   |         0|   0 |     |
|   205,353,377,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,354,002,000|   REFRESH|  0  |  1/0  |PAIRED:3/0|       RFM|               |               |        |          |   |          |   0 |     |
|   205,355,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,356,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,364,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,364,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,365,252,000|    MWRITE|  0  |  0/1  |  00007BCC|  00000220|000000003EF3220|000000003EF3220|        |          |   |         0|   0 |     |
|   205,372,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,372,752,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,375,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,376,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,379,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,380,252,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,383,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,384,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,383,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,384,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,389,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,390,252,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,390,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,391,502,000|     ACT-2|  0  |       |  00007315|          |               |               |        |          |   |          |   0 |     |
|   205,393,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,394,002,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,395,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,396,502,000|     ACT-2|  0  |       |  00005F9F|          |               |               |        |          |   |          |   0 |     |
|   205,398,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,399,002,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,400,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,401,502,000|     ACT-2|  0  |       |  00007315|          |               |               |        |          |   |          |   0 |     |
|   205,408,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,409,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,408,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,409,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,409,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,409,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,410,252,000|      RD16|  0  |  2/0  |  00007315|  000001E0|000000011CC55E0|000000011CC55E0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205411035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205411035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205411035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205411035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205416035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205416035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   205,415,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,416,502,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205417285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205417285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205419002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,418,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,419,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205419002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205419002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205419002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,419,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,419,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,420,252,000|      RD16|  0  |  1/1  |  00007315|  000001E0|00000000BCC55E0|00000000BCC55E0|        |          |   |         0|   0 |     |
|   205,439,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,439,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,440,252,000|    MWRITE|  0  |  0/3  |  00005F9F|  00000080|0000000077E7C80|0000000077E7C80|        |          |   |         0|   0 |     |
|   205,458,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,459,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,458,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,459,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,468,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,469,002,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,472,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,472,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,474,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,475,252,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,485,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,486,502,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,487,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,487,752,000|     ACT-2|  0  |       |  00002979|          |               |               |        |          |   |          |   0 |     |
|   205,489,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,490,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,492,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,492,752,000|     ACT-2|  0  |       |  00002979|          |               |               |        |          |   |          |   0 |     |
|   205,494,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,495,252,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,497,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,497,752,000|     ACT-2|  0  |       |  00002979|          |               |               |        |          |   |          |   0 |     |
|   205,504,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,505,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,504,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,505,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,505,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,505,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,506,502,000|      RD16|  0  |  0/2  |  00002979|  00000340|000000004A5E740|000000004A5E740|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205507285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205507285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205507285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205507285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   205,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,511,502,000|      RD16|  0  |  3/2  |  00002979|  00000340|00000001CA5E740|00000001CA5E740|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205512285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205512285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205513535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205513535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205515252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,514,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,515,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205515252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205515252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205515252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,515,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,515,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,516,502,000|      RD16|  0  |  2/2  |  00002979|  00000340|000000014A5E740|000000014A5E740|        |          |   |         0|   0 |     |
|   205,545,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,546,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,545,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,546,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,608,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,609,002,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,613,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,614,002,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,614,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,615,252,000|     ACT-2|  0  |       |  00007315|          |               |               |        |          |   |          |   0 |     |
|   205,619,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,620,252,000|   REFRESH|  0  |  0/1  |PAIRED:2/1|       RFM|               |               |        |          |   |          |   0 |     |
|   205,622,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,622,752,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,632,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,632,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,632,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,632,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,633,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,633,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,634,002,000|      RD16|  0  |  3/0  |  00007315|  000001E0|000000019CC55E0|000000019CC55E0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205634785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205634785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205634785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205634785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205639785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205639785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205641035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205641035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205642752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,642,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,642,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205642752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205642752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205642752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,663,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,664,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,663,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,664,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,668,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,669,002,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,678,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,679,002,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,685,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,686,502,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,687,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,687,752,000|     ACT-2|  0  |       |  000053BF|          |               |               |        |          |   |          |   0 |     |
|   205,695,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,696,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,697,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,697,752,000|     ACT-2|  0  |       |  000004DF|          |               |               |        |          |   |          |   0 |     |
|   205,704,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,705,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,704,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,705,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,705,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,705,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,706,502,000|      RD16|  0  |  1/3  |  000053BF|  000001F0|00000000F4EFDF0|00000000F4EFDF0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   205,710,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,710,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,711,502,000|      RD16|  0  |  1/3  |  000053BF|  000001F0|00000000F4EFDF0|00000000F4EFDF0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,714,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,715,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205715252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,733,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,733,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,734,002,000|    MWRITE|  0  |  1/1  |  000004DF|  00000320|00000000A137F20|00000000A137F20|        |          |   |         0|   0 |     |
|   205,752,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,752,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,752,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,752,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,770,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,771,502,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,788,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,789,002,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,789,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,790,252,000|     ACT-2|  0  |       |  00004209|          |               |               |        |          |   |          |   0 |     |
|   205,807,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,807,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,807,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,807,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,809,002,000|      RD16|  0  |  1/3  |  00004209|  000002E0|00000000F0826E0|00000000F0826E0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205809785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205809785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205814785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@205816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205816035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,817,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,817,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205817752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,832,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,832,752,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,838,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,839,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,838,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,839,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,849,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,850,252,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,850,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,851,502,000|     ACT-2|  0  |       |  00000799|          |               |               |        |          |   |          |   0 |     |
|   205,868,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,869,002,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,870,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,871,502,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,872,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,872,752,000|     ACT-2|  0  |       |  0000631B|          |               |               |        |          |   |          |   0 |     |
|   205,873,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,874,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,873,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,874,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,874,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,874,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,875,252,000|    MWRITE|  0  |  1/3  |  00000799|  000002C0|00000000E1E66C0|00000000E1E66C0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205876035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205876035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205876035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205876035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   205,877,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,877,752,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,879,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,880,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205881035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205881035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   205,880,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,881,502,000|     ACT-2|  0  |       |  00007315|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205882285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205882285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   205,883,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,884,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@205885252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   205,884,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,885,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205885252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205885252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205885252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   205,885,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,886,502,000|     ACT-2|  0  |       |  00007315|          |               |               |        |          |   |          |   0 |     |
|   205,888,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,889,002,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   205,890,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,891,502,000|     ACT-2|  0  |       |  000023B4|          |               |               |        |          |   |          |   0 |     |
|   205,893,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,894,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,893,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,894,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,894,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,895,252,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,895,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,896,502,000|     ACT-2|  0  |       |  0000631B|          |               |               |        |          |   |          |   0 |     |
|   205,897,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,897,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,897,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,897,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,898,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,898,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205899002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 7) to RD16(ap: 0, ba: 11) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@205899002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 7) to RD16(ap: 0, ba: 11) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   205,899,002,000|      RD16|  0  |  2/3  |  0000631B|  00000020|0000000178C6C20|0000000178C6C20|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205899785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205899785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205899785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205899785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   205,900,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,900,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,901,502,000|      RD16|  0  |  0/1  |  00007315|  000001E0|000000003CC55E0|000000003CC55E0|        |          |   |         0|   0 |     |
|   205,902,127,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,902,752,000|   REFRESH|  0  |  0/2  |PAIRED:2/2|       RFM|               |               |        |          |   |          |   0 |     |
|   205,904,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,904,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205904785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205904785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|                  |   205,905,252,000|      RD16|  0  |  2/1  |  00007315|  000001E0|000000013CC55E0|000000013CC55E0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205906035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205906035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205907752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,907,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,907,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205907752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205907752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205907752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,914,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,914,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,915,252,000|      RD16|  0  |  0/3  |  0000631B|  00000020|0000000078C6C20|0000000078C6C20|        |          |   |         0|   0 |     |
|   205,923,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,924,002,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,925,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,926,502,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,928,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,929,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,934,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,934,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,935,252,000|    MWRITE|  0  |  1/0  |  000023B4|  000003A0|0000000088ED3A0|0000000088ED3A0|        |          |   |         0|   0 |     |
|   205,940,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,941,502,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,942,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,942,752,000|     ACT-2|  0  |       |  000015F6|          |               |               |        |          |   |          |   0 |     |
|   205,945,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,946,502,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,947,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,947,752,000|     ACT-2|  0  |       |  000065A0|          |               |               |        |          |   |          |   0 |     |
|   205,953,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,954,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,953,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,954,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   205,964,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,965,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,964,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,965,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   205,965,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,965,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,966,502,000|      RD16|  0  |  2/1  |  000065A0|  000002B0|0000000139682B0|0000000139682B0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205967285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@205967285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205967285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@205967285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   205,970,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,970,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,971,502,000|      RD16|  0  |  2/1  |  000065A0|  000002B0|0000000139682B0|0000000139682B0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@205972285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205972285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   205,972,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,972,752,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@205973535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@205973535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@205975252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,974,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,975,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@205975252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205975252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@205975252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   205,975,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,976,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,978,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,979,002,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   205,989,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,990,252,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   205,990,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   205,990,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,991,502,000|    MWRITE|  0  |  0/1  |  000015F6|  000002A0|00000000257DAA0|00000000257DAA0|        |          |   |         0|   0 |     |
|   205,992,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,992,752,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,993,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,994,002,000|     ACT-2|  0  |       |  0000700B|          |               |               |        |          |   |          |   0 |     |
|   205,995,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,996,502,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   205,998,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   205,999,002,000|     ACT-2|  0  |       |  0000700B|          |               |               |        |          |   |          |   0 |     |
|   206,000,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,001,502,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,003,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,004,002,000|     ACT-2|  0  |       |  0000700B|          |               |               |        |          |   |          |   0 |     |
|   206,007,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,007,752,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,008,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,009,002,000|     ACT-2|  0  |       |  000023B4|          |               |               |        |          |   |          |   0 |     |
|   206,009,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,010,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,009,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,010,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,013,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,014,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,013,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,014,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,014,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,014,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@206015252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 1) to RD16(ap: 0, ba: 11) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@206015252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 1) to RD16(ap: 0, ba: 11) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   206,015,252,000|      RD16|  0  |  2/3  |  0000700B|  00000060|000000017C02C60|000000017C02C60|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206016035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206016035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206016035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206016035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206021035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206021035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   206,022,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,022,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@206022285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206022285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   206,022,752,000|      RD16|  0  |  0/3  |  0000700B|  00000060|000000007C02C60|000000007C02C60|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@206024002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,023,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,024,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@206024002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206024002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206024002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,024,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,024,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,025,252,000|      RD16|  0  |  3/2  |  0000700B|  00000070|00000001DC02C70|00000001DC02C70|        |          |   |         0|   0 |     |
|   206,044,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,044,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,045,252,000|    MWRITE|  0  |  2/1  |  000023B4|  000003A0|0000000128ED3A0|0000000128ED3A0|        |          |   |         0|   0 |     |
|   206,063,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,064,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,063,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,064,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,075,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,076,502,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,093,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,094,002,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,094,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,095,252,000|     ACT-2|  0  |       |  00004F29|          |               |               |        |          |   |          |   0 |     |
|   206,095,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,096,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,112,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,112,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,112,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,112,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,113,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,113,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,114,002,000|    MWRITE|  0  |  3/2  |  00004F29|  00000310|00000001D3CA710|00000001D3CA710|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206114785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206114785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206114785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206114785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   206,114,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,115,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,115,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,116,502,000|     ACT-2|  0  |       |  00003BCA|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@206119785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206119785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206121035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206121035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206122752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   206,122,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,122,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@206122752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206122752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206122752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   206,132,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,132,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,132,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,132,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,135,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,136,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,135,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,136,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,137,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,137,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@206137752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 9) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@206137752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 9) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   206,137,752,000|      RD16|  0  |  2/1  |  00003BCA|  00000290|000000012EF2A90|000000012EF2A90|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206138535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206138535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206138535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206138535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206143535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206143535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206144785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206144785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206146502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,145,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,146,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@206146502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206146502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206146502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,162,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,162,752,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,163,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,164,002,000|     ACT-2|  0  |       |  000029A1|          |               |               |        |          |   |          |   0 |     |
|   206,167,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,167,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,167,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,167,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,168,377,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,169,002,000|   REFRESH|  0  |  1/3  |PAIRED:3/3|       RFM|               |               |        |          |   |          |   0 |     |
|   206,170,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,171,502,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,174,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,175,252,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,177,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,177,752,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,179,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,180,252,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,182,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,182,752,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,185,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,186,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,185,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,186,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,187,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,187,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,187,752,000|    MWRITE|  0  |  2/2  |  000029A1|  00000390|000000014A68790|000000014A68790|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206188535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206188535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206188535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206188535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   206,188,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,189,002,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,189,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,190,252,000|     ACT-2|  0  |       |  00003DDA|          |               |               |        |          |   |          |   0 |     |
|   206,192,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,192,752,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@206193535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206193535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206194785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206194785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   206,194,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,195,252,000|     ACT-2|  0  |       |  00003DDA|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@206196502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   206,195,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,196,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@206196502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206196502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206196502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   206,197,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,197,752,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,199,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,200,252,000|     ACT-2|  0  |       |  00003DDA|          |               |               |        |          |   |          |   0 |     |
|   206,202,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,202,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,204,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,205,252,000|     ACT-2|  0  |       |  00003DDA|          |               |               |        |          |   |          |   0 |     |
|   206,205,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,206,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,205,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,206,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,207,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,207,752,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,209,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,210,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,209,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,210,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,210,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,210,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@206211502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 10) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@206211502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 10) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   206,211,502,000|      RD16|  0  |  0/0  |  00003DDA|  000003E0|000000000F76BE0|000000000F76BE0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206212285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206212285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206212285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206212285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   206,212,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,212,752,000|     ACT-2|  0  |       |  00007128|          |               |               |        |          |   |          |   0 |     |
|   206,213,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,213,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,214,002,000|      RD16|  0  |  1/0  |  00003DDA|  000003E0|000000008F76BE0|000000008F76BE0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206217285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206217285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   206,218,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,218,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@206218535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206218535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   206,219,002,000|      RD16|  0  |  3/0  |  00003DDA|  000003E0|000000018F76BE0|000000018F76BE0|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@206220252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,219,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,220,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@206220252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206220252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206220252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,223,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,223,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,224,002,000|      RD16|  0  |  2/0  |  00003DDA|  000003E0|000000010F76BE0|000000010F76BE0|        |          |   |         0|   0 |     |
|   206,232,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,232,752,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,245,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,245,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,246,502,000|    MWRITE|  0  |  2/1  |  00007128|  00000270|000000013C4A270|000000013C4A270|        |          |   |         0|   0 |     |
|   206,247,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,247,752,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,264,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,265,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,264,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,265,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,269,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,270,252,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,287,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,287,752,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,288,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,289,002,000|     ACT-2|  0  |       |  00000D13|          |               |               |        |          |   |          |   0 |     |
|   206,297,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,297,752,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,305,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,306,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,305,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,306,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,307,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,307,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,307,752,000|      RD16|  0  |  1/1  |  00000D13|  00000190|00000000A344D90|00000000A344D90|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206308535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206308535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206308535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206308535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206313535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206313535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206314785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206314785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   206,314,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,315,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,315,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,316,502,000|     ACT-2|  0  |       |  000034D0|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@206317752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,317,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,317,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@206317752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206317752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206317752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,337,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,337,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,337,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,337,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,340,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,341,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,340,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,341,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,342,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,342,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,342,752,000|    MWRITE|  0  |  2/1  |  000034D0|  00000020|000000012D34020|000000012D34020|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206343535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206343535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206343535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206343535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206348535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206348535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206349785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206349785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206351502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   206,350,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,351,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@206351502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206351502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206351502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   206,360,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,361,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,360,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,361,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,373,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,374,002,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,377,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,377,752,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,378,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,379,002,000|     ACT-2|  0  |       |  00003C02|          |               |               |        |          |   |          |   0 |     |
|   206,379,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,380,252,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,382,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,382,752,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,390,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,391,502,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,392,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,392,752,000|     ACT-2|  0  |       |  00006E30|          |               |               |        |          |   |          |   0 |     |
|   206,397,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,397,752,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,398,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,399,002,000|     ACT-2|  0  |       |  00006E30|          |               |               |        |          |   |          |   0 |     |
|   206,409,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,410,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,409,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,410,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,410,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,410,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,411,502,000|      RD16|  0  |  1/0  |  00006E30|  00000200|000000009B8C200|000000009B8C200|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206412285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206412285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206412285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206412285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   206,417,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,417,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@206417285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206417285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|                  |   206,417,752,000|      RD16|  0  |  3/0  |  00006E30|  00000200|000000019B8C200|000000019B8C200|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206418535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206418535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206420252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,419,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,420,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@206420252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206420252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206420252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,428,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,429,002,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,429,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,430,252,000|     ACT-2|  0  |       |  0000631B|          |               |               |        |          |   |          |   0 |     |
|   206,432,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,432,752,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,434,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,435,252,000|     ACT-2|  0  |       |  0000631B|          |               |               |        |          |   |          |   0 |     |
|   206,439,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,440,252,000|   REFRESH|  0  |  0/0  |PAIRED:2/0|       RFM|               |               |        |          |   |          |   0 |     |
|   206,442,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,442,752,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,448,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,448,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,449,002,000|      RD16|  0  |  3/3  |  0000631B|  00000020|00000001F8C6C20|00000001F8C6C20|        |          |   |         0|   0 |     |
|   206,453,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,453,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,454,002,000|      RD16|  0  |  1/3  |  0000631B|  00000020|00000000F8C6C20|00000000F8C6C20|        |          |   |         0|   0 |     |
|   206,469,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,470,252,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,472,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,472,752,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,473,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,473,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,474,002,000|    MWRITE|  0  |  0/2  |  00003C02|  00000120|000000004F00920|000000004F00920|        |          |   |         0|   0 |     |
|   206,475,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,476,502,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,478,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,479,002,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,480,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,481,502,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,487,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,487,752,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,488,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,489,002,000|     ACT-2|  0  |       |  00007F67|          |               |               |        |          |   |          |   0 |     |
|   206,490,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,491,502,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,492,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,492,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,492,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,492,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,493,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,494,002,000|     ACT-2|  0  |       |  00007F67|          |               |               |        |          |   |          |   0 |     |
|   206,495,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,496,502,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,498,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,499,002,000|     ACT-2|  0  |       |  0000700B|          |               |               |        |          |   |          |   0 |     |
|   206,500,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,501,502,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,503,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,504,002,000|     ACT-2|  0  |       |  00003C02|          |               |               |        |          |   |          |   0 |     |
|   206,505,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,506,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,505,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,506,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   206,507,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,507,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,507,752,000|      RD16|  0  |  1/2  |  00007F67|  00000070|00000000DFD9C70|00000000DFD9C70|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206508535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@206508535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206508535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@206508535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   206,508,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,509,002,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,509,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,510,252,000|     ACT-2|  0  |       |  00003936|          |               |               |        |          |   |          |   0 |     |
|   206,512,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,512,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,512,752,000|      RD16|  0  |  2/2  |  00007F67|  00000070|000000015FD9C70|000000015FD9C70|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@206513535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206513535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@206514785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@206514785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@206516502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,515,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,516,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@206516502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206516502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@206516502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   206,517,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,517,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,517,752,000|      RD16|  0  |  1/3  |  0000700B|  00000060|00000000FC02C60|00000000FC02C60|        |          |   |         0|   0 |     |
|   206,537,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,537,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,537,752,000|    MWRITE|  0  |  3/3  |  00003C02|  00000120|00000001EF00920|00000001EF00920|        |          |   |         0|   0 |     |
|   206,539,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   206,539,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,540,252,000|    MWRITE|  0  |  1/1  |  00003936|  00000290|00000000AE4DA90|00000000AE4DA90|        |          |   |         0|   0 |     |
|   206,540,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,541,502,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,550,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,551,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,553,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,554,002,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   206,555,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,556,502,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,558,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,559,002,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,560,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,561,502,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,563,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,564,002,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   206,565,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,566,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,568,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,569,002,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,569,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,570,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,569,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,570,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   206,588,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,589,002,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   206,590,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,591,502,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   206,699,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   206,700,252,000|   REFRESH|  0  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   207,082,127,000|                  |  SELF-REF|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   207,082,752,000|  SELF-REF|  0  |       |          |          |               |           PD:0|        |     DSM:0|   |          |   0 |     |
|   207,082,127,000|                  |  SELF-REF|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   207,082,752,000|  SELF-REF|  1  |       |          |          |               |           PD:0|        |     DSM:0|   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@207200877000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@207200877000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@207200877000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@207200877000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
|   207,200,877,000|                  |   POWDOWN|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   207,201,502,000|   POWDOWN|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   207,200,877,000|                  |   POWDOWN|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   207,201,502,000|   POWDOWN|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|   207,408,377,000|                  |   CK FREQ|  0  |       |          |          |      1250.00PS|     800.00 MHZ|        |          |   |          |   0 |     |
|   207,408,377,000|                  |   CK FREQ|  0  |       |          |          |      1250.00PS|     800.00 MHZ|        |          |   |          |   0 |     |
|                  |   207,830,252,000|       PDX|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   207,830,252,000|       PDX|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|   207,924,627,000|                  |       SRX|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   207,925,252,000|       SRX|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   207,924,627,000|                  |       SRX|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   207,925,252,000|       SRX|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,314,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,315,252,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,315,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,316,502,000|     ACT-2|  0  |       |  000036FF|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn0@208316502000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@208316502000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
|   208,317,127,000|                  |   REFRESH|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,317,752,000|   REFRESH|  1  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   208,318,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,319,002,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,320,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,321,502,000|     ACT-2|  0  |       |  00005B77|          |               |               |        |          |   |          |   0 |     |
|   208,323,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,324,002,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,325,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,326,502,000|     ACT-2|  0  |       |  000071F5|          |               |               |        |          |   |          |   0 |     |
|   208,328,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,329,002,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,330,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,331,502,000|     ACT-2|  0  |       |  00006E30|          |               |               |        |          |   |          |   0 |     |
|   208,333,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,334,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,333,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,334,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,334,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,334,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,335,252,000|    MWRITE|  0  |  2/2  |  000036FF|  00000140|000000014DBFD40|000000014DBFD40|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208336035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208336035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208336035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208336035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,335,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,336,502,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,337,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,337,752,000|     ACT-2|  0  |       |  000040EC|          |               |               |        |          |   |          |   0 |     |
|   208,339,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,340,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208341035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208341035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208342285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208342285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   208,342,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,342,752,000|     ACT-2|  0  |       |  00001B6A|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@208344002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   208,343,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,344,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208344002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208344002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208344002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   208,344,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,345,252,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,347,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,347,752,000|     ACT-2|  0  |       |  000064AC|          |               |               |        |          |   |          |   0 |     |
|   208,349,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,350,252,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,352,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,352,752,000|     ACT-2|  0  |       |  00006E12|          |               |               |        |          |   |          |   0 |     |
|   208,353,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,354,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,353,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,354,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,354,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,355,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,357,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,357,752,000|     ACT-2|  0  |       |  00001DE7|          |               |               |        |          |   |          |   0 |     |
|   208,359,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,360,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,359,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,360,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,360,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,360,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,361,502,000|    MWRITE|  0  |  3/1  |  00001B6A|  00000160|00000001A6DA960|00000001A6DA960|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208362285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208362285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208362285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208362285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,362,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,362,752,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,363,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,364,002,000|     ACT-2|  0  |       |  00006E30|          |               |               |        |          |   |          |   0 |     |
|   208,365,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,365,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,366,502,000|    MWRITE|  0  |  1/0  |  000064AC|  00000030|00000000992B030|00000000992B030|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208367285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208367285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   208,367,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,367,752,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208368535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208368535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   208,368,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,369,002,000|     ACT-2|  0  |       |  00001DE7|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@208370252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   208,369,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,370,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208370252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208370252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208370252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   208,370,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,371,502,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,373,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,374,002,000|     ACT-2|  0  |       |  000057FF|          |               |               |        |          |   |          |   0 |     |
|   208,375,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,376,502,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,378,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,379,002,000|     ACT-2|  0  |       |  000008C8|          |               |               |        |          |   |          |   0 |     |
|   208,380,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,381,502,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,383,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,384,002,000|     ACT-2|  0  |       |  000008C8|          |               |               |        |          |   |          |   0 |     |
|   208,384,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,385,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,384,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,385,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,385,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,386,502,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,387,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,387,752,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,388,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,389,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,388,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,389,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,389,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,389,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208390252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 8) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@208390252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 8) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   208,390,252,000|      RD16|  0  |  2/0  |  00006E30|  00000200|000000011B8C200|000000011B8C200|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208391035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208391035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208391035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208391035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,390,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,391,502,000|     ACT-2|  0  |       |  00000EC1|          |               |               |        |          |   |          |   0 |     |
|   208,392,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,392,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,392,752,000|      RD16|  0  |  0/1  |  00006E30|  00000210|000000003B8C210|000000003B8C210|        |          |   |         0|   0 |     |
|   208,394,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,394,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,395,252,000|      RD16|  0  |  3/0  |  000040EC|  00000270|00000001903B270|00000001903B270|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208396035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208396035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   208,397,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,397,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208397285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208397285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   208,397,752,000|      RD16|  0  |  1/1  |  00001DE7|  000003B0|00000000A779FB0|00000000A779FB0|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@208399002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,398,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,399,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208399002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208399002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208399002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,399,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,399,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,400,252,000|      RD16|  0  |  2/1  |  00001DE7|  000003B0|000000012779FB0|000000012779FB0|        |          |   |         0|   0 |     |
|   208,400,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,401,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,402,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,402,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,402,752,000|      RD16|  0  |  0/0  |  00006E12|  00000350|000000001B84B50|000000001B84B50|        |          |   |         0|   0 |     |
|   208,403,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,404,002,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,404,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,404,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,405,252,000|      RD16|  0  |  1/2  |  000008C8|  000002A0|00000000C2322A0|00000000C2322A0|        |          |   |         0|   0 |     |
|   208,405,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,406,502,000|     ACT-2|  0  |       |  0000252B|          |               |               |        |          |   |          |   0 |     |
|   208,407,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,407,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,407,752,000|      RD16|  0  |  0/2  |  000008C8|  000002A0|0000000042322A0|0000000042322A0|        |          |   |         0|   0 |     |
|   208,408,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,409,002,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,410,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,411,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,413,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,414,002,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,415,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,416,502,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,418,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,419,002,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,420,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,421,502,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,423,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,424,002,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,425,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,426,502,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,427,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,427,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,427,752,000|    MWRITE|  0  |  2/2  |  0000252B|  00000350|00000001494AF50|00000001494AF50|        |          |   |         0|   0 |     |
|   208,428,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,429,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,429,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,430,252,000|     ACT-2|  0  |       |  00001CFB|          |               |               |        |          |   |          |   0 |     |
|   208,430,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,431,502,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,432,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,432,752,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,433,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,434,002,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,434,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,435,252,000|     ACT-2|  0  |       |  00001CFB|          |               |               |        |          |   |          |   0 |     |
|   208,437,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,437,752,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,439,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,440,252,000|     ACT-2|  0  |       |  0000204D|          |               |               |        |          |   |          |   0 |     |
|   208,442,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,442,752,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,444,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,445,252,000|     ACT-2|  0  |       |  00006E12|          |               |               |        |          |   |          |   0 |     |
|   208,445,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,446,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,445,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,446,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,447,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,447,752,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,449,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,450,252,000|     ACT-2|  0  |       |  000061F4|          |               |               |        |          |   |          |   0 |     |
|   208,452,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,452,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,454,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,455,252,000|     ACT-2|  0  |       |  00001DE7|          |               |               |        |          |   |          |   0 |     |
|   208,457,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,457,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,457,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,457,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,458,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,458,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,459,002,000|    MWRITE|  0  |  1/3  |  0000204D|  00000210|00000000E813610|00000000E813610|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208459785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208459785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208459785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208459785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,459,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,460,252,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,460,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,460,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,461,502,000|    MWRITE|  0  |  0/3  |  00005B77|  00000390|0000000076DDF90|0000000076DDF90|        |          |   |         0|   0 |     |
|   208,462,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,462,752,000|     ACT-2|  0  |       |  00002F0A|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208464785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208464785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   208,464,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,465,252,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208466035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208466035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   208,467,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,467,752,000|     ACT-2|  0  |       |  000078E7|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@208469002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   208,468,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,469,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208469002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208469002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208469002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   208,469,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,470,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,472,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,472,752,000|     ACT-2|  0  |       |  00002A49|          |               |               |        |          |   |          |   0 |     |
|   208,474,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,475,252,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,477,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,477,752,000|     ACT-2|  0  |       |  00001277|          |               |               |        |          |   |          |   0 |     |
|   208,479,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,480,252,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,480,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,481,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,480,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,481,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,482,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,482,752,000|     ACT-2|  0  |       |  000057FF|          |               |               |        |          |   |          |   0 |     |
|   208,484,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,485,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,484,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,485,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,485,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,485,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208486502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 3) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@208486502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 3) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
|                  |   208,486,502,000|      RD16|  0  |  3/1  |  00006E12|  00000340|00000001BB84B40|00000001BB84B40|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208487285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208487285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208487285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208487285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,487,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,487,752,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,488,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,488,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,489,002,000|      RD16|  0  |  2/0  |  000078E7|  00000130|000000011E39D30|000000011E39D30|        |          |   |         0|   0 |     |
|   208,489,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,490,252,000|     ACT-2|  0  |       |  000060D3|          |               |               |        |          |   |          |   0 |     |
|   208,490,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,490,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,491,502,000|      RD16|  0  |  1/0  |  00002F0A|  00000070|000000008BC2870|000000008BC2870|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208492285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208492285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   208,493,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,493,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208493535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208493535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   208,494,002,000|      RD16|  0  |  0/1  |  000061F4|  000000F0|00000000387D0F0|00000000387D0F0|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@208495252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,494,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,495,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208495252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208495252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208495252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,495,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,495,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,496,502,000|      RD16|  0  |  3/2  |  000057FF|  00000170|00000001D5FFD70|00000001D5FFD70|        |          |   |         0|   0 |     |
|   208,497,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,497,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,498,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,498,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,499,002,000|      RD16|  0  |  2/3  |  00001277|  00000290|00000001649DE90|00000001649DE90|        |          |   |         0|   0 |     |
|   208,500,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,500,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,501,502,000|      RD16|  0  |  0/2  |  000057FF|  00000170|0000000055FFD70|0000000055FFD70|        |          |   |         0|   0 |     |
|   208,503,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,503,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,504,002,000|      RD16|  0  |  1/0  |  00002F0A|  00000070|000000008BC2870|000000008BC2870|        |          |   |         0|   0 |     |
|   208,504,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,505,252,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,505,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,505,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,506,502,000|      RD16|  0  |  0/0  |  00001DE7|  000003B0|000000000779FB0|000000000779FB0|        |          |   |         0|   0 |     |
|   208,508,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,508,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,509,002,000|      RD16|  0  |  3/0  |  00002A49|  000003D0|000000018A927D0|000000018A927D0|        |          |   |         0|   0 |     |
|   208,509,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,510,252,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,511,502,000|      RD16|  0  |  1/2  |  000060D3|  00000180|00000000D834D80|00000000D834D80|        |          |   |         0|   0 |     |
|   208,513,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,513,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,514,002,000|      RD16|  0  |  3/3  |  00000EC1|  00000200|00000001E3B0600|00000001E3B0600|        |          |   |         0|   0 |     |
|   208,514,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,515,252,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,517,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,517,752,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,519,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,520,252,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,522,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,522,752,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,524,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,525,252,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,527,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,527,752,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,529,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,530,252,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,530,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,531,502,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,532,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,532,752,000|     ACT-2|  0  |       |  00006EB8|          |               |               |        |          |   |          |   0 |     |
|   208,534,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,534,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,535,252,000|    MWRITE|  0  |  1/1  |  00001CFB|  00000200|00000000A73EE00|00000000A73EE00|        |          |   |         0|   0 |     |
|   208,535,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,536,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,537,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,537,752,000|     ACT-2|  0  |       |  00001DE7|          |               |               |        |          |   |          |   0 |     |
|   208,539,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,540,252,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,542,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,542,752,000|     ACT-2|  0  |       |  00002A49|          |               |               |        |          |   |          |   0 |     |
|   208,544,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,545,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,547,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,547,752,000|     ACT-2|  0  |       |  000002F7|          |               |               |        |          |   |          |   0 |     |
|   208,549,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,550,252,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,552,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,552,752,000|     ACT-2|  0  |       |  00006BA9|          |               |               |        |          |   |          |   0 |     |
|   208,553,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,554,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,553,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,554,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,554,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,555,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,557,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,557,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,557,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,557,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,558,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,558,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208559002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 5) to RD16(ap: 0, ba: 1) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@208559002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 5) to RD16(ap: 0, ba: 1) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   208,559,002,000|      RD16|  0  |  0/1  |  00006EB8|  000003E0|000000003BAE3E0|000000003BAE3E0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208559785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208559785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208559785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208559785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,559,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,560,252,000|     ACT-2|  0  |       |  0000357B|          |               |               |        |          |   |          |   0 |     |
|   208,560,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,560,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,561,502,000|      RD16|  0  |  3/1  |  00001DE7|  000003B0|00000001A779FB0|00000001A779FB0|        |          |   |         0|   0 |     |
|   208,562,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,562,752,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,563,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,563,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,564,002,000|      RD16|  0  |  0/0  |  00002A49|  000003D0|000000000A927D0|000000000A927D0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208564785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208564785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   208,564,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,565,252,000|     ACT-2|  0  |       |  000071F5|          |               |               |        |          |   |          |   0 |     |
|   208,565,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,565,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208566035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208566035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   208,566,502,000|      RD16|  0  |  3/0  |  000002F7|  00000210|0000000180BDE10|0000000180BDE10|        |          |   |         0|   0 |     |
|   208,567,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,567,752,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@208569002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,568,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,569,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208569002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208569002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208569002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,569,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,570,252,000|     ACT-2|  0  |       |  00000480|          |               |               |        |          |   |          |   0 |     |
|   208,570,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,570,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,571,502,000|      RD16|  0  |  0/2  |  00006BA9|  00000250|000000005AEA650|000000005AEA650|        |          |   |         0|   0 |     |
|   208,600,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,601,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,600,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,601,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,663,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,664,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,663,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,664,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,664,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,664,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,665,252,000|      RD16|  0  |  3/2  |  0000357B|  00000370|00000001CD5EF70|00000001CD5EF70|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208666035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208666035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208666035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208666035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,665,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,666,502,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,667,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,667,752,000|     ACT-2|  0  |       |  00002D27|          |               |               |        |          |   |          |   0 |     |
|   208,668,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,669,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,669,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,670,252,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208671035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208671035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   208,670,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,671,502,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208672285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208672285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   208,672,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,672,752,000|     ACT-2|  0  |       |  00000480|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@208674002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,673,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,674,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208674002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208674002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208674002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,674,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,675,252,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,677,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,677,752,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,679,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,680,252,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,682,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,682,752,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,684,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,685,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,685,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,686,502,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,687,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,687,752,000|     ACT-2|  0  |       |  0000625A|          |               |               |        |          |   |          |   0 |     |
|   208,688,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,689,002,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,689,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,690,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,690,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,691,502,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,692,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,692,752,000|     ACT-2|  0  |       |  00007F55|          |               |               |        |          |   |          |   0 |     |
|   208,694,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,695,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,695,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,696,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,695,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,696,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,697,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,697,752,000|     ACT-2|  0  |       |  00004236|          |               |               |        |          |   |          |   0 |     |
|   208,699,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,700,252,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,702,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,702,752,000|     ACT-2|  0  |       |  00001B1F|          |               |               |        |          |   |          |   0 |     |
|   208,704,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,705,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,704,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,705,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,705,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,705,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,706,502,000|    MWRITE|  0  |  2/1  |  0000625A|  00000180|000000013896980|000000013896980|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208707285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208707285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,707,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,707,752,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,708,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,708,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,709,002,000|    MWRITE|  0  |  1/0  |  00002D27|  00000170|000000008B49D70|000000008B49D70|        |          |   |         0|   0 |     |
|   208,709,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,710,252,000|     ACT-2|  0  |       |  00002984|          |               |               |        |          |   |          |   0 |     |
|   208,710,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,710,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,711,502,000|    MWRITE|  0  |  0/3  |  00000480|  00000170|000000006120170|000000006120170|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208712285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   208,712,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,712,752,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208713535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   208,714,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,715,252,000|     ACT-2|  0  |       |  000060D3|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@208716502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   208,715,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,716,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208716502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   208,717,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,717,752,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,719,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,720,252,000|     ACT-2|  0  |       |  0000706E|          |               |               |        |          |   |          |   0 |     |
|   208,722,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,722,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,724,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,725,252,000|     ACT-2|  0  |       |  00003F16|          |               |               |        |          |   |          |   0 |     |
|   208,727,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,727,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,729,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,730,252,000|     ACT-2|  0  |       |  000002F7|          |               |               |        |          |   |          |   0 |     |
|   208,730,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,731,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,730,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,731,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,734,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,735,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,734,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,735,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,735,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,735,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208736502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 3) to RD16(ap: 0, ba: 14) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@208736502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 3) to RD16(ap: 0, ba: 14) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
|                  |   208,736,502,000|      RD16|  0  |  3/2  |  00002984|  00000250|00000001CA61250|00000001CA61250|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208737285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208737285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208737285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208737285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,740,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,740,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,741,502,000|      RD16|  0  |  3/2  |  00002984|  00000250|00000001CA61250|00000001CA61250|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208742285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208742285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   208,743,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,743,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208743535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208743535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   208,744,002,000|      RD16|  0  |  2/0  |  00003F16|  00000080|000000010FC5880|000000010FC5880|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@208745252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,744,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,745,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208745252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208745252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208745252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,745,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,745,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,746,502,000|      RD16|  0  |  3/0  |  0000706E|  000001C0|000000019C1B9C0|000000019C1B9C0|        |          |   |         0|   0 |     |
|   208,748,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,748,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,749,002,000|      RD16|  0  |  0/0  |  000002F7|  00000210|0000000000BDE10|0000000000BDE10|        |          |   |         0|   0 |     |
|   208,750,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,750,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,751,502,000|      RD16|  0  |  3/0  |  0000706E|  000001C0|000000019C1B9C0|000000019C1B9C0|        |          |   |         0|   0 |     |
|   208,753,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,753,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,754,002,000|      RD16|  0  |  0/2  |  000060D3|  00000180|000000005834D80|000000005834D80|        |          |   |         0|   0 |     |
|   208,757,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,757,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,759,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,760,252,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,762,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,762,752,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,764,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,765,252,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,772,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,772,752,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,773,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,773,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,774,002,000|    MWRITE|  0  |  3/3  |  00000480|  00000170|00000001E120170|00000001E120170|        |          |   |         0|   0 |     |
|   208,775,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,775,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,776,502,000|    MWRITE|  0  |  1/1  |  00001B1F|  00000380|00000000A6C7F80|00000000A6C7F80|        |          |   |         0|   0 |     |
|   208,777,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,777,752,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,778,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,778,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,779,002,000|    MWRITE|  0  |  0/1  |  00004236|  000003F0|00000000308DBF0|00000000308DBF0|        |          |   |         0|   0 |     |
|   208,779,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,780,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   208,780,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,780,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,781,502,000|    MWRITE|  0  |  3/1  |  00007F55|  00000290|00000001BFD5690|00000001BFD5690|        |          |   |         0|   0 |     |
|   208,782,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,782,752,000|     ACT-2|  0  |       |  00003EC4|          |               |               |        |          |   |          |   0 |     |
|   208,784,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,785,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,787,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,787,752,000|     ACT-2|  0  |       |  00001CFB|          |               |               |        |          |   |          |   0 |     |
|   208,789,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,790,252,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,792,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,792,752,000|     ACT-2|  0  |       |  00005869|          |               |               |        |          |   |          |   0 |     |
|   208,794,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,795,252,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,797,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,797,752,000|     ACT-2|  0  |       |  00004ED3|          |               |               |        |          |   |          |   0 |     |
|   208,799,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,800,252,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,800,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,801,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,800,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,801,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,802,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,802,752,000|     ACT-2|  0  |       |  00004BE6|          |               |               |        |          |   |          |   0 |     |
|   208,804,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,805,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,807,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,807,752,000|     ACT-2|  0  |       |  000065F1|          |               |               |        |          |   |          |   0 |     |
|   208,809,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,810,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,809,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,810,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,810,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,810,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,811,502,000|      RD16|  0  |  0/0  |  00005869|  00000260|00000000161A660|00000000161A660|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208812285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208812285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208812285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208812285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,815,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,815,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,816,502,000|      RD16|  0  |  1/3  |  00004ED3|  00000270|00000000F3B4E70|00000000F3B4E70|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208817285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208817285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208818535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208818535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208820252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,819,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,820,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208820252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208820252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208820252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,820,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,820,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,821,502,000|      RD16|  0  |  1/3  |  00004ED3|  00000270|00000000F3B4E70|00000000F3B4E70|        |          |   |         0|   0 |     |
|   208,829,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,830,252,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,832,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,832,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,834,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,835,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,839,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,840,252,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,840,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,840,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,841,502,000|    MWRITE|  0  |  3/2  |  00003EC4|  00000050|00000001CFB1050|00000001CFB1050|        |          |   |         0|   0 |     |
|   208,843,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,843,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,844,002,000|    MWRITE|  0  |  2/1  |  00001CFB|  00000200|00000001273EE00|00000001273EE00|        |          |   |         0|   0 |     |
|   208,845,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,845,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,846,502,000|    MWRITE|  0  |  1/0  |  00004BE6|  00000140|0000000092F9940|0000000092F9940|        |          |   |         0|   0 |     |
|   208,848,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,848,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,849,002,000|    MWRITE|  0  |  3/0  |  000065F1|  00000330|00000001997C730|00000001997C730|        |          |   |         0|   0 |     |
|   208,849,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,850,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,850,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,851,502,000|     ACT-2|  0  |       |  00001874|          |               |               |        |          |   |          |   0 |     |
|   208,853,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,854,002,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,855,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,856,502,000|     ACT-2|  0  |       |  0000761D|          |               |               |        |          |   |          |   0 |     |
|   208,858,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,859,002,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,860,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,861,502,000|     ACT-2|  0  |       |  000071F5|          |               |               |        |          |   |          |   0 |     |
|   208,867,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,867,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,867,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,867,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,873,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,874,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,873,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,874,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,874,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,874,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,875,252,000|      RD16|  0  |  0/0  |  0000761D|  00000000|000000001D87400|000000001D87400|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208876035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208876035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208876035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208876035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208881035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208881035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@208882285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208882285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208884002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,883,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,884,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208884002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208884002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208884002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,894,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,894,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,895,252,000|    MWRITE|  0  |  1/3  |  000071F5|  00000080|00000000FC7D480|00000000FC7D480|        |          |   |         0|   0 |     |
|   208,895,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,896,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,897,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,897,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,897,752,000|    MWRITE|  0  |  3/1  |  00001874|  000001B0|00000001A61D1B0|00000001A61D1B0|        |          |   |         0|   0 |     |
|   208,899,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,900,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,914,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,915,252,000|   REFRESH|  0  |  0/1  |PAIRED:2/1|       RFM|               |               |        |          |   |          |   0 |     |
|   208,915,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,916,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,915,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,916,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,922,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,922,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,923,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,924,002,000|     ACT-2|  0  |       |  00006B70|          |               |               |        |          |   |          |   0 |     |
|   208,940,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,941,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,940,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,941,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   208,942,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,942,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,942,752,000|      RD16|  0  |  0/0  |  00006B70|  00000040|000000001ADC040|000000001ADC040|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208943535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@208943535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208943535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@208943535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   208,947,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   208,947,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,947,752,000|      RD16|  0  |  0/0  |  00006B70|  00000040|000000001ADC040|000000001ADC040|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@208948535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208948535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   208,948,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,949,002,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@208949785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@208949785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@208951502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,950,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,951,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@208951502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208951502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@208951502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   208,965,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,966,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   208,967,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,967,752,000|     ACT-2|  0  |       |  00004CBD|          |               |               |        |          |   |          |   0 |     |
|   208,969,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,970,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,975,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,976,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,977,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,977,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,977,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,977,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   208,978,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,979,002,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,980,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,981,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,983,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,984,002,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,987,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,987,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,988,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,989,002,000|     ACT-2|  0  |       |  00002D24|          |               |               |        |          |   |          |   0 |     |
|   208,993,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,994,002,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   208,994,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,995,252,000|     ACT-2|  0  |       |  00007A38|          |               |               |        |          |   |          |   0 |     |
|   208,997,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   208,997,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   208,999,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,000,252,000|     ACT-2|  0  |       |  00002D24|          |               |               |        |          |   |          |   0 |     |
|   209,002,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,002,752,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,004,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,005,252,000|     ACT-2|  0  |       |  00002D24|          |               |               |        |          |   |          |   0 |     |
|   209,005,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,006,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,005,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,006,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,007,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,007,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,007,752,000|      RD16|  0  |  0/0  |  00002D24|  000002A0|000000000B492A0|000000000B492A0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209008535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209008535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209008535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209008535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,012,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,012,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,012,752,000|      RD16|  0  |  0/0  |  00002D24|  000002A0|000000000B492A0|000000000B492A0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209013535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209013535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209014785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209014785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209016502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,015,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,016,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209016502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209016502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209016502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,018,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,018,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,019,002,000|      RD16|  0  |  2/0  |  00002D24|  000002A0|000000010B492A0|000000010B492A0|        |          |   |         0|   0 |     |
|   209,023,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,023,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,024,002,000|      RD16|  0  |  3/0  |  00002D24|  000002A0|000000018B492A0|000000018B492A0|        |          |   |         0|   0 |     |
|   209,032,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,032,752,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,047,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,047,752,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,049,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,050,252,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,050,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,051,502,000|     ACT-2|  0  |       |  00001180|          |               |               |        |          |   |          |   0 |     |
|   209,053,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,054,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,053,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,054,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,069,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,070,252,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   209,075,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,076,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,087,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,087,752,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   209,088,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,089,002,000|     ACT-2|  0  |       |  00000CDA|          |               |               |        |          |   |          |   0 |     |
|   209,093,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,094,002,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,094,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,095,252,000|     ACT-2|  0  |       |  000054EB|          |               |               |        |          |   |          |   0 |     |
|   209,105,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,106,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,105,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,106,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,107,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,107,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,107,752,000|      RD16|  0  |  2/2  |  00000CDA|  00000060|000000014336860|000000014336860|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209108535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209108535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209108535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209108535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209113535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209113535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209114785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209114785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209116502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,115,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,116,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209116502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209116502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209116502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,137,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,137,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,137,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,137,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,172,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,172,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,174,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,175,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,175,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,176,502,000|     ACT-2|  0  |       |  00005659|          |               |               |        |          |   |          |   0 |     |
|   209,180,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,181,502,000|   REFRESH|  0  |  1/0  |PAIRED:3/0|       RFM|               |               |        |          |   |          |   0 |     |
|   209,189,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,190,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,190,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,191,502,000|     ACT-2|  0  |       |  00003EDB|          |               |               |        |          |   |          |   0 |     |
|   209,193,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,194,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,193,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,194,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,194,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,194,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,195,252,000|    MWRITE|  0  |  2/1  |  00005659|  000001D0|0000000135965D0|0000000135965D0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209196035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209196035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209196035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209196035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,197,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,197,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,197,752,000|    MWRITE|  0  |  0/0  |  00001180|  00000150|000000000460150|000000000460150|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209201035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209201035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209202285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209202285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209204002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,203,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,204,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209204002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209204002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209204002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,215,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,216,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,215,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,216,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,219,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,220,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,219,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,220,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,220,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,220,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209221502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 0) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@209221502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 0) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   209,221,502,000|      RD16|  0  |  3/1  |  00003EDB|  00000030|00000001AFB6C30|00000001AFB6C30|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209222285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209222285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209222285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209222285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,225,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,225,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,226,502,000|      RD16|  0  |  3/1  |  00003EDB|  00000030|00000001AFB6C30|00000001AFB6C30|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209227285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209227285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209228535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209228535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209230252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,229,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,230,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209230252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209230252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209230252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,233,377,000|                  |   REFRESH|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,234,002,000|   REFRESH|  1  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   209,235,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,236,502,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,245,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,245,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,246,502,000|    MWRITE|  0  |  2/0  |  000054EB|  000001F0|00000001153ADF0|00000001153ADF0|        |          |   |         0|   0 |     |
|   209,247,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,247,752,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,248,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,248,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,249,002,000|    MWRITE|  0  |  0/3  |  00007A38|  00000040|000000007E8E040|000000007E8E040|        |          |   |         0|   0 |     |
|   209,250,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,251,502,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,253,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,254,002,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,254,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,255,252,000|     ACT-2|  0  |       |  00004CBD|          |               |               |        |          |   |          |   0 |     |
|   209,260,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,261,502,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,264,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,265,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,265,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,266,502,000|     ACT-2|  0  |       |  00001C6C|          |               |               |        |          |   |          |   0 |     |
|   209,267,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,267,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,267,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,267,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,268,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,269,002,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,270,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,271,502,000|     ACT-2|  0  |       |  000029CB|          |               |               |        |          |   |          |   0 |     |
|   209,283,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,284,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,283,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,284,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,284,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,284,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,285,252,000|      RD16|  0  |  2/1  |  00001C6C|  000003A0|00000001271B3A0|00000001271B3A0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209286035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209286035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209286035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209286035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209291035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209291035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209292285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209292285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209294002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,293,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,294,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209294002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209294002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209294002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,297,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,297,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,314,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,315,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,314,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,315,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,377,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,377,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,377,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,377,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,378,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,378,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,379,002,000|    MWRITE|  0  |  0/0  |  000029CB|  000001E0|000000000A72DE0|000000000A72DE0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209379785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209379785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209379785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209379785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,379,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,380,252,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,382,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,382,752,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,383,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,384,002,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209384785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209384785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   209,384,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,385,252,000|     ACT-2|  0  |       |  0000191D|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209386035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209386035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209387752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,387,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,387,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209387752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209387752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209387752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,397,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,397,752,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,398,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,399,002,000|     ACT-2|  0  |       |  00003DEF|          |               |               |        |          |   |          |   0 |     |
|   209,399,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,400,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,399,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,400,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,400,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,401,502,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,403,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,404,002,000|     ACT-2|  0  |       |  000033DA|          |               |               |        |          |   |          |   0 |     |
|   209,415,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,416,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,415,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,416,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,417,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,417,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,417,752,000|      RD16|  0  |  2/1  |  00003DEF|  00000180|000000012F7BD80|000000012F7BD80|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209418535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209418535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209418535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209418535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,422,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,422,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,422,752,000|      RD16|  0  |  2/3  |  000033DA|  000001D0|000000016CF69D0|000000016CF69D0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209423535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209423535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209424785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209424785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209426502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,425,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,426,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209426502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209426502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209426502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,427,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,427,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,427,752,000|      RD16|  0  |  2/3  |  000033DA|  000001D0|000000016CF69D0|000000016CF69D0|        |          |   |         0|   0 |     |
|   209,429,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,430,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,440,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,441,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,442,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,442,752,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,443,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,444,002,000|     ACT-2|  0  |       |  00002D24|          |               |               |        |          |   |          |   0 |     |
|   209,447,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,447,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,448,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,449,002,000|     ACT-2|  0  |       |  00006617|          |               |               |        |          |   |          |   0 |     |
|   209,453,377,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,454,002,000|   REFRESH|  0  |  1/1  |PAIRED:3/1|       RFM|               |               |        |          |   |          |   0 |     |
|   209,455,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,456,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,457,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,457,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,457,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,457,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,460,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,461,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,460,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,461,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,462,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,462,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,462,752,000|      RD16|  0  |  1/0  |  00002D24|  000002A0|000000008B492A0|000000008B492A0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209463535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209463535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209463535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209463535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,463,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,464,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,464,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,465,252,000|     ACT-2|  0  |       |  00007209|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209468535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209468535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209469785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209469785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   209,469,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,470,252,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@209471502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,470,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,471,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209471502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209471502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209471502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,472,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,472,752,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,478,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,479,002,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,479,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,480,252,000|     ACT-2|  0  |       |  0000019B|          |               |               |        |          |   |          |   0 |     |
|   209,482,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,482,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,482,752,000|    MWRITE|  0  |  0/1  |  0000191D|  00000000|000000002647400|000000002647400|        |          |   |         0|   0 |     |
|   209,484,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,484,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,485,252,000|    MWRITE|  0  |  2/1  |  00007209|  000003C0|000000013C827C0|000000013C827C0|        |          |   |         0|   0 |     |
|   209,485,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,486,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,487,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,487,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,487,752,000|    MWRITE|  0  |  0/0  |  00006617|  000000A0|000000001985CA0|000000001985CA0|        |          |   |         0|   0 |     |
|   209,488,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,489,002,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,489,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,490,252,000|     ACT-2|  0  |       |  00002EE9|          |               |               |        |          |   |          |   0 |     |
|   209,492,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,492,752,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,494,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,495,252,000|     ACT-2|  0  |       |  00002EE9|          |               |               |        |          |   |          |   0 |     |
|   209,503,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,504,002,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,504,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,505,252,000|     ACT-2|  0  |       |  00001FB0|          |               |               |        |          |   |          |   0 |     |
|   209,505,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,506,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,505,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,506,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,509,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,510,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,509,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,510,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209511502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 0) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@209511502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 0) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   209,511,502,000|      RD16|  0  |  3/3  |  00002EE9|  000003F0|00000001EBBA7F0|00000001EBBA7F0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209512285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209512285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209512285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209512285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209517285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209517285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   209,518,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,518,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209518535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209518535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   209,519,002,000|      RD16|  0  |  0/3  |  00002EE9|  000003F0|000000006BBA7F0|000000006BBA7F0|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@209520252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,519,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,520,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209520252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209520252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209520252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,538,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,538,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,539,002,000|    MWRITE|  0  |  3/0  |  0000019B|  00000090|000000018066C90|000000018066C90|        |          |   |         0|   0 |     |
|   209,539,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,540,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,540,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,540,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,541,502,000|    MWRITE|  0  |  1/0  |  00001FB0|  00000070|0000000087EC070|0000000087EC070|        |          |   |         0|   0 |     |
|   209,559,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,560,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,559,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,560,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,574,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,575,252,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   209,577,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,577,752,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   209,579,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,580,252,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   209,582,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,582,752,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,584,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,585,252,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,592,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,592,752,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   209,593,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,594,002,000|     ACT-2|  0  |       |  0000604A|          |               |               |        |          |   |          |   0 |     |
|   209,595,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,596,502,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   209,598,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,599,002,000|     ACT-2|  0  |       |  0000604A|          |               |               |        |          |   |          |   0 |     |
|   209,600,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,601,502,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,603,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,604,002,000|     ACT-2|  0  |       |  0000604A|          |               |               |        |          |   |          |   0 |     |
|   209,605,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,606,502,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   209,608,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,609,002,000|     ACT-2|  0  |       |  0000604A|          |               |               |        |          |   |          |   0 |     |
|   209,610,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,611,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,610,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,611,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,612,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,612,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,612,752,000|      RD16|  0  |  3/2  |  0000604A|  00000150|00000001D812950|00000001D812950|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209613535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209613535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209613535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209613535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,613,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,614,002,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,614,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,615,252,000|     ACT-2|  0  |       |  000021FF|          |               |               |        |          |   |          |   0 |     |
|   209,617,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,617,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,617,752,000|      RD16|  0  |  0/2  |  0000604A|  00000150|000000005812950|000000005812950|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209618535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209618535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209619785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209619785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209621502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,620,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,621,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209621502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209621502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209621502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,622,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,622,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,622,752,000|      RD16|  0  |  2/3  |  0000604A|  00000150|000000017812950|000000017812950|        |          |   |         0|   0 |     |
|   209,627,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,627,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,627,752,000|      RD16|  0  |  1/2  |  0000604A|  00000150|00000000D812950|00000000D812950|        |          |   |         0|   0 |     |
|   209,645,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,646,502,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,647,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,647,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,647,752,000|    MWRITE|  0  |  3/3  |  000021FF|  00000190|00000001E87FD90|00000001E87FD90|        |          |   |         0|   0 |     |
|   209,663,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,664,002,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,664,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,665,252,000|     ACT-2|  0  |       |  000021FF|          |               |               |        |          |   |          |   0 |     |
|   209,665,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,666,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,665,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,666,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,677,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,677,752,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,682,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,682,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,682,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,682,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,683,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,683,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,684,002,000|    MWRITE|  0  |  2/3  |  000021FF|  00000190|00000001687FD90|00000001687FD90|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209684785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209684785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209684785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209684785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209689785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209689785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209691035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209691035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209692752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,692,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,692,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209692752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209692752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209692752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,694,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,695,252,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,695,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,696,502,000|     ACT-2|  0  |       |  00005C33|          |               |               |        |          |   |          |   0 |     |
|   209,702,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,702,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,702,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,702,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,713,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,714,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,713,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,714,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,714,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,714,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,715,252,000|    MWRITE|  0  |  1/3  |  00005C33|  00000320|00000000F70CF20|00000000F70CF20|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209716035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209716035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209716035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209716035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,715,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,716,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,717,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,717,752,000|     ACT-2|  0  |       |  00003DEF|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209721035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209721035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209722285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209722285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   209,722,127,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,722,752,000|   REFRESH|  0  |  0/0  |PAIRED:2/0|       RFM|               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@209724002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,723,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,724,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209724002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209724002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209724002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,733,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,734,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,733,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,734,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,734,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,735,252,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,737,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,737,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,737,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,737,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,738,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,738,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209739002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 7) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@209739002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 7) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   209,739,002,000|      RD16|  0  |  3/1  |  00003DEF|  00000180|00000001AF7BD80|00000001AF7BD80|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209739785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209739785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209739785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209739785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209744785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209744785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209746035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209746035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209747752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,747,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,747,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209747752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209747752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209747752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,752,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,752,752,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,753,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,754,002,000|     ACT-2|  0  |       |  00005C33|          |               |               |        |          |   |          |   0 |     |
|   209,759,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,760,252,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,762,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,762,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,768,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,769,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,768,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,769,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,772,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,772,752,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,775,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,776,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,775,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,776,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,777,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,777,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,777,752,000|    MWRITE|  0  |  2/3  |  00005C33|  00000320|00000001770CF20|00000001770CF20|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209778535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209778535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209778535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209778535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,778,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,779,002,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,779,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,780,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,780,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,781,502,000|     ACT-2|  0  |       |  00003701|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209783535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209783535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209784785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209784785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209786502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,785,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,786,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209786502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209786502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209786502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,789,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,790,252,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,790,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,791,502,000|     ACT-2|  0  |       |  00006550|          |               |               |        |          |   |          |   0 |     |
|   209,795,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,796,502,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,797,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,797,752,000|     ACT-2|  0  |       |  0000101B|          |               |               |        |          |   |          |   0 |     |
|   209,799,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,799,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209800252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 11) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 18 cycles)  
AMEM_ERR: alpddr5_chn1@209800252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 11) to RD16(ap: 0, ba: 13) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 18 cycles)  
|                  |   209,800,252,000|      RD16|  0  |  3/1  |  00003701|  00000380|00000001ADC0780|00000001ADC0780|        |          |   |         0|   0 |     |
|   209,804,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,804,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,805,252,000|      RD16|  0  |  3/1  |  00003701|  00000380|00000001ADC0780|00000001ADC0780|        |          |   |         0|   0 |     |
|   209,809,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,809,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,810,252,000|      RD16|  0  |  1/3  |  00006550|  00000040|00000000F954040|00000000F954040|        |          |   |         0|   0 |     |
|   209,823,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,824,002,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,828,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,829,002,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   209,832,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,832,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,832,752,000|    MWRITE|  0  |  1/0  |  0000101B|  000003D0|000000008406FD0|000000008406FD0|        |          |   |         0|   0 |     |
|   209,840,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,841,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,842,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,842,752,000|     ACT-2|  0  |       |  00004CBD|          |               |               |        |          |   |          |   0 |     |
|   209,850,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,851,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,850,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,851,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,859,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,860,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,859,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,860,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,860,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,860,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,861,502,000|    MWRITE|  0  |  3/1  |  00004CBD|  000002E0|00000001B32F6E0|00000001B32F6E0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209862285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209862285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209862285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209862285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209867285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209867285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209868535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209868535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209870252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,869,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,870,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209870252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209870252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209870252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   209,874,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,875,252,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,879,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,880,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,879,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,880,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,882,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,882,752,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,883,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,884,002,000|     ACT-2|  0  |       |  00003BEE|          |               |               |        |          |   |          |   0 |     |
|   209,884,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,885,252,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,892,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,892,752,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,893,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,894,002,000|     ACT-2|  0  |       |  000073BD|          |               |               |        |          |   |          |   0 |     |
|   209,902,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,902,752,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,903,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,904,002,000|     ACT-2|  0  |       |  000073BD|          |               |               |        |          |   |          |   0 |     |
|   209,910,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,911,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,910,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,911,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   209,912,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,912,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,912,752,000|      RD16|  0  |  2/1  |  000073BD|  000001F0|000000013CEF5F0|000000013CEF5F0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@209913535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@209913535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209913535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@209913535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   209,913,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,914,002,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@209918535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209918535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@209919785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@209919785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@209921502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,920,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,921,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@209921502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209921502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@209921502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   209,922,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,922,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,922,752,000|      RD16|  0  |  1/0  |  000073BD|  000001E0|000000009CEF5E0|000000009CEF5E0|        |          |   |         0|   0 |     |
|   209,930,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,931,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,932,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,932,752,000|     ACT-2|  0  |       |  000073BD|          |               |               |        |          |   |          |   0 |     |
|   209,950,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,950,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,951,502,000|      RD16|  0  |  3/1  |  000073BD|  000001F0|00000001BCEF5F0|00000001BCEF5F0|        |          |   |         0|   0 |     |
|   209,970,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   209,970,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,971,502,000|    MWRITE|  0  |  1/1  |  00003BEE|  000003D0|00000000AEFBBD0|00000000AEFBBD0|        |          |   |         0|   0 |     |
|   209,973,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,974,002,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,975,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,976,502,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,978,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,979,002,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,982,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,982,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,983,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,984,002,000|     ACT-2|  0  |       |  000073BD|          |               |               |        |          |   |          |   0 |     |
|   209,985,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,986,502,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,988,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,989,002,000|     ACT-2|  0  |       |  00003BEE|          |               |               |        |          |   |          |   0 |     |
|   209,989,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,990,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,989,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,990,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   209,990,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,991,502,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   209,993,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,994,002,000|     ACT-2|  0  |       |  0000786B|          |               |               |        |          |   |          |   0 |     |
|   209,995,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,996,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   209,998,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   209,999,002,000|     ACT-2|  0  |       |  00000C55|          |               |               |        |          |   |          |   0 |     |
|   210,000,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,001,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,000,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,001,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,002,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,002,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,002,752,000|      RD16|  0  |  0/0  |  000073BD|  000001E0|000000001CEF5E0|000000001CEF5E0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210003535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210003535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210003535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210003535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   210,003,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,004,002,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,004,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,005,252,000|     ACT-2|  0  |       |  00002703|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@210008535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210008535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210009785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210009785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   210,009,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,010,252,000|   REFRESH|  0  |  0/3  |PAIRED:2/3|       RFM|               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@210011502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,010,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,011,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210011502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210011502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210011502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,012,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,012,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,012,752,000|      RD16|  0  |  1/0  |  0000786B|  00000370|000000009E1AF70|000000009E1AF70|        |          |   |         0|   0 |     |
|   210,042,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,042,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,042,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,042,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,104,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,105,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,107,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,107,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,109,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,110,252,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,112,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,112,752,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,122,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,122,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,123,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,124,002,000|     ACT-2|  0  |       |  00000DFD|          |               |               |        |          |   |          |   0 |     |
|   210,125,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,126,502,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,128,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,129,002,000|     ACT-2|  0  |       |  000002AC|          |               |               |        |          |   |          |   0 |     |
|   210,130,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,131,502,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,133,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,134,002,000|     ACT-2|  0  |       |  000013AF|          |               |               |        |          |   |          |   0 |     |
|   210,134,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,135,252,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,135,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,136,502,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,138,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,139,002,000|     ACT-2|  0  |       |  000013AF|          |               |               |        |          |   |          |   0 |     |
|   210,140,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,141,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,140,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,141,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,142,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,142,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,142,752,000|    MWRITE|  0  |  0/0  |  00000DFD|  00000160|00000000037F560|00000000037F560|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210143535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210143535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210143535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210143535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   210,144,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,144,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,145,252,000|    MWRITE|  0  |  2/0  |  00003BEE|  000003D0|000000010EFBBD0|000000010EFBBD0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210148535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210148535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210149785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210149785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210151502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   210,150,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,151,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210151502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210151502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210151502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   210,163,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,164,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,163,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,164,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,167,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,167,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,167,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,167,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,168,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,168,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@210169002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 8) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@210169002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 8) to RD16(ap: 0, ba: 15) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   210,169,002,000|      RD16|  0  |  3/3  |  000013AF|  000000A0|00000001E4EBCA0|00000001E4EBCA0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210169785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210169785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210169785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210169785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   210,173,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,173,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,174,002,000|      RD16|  0  |  0/2  |  000013AF|  00000090|0000000044EBC90|0000000044EBC90|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210174785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210174785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210176035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210176035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210177752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,177,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,177,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210177752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210177752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210177752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,183,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,184,002,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,193,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,193,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,194,002,000|    MWRITE|  0  |  3/1  |  00000C55|  00000170|00000001A315570|00000001A315570|        |          |   |         0|   0 |     |
|   210,194,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,195,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,195,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,195,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,196,502,000|    MWRITE|  0  |  0/1  |  00002703|  00000110|0000000029C0D10|0000000029C0D10|        |          |   |         0|   0 |     |
|   210,198,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,198,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,199,002,000|    MWRITE|  0  |  3/2  |  000002AC|  00000210|00000001C0AB210|00000001C0AB210|        |          |   |         0|   0 |     |
|   210,200,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,201,502,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,202,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,202,752,000|     ACT-2|  0  |       |  00006BA0|          |               |               |        |          |   |          |   0 |     |
|   210,212,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,212,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,213,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,214,002,000|     ACT-2|  0  |       |  0000786B|          |               |               |        |          |   |          |   0 |     |
|   210,217,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,217,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,217,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,217,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,225,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,226,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,225,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,226,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,227,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,227,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,227,752,000|      RD16|  0  |  0/2  |  00006BA0|  00000010|000000005AE8010|000000005AE8010|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210228535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210228535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210228535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210228535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   210,232,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,232,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,232,752,000|      RD16|  0  |  0/0  |  0000786B|  00000370|000000001E1AF70|000000001E1AF70|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210233535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210233535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210234785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210234785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210236502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,235,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,236,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210236502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210236502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210236502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,249,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,250,252,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,262,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,262,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,262,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,262,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,268,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,269,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,269,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,270,252,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,270,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,271,502,000|     ACT-2|  0  |       |  00006550|          |               |               |        |          |   |          |   0 |     |
|   210,273,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,274,002,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,275,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,276,502,000|     ACT-2|  0  |       |  00000B0F|          |               |               |        |          |   |          |   0 |     |
|   210,277,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,277,752,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,280,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,281,502,000|   REFRESH|  0  |  1/2  |PAIRED:3/2|       RFM|               |               |        |          |   |          |   0 |     |
|   210,283,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,284,002,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,285,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,286,502,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,288,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,289,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,288,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,289,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,289,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,289,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,290,252,000|      RD16|  0  |  0/3  |  00006550|  00000040|000000007954040|000000007954040|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210291035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210291035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210291035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210291035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   210,290,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,291,502,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,292,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,292,752,000|     ACT-2|  0  |       |  00004302|          |               |               |        |          |   |          |   0 |     |
|   210,294,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,295,252,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@210296035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210296035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210297285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210297285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|   210,297,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,297,752,000|     ACT-2|  0  |       |  00001996|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: mon_trackerB@210299002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,298,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,299,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210299002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210299002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210299002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,310,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,310,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,311,502,000|      RD16|  0  |  2/1  |  00004302|  00000270|0000000130C0A70|0000000130C0A70|        |          |   |         0|   0 |     |
|   210,315,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,315,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,316,502,000|      RD16|  0  |  2/1  |  00004302|  00000270|0000000130C0A70|0000000130C0A70|        |          |   |         0|   0 |     |
|   210,338,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,338,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,339,002,000|    MWRITE|  0  |  2/3  |  00000B0F|  00000380|0000000162C3F80|0000000162C3F80|        |          |   |         0|   0 |     |
|   210,343,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,343,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,344,002,000|    MWRITE|  0  |  2/0  |  00001996|  00000020|000000010665820|000000010665820|        |          |   |         0|   0 |     |
|   210,362,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,362,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,362,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,362,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,469,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,470,252,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,472,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,472,752,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,480,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,481,502,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,489,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,490,252,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,490,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,491,502,000|     ACT-2|  0  |       |  00001742|          |               |               |        |          |   |          |   0 |     |
|   210,498,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,499,002,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,499,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,500,252,000|     ACT-2|  0  |       |  00006575|          |               |               |        |          |   |          |   0 |     |
|   210,508,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,509,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,508,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,509,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,509,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,509,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,510,252,000|      RD16|  0  |  1/1  |  00001742|  00000100|00000000A5D0900|00000000A5D0900|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210511035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210511035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210511035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210511035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210516035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210516035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210517285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210517285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210519002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,518,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,519,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210519002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210519002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210519002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,529,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,529,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,530,252,000|    MWRITE|  0  |  2/2  |  00006575|  000000E0|00000001595D4E0|00000001595D4E0|        |          |   |         0|   0 |     |
|   210,540,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,541,502,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,542,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,542,752,000|     ACT-2|  0  |       |  00006BA0|          |               |               |        |          |   |          |   0 |     |
|   210,544,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,545,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,547,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,547,752,000|     ACT-2|  0  |       |  00001E00|          |               |               |        |          |   |          |   0 |     |
|   210,548,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,549,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,548,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,549,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,552,127,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,552,752,000|   REFRESH|  0  |  1/3  |PAIRED:3/3|       RFM|               |               |        |          |   |          |   0 |     |
|   210,554,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,555,252,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,559,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,560,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,559,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,560,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,560,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,560,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,561,502,000|      RD16|  0  |  1/2  |  00006BA0|  00000010|00000000DAE8010|00000000DAE8010|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210562285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210562285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210562285000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210562285000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210567285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210567285000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210568535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210568535000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210570252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,569,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,570,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210570252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210570252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210570252000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,570,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,571,502,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,574,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,575,252,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,577,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,577,752,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,579,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,580,252,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,580,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,580,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,581,502,000|    MWRITE|  0  |  3/2  |  00001E00|  000002F0|00000001C7802F0|00000001C7802F0|        |          |   |         0|   0 |     |
|   210,588,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,589,002,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,589,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,590,252,000|     ACT-2|  0  |       |  00006DE8|          |               |               |        |          |   |          |   0 |     |
|   210,592,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,592,752,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,594,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,595,252,000|     ACT-2|  0  |       |  00006DE8|          |               |               |        |          |   |          |   0 |     |
|   210,597,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,597,752,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,599,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,600,252,000|     ACT-2|  0  |       |  00000C54|          |               |               |        |          |   |          |   0 |     |
|   210,600,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,601,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,600,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,601,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,607,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,607,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,607,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,607,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,608,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,608,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,609,002,000|      RD16|  0  |  0/0  |  00006DE8|  00000090|000000001B7A090|000000001B7A090|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210609785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210609785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210609785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210609785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   210,613,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,613,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,614,002,000|      RD16|  0  |  3/1  |  00006DE8|  00000090|00000001BB7A090|00000001BB7A090|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210614785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210614785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210616035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210616035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210617752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,617,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,617,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210617752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210617752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210617752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,635,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,635,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,636,502,000|    MWRITE|  0  |  3/0  |  00000C54|  000003E0|0000000183153E0|0000000183153E0|        |          |   |         0|   0 |     |
|   210,654,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,655,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,654,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,655,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,687,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,687,752,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,704,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,705,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,705,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,706,502,000|     ACT-2|  0  |       |  000045E1|          |               |               |        |          |   |          |   0 |     |
|   210,728,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,729,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,728,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,729,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,729,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,729,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,730,252,000|    MWRITE|  0  |  3/0  |  000045E1|  00000060|000000019178460|000000019178460|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210731035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210731035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210731035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210731035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210736035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210736035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210737285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210737285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210739002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   210,738,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,739,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210739002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210739002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210739002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   210,748,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,749,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,748,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,749,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,810,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,811,502,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   210,812,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,812,752,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,813,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,814,002,000|     ACT-2|  0  |       |  00003BE1|          |               |               |        |          |   |          |   0 |     |
|   210,815,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,816,502,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,818,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,819,002,000|     ACT-2|  0  |       |  0000700A|          |               |               |        |          |   |          |   0 |     |
|   210,823,377,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,824,002,000|   REFRESH|  0  |  0/1  |PAIRED:2/1|       RFM|               |               |        |          |   |          |   0 |     |
|   210,825,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,826,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,828,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,829,002,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,830,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,831,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,830,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,831,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,832,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,832,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,832,752,000|      RD16|  0  |  3/3  |  00003BE1|  00000300|00000001EEF8700|00000001EEF8700|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210833535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210833535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210833535000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210833535000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   210,837,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,837,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,837,752,000|      RD16|  0  |  3/3  |  00003BE1|  00000300|00000001EEF8700|00000001EEF8700|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210838535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210838535000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   210,839,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,839,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@210839785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210839785000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   210,840,252,000|      RD16|  0  |  1/3  |  0000700A|  00000080|00000000FC02880|00000000FC02880|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@210841502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,840,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,841,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210841502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210841502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210841502000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,862,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,862,752,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,868,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,869,002,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,869,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,870,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,869,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,870,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,874,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,875,252,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,877,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,877,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,879,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,880,252,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,880,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,881,502,000|     ACT-2|  0  |       |  000007DA|          |               |               |        |          |   |          |   0 |     |
|   210,883,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,884,002,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,885,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,886,502,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,887,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,887,752,000|     ACT-2|  0  |       |  000007DA|          |               |               |        |          |   |          |   0 |     |
|   210,892,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,892,752,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,893,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,894,002,000|     ACT-2|  0  |       |  000007DA|          |               |               |        |          |   |          |   0 |     |
|   210,895,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,896,502,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,898,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,899,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,898,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,899,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,899,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,899,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,900,252,000|      RD16|  0  |  1/3  |  000007DA|  00000310|00000000E1F6B10|00000000E1F6B10|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210901035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210901035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210901035000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210901035000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
|   210,900,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,901,502,000|     ACT-2|  0  |       |  000007DA|          |               |               |        |          |   |          |   0 |     |
|   210,903,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,904,002,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@210906035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210906035000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
|   210,905,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,906,502,000|     ACT-2|  0  |       |  00001DCB|          |               |               |        |          |   |          |   0 |     |
|   210,907,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,907,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@210907285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210907285000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
|                  |   210,907,752,000|      RD16|  0  |  0/3  |  000007DA|  00000310|0000000061F6B10|0000000061F6B10|        |          |   |         0|   0 |     |
AMEM_ERR: mon_trackerB@210909002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,908,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,909,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210909002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210909002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210909002000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_RD16 to AMEM_CAS is illegal  
|   210,912,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,912,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,912,752,000|      RD16|  0  |  2/2  |  000007DA|  00000310|0000000141F6B10|0000000141F6B10|        |          |   |         0|   0 |     |
|   210,919,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,919,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,920,252,000|      RD16|  0  |  3/2  |  000007DA|  00000310|00000001C1F6B10|00000001C1F6B10|        |          |   |         0|   0 |     |
|   210,923,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,924,002,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,939,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,939,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,940,252,000|    MWRITE|  0  |  1/2  |  00001DCB|  000000D0|00000000C772CD0|00000000C772CD0|        |          |   |         0|   0 |     |
|   210,940,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,941,502,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   210,942,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,942,752,000|     ACT-2|  0  |       |  00001866|          |               |               |        |          |   |          |   0 |     |
|   210,958,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,959,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,958,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,959,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,962,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,962,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,962,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,962,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   210,963,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   210,963,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,964,002,000|    MWRITE|  0  |  1/3  |  00001866|  000000A0|00000000E6198A0|00000000E6198A0|        |          |   |         0|   0 |     |
AMEM_ERR: alpddr5_chn0@210964785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn0@210964785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210964785000 : [LPDDR5-7.2.1.5#1] The WCK2CK Sync operation is performed with minimum latency, tWCKENL_FAST, when a CAS command(CAS(WS_FS)) with WS_FAST=1 is issued to an LPDDR5 SDRAM, WCK_t should be LOW, WCK_c should be HIGH to start tWCKPRE_Static  
AMEM_ERR: alpddr5_chn1@210964785000 : [LPDDR5-7.2.1.2#1] DRAM controller must start to drive WCK[1] as WCK_t/WCK_c=L/H after tWCKENL (2 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210969785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210969785000 : [LPDDR5-7.2.1.2#2] DRAM controller should drive WCK[1] as WCK_t/WCK_c=L/H for tWCKPRE_static (4 cycles), tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn0@210971035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: alpddr5_chn1@210971035000 : [LPDDR5-7.2.1.2#3] The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE_static followed by half-rate WCK during 1tCK, WCK[1] toggles 0 cycles, tWCK2CK_max= 157ps  
AMEM_ERR: mon_trackerB@210972752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, DFE on, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   210,972,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,972,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@210972752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210972752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@210972752000 : [LPDDR5-8.7#288] from rank[0] to rank[1], DQ ODT on, NT ODT off, CAS FS broadcast on, LINK ECC off, RDQS off, AMEM_MASK_WRITE to AMEM_CAS is illegal  
|   210,973,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,974,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,975,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,976,502,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,982,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,982,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,982,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,982,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   210,990,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,991,502,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   210,992,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,992,752,000|     ACT-2|  0  |       |  00005A62|          |               |               |        |          |   |          |   0 |     |
|   210,994,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,995,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   210,997,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   210,997,752,000|     ACT-2|  0  |       |  00003390|          |               |               |        |          |   |          |   0 |     |
|   211,009,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,010,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,009,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,010,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,010,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,010,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,011,502,000|      RD16|  0  |  0/0  |  00005A62|  00000010|000000001698810|000000001698810|        |          |   |         0|   0 |     |
|   211,019,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,020,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211020252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211020252000 : timing function get_freq() received unexpected zero clock period, return 
|   211,030,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,030,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,031,502,000|    MWRITE|  0  |  3/2  |  00003390|  000001A0|00000001CCE41A0|00000001CCE41A0|        |          |   |         0|   0 |     |
|   211,049,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,050,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,049,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,050,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,075,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,076,502,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,083,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,084,002,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,084,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,085,252,000|     ACT-2|  0  |       |  00001742|          |               |               |        |          |   |          |   0 |     |
|   211,087,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,087,752,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,089,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,090,252,000|     ACT-2|  0  |       |  00006DE8|          |               |               |        |          |   |          |   0 |     |
|   211,093,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,094,002,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,094,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,095,252,000|     ACT-2|  0  |       |  000004B4|          |               |               |        |          |   |          |   0 |     |
|   211,099,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,100,252,000|   REFRESH|  0  |  1/0  |PAIRED:3/0|       RFM|               |               |        |          |   |          |   0 |     |
|   211,102,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,102,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,102,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,102,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,103,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,103,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,104,002,000|      RD16|  0  |  0/1  |  00001742|  00000100|0000000025D0900|0000000025D0900|        |          |   |         0|   0 |     |
|   211,108,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,108,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,109,002,000|      RD16|  0  |  2/1  |  00006DE8|  00000090|000000013B7A090|000000013B7A090|        |          |   |         0|   0 |     |
|   211,112,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,112,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211112752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211112752000 : timing function get_freq() received unexpected zero clock period, return 
|   211,130,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,130,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,131,502,000|    MWRITE|  0  |  2/3  |  000004B4|  000001F0|00000001612D1F0|00000001612D1F0|        |          |   |         0|   0 |     |
|   211,132,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,132,752,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,149,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,150,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,150,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,151,502,000|     ACT-2|  0  |       |  0000175A|          |               |               |        |          |   |          |   0 |     |
|   211,152,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,152,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,152,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,152,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,168,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,169,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,168,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,169,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,169,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,169,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,170,252,000|      RD16|  0  |  2/1  |  0000175A|  00000140|0000000125D6940|0000000125D6940|        |          |   |         0|   0 |     |
|   211,170,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,171,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,178,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,179,002,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,179,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,180,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211180252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211180252000 : timing function get_freq() received unexpected zero clock period, return 
|   211,188,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,189,002,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,189,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,190,252,000|     ACT-2|  0  |       |  0000099D|          |               |               |        |          |   |          |   0 |     |
|   211,195,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,196,502,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,197,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,197,752,000|     ACT-2|  0  |       |  000019B5|          |               |               |        |          |   |          |   0 |     |
|   211,199,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,200,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,199,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,200,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,207,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,207,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,207,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,207,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,208,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,208,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,209,002,000|      RD16|  0  |  0/3  |  0000099D|  00000070|000000006267470|000000006267470|        |          |   |         0|   0 |     |
|   211,213,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,213,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,214,002,000|      RD16|  0  |  0/3  |  0000099D|  00000070|000000006267470|000000006267470|        |          |   |         0|   0 |     |
|   211,217,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,217,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211217752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211217752000 : timing function get_freq() received unexpected zero clock period, return 
|   211,235,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,235,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,236,502,000|    MWRITE|  0  |  0/1  |  000019B5|  00000380|00000000266D780|00000000266D780|        |          |   |         0|   0 |     |
|   211,254,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,255,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,254,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,255,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,268,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,269,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   211,285,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,286,502,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   211,287,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,287,752,000|     ACT-2|  0  |       |  000034B5|          |               |               |        |          |   |          |   0 |     |
|   211,288,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,289,002,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,304,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,305,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,304,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,305,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,305,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,305,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,306,502,000|      RD16|  0  |  0/0  |  000034B5|  00000380|000000000D2D780|000000000D2D780|        |          |   |         0|   0 |     |
|   211,307,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,307,752,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,308,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,309,002,000|     ACT-2|  0  |       |  0000165D|          |               |               |        |          |   |          |   0 |     |
|   211,310,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,310,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,311,502,000|      RD16|  0  |  0/0  |  000034B5|  00000380|000000000D2D780|000000000D2D780|        |          |   |         0|   0 |     |
|   211,314,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,315,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211315252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211315252000 : timing function get_freq() received unexpected zero clock period, return 
|   211,333,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,333,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,334,002,000|    MWRITE|  0  |  0/1  |  0000165D|  000001E0|0000000025975E0|0000000025975E0|        |          |   |         0|   0 |     |
|   211,352,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,352,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,352,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,352,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,359,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,360,252,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   211,360,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,361,502,000|     ACT-2|  0  |       |  000027B3|          |               |               |        |          |   |          |   0 |     |
|   211,365,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,366,502,000|   REFRESH|  0  |  1/1  |PAIRED:3/1|       RFM|               |               |        |          |   |          |   0 |     |
|   211,368,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,369,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   211,370,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,371,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   211,374,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,375,252,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,378,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,379,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,378,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,379,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,379,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,379,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,380,252,000|      RD16|  0  |  1/0  |  000027B3|  00000160|0000000089ECD60|0000000089ECD60|        |          |   |         0|   0 |     |
|   211,384,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,385,252,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,388,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,389,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211389002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211389002000 : timing function get_freq() received unexpected zero clock period, return 
|   211,392,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,392,752,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,393,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,394,002,000|     ACT-2|  0  |       |  000008D7|          |               |               |        |          |   |          |   0 |     |
|   211,402,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,402,752,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,403,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,404,002,000|     ACT-2|  0  |       |  000007D7|          |               |               |        |          |   |          |   0 |     |
|   211,409,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,410,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,409,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,410,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,420,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,421,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,420,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,421,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,422,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,422,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,422,752,000|      RD16|  0  |  0/1  |  000007D7|  00000070|0000000021F5C70|0000000021F5C70|        |          |   |         0|   0 |     |
|   211,430,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,431,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211431502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211431502000 : timing function get_freq() received unexpected zero clock period, return 
|   211,444,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,444,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,445,252,000|    MWRITE|  0  |  0/3  |  000008D7|  00000190|000000006235D90|000000006235D90|        |          |   |         0|   0 |     |
|   211,463,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,464,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,463,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,464,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,525,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,526,502,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   211,543,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,544,002,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   211,544,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,545,252,000|     ACT-2|  0  |       |  00004C54|          |               |               |        |          |   |          |   0 |     |
|   211,562,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,562,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,562,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,562,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,563,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,563,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,564,002,000|      RD16|  0  |  2/2  |  00004C54|  00000130|000000015315130|000000015315130|        |          |   |         0|   0 |     |
|   211,572,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,572,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211572752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211572752000 : timing function get_freq() received unexpected zero clock period, return 
|   211,593,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,594,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,593,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,594,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,625,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,626,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,627,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,627,752,000|     ACT-2|  0  |       |  00006DE8|          |               |               |        |          |   |          |   0 |     |
|   211,629,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,630,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,632,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,632,752,000|     ACT-2|  0  |       |  0000175A|          |               |               |        |          |   |          |   0 |     |
|   211,637,127,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,637,752,000|   REFRESH|  0  |  0/0  |PAIRED:2/0|       RFM|               |               |        |          |   |          |   0 |     |
|   211,639,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,640,252,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   211,642,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,642,752,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   211,644,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,645,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,644,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,645,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,645,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,645,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,646,502,000|      RD16|  0  |  1/1  |  00006DE8|  00000090|00000000BB7A090|00000000BB7A090|        |          |   |         0|   0 |     |
|   211,650,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,650,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,651,502,000|      RD16|  0  |  3/1  |  0000175A|  00000140|00000001A5D6940|00000001A5D6940|        |          |   |         0|   0 |     |
|   211,654,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,655,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211655252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211655252000 : timing function get_freq() received unexpected zero clock period, return 
|   211,668,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,669,002,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,672,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,672,752,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,674,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,675,252,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,677,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,677,752,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,679,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,680,252,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   211,680,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,681,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,680,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,681,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,682,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,682,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,685,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,686,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,687,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,687,752,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,688,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,689,002,000|     ACT-2|  0  |       |  00003CE4|          |               |               |        |          |   |          |   0 |     |
|   211,690,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,691,502,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,693,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,694,002,000|     ACT-2|  0  |       |  00003CE4|          |               |               |        |          |   |          |   0 |     |
|   211,695,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,696,502,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,698,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,699,002,000|     ACT-2|  0  |       |  00003CE4|          |               |               |        |          |   |          |   0 |     |
|   211,700,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,701,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,703,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,704,002,000|     ACT-2|  0  |       |  00005A62|          |               |               |        |          |   |          |   0 |     |
|   211,705,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,706,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,705,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,706,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,707,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,707,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,707,752,000|      RD16|  0  |  3/3  |  00003CE4|  00000040|00000001EF39040|00000001EF39040|        |          |   |         0|   0 |     |
|   211,708,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,709,002,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,709,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,710,252,000|     ACT-2|  0  |       |  00003CE4|          |               |               |        |          |   |          |   0 |     |
|   211,712,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,712,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,712,752,000|      RD16|  0  |  2/3  |  00003CE4|  00000040|000000016F39040|000000016F39040|        |          |   |         0|   0 |     |
|   211,713,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,714,002,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   211,714,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,715,252,000|     ACT-2|  0  |       |  00003CE4|          |               |               |        |          |   |          |   0 |     |
|   211,715,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,716,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211716502000 : timing function get_freq() received unexpected zero clock period, return 
|   211,717,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,717,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,717,752,000|      RD16|  0  |  1/3  |  00003CE4|  00000040|00000000EF39040|00000000EF39040|        |          |   |         0|   0 |     |
|   211,718,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,719,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,719,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,720,252,000|     ACT-2|  0  |       |  00002232|          |               |               |        |          |   |          |   0 |     |
|   211,722,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,722,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,722,752,000|      RD16|  0  |  3/1  |  00005A62|  00000000|00000001B698800|00000001B698800|        |          |   |         0|   0 |     |
|   211,728,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,728,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,729,002,000|      RD16|  0  |  0/3  |  00003CE4|  00000040|000000006F39040|000000006F39040|        |          |   |         0|   0 |     |
|   211,733,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,733,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,734,002,000|      RD16|  0  |  3/2  |  00003CE4|  00000050|00000001CF39050|00000001CF39050|        |          |   |         0|   0 |     |
|   211,753,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,753,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,754,002,000|    MWRITE|  0  |  2/1  |  00002232|  000001B0|00000001288C9B0|00000001288C9B0|        |          |   |         0|   0 |     |
|   211,770,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,771,502,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,772,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,772,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,772,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,772,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,778,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,779,002,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,788,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,789,002,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,789,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,790,252,000|     ACT-2|  0  |       |  00007400|          |               |               |        |          |   |          |   0 |     |
|   211,807,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,807,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,807,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,807,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,809,002,000|      RD16|  0  |  0/1  |  00007400|  000003C0|000000003D003C0|000000003D003C0|        |          |   |         0|   0 |     |
|   211,817,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,817,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211817752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211817752000 : timing function get_freq() received unexpected zero clock period, return 
|   211,838,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,839,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,838,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,839,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,868,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,869,002,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,870,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,871,502,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,873,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,874,002,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,885,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,886,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,887,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,887,752,000|     ACT-2|  0  |       |  00001947|          |               |               |        |          |   |          |   0 |     |
|   211,890,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,891,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,892,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,892,752,000|     ACT-2|  0  |       |  00001947|          |               |               |        |          |   |          |   0 |     |
|   211,897,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,897,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   211,898,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,899,002,000|     ACT-2|  0  |       |  00004A90|          |               |               |        |          |   |          |   0 |     |
|   211,903,377,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,904,002,000|   REFRESH|  0  |  0/2  |PAIRED:2/2|       RFM|               |               |        |          |   |          |   0 |     |
|   211,904,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,905,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,904,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,905,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,905,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,905,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,906,502,000|      RD16|  0  |  3/1  |  00001947|  000000E0|00000001A651CE0|00000001A651CE0|        |          |   |         0|   0 |     |
|   211,907,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,907,752,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   211,910,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,910,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,911,502,000|      RD16|  0  |  1/1  |  00001947|  000000E0|00000000A651CE0|00000000A651CE0|        |          |   |         0|   0 |     |
|   211,914,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,915,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211915252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211915252000 : timing function get_freq() received unexpected zero clock period, return 
|   211,917,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,917,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,917,752,000|      RD16|  0  |  2/0  |  00004A90|  00000130|0000000112A4130|0000000112A4130|        |          |   |         0|   0 |     |
|   211,940,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,941,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   211,947,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,947,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,947,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,947,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   211,958,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,959,002,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   211,959,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,960,252,000|     ACT-2|  0  |       |  00003880|          |               |               |        |          |   |          |   0 |     |
|   211,970,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,971,502,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,982,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,982,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,982,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,982,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   211,983,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   211,983,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,984,002,000|    MWRITE|  0  |  2/0  |  00003880|  000002E0|000000010E202E0|000000010E202E0|        |          |   |         0|   0 |     |
|   211,988,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,989,002,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   211,989,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,990,252,000|     ACT-2|  0  |       |  00001E3F|          |               |               |        |          |   |          |   0 |     |
|   211,992,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   211,992,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@211992752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@211992752000 : timing function get_freq() received unexpected zero clock period, return 
|   212,002,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,002,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,002,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,002,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,007,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,007,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,007,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,007,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,008,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,008,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@212009002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 8) to RD16(ap: 0, ba: 7) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@212009002000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 8) to RD16(ap: 0, ba: 7) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
|                  |   212,009,002,000|      RD16|  0  |  1/3  |  00001E3F|  00000120|00000000E78FD20|00000000E78FD20|        |          |   |         0|   0 |     |
|   212,017,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,017,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212017752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212017752000 : timing function get_freq() received unexpected zero clock period, return 
|   212,034,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,035,252,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,038,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,039,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,038,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,039,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,052,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,052,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,053,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,054,002,000|     ACT-2|  0  |       |  00007BFC|          |               |               |        |          |   |          |   0 |     |
|   212,069,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,070,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,070,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,071,502,000|     ACT-2|  0  |       |  00001CDD|          |               |               |        |          |   |          |   0 |     |
|   212,079,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,080,252,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,088,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,089,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,088,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,089,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,089,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,089,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,090,252,000|      RD16|  0  |  3/0  |  00001CDD|  00000120|000000018737520|000000018737520|        |          |   |         0|   0 |     |
|   212,097,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,097,752,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,098,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,099,002,000|     ACT-2|  0  |       |  00007539|          |               |               |        |          |   |          |   0 |     |
|   212,099,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,100,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212100252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212100252000 : timing function get_freq() received unexpected zero clock period, return 
|   212,109,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,109,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,110,252,000|    MWRITE|  0  |  2/0  |  00007BFC|  00000240|000000011EFF240|000000011EFF240|        |          |   |         0|   0 |     |
|   212,117,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,117,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,117,752,000|    MWRITE|  0  |  3/1  |  00007539|  000003B0|00000001BD4E7B0|00000001BD4E7B0|        |          |   |         0|   0 |     |
|   212,135,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,136,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,135,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,136,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,160,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,161,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,210,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,211,502,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,213,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,214,002,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,215,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,216,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,217,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,217,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,218,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,219,002,000|     ACT-2|  0  |       |  00000AFE|          |               |               |        |          |   |          |   0 |     |
|   212,220,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,221,502,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,223,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,224,002,000|     ACT-2|  0  |       |  00000AFE|          |               |               |        |          |   |          |   0 |     |
|   212,225,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,226,502,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,228,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,229,002,000|     ACT-2|  0  |       |  00006995|          |               |               |        |          |   |          |   0 |     |
|   212,230,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,231,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,233,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,234,002,000|     ACT-2|  0  |       |  00000AFE|          |               |               |        |          |   |          |   0 |     |
|   212,235,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,236,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,235,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,236,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,237,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,237,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,237,752,000|      RD16|  0  |  0/0  |  00000AFE|  000002A0|0000000002BFAA0|0000000002BFAA0|        |          |   |         0|   0 |     |
|   212,238,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,239,002,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,239,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,240,252,000|     ACT-2|  0  |       |  00000AFE|          |               |               |        |          |   |          |   0 |     |
|   212,242,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,242,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,242,752,000|      RD16|  0  |  2/0  |  00000AFE|  000002A0|0000000102BFAA0|0000000102BFAA0|        |          |   |         0|   0 |     |
|   212,243,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,244,002,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,244,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,245,252,000|     ACT-2|  0  |       |  000072BC|          |               |               |        |          |   |          |   0 |     |
|   212,245,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,246,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212246502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212246502000 : timing function get_freq() received unexpected zero clock period, return 
|   212,249,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,250,252,000|   REFRESH|  0  |  0/1  |PAIRED:2/1|       RFM|               |               |        |          |   |          |   0 |     |
|   212,252,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,252,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,252,752,000|      RD16|  0  |  1/1  |  00000AFE|  00000290|00000000A2BFA90|00000000A2BFA90|        |          |   |         0|   0 |     |
|   212,253,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,254,002,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,258,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,258,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,259,002,000|      RD16|  0  |  3/0  |  00000AFE|  000002A0|0000000182BFAA0|0000000182BFAA0|        |          |   |         0|   0 |     |
|   212,265,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,266,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,268,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,269,002,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,278,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,278,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,279,002,000|    MWRITE|  0  |  2/2  |  00006995|  00000020|000000015A65420|000000015A65420|        |          |   |         0|   0 |     |
|   212,280,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,280,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,281,502,000|    MWRITE|  0  |  1/0  |  000072BC|  00000200|000000009CAF200|000000009CAF200|        |          |   |         0|   0 |     |
|   212,283,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,284,002,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,284,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,285,252,000|     ACT-2|  0  |       |  00002E97|          |               |               |        |          |   |          |   0 |     |
|   212,287,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,287,752,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,289,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,290,252,000|     ACT-2|  0  |       |  00003F19|          |               |               |        |          |   |          |   0 |     |
|   212,299,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,300,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,299,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,300,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,307,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,307,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,307,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,307,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,308,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,308,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,309,002,000|      RD16|  0  |  3/2  |  00003F19|  00000110|00000001CFC6510|00000001CFC6510|        |          |   |         0|   0 |     |
|   212,317,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,317,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212317752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212317752000 : timing function get_freq() received unexpected zero clock period, return 
|   212,328,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,328,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,329,002,000|    MWRITE|  0  |  2/0  |  00002E97|  00000040|000000010BA5C40|000000010BA5C40|        |          |   |         0|   0 |     |
|   212,347,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,347,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,347,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,347,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,370,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,371,502,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,372,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,372,752,000|     ACT-2|  0  |       |  0000637E|          |               |               |        |          |   |          |   0 |     |
|   212,373,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,374,002,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,378,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,379,002,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,389,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,390,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,389,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,390,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,390,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,390,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,391,502,000|      RD16|  0  |  0/2  |  0000637E|  00000380|0000000058DFB80|0000000058DFB80|        |          |   |         0|   0 |     |
|   212,392,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,392,752,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,393,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,394,002,000|     ACT-2|  0  |       |  0000637E|          |               |               |        |          |   |          |   0 |     |
|   212,399,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,400,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212400252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212400252000 : timing function get_freq() received unexpected zero clock period, return 
|   212,412,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,412,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,412,752,000|      RD16|  0  |  3/3  |  0000637E|  00000390|00000001F8DFB90|00000001F8DFB90|        |          |   |         0|   0 |     |
|   212,442,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,442,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,442,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,442,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,469,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,470,252,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,472,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,472,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,479,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,480,252,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,487,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,487,752,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,488,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,489,002,000|     ACT-2|  0  |       |  0000706A|          |               |               |        |          |   |          |   0 |     |
|   212,490,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,491,502,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,493,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,494,002,000|     ACT-2|  0  |       |  0000706A|          |               |               |        |          |   |          |   0 |     |
|   212,497,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,497,752,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,498,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,499,002,000|     ACT-2|  0  |       |  00007390|          |               |               |        |          |   |          |   0 |     |
|   212,505,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,506,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,505,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,506,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,507,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,507,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,507,752,000|      RD16|  0  |  2/2  |  0000706A|  000000C0|000000015C1A8C0|000000015C1A8C0|        |          |   |         0|   0 |     |
|   212,509,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,510,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,510,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,511,502,000|     ACT-2|  0  |       |  00001947|          |               |               |        |          |   |          |   0 |     |
|   212,512,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,512,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,512,752,000|      RD16|  0  |  3/2  |  0000706A|  000000C0|00000001DC1A8C0|00000001DC1A8C0|        |          |   |         0|   0 |     |
|   212,513,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,514,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,515,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,516,502,000|     ACT-2|  0  |       |  00006938|          |               |               |        |          |   |          |   0 |     |
|   212,517,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,517,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212517752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212517752000 : timing function get_freq() received unexpected zero clock period, return 
|   212,520,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,521,502,000|   REFRESH|  0  |  0/3  |PAIRED:2/3|       RFM|               |               |        |          |   |          |   0 |     |
|   212,523,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,524,002,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,529,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,529,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,530,252,000|      RD16|  0  |  0/1  |  00001947|  000000E0|000000002651CE0|000000002651CE0|        |          |   |         0|   0 |     |
|   212,535,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,536,502,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,549,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,549,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,550,252,000|    MWRITE|  0  |  2/1  |  00006938|  000001B0|000000013A4E1B0|000000013A4E1B0|        |          |   |         0|   0 |     |
|   212,552,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,552,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,552,752,000|    MWRITE|  0  |  0/2  |  00007390|  00000300|000000005CE4300|000000005CE4300|        |          |   |         0|   0 |     |
|   212,570,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,571,502,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,572,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,572,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,572,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,572,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,588,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,589,002,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,589,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,590,252,000|     ACT-2|  0  |       |  00007042|          |               |               |        |          |   |          |   0 |     |
|   212,607,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,607,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,607,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,607,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,608,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,608,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,609,002,000|      RD16|  0  |  2/2  |  00007042|  00000040|000000015C10840|000000015C10840|        |          |   |         0|   0 |     |
|   212,617,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,617,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212617752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212617752000 : timing function get_freq() received unexpected zero clock period, return 
|   212,638,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,639,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,638,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,639,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,669,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,670,252,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,674,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,675,252,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,687,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,687,752,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,688,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,689,002,000|     ACT-2|  0  |       |  00005EEA|          |               |               |        |          |   |          |   0 |     |
|   212,692,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,692,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,693,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,694,002,000|     ACT-2|  0  |       |  00000AD5|          |               |               |        |          |   |          |   0 |     |
|   212,705,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,706,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,705,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,706,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,707,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,707,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,707,752,000|      RD16|  0  |  2/1  |  00005EEA|  00000280|0000000137BAA80|0000000137BAA80|        |          |   |         0|   0 |     |
|   212,715,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,716,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212716502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212716502000 : timing function get_freq() received unexpected zero clock period, return 
|   212,729,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,729,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,730,252,000|    MWRITE|  0  |  2/0  |  00000AD5|  000001D0|0000000102B55D0|0000000102B55D0|        |          |   |         0|   0 |     |
|   212,748,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,749,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,748,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,749,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,772,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,772,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,774,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,775,252,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,777,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,777,752,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,779,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,780,252,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,782,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,782,752,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,783,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,784,002,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,784,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,785,252,000|     ACT-2|  0  |       |  0000637E|          |               |               |        |          |   |          |   0 |     |
|   212,787,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,787,752,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,789,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,790,252,000|     ACT-2|  0  |       |  0000637E|          |               |               |        |          |   |          |   0 |     |
|   212,792,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,792,752,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,794,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,795,252,000|     ACT-2|  0  |       |  00003186|          |               |               |        |          |   |          |   0 |     |
|   212,797,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,797,752,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,799,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,800,252,000|     ACT-2|  0  |       |  00003186|          |               |               |        |          |   |          |   0 |     |
|   212,802,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,802,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,802,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,802,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,803,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,803,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,804,002,000|      RD16|  0  |  2/3  |  0000637E|  00000390|0000000178DFB90|0000000178DFB90|        |          |   |         0|   0 |     |
|   212,804,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,805,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,805,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,806,502,000|     ACT-2|  0  |       |  00003186|          |               |               |        |          |   |          |   0 |     |
|   212,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,808,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,809,002,000|      RD16|  0  |  0/3  |  0000637E|  00000390|0000000078DFB90|0000000078DFB90|        |          |   |         0|   0 |     |
|   212,809,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,810,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,810,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,811,502,000|     ACT-2|  0  |       |  0000785B|          |               |               |        |          |   |          |   0 |     |
|   212,812,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,812,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212812752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212812752000 : timing function get_freq() received unexpected zero clock period, return 
|   212,813,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,813,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,814,002,000|      RD16|  0  |  2/1  |  00003186|  00000100|000000012C61900|000000012C61900|        |          |   |         0|   0 |     |
|   212,815,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,816,502,000|   REFRESH|  0  |  1/2  |PAIRED:3/2|       RFM|               |               |        |          |   |          |   0 |     |
|   212,818,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,818,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,819,002,000|      RD16|  0  |  3/1  |  00003186|  00000100|00000001AC61900|00000001AC61900|        |          |   |         0|   0 |     |
|   212,824,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,824,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,825,252,000|      RD16|  0  |  0/1  |  00003186|  00000100|000000002C61900|000000002C61900|        |          |   |         0|   0 |     |
|   212,827,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,827,752,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,832,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,832,752,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,842,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,842,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   212,844,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,844,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,845,252,000|    MWRITE|  0  |  3/0  |  0000785B|  000003C0|000000019E16FC0|000000019E16FC0|        |          |   |         0|   0 |     |
|   212,845,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,846,502,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,847,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,847,752,000|     ACT-2|  0  |       |  00006461|          |               |               |        |          |   |          |   0 |     |
|   212,849,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,850,252,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,852,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,852,752,000|     ACT-2|  0  |       |  0000681D|          |               |               |        |          |   |          |   0 |     |
|   212,863,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,864,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,863,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,864,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,867,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,867,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,867,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,867,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,868,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,868,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,869,002,000|    MWRITE|  0  |  2/3  |  00006461|  000003A0|0000000179187A0|0000000179187A0|        |          |   |         0|   0 |     |
|   212,869,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,870,252,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,870,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,870,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,871,502,000|    MWRITE|  0  |  0/3  |  0000681D|  00000190|000000007A07590|000000007A07590|        |          |   |         0|   0 |     |
|   212,873,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,874,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,877,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,877,752,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,878,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,879,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212879002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212879002000 : timing function get_freq() received unexpected zero clock period, return 
|   212,887,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,887,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,888,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,889,002,000|     ACT-2|  0  |       |  00001028|          |               |               |        |          |   |          |   0 |     |
|   212,889,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,890,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,889,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,890,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,894,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,895,252,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,895,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,896,502,000|     ACT-2|  0  |       |  00001028|          |               |               |        |          |   |          |   0 |     |
|   212,897,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,897,752,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,905,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,906,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,905,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,906,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   212,907,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,907,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,907,752,000|      RD16|  0  |  2/0  |  00001028|  00000170|00000001040A170|00000001040A170|        |          |   |         0|   0 |     |
|   212,914,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,914,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,915,252,000|      RD16|  0  |  1/0  |  00001028|  00000170|00000000840A170|00000000840A170|        |          |   |         0|   0 |     |
|   212,915,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,916,502,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,917,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,917,752,000|     ACT-2|  0  |       |  00001028|          |               |               |        |          |   |          |   0 |     |
|   212,918,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,919,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@212919002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@212919002000 : timing function get_freq() received unexpected zero clock period, return 
|   212,919,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,920,252,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,935,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,935,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,936,502,000|      RD16|  0  |  3/0  |  00001028|  00000170|00000001840A170|00000001840A170|        |          |   |         0|   0 |     |
|   212,937,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,937,752,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   212,938,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,939,002,000|     ACT-2|  0  |       |  00005EBE|          |               |               |        |          |   |          |   0 |     |
|   212,962,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   212,962,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,962,752,000|    MWRITE|  0  |  2/3  |  00005EBE|  00000210|0000000177AFA10|0000000177AFA10|        |          |   |         0|   0 |     |
|   212,973,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,974,002,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,977,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,977,752,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,980,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,981,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,980,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,981,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   212,990,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,991,502,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   212,992,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,992,752,000|     ACT-2|  0  |       |  000018FE|          |               |               |        |          |   |          |   0 |     |
|   212,994,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,995,252,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   212,997,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   212,997,752,000|     ACT-2|  0  |       |  000046B2|          |               |               |        |          |   |          |   0 |     |
|   213,009,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,010,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   213,009,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,010,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   213,010,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   213,010,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,011,502,000|      RD16|  0  |  2/2  |  000018FE|  000001A0|00000001463F9A0|00000001463F9A0|        |          |   |         0|   0 |     |
|   213,013,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,014,002,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   213,015,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   213,015,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,016,502,000|      RD16|  0  |  2/2  |  000018FE|  000001A0|00000001463F9A0|00000001463F9A0|        |          |   |         0|   0 |     |
|   213,019,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,020,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@213020252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@213020252000 : timing function get_freq() received unexpected zero clock period, return 
|   213,030,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,031,502,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   213,032,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,032,752,000|     ACT-2|  0  |       |  00005E30|          |               |               |        |          |   |          |   0 |     |
|   213,035,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   213,035,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,036,502,000|    MWRITE|  0  |  1/0  |  000046B2|  000001F0|0000000091AC9F0|0000000091AC9F0|        |          |   |         0|   0 |     |
|   213,045,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,046,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   213,048,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,049,002,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   213,050,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,051,502,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   213,053,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,054,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   213,055,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,056,502,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   213,058,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,059,002,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   213,060,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,061,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   213,063,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,064,002,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   213,064,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,065,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   213,064,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,065,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   213,074,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,075,252,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   213,087,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,087,752,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   213,105,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,106,502,000|   REFRESH|  0  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   213,177,127,000|                  |   REFRESH|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,177,752,000|   REFRESH|  1  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   213,559,627,000|                  |  SELF-REF|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,560,252,000|  SELF-REF|  0  |       |          |          |               |           PD:0|        |     DSM:0|   |          |   0 |     |
|   213,559,627,000|                  |  SELF-REF|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,560,252,000|  SELF-REF|  1  |       |          |          |               |           PD:0|        |     DSM:0|   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@213678377000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@213678377000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@213678377000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@213678377000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
|   213,678,377,000|                  |   POWDOWN|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,679,002,000|   POWDOWN|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   213,678,377,000|                  |   POWDOWN|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   213,679,002,000|   POWDOWN|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|   213,885,877,000|                  |   CK FREQ|  0  |       |          |          |      1250.00PS|     800.00 MHZ|        |          |   |          |   0 |     |
|   213,885,877,000|                  |   CK FREQ|  0  |       |          |          |      1250.00PS|     800.00 MHZ|        |          |   |          |   0 |     |
|                  |   214,307,752,000|       PDX|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,307,752,000|       PDX|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,402,127,000|                  |       SRX|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,402,752,000|       SRX|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,402,127,000|                  |       SRX|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,402,752,000|       SRX|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,792,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,792,752,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,793,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,794,002,000|     ACT-2|  0  |       |  00005E30|          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn0@214794002000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.4.8.1#3] The value of RL (17), nRBTP (4) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected RL=15, nRBTP=4  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.4.8.2#1] The value of WL (9) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected WL=8  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.4.8.3#1] The value of nWR (28) is not allowed for the current frequency (800.000000 MHz, 1250.000000ps), expected nWR=24  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-2.2.3#2] Data rate of 16B Mode needs to be equal or less than 3200Mbps, Detecting data rate is 6400.000000Mbps  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.4.8.1#1] In SPEED GRADE ALPDDR5_5500, CKR: 4, DVFSC enable: 'b0, ECC enable: 'b0, SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit (400.000000 MHz)  
AMEM_ERR: alpddr5_chn1@214794002000 : [LPDDR5-7.2.1.4#1] tWCKPRE_Static is not defined, the LPDDR5 SDRAM device should not be operated at a frequency(800.000000 MHz) above the upper frequency limit(400.000000 MHz)  
|   214,794,627,000|                  |   REFRESH|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,795,252,000|   REFRESH|  1  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   214,795,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,796,502,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   214,798,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,799,002,000|     ACT-2|  0  |       |  00006324|          |               |               |        |          |   |          |   0 |     |
|   214,800,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,801,502,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   214,803,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,804,002,000|     ACT-2|  0  |       |  000028F7|          |               |               |        |          |   |          |   0 |     |
|   214,805,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,806,502,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,808,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,809,002,000|     ACT-2|  0  |       |  0000637E|          |               |               |        |          |   |          |   0 |     |
|   214,810,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,811,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,810,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,811,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,812,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,812,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,812,752,000|    MWRITE|  0  |  2/3  |  00005E30|  00000260|00000001778C260|00000001778C260|        |          |   |         0|   0 |     |
|   214,813,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,814,002,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,814,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,815,252,000|     ACT-2|  0  |       |  00004474|          |               |               |        |          |   |          |   0 |     |
|   214,817,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,817,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,817,752,000|    MWRITE|  0  |  2/2  |  00006324|  00000120|0000000158C9120|0000000158C9120|        |          |   |         0|   0 |     |
|   214,818,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,819,002,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,819,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,820,252,000|     ACT-2|  0  |       |  00004781|          |               |               |        |          |   |          |   0 |     |
|   214,820,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,821,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@214821502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214821502000 : timing function get_freq() received unexpected zero clock period, return 
|   214,822,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,822,752,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,824,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,825,252,000|     ACT-2|  0  |       |  00002135|          |               |               |        |          |   |          |   0 |     |
|   214,827,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,827,752,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   214,829,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,830,252,000|     ACT-2|  0  |       |  00006BC1|          |               |               |        |          |   |          |   0 |     |
|   214,832,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,832,752,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   214,834,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,835,252,000|     ACT-2|  0  |       |  00007042|          |               |               |        |          |   |          |   0 |     |
|   214,835,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,836,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   214,835,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,836,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   214,837,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,837,752,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,839,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,840,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,839,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,840,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,840,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,840,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,841,502,000|    MWRITE|  0  |  1/0  |  00004781|  000002D0|0000000091E06D0|0000000091E06D0|        |          |   |         0|   0 |     |
|   214,842,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,842,752,000|     ACT-2|  0  |       |  00003186|          |               |               |        |          |   |          |   0 |     |
|   214,844,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,845,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,847,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,847,752,000|     ACT-2|  0  |       |  00007601|          |               |               |        |          |   |          |   0 |     |
|   214,849,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,850,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,850,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,851,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@214851502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214851502000 : timing function get_freq() received unexpected zero clock period, return 
|   214,852,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,852,752,000|     ACT-2|  0  |       |  00007601|          |               |               |        |          |   |          |   0 |     |
|   214,854,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,855,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,857,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,857,752,000|     ACT-2|  0  |       |  00007601|          |               |               |        |          |   |          |   0 |     |
|   214,859,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,860,252,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,860,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,861,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   214,860,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,861,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   214,862,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,862,752,000|     ACT-2|  0  |       |  00001028|          |               |               |        |          |   |          |   0 |     |
|   214,863,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,864,002,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,864,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,865,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,864,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,865,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,865,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,865,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@214866502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 3) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@214866502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 4) to RD16(ap: 0, ba: 3) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
|                  |   214,866,502,000|      RD16|  0  |  0/3  |  00004474|  000002F0|00000000711D2F0|00000000711D2F0|        |          |   |         0|   0 |     |
|   214,867,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,867,752,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,868,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,868,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,869,002,000|      RD16|  0  |  3/3  |  00002135|  00000070|00000001E84D470|00000001E84D470|        |          |   |         0|   0 |     |
|   214,869,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,870,252,000|     ACT-2|  0  |       |  00005A4B|          |               |               |        |          |   |          |   0 |     |
|   214,870,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,870,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,871,502,000|      RD16|  0  |  0/3  |  00004474|  000002F0|00000000711D2F0|00000000711D2F0|        |          |   |         0|   0 |     |
|   214,872,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,872,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,873,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,873,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,874,002,000|      RD16|  0  |  1/3  |  0000637E|  00000390|00000000F8DFB90|00000000F8DFB90|        |          |   |         0|   0 |     |
|   214,874,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,875,252,000|     ACT-2|  0  |       |  00005474|          |               |               |        |          |   |          |   0 |     |
|   214,875,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,875,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,876,502,000|      RD16|  0  |  3/2  |  00007042|  00000040|00000001DC10840|00000001DC10840|        |          |   |         0|   0 |     |
|   214,877,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,877,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@214877752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214877752000 : timing function get_freq() received unexpected zero clock period, return 
|   214,878,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,878,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,879,002,000|      RD16|  0  |  1/1  |  00003186|  00000100|00000000AC61900|00000000AC61900|        |          |   |         0|   0 |     |
|   214,880,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,880,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,881,502,000|      RD16|  0  |  0/0  |  00001028|  00000170|00000000040A170|00000000040A170|        |          |   |         0|   0 |     |
|   214,882,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,882,752,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,883,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,883,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,884,002,000|      RD16|  0  |  3/1  |  00007601|  00000320|00000001BD80720|00000001BD80720|        |          |   |         0|   0 |     |
|   214,884,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,885,252,000|     ACT-2|  0  |       |  0000276D|          |               |               |        |          |   |          |   0 |     |
|   214,885,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,885,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,886,502,000|      RD16|  0  |  0/1  |  00007601|  00000320|000000003D80720|000000003D80720|        |          |   |         0|   0 |     |
|   214,887,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,887,752,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,889,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,890,252,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   214,892,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,892,752,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,894,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,895,252,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,897,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,897,752,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,899,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,900,252,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,904,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,905,252,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,905,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,905,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,906,502,000|    MWRITE|  0  |  2/3  |  0000276D|  00000180|0000000169DB580|0000000169DB580|        |          |   |         0|   0 |     |
|   214,907,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,907,752,000|     ACT-2|  0  |       |  00006BAF|          |               |               |        |          |   |          |   0 |     |
|   214,908,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,909,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,909,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,910,252,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,912,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,912,752,000|     ACT-2|  0  |       |  00001368|          |               |               |        |          |   |          |   0 |     |
|   214,914,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,915,252,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,917,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,917,752,000|     ACT-2|  0  |       |  00004AC1|          |               |               |        |          |   |          |   0 |     |
|   214,919,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,920,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,922,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,922,752,000|     ACT-2|  0  |       |  00004AC1|          |               |               |        |          |   |          |   0 |     |
|   214,924,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,925,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,925,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,926,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   214,925,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,926,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   214,927,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,927,752,000|     ACT-2|  0  |       |  00004AC1|          |               |               |        |          |   |          |   0 |     |
|   214,929,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,930,252,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,932,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,932,752,000|     ACT-2|  0  |       |  000040F0|          |               |               |        |          |   |          |   0 |     |
|   214,934,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,935,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   214,935,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,936,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,935,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,936,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,937,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,937,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,937,752,000|      RD16|  0  |  2/1  |  00007601|  00000320|000000013D80720|000000013D80720|        |          |   |         0|   0 |     |
|   214,938,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,939,002,000|     ACT-2|  0  |       |  00003833|          |               |               |        |          |   |          |   0 |     |
|   214,945,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,946,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@214946502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@214946502000 : timing function get_freq() received unexpected zero clock period, return 
|   214,947,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,947,752,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,954,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,955,252,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,957,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,957,752,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,964,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,965,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   214,965,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,966,502,000|     ACT-2|  0  |       |  00004AC1|          |               |               |        |          |   |          |   0 |     |
|   214,967,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,967,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   214,967,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,967,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   214,972,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,972,752,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   214,973,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,974,002,000|     ACT-2|  0  |       |  00007601|          |               |               |        |          |   |          |   0 |     |
|   214,974,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,975,252,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   214,975,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,976,502,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   214,978,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,979,002,000|     ACT-2|  0  |       |  0000477A|          |               |               |        |          |   |          |   0 |     |
|   214,990,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,991,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,990,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,991,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   214,992,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,992,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,992,752,000|      RD16|  0  |  1/0  |  00007601|  00000320|000000009D80720|000000009D80720|        |          |   |         0|   0 |     |
|   214,993,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,994,002,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   214,994,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   214,994,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,995,252,000|      RD16|  0  |  0/0  |  000040F0|  00000120|00000000103C120|00000000103C120|        |          |   |         0|   0 |     |
|   214,995,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   214,996,502,000|     ACT-2|  0  |       |  00005753|          |               |               |        |          |   |          |   0 |     |
|   215,000,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,001,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215001502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215001502000 : timing function get_freq() received unexpected zero clock period, return 
|   215,004,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,005,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,014,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,014,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,015,252,000|    MWRITE|  0  |  2/3  |  0000477A|  00000060|0000000171DE860|0000000171DE860|        |          |   |         0|   0 |     |
|   215,015,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,016,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,022,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,022,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,023,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,024,002,000|     ACT-2|  0  |       |  000008DF|          |               |               |        |          |   |          |   0 |     |
|   215,033,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,034,002,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,034,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,035,252,000|     ACT-2|  0  |       |  00001368|          |               |               |        |          |   |          |   0 |     |
|   215,037,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,037,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@215037752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 11) to RD16(ap: 0, ba: 12) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 18 cycles)  
AMEM_ERR: alpddr5_chn1@215037752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 11) to RD16(ap: 0, ba: 12) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 18 cycles)  
|                  |   215,037,752,000|      RD16|  0  |  3/0  |  00005A4B|  000002B0|000000019692EB0|000000019692EB0|        |          |   |         0|   0 |     |
|   215,047,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,047,752,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,067,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,067,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,067,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,067,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,129,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,130,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,129,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,130,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,130,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,130,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,131,502,000|    MWRITE|  0  |  1/0  |  00001368|  00000280|0000000084DA280|0000000084DA280|        |          |   |         0|   0 |     |
|   215,132,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,132,752,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,133,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,133,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,134,002,000|    MWRITE|  0  |  3/3  |  00006BAF|  00000380|00000001FAEBF80|00000001FAEBF80|        |          |   |         0|   0 |     |
|   215,134,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,135,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,135,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,136,502,000|     ACT-2|  0  |       |  000025DF|          |               |               |        |          |   |          |   0 |     |
|   215,139,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,140,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215140252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215140252000 : timing function get_freq() received unexpected zero clock period, return 
|   215,149,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,150,252,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,150,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,151,502,000|     ACT-2|  0  |       |  000009FA|          |               |               |        |          |   |          |   0 |     |
|   215,152,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,152,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,152,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,152,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,155,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,156,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,155,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,156,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,157,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,157,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@215157752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 15) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@215157752000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 15) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   215,157,752,000|      RD16|  0  |  0/0  |  000008DF|  00000350|000000000237F50|000000000237F50|        |          |   |         0|   0 |     |
|   215,159,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,159,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,160,252,000|      RD16|  0  |  2/0  |  00005474|  000000F0|00000001151D0F0|00000001151D0F0|        |          |   |         0|   0 |     |
|   215,162,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,162,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,162,752,000|      RD16|  0  |  1/1  |  00004AC1|  00000020|00000000B2B0420|00000000B2B0420|        |          |   |         0|   0 |     |
|   215,164,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,164,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,165,252,000|      RD16|  0  |  3/0  |  000025DF|  00000330|000000018977F30|000000018977F30|        |          |   |         0|   0 |     |
|   215,165,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,166,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215166502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215166502000 : timing function get_freq() received unexpected zero clock period, return 
|   215,167,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,167,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,167,752,000|      RD16|  0  |  0/1  |  00004AC1|  00000020|0000000032B0420|0000000032B0420|        |          |   |         0|   0 |     |
|   215,168,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,169,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,169,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,169,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,170,252,000|      RD16|  0  |  3/1  |  00004AC1|  00000020|00000001B2B0420|00000001B2B0420|        |          |   |         0|   0 |     |
|   215,172,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,172,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,172,752,000|      RD16|  0  |  2/1  |  00004AC1|  00000020|0000000132B0420|0000000132B0420|        |          |   |         0|   0 |     |
|   215,173,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,174,002,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,174,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,174,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,175,252,000|      RD16|  0  |  1/2  |  00006BC1|  00000380|00000000DAF0780|00000000DAF0780|        |          |   |         0|   0 |     |
|   215,177,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,177,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,177,752,000|      RD16|  0  |  0/2  |  00005753|  000003D0|0000000055D4FD0|0000000055D4FD0|        |          |   |         0|   0 |     |
|   215,178,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,179,002,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,179,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,179,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,180,252,000|      RD16|  0  |  1/2  |  00006BC1|  00000380|00000000DAF0780|00000000DAF0780|        |          |   |         0|   0 |     |
|   215,182,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,182,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,182,752,000|      RD16|  0  |  3/2  |  00003833|  000000F0|00000001CE0CCF0|00000001CE0CCF0|        |          |   |         0|   0 |     |
|   215,183,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,184,002,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,184,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,184,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,185,252,000|      RD16|  0  |  2/3  |  000009FA|  00000250|00000001627EA50|00000001627EA50|        |          |   |         0|   0 |     |
|   215,187,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,187,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,187,752,000|      RD16|  0  |  3/2  |  00003833|  000000F0|00000001CE0CCF0|00000001CE0CCF0|        |          |   |         0|   0 |     |
|   215,188,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,189,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,190,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,191,502,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,193,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,194,002,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,195,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,196,502,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,198,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,199,002,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,200,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,201,502,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,202,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,202,752,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,203,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,204,002,000|     ACT-2|  0  |       |  000008DF|          |               |               |        |          |   |          |   0 |     |
|   215,205,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,206,502,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,208,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,209,002,000|     ACT-2|  0  |       |  00006E68|          |               |               |        |          |   |          |   0 |     |
|   215,209,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,210,252,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,210,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,211,502,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,213,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,214,002,000|     ACT-2|  0  |       |  00005A4B|          |               |               |        |          |   |          |   0 |     |
|   215,215,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,216,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,217,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,217,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,217,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,217,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,218,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,219,002,000|     ACT-2|  0  |       |  00004502|          |               |               |        |          |   |          |   0 |     |
|   215,220,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,221,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,220,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,221,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,222,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,222,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,222,752,000|      RD16|  0  |  1/0  |  000008DF|  00000350|000000008237F50|000000008237F50|        |          |   |         0|   0 |     |
|   215,223,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,224,002,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,224,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,225,252,000|     ACT-2|  0  |       |  00005A4B|          |               |               |        |          |   |          |   0 |     |
|   215,227,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,227,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,227,752,000|      RD16|  0  |  0/0  |  00006E68|  000000D0|000000001B9A0D0|000000001B9A0D0|        |          |   |         0|   0 |     |
|   215,228,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,229,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,229,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,230,252,000|     ACT-2|  0  |       |  00004502|          |               |               |        |          |   |          |   0 |     |
|   215,230,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,231,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215231502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215231502000 : timing function get_freq() received unexpected zero clock period, return 
|   215,232,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,232,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,232,752,000|      RD16|  0  |  0/1  |  00005A4B|  000002B0|000000003692EB0|000000003692EB0|        |          |   |         0|   0 |     |
|   215,233,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,234,002,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,234,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,235,252,000|     ACT-2|  0  |       |  00003838|          |               |               |        |          |   |          |   0 |     |
|   215,237,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,237,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,237,752,000|      RD16|  0  |  1/1  |  00004502|  00000090|00000000B140890|00000000B140890|        |          |   |         0|   0 |     |
|   215,238,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,239,002,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,239,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,240,252,000|     ACT-2|  0  |       |  00006E86|          |               |               |        |          |   |          |   0 |     |
|   215,242,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,242,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,243,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,243,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,244,002,000|      RD16|  0  |  3/1  |  00005A4B|  000002B0|00000001B692EB0|00000001B692EB0|        |          |   |         0|   0 |     |
|   215,244,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,245,252,000|     ACT-2|  0  |       |  00002ACF|          |               |               |        |          |   |          |   0 |     |
|   215,245,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,246,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,247,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,247,752,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,248,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,248,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,249,002,000|      RD16|  0  |  2/1  |  00004502|  00000090|000000013140890|000000013140890|        |          |   |         0|   0 |     |
|   215,249,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,250,252,000|     ACT-2|  0  |       |  000028F7|          |               |               |        |          |   |          |   0 |     |
|   215,250,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,251,502,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,252,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,252,752,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,253,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,253,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,254,002,000|      RD16|  0  |  1/2  |  00003838|  00000270|00000000CE0E270|00000000CE0E270|        |          |   |         0|   0 |     |
|   215,254,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,255,252,000|     ACT-2|  0  |       |  000049B3|          |               |               |        |          |   |          |   0 |     |
|   215,255,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,256,502,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,258,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,258,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,259,002,000|      RD16|  0  |  2/2  |  00006E86|  00000080|000000015BA1880|000000015BA1880|        |          |   |         0|   0 |     |
|   215,260,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,261,502,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,263,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,264,002,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,264,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,265,252,000|     ACT-2|  0  |       |  00005A72|          |               |               |        |          |   |          |   0 |     |
|   215,267,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,267,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,268,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,269,002,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,269,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,270,252,000|     ACT-2|  0  |       |  0000609A|          |               |               |        |          |   |          |   0 |     |
|   215,270,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,271,502,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,273,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,274,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,274,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,275,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,275,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,276,502,000|     ACT-2|  0  |       |  00000F60|          |               |               |        |          |   |          |   0 |     |
|   215,277,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,277,752,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,279,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,280,252,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,280,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,281,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,282,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,282,752,000|     ACT-2|  0  |       |  00005A4B|          |               |               |        |          |   |          |   0 |     |
|   215,283,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,283,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,284,002,000|      RD16|  0  |  1/0  |  00005A72|  000003E0|00000000969CBE0|00000000969CBE0|        |          |   |         0|   0 |     |
|   215,284,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,285,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,287,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,287,752,000|     ACT-2|  0  |       |  00000FE1|          |               |               |        |          |   |          |   0 |     |
|   215,290,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,291,502,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,292,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,292,752,000|     ACT-2|  0  |       |  00005A4B|          |               |               |        |          |   |          |   0 |     |
|   215,294,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,294,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,295,252,000|      RD16|  0  |  0/1  |  00000F60|  00000290|0000000023D8290|0000000023D8290|        |          |   |         0|   0 |     |
|   215,295,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,296,502,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,297,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,297,752,000|     ACT-2|  0  |       |  00004AE6|          |               |               |        |          |   |          |   0 |     |
|   215,299,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,300,252,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,300,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,300,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,301,502,000|      RD16|  0  |  1/1  |  00005A4B|  000002B0|00000000B692EB0|00000000B692EB0|        |          |   |         0|   0 |     |
|   215,302,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,302,752,000|     ACT-2|  0  |       |  00001997|          |               |               |        |          |   |          |   0 |     |
|   215,307,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,307,752,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,310,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,310,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,311,502,000|      RD16|  0  |  2/1  |  00005A4B|  000002B0|000000013692EB0|000000013692EB0|        |          |   |         0|   0 |     |
|   215,312,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,312,752,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,318,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,319,002,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,324,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,325,252,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,325,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,326,502,000|   REFRESH|  0  |  1/0  |PAIRED:3/0|       RFM|               |               |        |          |   |          |   0 |     |
|   215,330,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,330,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,331,502,000|    MWRITE|  0  |  3/1  |  00000FE1|  00000000|00000001A3F8400|00000001A3F8400|        |          |   |         0|   0 |     |
|   215,333,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,333,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,334,002,000|    MWRITE|  0  |  2/0  |  00002ACF|  000003C0|000000010AB3FC0|000000010AB3FC0|        |          |   |         0|   0 |     |
|   215,334,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,335,252,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,335,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,335,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,336,502,000|    MWRITE|  0  |  1/2  |  00004AE6|  000002D0|00000000D2B9AD0|00000000D2B9AD0|        |          |   |         0|   0 |     |
|   215,337,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,337,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,338,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,338,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,339,002,000|    MWRITE|  0  |  0/2  |  000028F7|  00000160|000000004A3DD60|000000004A3DD60|        |          |   |         0|   0 |     |
|   215,339,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,340,252,000|     ACT-2|  0  |       |  00004B2D|          |               |               |        |          |   |          |   0 |     |
|   215,340,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,340,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,341,502,000|    MWRITE|  0  |  3/2  |  000049B3|  000000F0|00000001D26CCF0|00000001D26CCF0|        |          |   |         0|   0 |     |
|   215,342,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,342,752,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,344,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,345,252,000|     ACT-2|  0  |       |  000025DF|          |               |               |        |          |   |          |   0 |     |
|   215,352,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,352,752,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,353,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,354,002,000|     ACT-2|  0  |       |  000025DF|          |               |               |        |          |   |          |   0 |     |
|   215,359,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,360,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,359,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,360,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,368,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,369,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,368,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,369,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,369,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,369,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,370,252,000|      RD16|  0  |  0/0  |  00004B2D|  000002C0|0000000012CB6C0|0000000012CB6C0|        |          |   |         0|   0 |     |
|   215,370,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,371,502,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,372,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,372,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,372,752,000|      RD16|  0  |  2/1  |  000025DF|  00000330|000000012977F30|000000012977F30|        |          |   |         0|   0 |     |
|   215,374,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,374,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,375,252,000|      RD16|  0  |  0/1  |  000025DF|  00000330|000000002977F30|000000002977F30|        |          |   |         0|   0 |     |
|   215,378,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,379,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215379002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215379002000 : timing function get_freq() received unexpected zero clock period, return 
|   215,382,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,382,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,384,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,385,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,387,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,387,752,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,388,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,389,002,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,389,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,390,252,000|     ACT-2|  0  |       |  00006387|          |               |               |        |          |   |          |   0 |     |
|   215,390,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,391,502,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,393,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,394,002,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,395,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,396,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,404,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,405,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,405,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,406,502,000|     ACT-2|  0  |       |  00003028|          |               |               |        |          |   |          |   0 |     |
|   215,408,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,408,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,409,002,000|      RD16|  0  |  2/3  |  00006387|  00000120|0000000178E1D20|0000000178E1D20|        |          |   |         0|   0 |     |
|   215,409,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,410,252,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,410,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,411,502,000|     ACT-2|  0  |       |  00004AE6|          |               |               |        |          |   |          |   0 |     |
|   215,413,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,413,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,414,002,000|      RD16|  0  |  2/3  |  00006387|  00000120|0000000178E1D20|0000000178E1D20|        |          |   |         0|   0 |     |
|   215,414,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,415,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,415,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,416,502,000|     ACT-2|  0  |       |  000075B2|          |               |               |        |          |   |          |   0 |     |
|   215,417,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,417,752,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,424,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,424,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,425,252,000|      RD16|  0  |  0/1  |  00003028|  000002E0|000000002C0A2E0|000000002C0A2E0|        |          |   |         0|   0 |     |
|   215,429,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,429,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,430,252,000|      RD16|  0  |  0/1  |  00003028|  000002E0|000000002C0A2E0|000000002C0A2E0|        |          |   |         0|   0 |     |
|   215,448,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,449,002,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   215,459,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,460,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,459,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,460,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,468,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,469,002,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,472,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,472,752,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,474,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,475,252,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,477,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,477,752,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,485,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,486,502,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,487,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,487,752,000|     ACT-2|  0  |       |  00004496|          |               |               |        |          |   |          |   0 |     |
|   215,489,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,490,252,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,492,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,492,752,000|     ACT-2|  0  |       |  00004496|          |               |               |        |          |   |          |   0 |     |
|   215,494,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,495,252,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,497,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,497,752,000|     ACT-2|  0  |       |  00004496|          |               |               |        |          |   |          |   0 |     |
|   215,499,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,500,252,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,502,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,502,752,000|     ACT-2|  0  |       |  00004496|          |               |               |        |          |   |          |   0 |     |
|   215,504,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,505,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,504,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,505,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,505,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,505,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,506,502,000|      RD16|  0  |  2/2  |  00004496|  00000040|000000015125840|000000015125840|        |          |   |         0|   0 |     |
|   215,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,510,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,511,502,000|      RD16|  0  |  1/2  |  00004496|  00000040|00000000D125840|00000000D125840|        |          |   |         0|   0 |     |
|   215,514,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,515,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215515252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215515252000 : timing function get_freq() received unexpected zero clock period, return 
|   215,515,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,515,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,516,502,000|      RD16|  0  |  0/2  |  00004496|  00000040|000000005125840|000000005125840|        |          |   |         0|   0 |     |
|   215,520,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,520,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,521,502,000|      RD16|  0  |  3/3  |  00004496|  00000050|00000001F125850|00000001F125850|        |          |   |         0|   0 |     |
|   215,539,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,540,252,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,550,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,551,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,550,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,551,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,557,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,557,752,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,558,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,559,002,000|     ACT-2|  0  |       |  00004AE6|          |               |               |        |          |   |          |   0 |     |
|   215,585,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,586,502,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,587,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,587,752,000|     ACT-2|  0  |       |  00006E68|          |               |               |        |          |   |          |   0 |     |
|   215,592,127,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,592,752,000|   REFRESH|  0  |  0/0  |PAIRED:2/0|       RFM|               |               |        |          |   |          |   0 |     |
|   215,593,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,594,002,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,604,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,605,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,604,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,605,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,605,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,605,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,606,502,000|      RD16|  0  |  1/0  |  00006E68|  000000D0|000000009B9A0D0|000000009B9A0D0|        |          |   |         0|   0 |     |
|   215,610,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,611,502,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,612,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,612,752,000|     ACT-2|  0  |       |  00000301|          |               |               |        |          |   |          |   0 |     |
|   215,614,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,615,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215615252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215615252000 : timing function get_freq() received unexpected zero clock period, return 
|   215,629,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,630,252,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,630,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,630,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,631,502,000|      RD16|  0  |  2/2  |  00000301|  00000340|0000000140C0740|0000000140C0740|        |          |   |         0|   0 |     |
|   215,647,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,647,752,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,648,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,649,002,000|     ACT-2|  0  |       |  00005410|          |               |               |        |          |   |          |   0 |     |
|   215,660,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,661,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,660,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,661,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,665,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,666,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,665,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,666,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,667,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,667,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,667,752,000|      RD16|  0  |  1/0  |  00005410|  00000120|000000009504120|000000009504120|        |          |   |         0|   0 |     |
|   215,668,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,669,002,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,672,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,672,752,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,675,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,676,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215676502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215676502000 : timing function get_freq() received unexpected zero clock period, return 
|   215,685,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,686,502,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,687,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,687,752,000|     ACT-2|  0  |       |  00000353|          |               |               |        |          |   |          |   0 |     |
|   215,689,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,690,252,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,690,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,691,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,692,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,692,752,000|     ACT-2|  0  |       |  00000353|          |               |               |        |          |   |          |   0 |     |
|   215,697,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,697,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,697,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,697,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,704,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,705,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,704,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,705,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,705,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,705,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,706,502,000|      RD16|  0  |  1/3  |  00000353|  000003A0|00000000E0D4FA0|00000000E0D4FA0|        |          |   |         0|   0 |     |
|   215,708,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,709,002,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,709,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,710,252,000|     ACT-2|  0  |       |  00004A2D|          |               |               |        |          |   |          |   0 |     |
|   215,710,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,710,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,711,502,000|      RD16|  0  |  0/3  |  00000353|  000003A0|0000000060D4FA0|0000000060D4FA0|        |          |   |         0|   0 |     |
|   215,714,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,715,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215715252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215715252000 : timing function get_freq() received unexpected zero clock period, return 
|   215,728,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,728,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,729,002,000|      RD16|  0  |  1/0  |  00004A2D|  00000050|00000000928B450|00000000928B450|        |          |   |         0|   0 |     |
|   215,734,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,735,252,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,752,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,752,752,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,753,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,754,002,000|     ACT-2|  0  |       |  00001997|          |               |               |        |          |   |          |   0 |     |
|   215,754,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,755,252,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,758,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,759,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,758,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,759,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,820,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,821,502,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,822,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,822,752,000|     ACT-2|  0  |       |  0000609A|          |               |               |        |          |   |          |   0 |     |
|   215,824,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,825,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,827,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,827,752,000|     ACT-2|  0  |       |  000043DD|          |               |               |        |          |   |          |   0 |     |
|   215,844,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,845,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,844,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,845,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,845,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,845,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,846,502,000|      RD16|  0  |  3/0  |  000043DD|  000002E0|0000000190F76E0|0000000190F76E0|        |          |   |         0|   0 |     |
|   215,852,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,852,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,853,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,854,002,000|     ACT-2|  0  |       |  000043DD|          |               |               |        |          |   |          |   0 |     |
|   215,854,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,855,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215855252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215855252000 : timing function get_freq() received unexpected zero clock period, return 
|   215,855,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,856,502,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,858,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,859,002,000|     ACT-2|  0  |       |  000043DD|          |               |               |        |          |   |          |   0 |     |
|   215,863,377,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,864,002,000|   REFRESH|  0  |  0/1  |PAIRED:2/1|       RFM|               |               |        |          |   |          |   0 |     |
|   215,865,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,866,502,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,869,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,870,252,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,872,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,872,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,872,752,000|      RD16|  0  |  0/0  |  000043DD|  000002E0|0000000010F76E0|0000000010F76E0|        |          |   |         0|   0 |     |
|   215,873,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,874,002,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,877,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,877,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,877,752,000|      RD16|  0  |  2/0  |  000043DD|  000002E0|0000000110F76E0|0000000110F76E0|        |          |   |         0|   0 |     |
|   215,878,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,879,002,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,880,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,881,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,888,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,889,002,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,890,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,891,502,000|     ACT-1|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,892,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,892,752,000|     ACT-2|  0  |       |  000050FB|          |               |               |        |          |   |          |   0 |     |
|   215,895,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,896,502,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,897,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,897,752,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,898,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,899,002,000|     ACT-2|  0  |       |  000050FB|          |               |               |        |          |   |          |   0 |     |
|   215,900,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,901,502,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,903,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,904,002,000|     ACT-2|  0  |       |  000050FB|          |               |               |        |          |   |          |   0 |     |
|   215,905,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,906,502,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,907,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,907,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,907,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,907,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,908,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,909,002,000|     ACT-2|  0  |       |  00006375|          |               |               |        |          |   |          |   0 |     |
|   215,910,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,911,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,910,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,911,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   215,912,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,912,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,912,752,000|      RD16|  0  |  1/2  |  000050FB|  00000260|00000000D43EE60|00000000D43EE60|        |          |   |         0|   0 |     |
|   215,913,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,914,002,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,914,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,915,252,000|     ACT-2|  0  |       |  0000609A|          |               |               |        |          |   |          |   0 |     |
|   215,917,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,917,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,917,752,000|      RD16|  0  |  3/2  |  000050FB|  00000260|00000001D43EE60|00000001D43EE60|        |          |   |         0|   0 |     |
|   215,920,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,921,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@215921502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@215921502000 : timing function get_freq() received unexpected zero clock period, return 
|   215,922,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   215,922,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,922,752,000|      RD16|  0  |  0/3  |  000050FB|  00000270|00000000743EE70|00000000743EE70|        |          |   |         0|   0 |     |
|   215,940,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,941,502,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,945,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,946,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,952,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,952,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,952,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,952,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   215,958,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,959,002,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   215,959,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,960,252,000|     ACT-2|  0  |       |  000075B2|          |               |               |        |          |   |          |   0 |     |
|   215,970,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,971,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,973,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,974,002,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,977,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,977,752,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   215,988,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,989,002,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,989,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,990,252,000|     ACT-2|  0  |       |  00001463|          |               |               |        |          |   |          |   0 |     |
|   215,992,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,992,752,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   215,994,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   215,995,252,000|     ACT-2|  0  |       |  00001463|          |               |               |        |          |   |          |   0 |     |
|   216,007,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,007,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,007,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,007,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,008,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,008,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,009,002,000|      RD16|  0  |  2/0  |  00001463|  00000100|000000010518D00|000000010518D00|        |          |   |         0|   0 |     |
|   216,013,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,013,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,014,002,000|      RD16|  0  |  3/0  |  00001463|  00000100|000000018518D00|000000018518D00|        |          |   |         0|   0 |     |
|   216,017,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,017,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216017752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216017752000 : timing function get_freq() received unexpected zero clock period, return 
|   216,043,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,044,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,043,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,044,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,072,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,072,752,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   216,078,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,079,002,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   216,089,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,090,252,000|     ACT-1|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   216,090,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,091,502,000|     ACT-2|  0  |       |  00007C77|          |               |               |        |          |   |          |   0 |     |
|   216,095,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,096,502,000|     ACT-1|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   216,097,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,097,752,000|     ACT-2|  0  |       |  000045F8|          |               |               |        |          |   |          |   0 |     |
|   216,108,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,109,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,108,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,109,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,109,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,109,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,110,252,000|      RD16|  0  |  3/3  |  00007C77|  00000210|00000001FF1DE10|00000001FF1DE10|        |          |   |         0|   0 |     |
|   216,118,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,119,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216119002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216119002000 : timing function get_freq() received unexpected zero clock period, return 
|   216,123,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,124,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,124,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,125,252,000|     ACT-2|  0  |       |  0000147B|          |               |               |        |          |   |          |   0 |     |
|   216,127,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,127,752,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,129,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,130,252,000|     ACT-2|  0  |       |  00002BB8|          |               |               |        |          |   |          |   0 |     |
|   216,133,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,134,002,000|   PRECHRG|  0  |  3/3  |          |          |               |               |        |          |   |          |   0 |     |
|   216,134,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,135,252,000|   REFRESH|  0  |  1/1  |PAIRED:3/1|       RFM|               |               |        |          |   |          |   0 |     |
|   216,139,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,140,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,139,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,140,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,394,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,395,252,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,395,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,396,502,000|     ACT-2|  0  |       |  00001B51|          |               |               |        |          |   |          |   0 |     |
|   216,398,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,399,002,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,400,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,401,502,000|     ACT-2|  0  |       |  00000042|          |               |               |        |          |   |          |   0 |     |
|   216,405,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,406,502,000|   REFRESH|  0  |  0/2  |PAIRED:2/2|       RFM|               |               |        |          |   |          |   0 |     |
|   216,413,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,414,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,413,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,414,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,414,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,414,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,415,252,000|    MWRITE|  0  |  3/1  |  00001B51|  000001F0|00000001A6D45F0|00000001A6D45F0|        |          |   |         0|   0 |     |
|   216,415,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,416,502,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,419,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,419,627,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,420,252,000|    MWRITE|  0  |  1/1  |  00000042|  000000E0|00000000A0108E0|00000000A0108E0|        |          |   |         0|   0 |     |
|   216,420,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,421,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,423,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,424,002,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,424,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,425,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216425252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216425252000 : timing function get_freq() received unexpected zero clock period, return 
|   216,433,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,434,002,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,434,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,435,252,000|     ACT-2|  0  |       |  0000115D|          |               |               |        |          |   |          |   0 |     |
|   216,438,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,439,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,439,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,440,252,000|     ACT-2|  0  |       |  00003478|          |               |               |        |          |   |          |   0 |     |
|   216,440,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,441,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,440,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,441,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,442,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,442,752,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,444,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,445,252,000|     ACT-2|  0  |       |  00005DAF|          |               |               |        |          |   |          |   0 |     |
|   216,452,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,452,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,452,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,452,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,453,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,453,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,454,002,000|    MWRITE|  0  |  3/2  |  0000115D|  00000270|00000001C457670|00000001C457670|        |          |   |         0|   0 |     |
|   216,455,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,455,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,456,502,000|    MWRITE|  0  |  1/3  |  000045F8|  00000110|00000000F17E110|00000000F17E110|        |          |   |         0|   0 |     |
|   216,474,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,475,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,474,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,475,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,537,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,537,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,537,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,537,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,538,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,538,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,539,002,000|      RD16|  0  |  2/1  |  00003478|  00000040|000000012D1E040|000000012D1E040|        |          |   |         0|   0 |     |
|   216,539,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,540,252,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,540,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,540,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,541,502,000|      RD16|  0  |  1/0  |  00005DAF|  000003D0|00000000976BFD0|00000000976BFD0|        |          |   |         0|   0 |     |
|   216,543,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,544,002,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,545,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,546,502,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,547,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,547,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216547752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216547752000 : timing function get_freq() received unexpected zero clock period, return 
|   216,548,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,549,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,550,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,551,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,557,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,557,752,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,558,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,559,002,000|     ACT-2|  0  |       |  000075B2|          |               |               |        |          |   |          |   0 |     |
|   216,560,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,561,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,563,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,564,002,000|     ACT-2|  0  |       |  00003478|          |               |               |        |          |   |          |   0 |     |
|   216,565,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,566,502,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,568,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,569,002,000|     ACT-2|  0  |       |  00000F60|          |               |               |        |          |   |          |   0 |     |
|   216,570,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,571,502,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,572,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,572,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,572,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,572,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,573,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,574,002,000|     ACT-2|  0  |       |  0000609A|          |               |               |        |          |   |          |   0 |     |
|   216,575,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,576,502,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,578,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,579,002,000|     ACT-2|  0  |       |  00002B3C|          |               |               |        |          |   |          |   0 |     |
|   216,579,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,580,252,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,580,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,581,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,580,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,581,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,582,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,582,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,582,752,000|      RD16|  0  |  3/1  |  00003478|  00000040|00000001AD1E040|00000001AD1E040|        |          |   |         0|   0 |     |
|   216,587,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,587,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,587,752,000|      RD16|  0  |  1/1  |  00000F60|  00000290|00000000A3D8290|00000000A3D8290|        |          |   |         0|   0 |     |
|   216,590,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,591,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216591502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216591502000 : timing function get_freq() received unexpected zero clock period, return 
|   216,597,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,597,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,597,752,000|      RD16|  0  |  2/1  |  00002B3C|  00000260|000000012ACF260|000000012ACF260|        |          |   |         0|   0 |     |
|   216,598,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,599,002,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,599,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,600,252,000|     ACT-2|  0  |       |  00000D11|          |               |               |        |          |   |          |   0 |     |
|   216,605,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,606,502,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,610,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,611,502,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,620,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,621,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,623,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,624,002,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,624,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,625,252,000|     ACT-2|  0  |       |  00002B3C|          |               |               |        |          |   |          |   0 |     |
|   216,627,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,627,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,627,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,627,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,628,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,629,002,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,629,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,630,252,000|     ACT-2|  0  |       |  000025DF|          |               |               |        |          |   |          |   0 |     |
|   216,638,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,639,002,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,639,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,640,252,000|     ACT-2|  0  |       |  0000147B|          |               |               |        |          |   |          |   0 |     |
|   216,647,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,647,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,647,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,647,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,648,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,648,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,649,002,000|      RD16|  0  |  1/1  |  000025DF|  00000330|00000000A977F30|00000000A977F30|        |          |   |         0|   0 |     |
|   216,650,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,650,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,651,502,000|      RD16|  0  |  3/1  |  00002B3C|  00000260|00000001AACF260|00000001AACF260|        |          |   |         0|   0 |     |
|   216,657,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,657,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216657752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216657752000 : timing function get_freq() received unexpected zero clock period, return 
|   216,665,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,666,502,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,667,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,667,752,000|     ACT-2|  0  |       |  00004DD0|          |               |               |        |          |   |          |   0 |     |
|   216,668,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,669,002,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,670,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,671,502,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,673,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,674,002,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,675,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,676,502,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,677,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,677,752,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,678,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,679,002,000|     ACT-2|  0  |       |  000050FB|          |               |               |        |          |   |          |   0 |     |
|   216,680,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,681,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,680,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,681,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,682,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,682,752,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,683,377,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,684,002,000|   REFRESH|  0  |  0/3  |PAIRED:2/3|       RFM|               |               |        |          |   |          |   0 |     |
|   216,684,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,685,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,684,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,685,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,685,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,685,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,686,502,000|    MWRITE|  0  |  0/2  |  00004DD0|  00000100|000000005374100|000000005374100|        |          |   |         0|   0 |     |
|   216,687,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,687,752,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,690,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,691,502,000|     ACT-1|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,692,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,692,752,000|     ACT-2|  0  |       |  0000279F|          |               |               |        |          |   |          |   0 |     |
|   216,694,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,695,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,695,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,696,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216696502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216696502000 : timing function get_freq() received unexpected zero clock period, return 
|   216,697,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,697,752,000|     ACT-2|  0  |       |  00003B11|          |               |               |        |          |   |          |   0 |     |
|   216,699,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,700,252,000|     ACT-1|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,702,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,702,752,000|     ACT-2|  0  |       |  00003B11|          |               |               |        |          |   |          |   0 |     |
|   216,704,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,705,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,705,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,706,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,705,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,706,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,707,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,707,752,000|     ACT-2|  0  |       |  00003B11|          |               |               |        |          |   |          |   0 |     |
|   216,709,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,710,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,709,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,710,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,710,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,710,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@216711502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 2) to RD16(ap: 0, ba: 10) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
AMEM_ERR: alpddr5_chn1@216711502000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 2) to RD16(ap: 0, ba: 10) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 20 cycles)  
|                  |   216,711,502,000|      RD16|  0  |  2/2  |  000050FB|  00000260|00000001543EE60|00000001543EE60|        |          |   |         0|   0 |     |
|   216,717,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,717,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,717,752,000|      RD16|  0  |  0/1  |  00003B11|  00000190|000000002EC4590|000000002EC4590|        |          |   |         0|   0 |     |
|   216,719,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,720,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216720252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216720252000 : timing function get_freq() received unexpected zero clock period, return 
|   216,720,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,720,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,721,502,000|      RD16|  0  |  1/1  |  00003B11|  00000190|00000000AEC4590|00000000AEC4590|        |          |   |         0|   0 |     |
|   216,725,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,725,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,726,502,000|      RD16|  0  |  2/1  |  00003B11|  00000190|000000012EC4590|000000012EC4590|        |          |   |         0|   0 |     |
|   216,733,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,734,002,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,737,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,737,752,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,739,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,740,252,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,744,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,745,252,000|   PRECHRG|  0  |  1/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,749,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,750,252,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,750,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,751,502,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,752,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,752,752,000|     ACT-2|  0  |       |  00002F67|          |               |               |        |          |   |          |   0 |     |
|   216,754,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,755,252,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,755,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,756,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,755,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,756,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,757,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,757,752,000|     ACT-2|  0  |       |  00005CB0|          |               |               |        |          |   |          |   0 |     |
|   216,759,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,760,252,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,762,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,762,752,000|     ACT-2|  0  |       |  00002BB8|          |               |               |        |          |   |          |   0 |     |
|   216,772,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,772,752,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,774,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,775,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,774,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,775,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,775,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,775,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,776,502,000|    MWRITE|  0  |  0/2  |  00005CB0|  00000000|00000000572C000|00000000572C000|        |          |   |         0|   0 |     |
|   216,777,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,777,752,000|   PRECHRG|  0  |  1/3  |          |          |               |               |        |          |   |          |   0 |     |
|   216,778,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,778,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,779,002,000|    MWRITE|  0  |  2/2  |  00002F67|  000003A0|000000014BD9FA0|000000014BD9FA0|        |          |   |         0|   0 |     |
|   216,780,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,780,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,781,502,000|    MWRITE|  0  |  0/1  |  00002BB8|  00000080|000000002AEE080|000000002AEE080|        |          |   |         0|   0 |     |
|   216,783,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,783,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,784,002,000|    MWRITE|  0  |  2/0  |  00000D11|  000000D0|0000000103444D0|0000000103444D0|        |          |   |         0|   0 |     |
|   216,784,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,785,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216785252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216785252000 : timing function get_freq() received unexpected zero clock period, return 
|   216,785,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,785,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,786,502,000|    MWRITE|  0  |  3/1  |  0000279F|  00000370|00000001A9E7F70|00000001A9E7F70|        |          |   |         0|   0 |     |
|   216,789,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,790,252,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,790,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,790,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,791,502,000|    MWRITE|  0  |  3/2  |  000075B2|  00000090|00000001DD6C890|00000001DD6C890|        |          |   |         0|   0 |     |
|   216,792,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,792,752,000|     ACT-2|  0  |       |  00006C76|          |               |               |        |          |   |          |   0 |     |
|   216,809,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,810,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,809,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,810,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,813,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,814,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,813,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,814,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,814,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,814,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@216815252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@216815252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 0) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   216,815,252,000|      RD16|  0  |  0/0  |  00006C76|  00000320|000000001B1DB20|000000001B1DB20|        |          |   |         0|   0 |     |
|   216,823,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,824,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216824002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216824002000 : timing function get_freq() received unexpected zero clock period, return 
|   216,827,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,827,752,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,832,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,832,752,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,837,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,837,752,000|   PRECHRG|  0  |  3/1  |          |          |               |               |        |          |   |          |   0 |     |
|   216,839,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,840,252,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,842,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,842,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,844,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,845,252,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,845,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,846,502,000|     ACT-2|  0  |       |  000050FB|          |               |               |        |          |   |          |   0 |     |
|   216,847,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,847,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,847,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,847,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,857,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,857,752,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,858,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,859,002,000|     ACT-2|  0  |       |  0000609A|          |               |               |        |          |   |          |   0 |     |
|   216,860,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,861,502,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,863,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,864,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,863,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,864,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,864,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,864,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,865,252,000|      RD16|  0  |  0/2  |  000050FB|  00000260|00000000543EE60|00000000543EE60|        |          |   |         0|   0 |     |
|   216,865,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,866,502,000|     ACT-2|  0  |       |  00002160|          |               |               |        |          |   |          |   0 |     |
|   216,873,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,874,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216874002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216874002000 : timing function get_freq() received unexpected zero clock period, return 
|   216,888,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,889,002,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,894,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,895,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,894,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,895,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,905,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,906,502,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,907,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,907,752,000|     ACT-2|  0  |       |  00007F87|          |               |               |        |          |   |          |   0 |     |
|   216,924,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,925,252,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,924,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,925,252,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,925,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,925,877,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,926,502,000|      RD16|  0  |  0/2  |  00007F87|  00000290|000000005FE1E90|000000005FE1E90|        |          |   |         0|   0 |     |
|   216,934,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,935,252,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216935252000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216935252000 : timing function get_freq() received unexpected zero clock period, return 
|   216,943,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,944,002,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   216,944,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,945,252,000|     ACT-2|  0  |       |  000043F1|          |               |               |        |          |   |          |   0 |     |
|   216,947,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,947,752,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   216,949,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,950,252,000|     ACT-2|  0  |       |  00007F38|          |               |               |        |          |   |          |   0 |     |
|   216,950,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,951,502,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,954,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,955,252,000|   REFRESH|  0  |  1/0  |PAIRED:3/0|       RFM|               |               |        |          |   |          |   0 |     |
|   216,955,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,956,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,955,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,956,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,962,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,962,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,962,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,962,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,963,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,963,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,964,002,000|    MWRITE|  0  |  2/3  |  000043F1|  00000330|0000000170FC730|0000000170FC730|        |          |   |         0|   0 |     |
|   216,965,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,965,877,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,966,502,000|    MWRITE|  0  |  3/2  |  00002160|  00000380|00000001C858380|00000001C858380|        |          |   |         0|   0 |     |
|   216,968,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,969,002,000|     ACT-1|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   216,969,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,970,252,000|     ACT-2|  0  |       |  00004AE6|          |               |               |        |          |   |          |   0 |     |
|   216,972,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,972,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216972752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216972752000 : timing function get_freq() received unexpected zero clock period, return 
|   216,974,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,975,252,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,984,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,985,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,984,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,985,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   216,988,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,989,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,988,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,989,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   216,989,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   216,989,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@216990252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 3) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
AMEM_ERR: alpddr5_chn1@216990252000 : [LPDDR5-8.2#38] MWR(ap: 0, ba: 14) to RD16(ap: 0, ba: 3) minimum timing violation(WL(9) + BL/n(2) + RU(tWTR/tCK)(10)(21 cycles), measured 19 cycles)  
|                  |   216,990,252,000|      RD16|  0  |  0/3  |  00007F38|  00000040|000000007FCE040|000000007FCE040|        |          |   |         0|   0 |     |
|   216,992,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,992,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   216,993,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,994,002,000|     ACT-2|  0  |       |  00005883|          |               |               |        |          |   |          |   0 |     |
|   216,998,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   216,999,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@216999002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@216999002000 : timing function get_freq() received unexpected zero clock period, return 
|   216,999,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,000,252,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,012,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,012,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,012,752,000|    MWRITE|  0  |  0/0  |  0000609A|  000001A0|0000000018269A0|0000000018269A0|        |          |   |         0|   0 |     |
|   217,014,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,015,252,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,017,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,017,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,018,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,019,002,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,019,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,020,252,000|     ACT-2|  0  |       |  00006F4F|          |               |               |        |          |   |          |   0 |     |
|   217,030,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,031,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,030,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,031,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,032,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,032,752,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,033,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,034,002,000|     ACT-2|  0  |       |  00007C77|          |               |               |        |          |   |          |   0 |     |
|   217,035,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,036,502,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,038,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,039,002,000|     ACT-2|  0  |       |  00006288|          |               |               |        |          |   |          |   0 |     |
|   217,042,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,042,752,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,042,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,042,752,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,043,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,043,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,044,002,000|      RD16|  0  |  0/3  |  00006F4F|  00000270|000000007BD3E70|000000007BD3E70|        |          |   |         0|   0 |     |
|   217,052,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,052,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,052,752,000|      RD16|  0  |  2/3  |  00007C77|  00000210|000000017F1DE10|000000017F1DE10|        |          |   |         0|   0 |     |
|   217,053,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,054,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@217054002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217054002000 : timing function get_freq() received unexpected zero clock period, return 
|   217,060,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,061,502,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,063,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,064,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,065,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,066,502,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,077,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,077,752,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,082,127,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,082,752,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,082,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,082,752,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,083,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,084,002,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,084,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,085,252,000|     ACT-2|  0  |       |  00001997|          |               |               |        |          |   |          |   0 |     |
|   217,094,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,095,252,000|     ACT-1|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,095,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,096,502,000|     ACT-2|  0  |       |  00002E6C|          |               |               |        |          |   |          |   0 |     |
|   217,222,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,222,752,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,223,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,224,002,000|     ACT-2|  0  |       |  0000609A|          |               |               |        |          |   |          |   0 |     |
|   217,225,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,226,502,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,228,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,229,002,000|     ACT-2|  0  |       |  00003B11|          |               |               |        |          |   |          |   0 |     |
|   217,233,377,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,234,002,000|   REFRESH|  0  |  0/0  |PAIRED:2/0|       RFM|               |               |        |          |   |          |   0 |     |
|   217,237,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,237,752,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,239,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,240,252,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,243,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,244,002,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,245,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,246,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,245,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,246,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,247,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,247,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,247,752,000|      RD16|  0  |  3/0  |  00003B11|  00000190|000000018EC4590|000000018EC4590|        |          |   |         0|   0 |     |
|   217,254,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,255,252,000|     ACT-1|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,255,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,256,502,000|     ACT-2|  0  |       |  0000461A|          |               |               |        |          |   |          |   0 |     |
|   217,257,127,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,257,752,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@217257752000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217257752000 : timing function get_freq() received unexpected zero clock period, return 
|   217,258,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,259,002,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,260,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,261,502,000|     ACT-2|  0  |       |  0000461A|          |               |               |        |          |   |          |   0 |     |
|   217,263,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,264,002,000|     ACT-1|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,265,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,266,502,000|     ACT-2|  0  |       |  0000461A|          |               |               |        |          |   |          |   0 |     |
|   217,268,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,269,002,000|   PRECHRG|  0  |  1/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,270,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,271,502,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,274,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,274,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,275,252,000|      RD16|  0  |  3/2  |  0000461A|  00000380|00000001D186B80|00000001D186B80|        |          |   |         0|   0 |     |
|   217,279,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,279,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,280,252,000|      RD16|  0  |  0/3  |  0000461A|  00000380|000000007186B80|000000007186B80|        |          |   |         0|   0 |     |
|   217,284,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,284,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,285,252,000|      RD16|  0  |  2/3  |  0000461A|  00000380|000000017186B80|000000017186B80|        |          |   |         0|   0 |     |
|   217,288,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,289,002,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,289,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,290,252,000|     ACT-2|  0  |       |  00004D6E|          |               |               |        |          |   |          |   0 |     |
|   217,298,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,299,002,000|   PRECHRG|  0  |  3/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,303,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,304,002,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,308,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,308,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,309,002,000|      RD16|  0  |  3/0  |  00004D6E|  000002F0|00000001935BAF0|00000001935BAF0|        |          |   |         0|   0 |     |
|   217,313,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,313,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,314,002,000|      RD16|  0  |  3/0  |  00004D6E|  000002F0|00000001935BAF0|00000001935BAF0|        |          |   |         0|   0 |     |
|   217,320,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,321,502,000|     ACT-1|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,322,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,322,752,000|     ACT-2|  0  |       |  00001997|          |               |               |        |          |   |          |   0 |     |
|   217,332,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,332,752,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,343,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,344,002,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,343,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,344,002,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,349,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,350,252,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,350,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,351,502,000|     ACT-2|  0  |       |  00002AD6|          |               |               |        |          |   |          |   0 |     |
|   217,372,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,372,752,000|   PRECHRG|  0  |  0/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,469,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,470,252,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,487,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,487,752,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,488,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,489,002,000|     ACT-2|  0  |       |  00006F70|          |               |               |        |          |   |          |   0 |     |
|   217,493,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,494,002,000|     ACT-1|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,494,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,495,252,000|     ACT-2|  0  |       |  00004F15|          |               |               |        |          |   |          |   0 |     |
|   217,497,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,497,752,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,499,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,500,252,000|     ACT-2|  0  |       |  00006F70|          |               |               |        |          |   |          |   0 |     |
|   217,504,627,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,505,252,000|   REFRESH|  0  |  0/1  |PAIRED:2/1|       RFM|               |               |        |          |   |          |   0 |     |
|   217,505,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,506,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,505,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,506,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,507,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,507,127,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,507,752,000|      RD16|  0  |  3/0  |  00006F70|  000002D0|000000019BDC2D0|000000019BDC2D0|        |          |   |         0|   0 |     |
|   217,515,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,516,502,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@217516502000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217516502000 : timing function get_freq() received unexpected zero clock period, return 
|   217,518,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,518,377,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,519,002,000|      RD16|  0  |  2/0  |  00006F70|  000002D0|000000011BDC2D0|000000011BDC2D0|        |          |   |         0|   0 |     |
|   217,527,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,527,752,000|   PRECHRG|  0  |  2/2  |          |          |               |               |        |          |   |          |   0 |     |
|   217,530,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,531,502,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,542,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,542,752,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,548,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,549,002,000|     ACT-1|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,549,627,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,550,252,000|     ACT-2|  0  |       |  00002AD6|          |               |               |        |          |   |          |   0 |     |
|   217,550,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,551,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,550,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,551,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,559,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,560,252,000|     ACT-1|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,560,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,561,502,000|     ACT-2|  0  |       |  00005883|          |               |               |        |          |   |          |   0 |     |
|   217,573,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,574,002,000|   PRECHRG|  0  |  2/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,579,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,580,252,000|   PRECHRG|  0  |  0/3  |          |          |               |               |        |          |   |          |   0 |     |
|   217,764,627,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,765,252,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   217,765,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,766,502,000|     ACT-2|  0  |       |  00000847|          |               |               |        |          |   |          |   0 |     |
|   217,768,377,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,769,002,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   217,770,877,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,771,502,000|     ACT-2|  0  |       |  00006F70|          |               |               |        |          |   |          |   0 |     |
|   217,775,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,776,502,000|   REFRESH|  0  |  0/2  |PAIRED:2/2|       RFM|               |               |        |          |   |          |   0 |     |
|   217,783,377,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,784,002,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,783,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,784,002,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,784,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,784,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,785,252,000|      RD16|  0  |  2/1  |  00000847|  00000290|000000012211E90|000000012211E90|        |          |   |         0|   0 |     |
|   217,789,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,789,627,000|                  |      RD16|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,790,252,000|      RD16|  0  |  0/1  |  00006F70|  000002D0|000000003BDC2D0|000000003BDC2D0|        |          |   |         0|   0 |     |
|   217,793,377,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,794,002,000|       CAS|  1  |       |          |          |               |        SUSPEND|        |          |   |          |   0 |     |
AMEM_ERR: mon_tracker@217794002000 : timing function get_freq() received unexpected zero clock period, return 
AMEM_ERR: mon_tracker@217794002000 : timing function get_freq() received unexpected zero clock period, return 
|   217,808,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,809,002,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   217,813,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,813,377,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,814,002,000|    MWRITE|  0  |  2/0  |  00005883|  00000350|000000011620F50|000000011620F50|        |          |   |         0|   0 |     |
|   217,814,627,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,815,252,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,817,127,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,817,752,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   217,825,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,826,502,000|     ACT-1|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   217,827,127,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,827,752,000|     ACT-2|  0  |       |  0000147B|          |               |               |        |          |   |          |   0 |     |
|   217,832,127,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,832,752,000|     ACT-1|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,833,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,834,002,000|     ACT-2|  0  |       |  00005883|          |               |               |        |          |   |          |   0 |     |
|   217,834,627,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,835,252,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,834,627,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,835,252,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,835,877,000|                  |     ACT-1|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,836,502,000|     ACT-1|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   217,838,377,000|                  |     ACT-2|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,839,002,000|     ACT-2|  0  |       |  00006BFC|          |               |               |        |          |   |          |   0 |     |
|   217,850,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,851,502,000|       CAS|  0  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,850,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,851,502,000|       CAS|  1  |       |          |          |               |          WS_FS|        |          |   |          |   0 |     |
|   217,852,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   217,852,127,000|                  |    MWRITE|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,852,752,000|    MWRITE|  0  |  1/0  |  00005883|  00000350|000000009620F50|000000009620F50|        |          |   |         0|   0 |     |
|   217,870,877,000|                  |       CAS|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,871,502,000|       CAS|  0  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,870,877,000|                  |       CAS|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,871,502,000|       CAS|  1  |       |          |          |               |         WS_OFF|        |          |   |          |   0 |     |
|   217,933,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,934,002,000|   PRECHRG|  0  |  0/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,935,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,936,502,000|   PRECHRG|  0  |  1/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,938,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,939,002,000|   PRECHRG|  0  |  2/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,940,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,941,502,000|   PRECHRG|  0  |  3/0  |          |          |               |               |        |          |   |          |   0 |     |
|   217,943,377,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,944,002,000|   PRECHRG|  0  |  0/1  |          |          |               |               |        |          |   |          |   0 |     |
|   217,945,877,000|                  |   PRECHRG|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,946,502,000|   PRECHRG|  0  |  2/1  |          |          |               |               |        |          |   |          |   0 |     |
|   217,947,127,000|                  |   REFRESH|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   217,947,752,000|   REFRESH|  1  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   218,035,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   218,036,502,000|   REFRESH|  0  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   218,415,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   218,416,502,000|   REFRESH|  0  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   218,795,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   218,796,502,000|   REFRESH|  0  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   219,175,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   219,176,502,000|   REFRESH|  0  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   219,555,877,000|                  |   REFRESH|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   219,556,502,000|   REFRESH|  0  |   ALL |          |          |               |               |        |          |   |          |   0 |     |
|   219,938,377,000|                  |  SELF-REF|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   219,939,002,000|  SELF-REF|  0  |       |          |          |               |           PD:0|        |     DSM:0|   |          |   0 |     |
|   219,938,377,000|                  |  SELF-REF|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   219,939,002,000|  SELF-REF|  1  |       |          |          |               |           PD:0|        |     DSM:0|   |          |   0 |     |
AMEM_ERR: alpddr5_chn0@220057127000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn0@220057127000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@220057127000 : [LPDDR5-7.5.7.1#2] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(CA) Value setting via MRW: MR12 OP[6:0]' operation.  
AMEM_ERR: alpddr5_chn1@220057127000 : [LPDDR5-7.5.7.1#3] the LPDDR5 SDRAM cannot be placed in Power-Down state 'VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]' operation.  
|   220,057,127,000|                  |   POWDOWN|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   220,057,752,000|   POWDOWN|  0  |       |          |          |               |               |        |          |   |          |   0 |     |
|   220,057,127,000|                  |   POWDOWN|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
|                  |   220,057,752,000|   POWDOWN|  1  |       |          |          |               |               |        |          |   |          |   0 |     |
