ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SPIM_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPIM_SpiPostEnable,"ax",%progbits
  18              		.align	2
  19              		.global	SPIM_SpiPostEnable
  20              		.code	16
  21              		.thumb_func
  22              		.type	SPIM_SpiPostEnable, %function
  23              	SPIM_SpiPostEnable:
  24              	.LFB1:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SPIM_SPI.c"
   1:.\Generated_Source\PSoC4/SPIM_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SPIM_SPI.c **** * File Name: SPIM_SPI.c
   3:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Version 3.10
   4:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
   5:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
   9:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
  11:.\Generated_Source\PSoC4/SPIM_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SPIM_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SPIM_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SPIM_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SPIM_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  18:.\Generated_Source\PSoC4/SPIM_SPI.c **** #include "SPIM_PVT.h"
  19:.\Generated_Source\PSoC4/SPIM_SPI.c **** #include "SPIM_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  21:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if(SPIM_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  23:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SPIM_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  27:.\Generated_Source\PSoC4/SPIM_SPI.c ****     const SPIM_SPI_INIT_STRUCT SPIM_configSpi =
  28:.\Generated_Source\PSoC4/SPIM_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_MODE,
  30:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_OVS_FACTOR,
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 2


  33:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SPIM_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SPIM_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SPIM_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SPIM_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SPIM_SPI.c ****         (uint32) SPIM_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SPIM_SPI.c ****         (uint8) SPIM_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SPIM_SPI.c ****         (uint8) SPIM_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SPIM_SPI.c ****         (uint8) SPIM_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SPIM_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  54:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  55:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Function Name: SPIM_SpiInit
  57:.\Generated_Source\PSoC4/SPIM_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SPIM_SPI.c ****     void SPIM_SpiInit(const SPIM_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SPIM_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SPIM_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SPIM_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SPIM_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SPIM_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SPIM_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SPIM_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_SetPins(SPIM_SCB_MODE_SPI, config->mode, SPIM_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  82:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_scbMode       = (uint8) SPIM_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  87:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 3


  90:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  92:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
  97:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_CTRL_REG     = SPIM_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 103:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_SPI_CTRL_REG = SPIM_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                                                           SPIM_SPI_MODE_TI_PRECEDES
 106:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)     
 107:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSa
 108:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRun
 109:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)   
 110:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_GET_SPI_CTRL_SUB_MODE      (config->submode)      
 111:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                             SPIM_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 113:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_RX_CTRL_REG     =  SPIM_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                                 SPIM_GET_RX_CTRL_BIT_ORDER (config->bitOrder)      
 116:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                                 SPIM_GET_RX_CTRL_MEDIAN    (config->enableMedianFil
 117:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                                 SPIM_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 119:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_RX_FIFO_CTRL_REG = SPIM_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 121:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_TX_CTRL_REG      = SPIM_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                                 SPIM_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                                 SPIM_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 126:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_TX_FIFO_CTRL_REG = SPIM_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 128:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SPIM_SPI.c ****             CyIntDisable    (SPIM_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SPIM_SPI.c ****             CyIntSetPriority(SPIM_ISR_NUMBER, SPIM_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SPIM_SPI.c ****             (void) CyIntSetVector(SPIM_ISR_NUMBER, &SPIM_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 133:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_INTR_I2C_EC_MASK_REG = SPIM_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_INTR_SPI_EC_MASK_REG = SPIM_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_INTR_SLAVE_MASK_REG  = SPIM_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_INTR_MASTER_MASK_REG = SPIM_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_INTR_RX_MASK_REG     = SPIM_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_INTR_TX_MASK_REG     = SPIM_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 141:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_SpiSetActiveSlaveSelect(SPIM_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 144:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_rxBufferTail     = 0u;
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 4


 147:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 149:.\Generated_Source\PSoC4/SPIM_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SPIM_SPI.c ****             SPIM_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SPIM_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SPIM_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 155:.\Generated_Source\PSoC4/SPIM_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 157:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Function Name: SPIM_SpiInit
 159:.\Generated_Source\PSoC4/SPIM_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SPIM_SPI.c ****     void SPIM_SpiInit(void)
 172:.\Generated_Source\PSoC4/SPIM_SPI.c ****     {
 173:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_CTRL_REG     = SPIM_SPI_DEFAULT_CTRL;
 175:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_CTRL_REG = SPIM_SPI_DEFAULT_SPI_CTRL;
 176:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 177:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_RX_CTRL_REG      = SPIM_SPI_DEFAULT_RX_CTRL;
 179:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_RX_FIFO_CTRL_REG = SPIM_SPI_DEFAULT_RX_FIFO_CTRL;
 180:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 181:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Configure TX and RX direction */
 182:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_TX_CTRL_REG      = SPIM_SPI_DEFAULT_TX_CTRL;
 183:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_TX_FIFO_CTRL_REG = SPIM_SPI_DEFAULT_TX_FIFO_CTRL;
 184:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 185:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if(SPIM_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SPIM_SPI.c ****             CyIntDisable    (SPIM_ISR_NUMBER);
 188:.\Generated_Source\PSoC4/SPIM_SPI.c ****             CyIntSetPriority(SPIM_ISR_NUMBER, SPIM_ISR_PRIORITY);
 189:.\Generated_Source\PSoC4/SPIM_SPI.c ****             (void) CyIntSetVector(SPIM_ISR_NUMBER, &SPIM_SPI_UART_ISR);
 190:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 192:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_I2C_EC_MASK_REG = SPIM_SPI_DEFAULT_INTR_I2C_EC_MASK;
 194:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_SPI_EC_MASK_REG = SPIM_SPI_DEFAULT_INTR_SPI_EC_MASK;
 195:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_SLAVE_MASK_REG  = SPIM_SPI_DEFAULT_INTR_SLAVE_MASK;
 196:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_MASTER_MASK_REG = SPIM_SPI_DEFAULT_INTR_MASTER_MASK;
 197:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_RX_MASK_REG     = SPIM_SPI_DEFAULT_INTR_RX_MASK;
 198:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_TX_MASK_REG     = SPIM_SPI_DEFAULT_INTR_TX_MASK;
 199:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 200:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SpiSetActiveSlaveSelect(SPIM_SPI_SLAVE_SELECT0);
 203:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SPI_MASTER_CONST) */
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 5


 204:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 205:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if(SPIM_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_rxBufferHead     = 0u;
 207:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_rxBufferTail     = 0u;
 208:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_rxBufferOverflow = 0u;
 209:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 211:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if(SPIM_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_txBufferHead = 0u;
 213:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_txBufferTail = 0u;
 214:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SPIM_SPI.c ****     }
 216:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 218:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 219:.\Generated_Source\PSoC4/SPIM_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Function Name: SPIM_SpiPostEnable
 221:.\Generated_Source\PSoC4/SPIM_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
 223:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Summary:
 224:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  to be controlled by the SCB SPI.
 226:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
 227:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
 230:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
 233:.\Generated_Source\PSoC4/SPIM_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SPIM_SPI.c **** void SPIM_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SPIM_SPI.c **** {
  26              		.loc 1 235 0
  27              		.cfi_startproc
 236:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if(SPIM_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 238:.\Generated_Source\PSoC4/SPIM_SPI.c ****     if (SPIM_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SPIM_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set SCB SPI to drive output pin */
 242:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SCLK_HSIOM_REG, SPIM_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SCLK_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 246:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SS0_PIN)
 247:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SS0_HSIOM_REG, SPIM_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SS0_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 252:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SS1_PIN)
 253:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SS1_HSIOM_REG, SPIM_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SS1_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 258:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SS2_PIN)
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 6


 259:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SS2_HSIOM_REG, SPIM_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SS2_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 264:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SS3_PIN)
 265:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SS3_HSIOM_REG, SPIM_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SS3_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SPIM_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 271:.\Generated_Source\PSoC4/SPIM_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 273:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set SCB SPI to drive output pin */
 275:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SCLK_M_HSIOM_REG, SPIM_SCLK_M_HSIOM_MASK,
  28              		.loc 1 275 0
  29 0000 0A4B     		ldr	r3, .L2
  30 0002 1A68     		ldr	r2, [r3]
  31 0004 F021     		mov	r1, #240
  32 0006 0901     		lsl	r1, r1, #4
  33 0008 0A43     		orr	r2, r1
  34 000a 1A60     		str	r2, [r3]
 276:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SCLK_M_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 279:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SS0_M_HSIOM_REG, SPIM_SS0_M_HSIOM_MASK,
  35              		.loc 1 281 0
  36 000c 1A68     		ldr	r2, [r3]
  37 000e F021     		mov	r1, #240
  38 0010 0902     		lsl	r1, r1, #8
  39 0012 0A43     		orr	r2, r1
  40 0014 1A60     		str	r2, [r3]
 282:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SS0_M_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 285:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SS1_M_HSIOM_REG, SPIM_SS1_M_HSIOM_MASK,
  41              		.loc 1 287 0
  42 0016 064B     		ldr	r3, .L2+4
  43 0018 1968     		ldr	r1, [r3]
  44 001a F022     		mov	r2, #240
  45 001c 0A43     		orr	r2, r1
  46 001e 1A60     		str	r2, [r3]
 288:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SS1_M_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 291:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SS2_M_HSIOM_REG, SPIM_SS2_M_HSIOM_MASK,
  47              		.loc 1 293 0
  48 0020 1968     		ldr	r1, [r3]
  49 0022 0F22     		mov	r2, #15
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 7


  50 0024 0A43     		orr	r2, r1
  51 0026 1A60     		str	r2, [r3]
 294:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SS2_M_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 297:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set SCB SPI to drive output pin */
 299:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SS3_M_HSIOM_REG, SPIM_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SS3_M_HSIOM_POS, SPIM_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 303:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SCB_MODE_UNCONFIG_CONST_CFG) */
 304:.\Generated_Source\PSoC4/SPIM_SPI.c **** }
  52              		.loc 1 304 0
  53              		@ sp needed
  54 0028 7047     		bx	lr
  55              	.L3:
  56 002a C046     		.align	2
  57              	.L2:
  58 002c 10000140 		.word	1073807376
  59 0030 00000140 		.word	1073807360
  60              		.cfi_endproc
  61              	.LFE1:
  62              		.size	SPIM_SpiPostEnable, .-SPIM_SpiPostEnable
  63              		.section	.text.SPIM_SpiStop,"ax",%progbits
  64              		.align	2
  65              		.global	SPIM_SpiStop
  66              		.code	16
  67              		.thumb_func
  68              		.type	SPIM_SpiStop, %function
  69              	SPIM_SpiStop:
  70              	.LFB2:
 305:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 306:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 307:.\Generated_Source\PSoC4/SPIM_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Function Name: SPIM_SpiStop
 309:.\Generated_Source\PSoC4/SPIM_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
 311:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
 316:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
 319:.\Generated_Source\PSoC4/SPIM_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SPIM_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SPIM_SPI.c **** *
 322:.\Generated_Source\PSoC4/SPIM_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SPIM_SPI.c **** void SPIM_SpiStop(void)
 324:.\Generated_Source\PSoC4/SPIM_SPI.c **** {
  71              		.loc 1 324 0
  72              		.cfi_startproc
  73 0000 10B5     		push	{r4, lr}
  74              		.cfi_def_cfa_offset 8
  75              		.cfi_offset 4, -8
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 8


  76              		.cfi_offset 14, -4
 325:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if(SPIM_SCB_MODE_UNCONFIG_CONST_CFG)
 326:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 327:.\Generated_Source\PSoC4/SPIM_SPI.c ****     if (SPIM_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SPIM_SPI.c ****     {
 329:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_spi_sclk_Write(SPIM_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 333:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SCLK_HSIOM_REG, SPIM_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SCLK_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 336:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 338:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SS0_PIN)
 339:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set output pin state after block is disabled */
 340:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_spi_ss0_Write(SPIM_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 342:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SS0_HSIOM_REG, SPIM_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SS0_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SS0_PIN) */
 346:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 347:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SS1_PIN)
 348:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_spi_ss1_Write(SPIM_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 351:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SS1_HSIOM_REG, SPIM_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SS1_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 356:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SS2_PIN)
 357:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_spi_ss2_Write(SPIM_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 360:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SS2_HSIOM_REG, SPIM_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SS2_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 365:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #if (SPIM_SS3_PIN)
 366:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_spi_ss3_Write(SPIM_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 369:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SET_HSIOM_SEL(SPIM_SS3_HSIOM_REG, SPIM_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                        SPIM_SS3_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SPIM_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 375:.\Generated_Source\PSoC4/SPIM_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 377:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_sclk_m_Write(SPIM_GET_SPI_SCLK_INACTIVE);
  77              		.loc 1 379 0
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 9


  78 0002 114B     		ldr	r3, .L5
  79 0004 1868     		ldr	r0, [r3]
  80 0006 0007     		lsl	r0, r0, #28
  81 0008 C00F     		lsr	r0, r0, #31
  82 000a FFF7FEFF 		bl	SPIM_sclk_m_Write
  83              	.LVL0:
 380:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 381:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SCLK_M_HSIOM_REG, SPIM_SCLK_M_HSIOM_MASK,
  84              		.loc 1 382 0
  85 000e 0F4C     		ldr	r4, .L5+4
  86 0010 2268     		ldr	r2, [r4]
  87 0012 0F4B     		ldr	r3, .L5+8
  88 0014 1340     		and	r3, r2
  89 0016 2360     		str	r3, [r4]
 383:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SCLK_M_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 386:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_ss0_m_Write(SPIM_GET_SPI_SS0_INACTIVE);
  90              		.loc 1 388 0
  91 0018 0120     		mov	r0, #1
  92 001a FFF7FEFF 		bl	SPIM_ss0_m_Write
  93              	.LVL1:
 389:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 390:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SS0_M_HSIOM_REG, SPIM_SS0_M_HSIOM_MASK,
  94              		.loc 1 391 0
  95 001e 2268     		ldr	r2, [r4]
  96 0020 0C4B     		ldr	r3, .L5+12
  97 0022 1340     		and	r3, r2
  98 0024 2360     		str	r3, [r4]
 392:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SS0_M_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 395:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set output pin state after block is disabled */
 397:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_ss1_m_Write(SPIM_GET_SPI_SS1_INACTIVE);
  99              		.loc 1 397 0
 100 0026 0120     		mov	r0, #1
 101 0028 FFF7FEFF 		bl	SPIM_ss1_m_Write
 102              	.LVL2:
 398:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 399:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SS1_M_HSIOM_REG, SPIM_SS1_M_HSIOM_MASK,
 103              		.loc 1 400 0
 104 002c 0A4C     		ldr	r4, .L5+16
 105 002e 2368     		ldr	r3, [r4]
 106 0030 F022     		mov	r2, #240
 107 0032 9343     		bic	r3, r2
 108 0034 2360     		str	r3, [r4]
 401:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SS1_M_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 404:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set output pin state after block is disabled */
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 10


 406:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_ss2_m_Write(SPIM_GET_SPI_SS2_INACTIVE);
 109              		.loc 1 406 0
 110 0036 0120     		mov	r0, #1
 111 0038 FFF7FEFF 		bl	SPIM_ss2_m_Write
 112              	.LVL3:
 407:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 408:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SS2_M_HSIOM_REG, SPIM_SS2_M_HSIOM_MASK,
 113              		.loc 1 409 0
 114 003c 2368     		ldr	r3, [r4]
 115 003e 0F22     		mov	r2, #15
 116 0040 9343     		bic	r3, r2
 117 0042 2360     		str	r3, [r4]
 410:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SS2_M_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 411:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 413:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_SS3_PIN)
 414:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_ss3_m_Write(SPIM_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 417:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SPIM_SPI.c ****     SPIM_SET_HSIOM_SEL(SPIM_SS3_M_HSIOM_REG, SPIM_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SPIM_SPI.c ****                                    SPIM_SS3_M_HSIOM_POS, SPIM_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 422:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SPIM_SPI.c **** }
 118              		.loc 1 423 0
 119              		@ sp needed
 120 0044 10BD     		pop	{r4, pc}
 121              	.L6:
 122 0046 C046     		.align	2
 123              	.L5:
 124 0048 20000640 		.word	1074135072
 125 004c 10000140 		.word	1073807376
 126 0050 FFF0FFFF 		.word	-3841
 127 0054 FF0FFFFF 		.word	-61441
 128 0058 00000140 		.word	1073807360
 129              		.cfi_endproc
 130              	.LFE2:
 131              		.size	SPIM_SpiStop, .-SPIM_SpiStop
 132              		.section	.text.SPIM_SpiSetActiveSlaveSelect,"ax",%progbits
 133              		.align	2
 134              		.global	SPIM_SpiSetActiveSlaveSelect
 135              		.code	16
 136              		.thumb_func
 137              		.type	SPIM_SpiSetActiveSlaveSelect, %function
 138              	SPIM_SpiSetActiveSlaveSelect:
 139              	.LFB3:
 424:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 425:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 426:.\Generated_Source\PSoC4/SPIM_SPI.c **** #if (SPIM_SPI_MASTER_CONST)
 427:.\Generated_Source\PSoC4/SPIM_SPI.c ****     /*******************************************************************************
 428:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Function Name: SPIM_SetActiveSlaveSelect
 429:.\Generated_Source\PSoC4/SPIM_SPI.c ****     ********************************************************************************
 430:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
 431:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Summary:
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 11


 432:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 433:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  After initialization the active slave select line is 0.
 434:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  The component should be in one of the following states to change the active
 435:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  slave select signal source correctly:
 436:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *   - The component is disabled
 437:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 438:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set)
 439:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  This function does not check that these conditions are met.
 440:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 441:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
 442:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Parameters:
 443:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  slaveSelect: slave select line which will be active while the following
 444:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *               transfer.
 445:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *   SPIM_SPI_SLAVE_SELECT0 - Slave select 0
 446:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *   SPIM_SPI_SLAVE_SELECT1 - Slave select 1
 447:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *   SPIM_SPI_SLAVE_SELECT2 - Slave select 2
 448:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *   SPIM_SPI_SLAVE_SELECT3 - Slave select 3
 449:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
 450:.\Generated_Source\PSoC4/SPIM_SPI.c ****     * Return:
 451:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *  None
 452:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *
 453:.\Generated_Source\PSoC4/SPIM_SPI.c ****     *******************************************************************************/
 454:.\Generated_Source\PSoC4/SPIM_SPI.c ****     void SPIM_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 455:.\Generated_Source\PSoC4/SPIM_SPI.c ****     {
 140              		.loc 1 455 0
 141              		.cfi_startproc
 142              	.LVL4:
 456:.\Generated_Source\PSoC4/SPIM_SPI.c ****         uint32 spiCtrl;
 457:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 458:.\Generated_Source\PSoC4/SPIM_SPI.c ****         spiCtrl = SPIM_SPI_CTRL_REG;
 143              		.loc 1 458 0
 144 0000 0549     		ldr	r1, .L8
 145 0002 0A68     		ldr	r2, [r1]
 146              	.LVL5:
 459:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 460:.\Generated_Source\PSoC4/SPIM_SPI.c ****         spiCtrl &= (uint32) ~SPIM_SPI_CTRL_SLAVE_SELECT_MASK;
 147              		.loc 1 460 0
 148 0004 054B     		ldr	r3, .L8+4
 149 0006 1340     		and	r3, r2
 150              	.LVL6:
 461:.\Generated_Source\PSoC4/SPIM_SPI.c ****         spiCtrl |= (uint32)  SPIM_GET_SPI_CTRL_SS(slaveSelect);
 151              		.loc 1 461 0
 152 0008 8006     		lsl	r0, r0, #26
 153              	.LVL7:
 154 000a C022     		mov	r2, #192
 155 000c 1205     		lsl	r2, r2, #20
 156 000e 1040     		and	r0, r2
 157 0010 1843     		orr	r0, r3
 158              	.LVL8:
 462:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 463:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_CTRL_REG = spiCtrl;
 159              		.loc 1 463 0
 160 0012 0860     		str	r0, [r1]
 464:.\Generated_Source\PSoC4/SPIM_SPI.c ****     }
 161              		.loc 1 464 0
 162              		@ sp needed
 163 0014 7047     		bx	lr
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 12


 164              	.L9:
 165 0016 C046     		.align	2
 166              	.L8:
 167 0018 20000640 		.word	1074135072
 168 001c FFFFFFF3 		.word	-201326593
 169              		.cfi_endproc
 170              	.LFE3:
 171              		.size	SPIM_SpiSetActiveSlaveSelect, .-SPIM_SpiSetActiveSlaveSelect
 172              		.section	.text.SPIM_SpiInit,"ax",%progbits
 173              		.align	2
 174              		.global	SPIM_SpiInit
 175              		.code	16
 176              		.thumb_func
 177              		.type	SPIM_SpiInit, %function
 178              	SPIM_SpiInit:
 179              	.LFB0:
 172:.\Generated_Source\PSoC4/SPIM_SPI.c ****         /* Configure SPI interface */
 180              		.loc 1 172 0
 181              		.cfi_startproc
 182 0000 08B5     		push	{r3, lr}
 183              		.cfi_def_cfa_offset 8
 184              		.cfi_offset 3, -8
 185              		.cfi_offset 14, -4
 174:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_SPI_CTRL_REG = SPIM_SPI_DEFAULT_SPI_CTRL;
 186              		.loc 1 174 0
 187 0002 104A     		ldr	r2, .L11
 188 0004 104B     		ldr	r3, .L11+4
 189 0006 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 190              		.loc 1 175 0
 191 0008 104A     		ldr	r2, .L11+8
 192 000a 114B     		ldr	r3, .L11+12
 193 000c 1A60     		str	r2, [r3]
 178:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_RX_FIFO_CTRL_REG = SPIM_SPI_DEFAULT_RX_FIFO_CTRL;
 194              		.loc 1 178 0
 195 000e 114B     		ldr	r3, .L11+16
 196 0010 114A     		ldr	r2, .L11+20
 197 0012 1360     		str	r3, [r2]
 179:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 198              		.loc 1 179 0
 199 0014 0721     		mov	r1, #7
 200 0016 114A     		ldr	r2, .L11+24
 201 0018 1160     		str	r1, [r2]
 182:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_TX_FIFO_CTRL_REG = SPIM_SPI_DEFAULT_TX_FIFO_CTRL;
 202              		.loc 1 182 0
 203 001a 114A     		ldr	r2, .L11+28
 204 001c 1360     		str	r3, [r2]
 183:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 205              		.loc 1 183 0
 206 001e 0023     		mov	r3, #0
 207 0020 104A     		ldr	r2, .L11+32
 208 0022 1360     		str	r3, [r2]
 193:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_SPI_EC_MASK_REG = SPIM_SPI_DEFAULT_INTR_SPI_EC_MASK;
 209              		.loc 1 193 0
 210 0024 104A     		ldr	r2, .L11+36
 211 0026 1360     		str	r3, [r2]
 194:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_SLAVE_MASK_REG  = SPIM_SPI_DEFAULT_INTR_SLAVE_MASK;
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 13


 212              		.loc 1 194 0
 213 0028 104A     		ldr	r2, .L11+40
 214 002a 1360     		str	r3, [r2]
 195:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_MASTER_MASK_REG = SPIM_SPI_DEFAULT_INTR_MASTER_MASK;
 215              		.loc 1 195 0
 216 002c 104A     		ldr	r2, .L11+44
 217 002e 1360     		str	r3, [r2]
 196:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_RX_MASK_REG     = SPIM_SPI_DEFAULT_INTR_RX_MASK;
 218              		.loc 1 196 0
 219 0030 104A     		ldr	r2, .L11+48
 220 0032 1360     		str	r3, [r2]
 197:.\Generated_Source\PSoC4/SPIM_SPI.c ****         SPIM_INTR_TX_MASK_REG     = SPIM_SPI_DEFAULT_INTR_TX_MASK;
 221              		.loc 1 197 0
 222 0034 104A     		ldr	r2, .L11+52
 223 0036 1360     		str	r3, [r2]
 198:.\Generated_Source\PSoC4/SPIM_SPI.c **** 
 224              		.loc 1 198 0
 225 0038 104A     		ldr	r2, .L11+56
 226 003a 1360     		str	r3, [r2]
 202:.\Generated_Source\PSoC4/SPIM_SPI.c ****     #endif /* (SPIM_SPI_MASTER_CONST) */
 227              		.loc 1 202 0
 228 003c 0020     		mov	r0, #0
 229 003e FFF7FEFF 		bl	SPIM_SpiSetActiveSlaveSelect
 230              	.LVL9:
 215:.\Generated_Source\PSoC4/SPIM_SPI.c **** #endif /* (SPIM_SCB_MODE_UNCONFIG_CONST_CFG) */
 231              		.loc 1 215 0
 232              		@ sp needed
 233 0042 08BD     		pop	{r3, pc}
 234              	.L12:
 235              		.align	2
 236              	.L11:
 237 0044 0F000001 		.word	16777231
 238 0048 00000640 		.word	1074135040
 239 004c 0D000080 		.word	-2147483635
 240 0050 20000640 		.word	1074135072
 241 0054 0F010080 		.word	-2147483377
 242 0058 00030640 		.word	1074135808
 243 005c 04030640 		.word	1074135812
 244 0060 00020640 		.word	1074135552
 245 0064 04020640 		.word	1074135556
 246 0068 880E0640 		.word	1074138760
 247 006c C80E0640 		.word	1074138824
 248 0070 480F0640 		.word	1074138952
 249 0074 080F0640 		.word	1074138888
 250 0078 C80F0640 		.word	1074139080
 251 007c 880F0640 		.word	1074139016
 252              		.cfi_endproc
 253              	.LFE0:
 254              		.size	SPIM_SpiInit, .-SPIM_SpiInit
 255              		.text
 256              	.Letext0:
 257              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 258              		.file 3 ".\\Generated_Source\\PSoC4\\SPIM_sclk_m.h"
 259              		.file 4 ".\\Generated_Source\\PSoC4\\SPIM_ss0_m.h"
 260              		.file 5 ".\\Generated_Source\\PSoC4\\SPIM_ss1_m.h"
 261              		.file 6 ".\\Generated_Source\\PSoC4\\SPIM_ss2_m.h"
 262              		.section	.debug_info,"",%progbits
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 14


 263              	.Ldebug_info0:
 264 0000 AF010000 		.4byte	0x1af
 265 0004 0400     		.2byte	0x4
 266 0006 00000000 		.4byte	.Ldebug_abbrev0
 267 000a 04       		.byte	0x4
 268 000b 01       		.uleb128 0x1
 269 000c 7A010000 		.4byte	.LASF22
 270 0010 01       		.byte	0x1
 271 0011 1F000000 		.4byte	.LASF23
 272 0015 95000000 		.4byte	.LASF24
 273 0019 00000000 		.4byte	.Ldebug_ranges0+0
 274 001d 00000000 		.4byte	0
 275 0021 00000000 		.4byte	.Ldebug_line0
 276 0025 02       		.uleb128 0x2
 277 0026 01       		.byte	0x1
 278 0027 06       		.byte	0x6
 279 0028 5C010000 		.4byte	.LASF0
 280 002c 02       		.uleb128 0x2
 281 002d 01       		.byte	0x1
 282 002e 08       		.byte	0x8
 283 002f 0F010000 		.4byte	.LASF1
 284 0033 02       		.uleb128 0x2
 285 0034 02       		.byte	0x2
 286 0035 05       		.byte	0x5
 287 0036 10020000 		.4byte	.LASF2
 288 003a 02       		.uleb128 0x2
 289 003b 02       		.byte	0x2
 290 003c 07       		.byte	0x7
 291 003d 49010000 		.4byte	.LASF3
 292 0041 02       		.uleb128 0x2
 293 0042 04       		.byte	0x4
 294 0043 05       		.byte	0x5
 295 0044 22010000 		.4byte	.LASF4
 296 0048 02       		.uleb128 0x2
 297 0049 04       		.byte	0x4
 298 004a 07       		.byte	0x7
 299 004b 83000000 		.4byte	.LASF5
 300 004f 02       		.uleb128 0x2
 301 0050 08       		.byte	0x8
 302 0051 05       		.byte	0x5
 303 0052 00000000 		.4byte	.LASF6
 304 0056 02       		.uleb128 0x2
 305 0057 08       		.byte	0x8
 306 0058 07       		.byte	0x7
 307 0059 B1000000 		.4byte	.LASF7
 308 005d 03       		.uleb128 0x3
 309 005e 04       		.byte	0x4
 310 005f 05       		.byte	0x5
 311 0060 696E7400 		.ascii	"int\000"
 312 0064 02       		.uleb128 0x2
 313 0065 04       		.byte	0x4
 314 0066 07       		.byte	0x7
 315 0067 43000000 		.4byte	.LASF8
 316 006b 04       		.uleb128 0x4
 317 006c 7D000000 		.4byte	.LASF9
 318 0070 02       		.byte	0x2
 319 0071 3801     		.2byte	0x138
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 15


 320 0073 2C000000 		.4byte	0x2c
 321 0077 04       		.uleb128 0x4
 322 0078 5D000000 		.4byte	.LASF10
 323 007c 02       		.byte	0x2
 324 007d 3A01     		.2byte	0x13a
 325 007f 48000000 		.4byte	0x48
 326 0083 02       		.uleb128 0x2
 327 0084 04       		.byte	0x4
 328 0085 04       		.byte	0x4
 329 0086 C8000000 		.4byte	.LASF11
 330 008a 02       		.uleb128 0x2
 331 008b 08       		.byte	0x8
 332 008c 04       		.byte	0x4
 333 008d 2B010000 		.4byte	.LASF12
 334 0091 02       		.uleb128 0x2
 335 0092 01       		.byte	0x1
 336 0093 08       		.byte	0x8
 337 0094 1D010000 		.4byte	.LASF13
 338 0098 04       		.uleb128 0x4
 339 0099 43010000 		.4byte	.LASF14
 340 009d 02       		.byte	0x2
 341 009e E401     		.2byte	0x1e4
 342 00a0 A4000000 		.4byte	0xa4
 343 00a4 05       		.uleb128 0x5
 344 00a5 77000000 		.4byte	0x77
 345 00a9 02       		.uleb128 0x2
 346 00aa 04       		.byte	0x4
 347 00ab 07       		.byte	0x7
 348 00ac 1A020000 		.4byte	.LASF15
 349 00b0 06       		.uleb128 0x6
 350 00b1 DF000000 		.4byte	.LASF25
 351 00b5 01       		.byte	0x1
 352 00b6 EA       		.byte	0xea
 353 00b7 00000000 		.4byte	.LFB1
 354 00bb 34000000 		.4byte	.LFE1-.LFB1
 355 00bf 01       		.uleb128 0x1
 356 00c0 9C       		.byte	0x9c
 357 00c1 07       		.uleb128 0x7
 358 00c2 70000000 		.4byte	.LASF16
 359 00c6 01       		.byte	0x1
 360 00c7 4301     		.2byte	0x143
 361 00c9 00000000 		.4byte	.LFB2
 362 00cd 5C000000 		.4byte	.LFE2-.LFB2
 363 00d1 01       		.uleb128 0x1
 364 00d2 9C       		.byte	0x9c
 365 00d3 16010000 		.4byte	0x116
 366 00d7 08       		.uleb128 0x8
 367 00d8 0E000000 		.4byte	.LVL0
 368 00dc 72010000 		.4byte	0x172
 369 00e0 09       		.uleb128 0x9
 370 00e1 1E000000 		.4byte	.LVL1
 371 00e5 83010000 		.4byte	0x183
 372 00e9 F3000000 		.4byte	0xf3
 373 00ed 0A       		.uleb128 0xa
 374 00ee 01       		.uleb128 0x1
 375 00ef 50       		.byte	0x50
 376 00f0 01       		.uleb128 0x1
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 16


 377 00f1 31       		.byte	0x31
 378 00f2 00       		.byte	0
 379 00f3 09       		.uleb128 0x9
 380 00f4 2C000000 		.4byte	.LVL2
 381 00f8 94010000 		.4byte	0x194
 382 00fc 06010000 		.4byte	0x106
 383 0100 0A       		.uleb128 0xa
 384 0101 01       		.uleb128 0x1
 385 0102 50       		.byte	0x50
 386 0103 01       		.uleb128 0x1
 387 0104 31       		.byte	0x31
 388 0105 00       		.byte	0
 389 0106 0B       		.uleb128 0xb
 390 0107 3C000000 		.4byte	.LVL3
 391 010b A5010000 		.4byte	0x1a5
 392 010f 0A       		.uleb128 0xa
 393 0110 01       		.uleb128 0x1
 394 0111 50       		.byte	0x50
 395 0112 01       		.uleb128 0x1
 396 0113 31       		.byte	0x31
 397 0114 00       		.byte	0
 398 0115 00       		.byte	0
 399 0116 07       		.uleb128 0x7
 400 0117 F2000000 		.4byte	.LASF17
 401 011b 01       		.byte	0x1
 402 011c C601     		.2byte	0x1c6
 403 011e 00000000 		.4byte	.LFB3
 404 0122 20000000 		.4byte	.LFE3-.LFB3
 405 0126 01       		.uleb128 0x1
 406 0127 9C       		.byte	0x9c
 407 0128 4D010000 		.4byte	0x14d
 408 012c 0C       		.uleb128 0xc
 409 012d 64000000 		.4byte	.LASF26
 410 0131 01       		.byte	0x1
 411 0132 C601     		.2byte	0x1c6
 412 0134 77000000 		.4byte	0x77
 413 0138 00000000 		.4byte	.LLST0
 414 013c 0D       		.uleb128 0xd
 415 013d 08020000 		.4byte	.LASF27
 416 0141 01       		.byte	0x1
 417 0142 C801     		.2byte	0x1c8
 418 0144 77000000 		.4byte	0x77
 419 0148 21000000 		.4byte	.LLST1
 420 014c 00       		.byte	0
 421 014d 0E       		.uleb128 0xe
 422 014e 50000000 		.4byte	.LASF18
 423 0152 01       		.byte	0x1
 424 0153 AB       		.byte	0xab
 425 0154 00000000 		.4byte	.LFB0
 426 0158 80000000 		.4byte	.LFE0-.LFB0
 427 015c 01       		.uleb128 0x1
 428 015d 9C       		.byte	0x9c
 429 015e 72010000 		.4byte	0x172
 430 0162 0B       		.uleb128 0xb
 431 0163 42000000 		.4byte	.LVL9
 432 0167 16010000 		.4byte	0x116
 433 016b 0A       		.uleb128 0xa
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 17


 434 016c 01       		.uleb128 0x1
 435 016d 50       		.byte	0x50
 436 016e 01       		.uleb128 0x1
 437 016f 30       		.byte	0x30
 438 0170 00       		.byte	0
 439 0171 00       		.byte	0
 440 0172 0F       		.uleb128 0xf
 441 0173 68010000 		.4byte	.LASF19
 442 0177 03       		.byte	0x3
 443 0178 33       		.byte	0x33
 444 0179 83010000 		.4byte	0x183
 445 017d 10       		.uleb128 0x10
 446 017e 6B000000 		.4byte	0x6b
 447 0182 00       		.byte	0
 448 0183 0F       		.uleb128 0xf
 449 0184 32010000 		.4byte	.LASF20
 450 0188 04       		.byte	0x4
 451 0189 33       		.byte	0x33
 452 018a 94010000 		.4byte	0x194
 453 018e 10       		.uleb128 0x10
 454 018f 6B000000 		.4byte	0x6b
 455 0193 00       		.byte	0
 456 0194 0F       		.uleb128 0xf
 457 0195 0E000000 		.4byte	.LASF21
 458 0199 05       		.byte	0x5
 459 019a 33       		.byte	0x33
 460 019b A5010000 		.4byte	0x1a5
 461 019f 10       		.uleb128 0x10
 462 01a0 6B000000 		.4byte	0x6b
 463 01a4 00       		.byte	0
 464 01a5 11       		.uleb128 0x11
 465 01a6 CE000000 		.4byte	.LASF28
 466 01aa 06       		.byte	0x6
 467 01ab 33       		.byte	0x33
 468 01ac 10       		.uleb128 0x10
 469 01ad 6B000000 		.4byte	0x6b
 470 01b1 00       		.byte	0
 471 01b2 00       		.byte	0
 472              		.section	.debug_abbrev,"",%progbits
 473              	.Ldebug_abbrev0:
 474 0000 01       		.uleb128 0x1
 475 0001 11       		.uleb128 0x11
 476 0002 01       		.byte	0x1
 477 0003 25       		.uleb128 0x25
 478 0004 0E       		.uleb128 0xe
 479 0005 13       		.uleb128 0x13
 480 0006 0B       		.uleb128 0xb
 481 0007 03       		.uleb128 0x3
 482 0008 0E       		.uleb128 0xe
 483 0009 1B       		.uleb128 0x1b
 484 000a 0E       		.uleb128 0xe
 485 000b 55       		.uleb128 0x55
 486 000c 17       		.uleb128 0x17
 487 000d 11       		.uleb128 0x11
 488 000e 01       		.uleb128 0x1
 489 000f 10       		.uleb128 0x10
 490 0010 17       		.uleb128 0x17
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 18


 491 0011 00       		.byte	0
 492 0012 00       		.byte	0
 493 0013 02       		.uleb128 0x2
 494 0014 24       		.uleb128 0x24
 495 0015 00       		.byte	0
 496 0016 0B       		.uleb128 0xb
 497 0017 0B       		.uleb128 0xb
 498 0018 3E       		.uleb128 0x3e
 499 0019 0B       		.uleb128 0xb
 500 001a 03       		.uleb128 0x3
 501 001b 0E       		.uleb128 0xe
 502 001c 00       		.byte	0
 503 001d 00       		.byte	0
 504 001e 03       		.uleb128 0x3
 505 001f 24       		.uleb128 0x24
 506 0020 00       		.byte	0
 507 0021 0B       		.uleb128 0xb
 508 0022 0B       		.uleb128 0xb
 509 0023 3E       		.uleb128 0x3e
 510 0024 0B       		.uleb128 0xb
 511 0025 03       		.uleb128 0x3
 512 0026 08       		.uleb128 0x8
 513 0027 00       		.byte	0
 514 0028 00       		.byte	0
 515 0029 04       		.uleb128 0x4
 516 002a 16       		.uleb128 0x16
 517 002b 00       		.byte	0
 518 002c 03       		.uleb128 0x3
 519 002d 0E       		.uleb128 0xe
 520 002e 3A       		.uleb128 0x3a
 521 002f 0B       		.uleb128 0xb
 522 0030 3B       		.uleb128 0x3b
 523 0031 05       		.uleb128 0x5
 524 0032 49       		.uleb128 0x49
 525 0033 13       		.uleb128 0x13
 526 0034 00       		.byte	0
 527 0035 00       		.byte	0
 528 0036 05       		.uleb128 0x5
 529 0037 35       		.uleb128 0x35
 530 0038 00       		.byte	0
 531 0039 49       		.uleb128 0x49
 532 003a 13       		.uleb128 0x13
 533 003b 00       		.byte	0
 534 003c 00       		.byte	0
 535 003d 06       		.uleb128 0x6
 536 003e 2E       		.uleb128 0x2e
 537 003f 00       		.byte	0
 538 0040 3F       		.uleb128 0x3f
 539 0041 19       		.uleb128 0x19
 540 0042 03       		.uleb128 0x3
 541 0043 0E       		.uleb128 0xe
 542 0044 3A       		.uleb128 0x3a
 543 0045 0B       		.uleb128 0xb
 544 0046 3B       		.uleb128 0x3b
 545 0047 0B       		.uleb128 0xb
 546 0048 27       		.uleb128 0x27
 547 0049 19       		.uleb128 0x19
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 19


 548 004a 11       		.uleb128 0x11
 549 004b 01       		.uleb128 0x1
 550 004c 12       		.uleb128 0x12
 551 004d 06       		.uleb128 0x6
 552 004e 40       		.uleb128 0x40
 553 004f 18       		.uleb128 0x18
 554 0050 9742     		.uleb128 0x2117
 555 0052 19       		.uleb128 0x19
 556 0053 00       		.byte	0
 557 0054 00       		.byte	0
 558 0055 07       		.uleb128 0x7
 559 0056 2E       		.uleb128 0x2e
 560 0057 01       		.byte	0x1
 561 0058 3F       		.uleb128 0x3f
 562 0059 19       		.uleb128 0x19
 563 005a 03       		.uleb128 0x3
 564 005b 0E       		.uleb128 0xe
 565 005c 3A       		.uleb128 0x3a
 566 005d 0B       		.uleb128 0xb
 567 005e 3B       		.uleb128 0x3b
 568 005f 05       		.uleb128 0x5
 569 0060 27       		.uleb128 0x27
 570 0061 19       		.uleb128 0x19
 571 0062 11       		.uleb128 0x11
 572 0063 01       		.uleb128 0x1
 573 0064 12       		.uleb128 0x12
 574 0065 06       		.uleb128 0x6
 575 0066 40       		.uleb128 0x40
 576 0067 18       		.uleb128 0x18
 577 0068 9742     		.uleb128 0x2117
 578 006a 19       		.uleb128 0x19
 579 006b 01       		.uleb128 0x1
 580 006c 13       		.uleb128 0x13
 581 006d 00       		.byte	0
 582 006e 00       		.byte	0
 583 006f 08       		.uleb128 0x8
 584 0070 898201   		.uleb128 0x4109
 585 0073 00       		.byte	0
 586 0074 11       		.uleb128 0x11
 587 0075 01       		.uleb128 0x1
 588 0076 31       		.uleb128 0x31
 589 0077 13       		.uleb128 0x13
 590 0078 00       		.byte	0
 591 0079 00       		.byte	0
 592 007a 09       		.uleb128 0x9
 593 007b 898201   		.uleb128 0x4109
 594 007e 01       		.byte	0x1
 595 007f 11       		.uleb128 0x11
 596 0080 01       		.uleb128 0x1
 597 0081 31       		.uleb128 0x31
 598 0082 13       		.uleb128 0x13
 599 0083 01       		.uleb128 0x1
 600 0084 13       		.uleb128 0x13
 601 0085 00       		.byte	0
 602 0086 00       		.byte	0
 603 0087 0A       		.uleb128 0xa
 604 0088 8A8201   		.uleb128 0x410a
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 20


 605 008b 00       		.byte	0
 606 008c 02       		.uleb128 0x2
 607 008d 18       		.uleb128 0x18
 608 008e 9142     		.uleb128 0x2111
 609 0090 18       		.uleb128 0x18
 610 0091 00       		.byte	0
 611 0092 00       		.byte	0
 612 0093 0B       		.uleb128 0xb
 613 0094 898201   		.uleb128 0x4109
 614 0097 01       		.byte	0x1
 615 0098 11       		.uleb128 0x11
 616 0099 01       		.uleb128 0x1
 617 009a 31       		.uleb128 0x31
 618 009b 13       		.uleb128 0x13
 619 009c 00       		.byte	0
 620 009d 00       		.byte	0
 621 009e 0C       		.uleb128 0xc
 622 009f 05       		.uleb128 0x5
 623 00a0 00       		.byte	0
 624 00a1 03       		.uleb128 0x3
 625 00a2 0E       		.uleb128 0xe
 626 00a3 3A       		.uleb128 0x3a
 627 00a4 0B       		.uleb128 0xb
 628 00a5 3B       		.uleb128 0x3b
 629 00a6 05       		.uleb128 0x5
 630 00a7 49       		.uleb128 0x49
 631 00a8 13       		.uleb128 0x13
 632 00a9 02       		.uleb128 0x2
 633 00aa 17       		.uleb128 0x17
 634 00ab 00       		.byte	0
 635 00ac 00       		.byte	0
 636 00ad 0D       		.uleb128 0xd
 637 00ae 34       		.uleb128 0x34
 638 00af 00       		.byte	0
 639 00b0 03       		.uleb128 0x3
 640 00b1 0E       		.uleb128 0xe
 641 00b2 3A       		.uleb128 0x3a
 642 00b3 0B       		.uleb128 0xb
 643 00b4 3B       		.uleb128 0x3b
 644 00b5 05       		.uleb128 0x5
 645 00b6 49       		.uleb128 0x49
 646 00b7 13       		.uleb128 0x13
 647 00b8 02       		.uleb128 0x2
 648 00b9 17       		.uleb128 0x17
 649 00ba 00       		.byte	0
 650 00bb 00       		.byte	0
 651 00bc 0E       		.uleb128 0xe
 652 00bd 2E       		.uleb128 0x2e
 653 00be 01       		.byte	0x1
 654 00bf 3F       		.uleb128 0x3f
 655 00c0 19       		.uleb128 0x19
 656 00c1 03       		.uleb128 0x3
 657 00c2 0E       		.uleb128 0xe
 658 00c3 3A       		.uleb128 0x3a
 659 00c4 0B       		.uleb128 0xb
 660 00c5 3B       		.uleb128 0x3b
 661 00c6 0B       		.uleb128 0xb
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 21


 662 00c7 27       		.uleb128 0x27
 663 00c8 19       		.uleb128 0x19
 664 00c9 11       		.uleb128 0x11
 665 00ca 01       		.uleb128 0x1
 666 00cb 12       		.uleb128 0x12
 667 00cc 06       		.uleb128 0x6
 668 00cd 40       		.uleb128 0x40
 669 00ce 18       		.uleb128 0x18
 670 00cf 9742     		.uleb128 0x2117
 671 00d1 19       		.uleb128 0x19
 672 00d2 01       		.uleb128 0x1
 673 00d3 13       		.uleb128 0x13
 674 00d4 00       		.byte	0
 675 00d5 00       		.byte	0
 676 00d6 0F       		.uleb128 0xf
 677 00d7 2E       		.uleb128 0x2e
 678 00d8 01       		.byte	0x1
 679 00d9 3F       		.uleb128 0x3f
 680 00da 19       		.uleb128 0x19
 681 00db 03       		.uleb128 0x3
 682 00dc 0E       		.uleb128 0xe
 683 00dd 3A       		.uleb128 0x3a
 684 00de 0B       		.uleb128 0xb
 685 00df 3B       		.uleb128 0x3b
 686 00e0 0B       		.uleb128 0xb
 687 00e1 27       		.uleb128 0x27
 688 00e2 19       		.uleb128 0x19
 689 00e3 3C       		.uleb128 0x3c
 690 00e4 19       		.uleb128 0x19
 691 00e5 01       		.uleb128 0x1
 692 00e6 13       		.uleb128 0x13
 693 00e7 00       		.byte	0
 694 00e8 00       		.byte	0
 695 00e9 10       		.uleb128 0x10
 696 00ea 05       		.uleb128 0x5
 697 00eb 00       		.byte	0
 698 00ec 49       		.uleb128 0x49
 699 00ed 13       		.uleb128 0x13
 700 00ee 00       		.byte	0
 701 00ef 00       		.byte	0
 702 00f0 11       		.uleb128 0x11
 703 00f1 2E       		.uleb128 0x2e
 704 00f2 01       		.byte	0x1
 705 00f3 3F       		.uleb128 0x3f
 706 00f4 19       		.uleb128 0x19
 707 00f5 03       		.uleb128 0x3
 708 00f6 0E       		.uleb128 0xe
 709 00f7 3A       		.uleb128 0x3a
 710 00f8 0B       		.uleb128 0xb
 711 00f9 3B       		.uleb128 0x3b
 712 00fa 0B       		.uleb128 0xb
 713 00fb 27       		.uleb128 0x27
 714 00fc 19       		.uleb128 0x19
 715 00fd 3C       		.uleb128 0x3c
 716 00fe 19       		.uleb128 0x19
 717 00ff 00       		.byte	0
 718 0100 00       		.byte	0
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 22


 719 0101 00       		.byte	0
 720              		.section	.debug_loc,"",%progbits
 721              	.Ldebug_loc0:
 722              	.LLST0:
 723 0000 00000000 		.4byte	.LVL4
 724 0004 0A000000 		.4byte	.LVL7
 725 0008 0100     		.2byte	0x1
 726 000a 50       		.byte	0x50
 727 000b 0A000000 		.4byte	.LVL7
 728 000f 20000000 		.4byte	.LFE3
 729 0013 0400     		.2byte	0x4
 730 0015 F3       		.byte	0xf3
 731 0016 01       		.uleb128 0x1
 732 0017 50       		.byte	0x50
 733 0018 9F       		.byte	0x9f
 734 0019 00000000 		.4byte	0
 735 001d 00000000 		.4byte	0
 736              	.LLST1:
 737 0021 04000000 		.4byte	.LVL5
 738 0025 08000000 		.4byte	.LVL6
 739 0029 0100     		.2byte	0x1
 740 002b 52       		.byte	0x52
 741 002c 08000000 		.4byte	.LVL6
 742 0030 12000000 		.4byte	.LVL8
 743 0034 0100     		.2byte	0x1
 744 0036 53       		.byte	0x53
 745 0037 12000000 		.4byte	.LVL8
 746 003b 20000000 		.4byte	.LFE3
 747 003f 0100     		.2byte	0x1
 748 0041 50       		.byte	0x50
 749 0042 00000000 		.4byte	0
 750 0046 00000000 		.4byte	0
 751              		.section	.debug_aranges,"",%progbits
 752 0000 34000000 		.4byte	0x34
 753 0004 0200     		.2byte	0x2
 754 0006 00000000 		.4byte	.Ldebug_info0
 755 000a 04       		.byte	0x4
 756 000b 00       		.byte	0
 757 000c 0000     		.2byte	0
 758 000e 0000     		.2byte	0
 759 0010 00000000 		.4byte	.LFB1
 760 0014 34000000 		.4byte	.LFE1-.LFB1
 761 0018 00000000 		.4byte	.LFB2
 762 001c 5C000000 		.4byte	.LFE2-.LFB2
 763 0020 00000000 		.4byte	.LFB3
 764 0024 20000000 		.4byte	.LFE3-.LFB3
 765 0028 00000000 		.4byte	.LFB0
 766 002c 80000000 		.4byte	.LFE0-.LFB0
 767 0030 00000000 		.4byte	0
 768 0034 00000000 		.4byte	0
 769              		.section	.debug_ranges,"",%progbits
 770              	.Ldebug_ranges0:
 771 0000 00000000 		.4byte	.LFB1
 772 0004 34000000 		.4byte	.LFE1
 773 0008 00000000 		.4byte	.LFB2
 774 000c 5C000000 		.4byte	.LFE2
 775 0010 00000000 		.4byte	.LFB3
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 23


 776 0014 20000000 		.4byte	.LFE3
 777 0018 00000000 		.4byte	.LFB0
 778 001c 80000000 		.4byte	.LFE0
 779 0020 00000000 		.4byte	0
 780 0024 00000000 		.4byte	0
 781              		.section	.debug_line,"",%progbits
 782              	.Ldebug_line0:
 783 0000 12010000 		.section	.debug_str,"MS",%progbits,1
 783      02009F00 
 783      00000201 
 783      FB0E0D00 
 783      01010101 
 784              	.LASF6:
 785 0000 6C6F6E67 		.ascii	"long long int\000"
 785      206C6F6E 
 785      6720696E 
 785      7400
 786              	.LASF21:
 787 000e 5350494D 		.ascii	"SPIM_ss1_m_Write\000"
 787      5F737331 
 787      5F6D5F57 
 787      72697465 
 787      00
 788              	.LASF23:
 789 001f 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SPIM_SPI.c\000"
 789      6E657261 
 789      7465645F 
 789      536F7572 
 789      63655C50 
 790              	.LASF8:
 791 0043 756E7369 		.ascii	"unsigned int\000"
 791      676E6564 
 791      20696E74 
 791      00
 792              	.LASF18:
 793 0050 5350494D 		.ascii	"SPIM_SpiInit\000"
 793      5F537069 
 793      496E6974 
 793      00
 794              	.LASF10:
 795 005d 75696E74 		.ascii	"uint32\000"
 795      333200
 796              	.LASF26:
 797 0064 736C6176 		.ascii	"slaveSelect\000"
 797      6553656C 
 797      65637400 
 798              	.LASF16:
 799 0070 5350494D 		.ascii	"SPIM_SpiStop\000"
 799      5F537069 
 799      53746F70 
 799      00
 800              	.LASF9:
 801 007d 75696E74 		.ascii	"uint8\000"
 801      3800
 802              	.LASF5:
 803 0083 6C6F6E67 		.ascii	"long unsigned int\000"
 803      20756E73 
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 24


 803      69676E65 
 803      6420696E 
 803      7400
 804              	.LASF24:
 805 0095 433A5C45 		.ascii	"C:\\E3PRJ3\\PSoC4Master.cydsn\000"
 805      3350524A 
 805      335C5053 
 805      6F43344D 
 805      61737465 
 806              	.LASF7:
 807 00b1 6C6F6E67 		.ascii	"long long unsigned int\000"
 807      206C6F6E 
 807      6720756E 
 807      7369676E 
 807      65642069 
 808              	.LASF11:
 809 00c8 666C6F61 		.ascii	"float\000"
 809      7400
 810              	.LASF28:
 811 00ce 5350494D 		.ascii	"SPIM_ss2_m_Write\000"
 811      5F737332 
 811      5F6D5F57 
 811      72697465 
 811      00
 812              	.LASF25:
 813 00df 5350494D 		.ascii	"SPIM_SpiPostEnable\000"
 813      5F537069 
 813      506F7374 
 813      456E6162 
 813      6C6500
 814              	.LASF17:
 815 00f2 5350494D 		.ascii	"SPIM_SpiSetActiveSlaveSelect\000"
 815      5F537069 
 815      53657441 
 815      63746976 
 815      65536C61 
 816              	.LASF1:
 817 010f 756E7369 		.ascii	"unsigned char\000"
 817      676E6564 
 817      20636861 
 817      7200
 818              	.LASF13:
 819 011d 63686172 		.ascii	"char\000"
 819      00
 820              	.LASF4:
 821 0122 6C6F6E67 		.ascii	"long int\000"
 821      20696E74 
 821      00
 822              	.LASF12:
 823 012b 646F7562 		.ascii	"double\000"
 823      6C6500
 824              	.LASF20:
 825 0132 5350494D 		.ascii	"SPIM_ss0_m_Write\000"
 825      5F737330 
 825      5F6D5F57 
 825      72697465 
 825      00
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccSMR7at.s 			page 25


 826              	.LASF14:
 827 0143 72656733 		.ascii	"reg32\000"
 827      3200
 828              	.LASF3:
 829 0149 73686F72 		.ascii	"short unsigned int\000"
 829      7420756E 
 829      7369676E 
 829      65642069 
 829      6E7400
 830              	.LASF0:
 831 015c 7369676E 		.ascii	"signed char\000"
 831      65642063 
 831      68617200 
 832              	.LASF19:
 833 0168 5350494D 		.ascii	"SPIM_sclk_m_Write\000"
 833      5F73636C 
 833      6B5F6D5F 
 833      57726974 
 833      6500
 834              	.LASF22:
 835 017a 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 835      4320342E 
 835      392E3320 
 835      32303135 
 835      30333033 
 836 01ad 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 836      20726576 
 836      6973696F 
 836      6E203232 
 836      31323230 
 837 01e0 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 837      66756E63 
 837      74696F6E 
 837      2D736563 
 837      74696F6E 
 838              	.LASF27:
 839 0208 73706943 		.ascii	"spiCtrl\000"
 839      74726C00 
 840              	.LASF2:
 841 0210 73686F72 		.ascii	"short int\000"
 841      7420696E 
 841      7400
 842              	.LASF15:
 843 021a 73697A65 		.ascii	"sizetype\000"
 843      74797065 
 843      00
 844              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
