SCUBA, Version Diamond (64-bit) 3.10.0.111.2
Wed Sep 26 19:57:32 2018
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n sclk_pll -lang vhdl -synth lse -arch xo2c00 -type pll -fin 7 -mdiv 1 -ndiv 2 -trimp 0 -phasep 0 -trimp_r -adiv 33 -trims 0 -phases 0 -trims_r -bdiv 99 -phase_cntl STATIC -enable_ports -rst -fb_mode 1 -lock -fracn 41494 
    Circuit name     : sclk_pll
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI, RST, ENCLKOP, ENCLKOS
    Outputs      : CLKOP, CLKOS, LOCK
    I/O buffer       : not inserted
    EDIF output      : sclk_pll.edn
    VHDL output      : sclk_pll.vhd
    VHDL template    : sclk_pll_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : sclk_pll.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

