#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 28 20:29:48 2018
# Process ID: 7452
# Current directory: F:/programmeerbareHardware1/blinky
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14688 F:\programmeerbareHardware1\blinky\blinky.xpr
# Log file: F:/programmeerbareHardware1/blinky/vivado.log
# Journal file: F:/programmeerbareHardware1/blinky\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/programmeerbareHardware1/blinky/blinky.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.4/data/ip'.
create_bd_design "design_1"
Wrote  : <F:/programmeerbareHardware1/blinky/blinky.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 927.531 ; gain = 58.516
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
set_property location {0.5 -65 -249} [get_bd_cells c_addsub_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports sys_clock]
set_property source_mgmt_mode All [current_project]
create_bd_cell -type module -reference blinky blinky_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.848 ; gain = 2.555
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells blinky_0]
delete_bd_objs [get_bd_cells c_addsub_0]
open_bd_design {F:/programmeerbareHardware1/blinky/blinky.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files F:/programmeerbareHardware1/blinky/blinky.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  F:/programmeerbareHardware1/blinky/blinky.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
file delete -force F:/programmeerbareHardware1/blinky/blinky.srcs/sources_1/bd/design_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 20:34:03 2018...
